
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005968  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005a74  08005a74  00015a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aac  08005aac  0002010c  2**0
                  CONTENTS
  4 .ARM          00000000  08005aac  08005aac  0002010c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005aac  08005aac  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aac  08005aac  00015aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  08005ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000110  08005bc0  00020110  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08005bc0  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a85  00000000  00000000  00020135  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003439  00000000  00000000  00036bba  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014f0  00000000  00000000  00039ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001380  00000000  00000000  0003b4e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001acd3  00000000  00000000  0003c868  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013119  00000000  00000000  0005753b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094cc6  00000000  00000000  0006a654  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ff31a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000579c  00000000  00000000  000ff398  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000110 	.word	0x20000110
 8000128:	00000000 	.word	0x00000000
 800012c:	08005a5c 	.word	0x08005a5c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000114 	.word	0x20000114
 8000148:	08005a5c 	.word	0x08005a5c

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f003 fa9d 	bl	80036b6 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	20000154 	.word	0x20000154
 8000188:	20000158 	.word	0x20000158
 800018c:	20000150 	.word	0x20000150

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f004 f92d 	bl	8004404 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f003 fa7e 	bl	80036b6 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f003 fa76 	bl	80036b6 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	20000154 	.word	0x20000154
 80001d8:	20000158 	.word	0x20000158
 80001dc:	20000150 	.word	0x20000150

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 fbc9 	bl	80029b4 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 f82c 	bl	8002284 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 fd77 	bl	8002d30 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f002 f81c 	bl	8002284 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	2000015c 	.word	0x2000015c
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f003 f88a 	bl	80033d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	4811      	ldr	r0, [pc, #68]	; (8000324 <lecturaTeclas+0x50>)
 80002de:	f003 f9d3 	bl	8003688 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <lecturaTeclas+0x54>)
 80002e8:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80002ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ee:	480d      	ldr	r0, [pc, #52]	; (8000324 <lecturaTeclas+0x50>)
 80002f0:	f003 f9ca 	bl	8003688 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <lecturaTeclas+0x54>)
 80002fa:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 80002fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000300:	4808      	ldr	r0, [pc, #32]	; (8000324 <lecturaTeclas+0x50>)
 8000302:	f003 f9c1 	bl	8003688 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	461a      	mov	r2, r3
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <lecturaTeclas+0x54>)
 800030c:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800030e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000312:	4804      	ldr	r0, [pc, #16]	; (8000324 <lecturaTeclas+0x50>)
 8000314:	f003 f9b8 	bl	8003688 <HAL_GPIO_ReadPin>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	4b02      	ldr	r3, [pc, #8]	; (8000328 <lecturaTeclas+0x54>)
 800031e:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40010c00 	.word	0x40010c00
 8000328:	20000000 	.word	0x20000000

0800032c <update_teclas>:

void update_teclas (void){
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <update_teclas+0x2c>)
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <update_teclas+0x30>)
 8000336:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <update_teclas+0x2c>)
 800033a:	785a      	ldrb	r2, [r3, #1]
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <update_teclas+0x30>)
 800033e:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <update_teclas+0x2c>)
 8000342:	789a      	ldrb	r2, [r3, #2]
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <update_teclas+0x30>)
 8000346:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 8000348:	4b03      	ldr	r3, [pc, #12]	; (8000358 <update_teclas+0x2c>)
 800034a:	78da      	ldrb	r2, [r3, #3]
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <update_teclas+0x30>)
 800034e:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	20000000 	.word	0x20000000
 800035c:	20000004 	.word	0x20000004

08000360 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <getStatBoton+0x40>)
 800036e:	5cd3      	ldrb	r3, [r2, r3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d008      	beq.n	8000386 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a0b      	ldr	r2, [pc, #44]	; (80003a4 <getStatBoton+0x44>)
 8000378:	5cd3      	ldrb	r3, [r2, r3]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <getStatBoton+0x22>
			return HIGH_L;
 800037e:	2301      	movs	r3, #1
 8000380:	e009      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return RISE;
 8000382:	2303      	movs	r3, #3
 8000384:	e007      	b.n	8000396 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <getStatBoton+0x44>)
 800038a:	5cd3      	ldrb	r3, [r2, r3]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <getStatBoton+0x34>
			return FALL;
 8000390:	2302      	movs	r3, #2
 8000392:	e000      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8000394:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8000396:	4618      	mov	r0, r3
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000004 	.word	0x20000004

080003a8 <init_pantalla>:

#include "ssd1306.h"

uint8_t flag_pantalla = 0;

void init_pantalla (void){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	ssd1306_I2C_Init();
 80003ac:	f002 f82c 	bl	8002408 <ssd1306_I2C_Init>
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0310 	add.w	r3, r7, #16
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c8:	4b3d      	ldr	r3, [pc, #244]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a3c      	ldr	r2, [pc, #240]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b3a      	ldr	r3, [pc, #232]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e0:	4b37      	ldr	r3, [pc, #220]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a36      	ldr	r2, [pc, #216]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003e6:	f043 0320 	orr.w	r3, r3, #32
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b34      	ldr	r3, [pc, #208]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0320 	and.w	r3, r3, #32
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f8:	4b31      	ldr	r3, [pc, #196]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a30      	ldr	r2, [pc, #192]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003fe:	f043 0304 	orr.w	r3, r3, #4
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b2e      	ldr	r3, [pc, #184]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0304 	and.w	r3, r3, #4
 800040c:	607b      	str	r3, [r7, #4]
 800040e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000410:	4b2b      	ldr	r3, [pc, #172]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	4a2a      	ldr	r2, [pc, #168]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	6193      	str	r3, [r2, #24]
 800041c:	4b28      	ldr	r3, [pc, #160]	; (80004c0 <MX_GPIO_Init+0x10c>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f003 0308 	and.w	r3, r3, #8
 8000424:	603b      	str	r3, [r7, #0]
 8000426:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800042e:	4825      	ldr	r0, [pc, #148]	; (80004c4 <MX_GPIO_Init+0x110>)
 8000430:	f003 f941 	bl	80036b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2103      	movs	r1, #3
 8000438:	4823      	ldr	r0, [pc, #140]	; (80004c8 <MX_GPIO_Init+0x114>)
 800043a:	f003 f93c 	bl	80036b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2101      	movs	r1, #1
 8000442:	4822      	ldr	r0, [pc, #136]	; (80004cc <MX_GPIO_Init+0x118>)
 8000444:	f003 f937 	bl	80036b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000448:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800044c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
 8000450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000456:	2302      	movs	r3, #2
 8000458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800045a:	f107 0310 	add.w	r3, r7, #16
 800045e:	4619      	mov	r1, r3
 8000460:	4818      	ldr	r0, [pc, #96]	; (80004c4 <MX_GPIO_Init+0x110>)
 8000462:	f002 ffb7 	bl	80033d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8000466:	2303      	movs	r3, #3
 8000468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046a:	2301      	movs	r3, #1
 800046c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046e:	2300      	movs	r3, #0
 8000470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000472:	2302      	movs	r3, #2
 8000474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000476:	f107 0310 	add.w	r3, r7, #16
 800047a:	4619      	mov	r1, r3
 800047c:	4812      	ldr	r0, [pc, #72]	; (80004c8 <MX_GPIO_Init+0x114>)
 800047e:	f002 ffa9 	bl	80033d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8000482:	2301      	movs	r3, #1
 8000484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000486:	2301      	movs	r3, #1
 8000488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	2300      	movs	r3, #0
 800048c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048e:	2302      	movs	r3, #2
 8000490:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8000492:	f107 0310 	add.w	r3, r7, #16
 8000496:	4619      	mov	r1, r3
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <MX_GPIO_Init+0x118>)
 800049a:	f002 ff9b 	bl	80033d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 800049e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80004a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a4:	2300      	movs	r3, #0
 80004a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004a8:	2301      	movs	r3, #1
 80004aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	4806      	ldr	r0, [pc, #24]	; (80004cc <MX_GPIO_Init+0x118>)
 80004b4:	f002 ff8e 	bl	80033d4 <HAL_GPIO_Init>

}
 80004b8:	bf00      	nop
 80004ba:	3720      	adds	r7, #32
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40011000 	.word	0x40011000
 80004c8:	40010800 	.word	0x40010800
 80004cc:	40010c00 	.word	0x40010c00

080004d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <MX_I2C1_Init+0x50>)
 80004d6:	4a13      	ldr	r2, [pc, #76]	; (8000524 <MX_I2C1_Init+0x54>)
 80004d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004da:	4b11      	ldr	r3, [pc, #68]	; (8000520 <MX_I2C1_Init+0x50>)
 80004dc:	4a12      	ldr	r2, [pc, #72]	; (8000528 <MX_I2C1_Init+0x58>)
 80004de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004e0:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <MX_I2C1_Init+0x50>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <MX_I2C1_Init+0x50>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_I2C1_Init+0x50>)
 80004ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000500:	4b07      	ldr	r3, [pc, #28]	; (8000520 <MX_I2C1_Init+0x50>)
 8000502:	2200      	movs	r2, #0
 8000504:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_I2C1_Init+0x50>)
 8000508:	2200      	movs	r2, #0
 800050a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800050c:	4804      	ldr	r0, [pc, #16]	; (8000520 <MX_I2C1_Init+0x50>)
 800050e:	f003 f8eb 	bl	80036e8 <HAL_I2C_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000518:	f001 feb4 	bl	8002284 <Error_Handler>
  }

}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	2000018c 	.word	0x2000018c
 8000524:	40005400 	.word	0x40005400
 8000528:	000186a0 	.word	0x000186a0

0800052c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a15      	ldr	r2, [pc, #84]	; (800059c <HAL_I2C_MspInit+0x70>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d123      	bne.n	8000594 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a13      	ldr	r2, [pc, #76]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 8000552:	f043 0308 	orr.w	r3, r3, #8
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0308 	and.w	r3, r3, #8
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000564:	23c0      	movs	r3, #192	; 0xc0
 8000566:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000568:	2312      	movs	r3, #18
 800056a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056c:	2303      	movs	r3, #3
 800056e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4619      	mov	r1, r3
 8000576:	480b      	ldr	r0, [pc, #44]	; (80005a4 <HAL_I2C_MspInit+0x78>)
 8000578:	f002 ff2c 	bl	80033d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800057e:	69db      	ldr	r3, [r3, #28]
 8000580:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 8000582:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000586:	61d3      	str	r3, [r2, #28]
 8000588:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800058a:	69db      	ldr	r3, [r3, #28]
 800058c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000594:	bf00      	nop
 8000596:	3720      	adds	r7, #32
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40005400 	.word	0x40005400
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40010c00 	.word	0x40010c00

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b598      	push	{r3, r4, r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f002 f97e 	bl	80028ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b0:	f000 f96a 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b4:	f7ff fefe 	bl	80003b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005b8:	f7ff ff8a 	bl	80004d0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005bc:	f001 feae 	bl	800231c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005c0:	f002 f8d0 	bl	8002764 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80005c4:	f7ff fe0c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80005c8:	f001 fff2 	bl	80025b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005cc:	f002 f83c 	bl	8002648 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80005d0:	2201      	movs	r2, #1
 80005d2:	499a      	ldr	r1, [pc, #616]	; (800083c <main+0x294>)
 80005d4:	489a      	ldr	r0, [pc, #616]	; (8000840 <main+0x298>)
 80005d6:	f7ff fdb9 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80005da:	4b9a      	ldr	r3, [pc, #616]	; (8000844 <main+0x29c>)
 80005dc:	2201      	movs	r2, #1
 80005de:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 80005e0:	4a99      	ldr	r2, [pc, #612]	; (8000848 <main+0x2a0>)
 80005e2:	f04f 0300 	mov.w	r3, #0
 80005e6:	f04f 0400 	mov.w	r4, #0
 80005ea:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 80005ee:	4897      	ldr	r0, [pc, #604]	; (800084c <main+0x2a4>)
 80005f0:	f002 fab8 	bl	8002b64 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 80005f4:	4895      	ldr	r0, [pc, #596]	; (800084c <main+0x2a4>)
 80005f6:	f002 fb8f 	bl	8002d18 <HAL_ADC_GetValue>
 80005fa:	4603      	mov	r3, r0
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b94      	ldr	r3, [pc, #592]	; (8000850 <main+0x2a8>)
 8000600:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8000602:	4b93      	ldr	r3, [pc, #588]	; (8000850 <main+0x2a8>)
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f005 f95c 	bl	80058c4 <srand>
  HAL_ADC_Stop(&hadc1);
 800060c:	488f      	ldr	r0, [pc, #572]	; (800084c <main+0x2a4>)
 800060e:	f002 fb57 	bl	8002cc0 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000612:	2200      	movs	r2, #0
 8000614:	2101      	movs	r1, #1
 8000616:	488f      	ldr	r0, [pc, #572]	; (8000854 <main+0x2ac>)
 8000618:	f003 f84d 	bl	80036b6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800061c:	2201      	movs	r2, #1
 800061e:	2102      	movs	r1, #2
 8000620:	488c      	ldr	r0, [pc, #560]	; (8000854 <main+0x2ac>)
 8000622:	f003 f848 	bl	80036b6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062c:	488a      	ldr	r0, [pc, #552]	; (8000858 <main+0x2b0>)
 800062e:	f003 f842 	bl	80036b6 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8000632:	488a      	ldr	r0, [pc, #552]	; (800085c <main+0x2b4>)
 8000634:	f004 f918 	bl	8004868 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 8000638:	4889      	ldr	r0, [pc, #548]	; (8000860 <main+0x2b8>)
 800063a:	f004 f915 	bl	8004868 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 800063e:	2201      	movs	r2, #1
 8000640:	4988      	ldr	r1, [pc, #544]	; (8000864 <main+0x2bc>)
 8000642:	4889      	ldr	r0, [pc, #548]	; (8000868 <main+0x2c0>)
 8000644:	f004 fcfb 	bl	800503e <HAL_UART_Receive_IT>

  start_menu();
 8000648:	f001 fe22 	bl	8002290 <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 800064c:	f7ff fe6e 	bl	800032c <update_teclas>
	  check_menu();
 8000650:	f001 fe2e 	bl	80022b0 <check_menu>

	  if (flag_tim3 != 0){
 8000654:	4b85      	ldr	r3, [pc, #532]	; (800086c <main+0x2c4>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d01e      	beq.n	800069a <main+0xf2>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 800065c:	4b84      	ldr	r3, [pc, #528]	; (8000870 <main+0x2c8>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d006      	beq.n	8000672 <main+0xca>
			  antiRebote--;
 8000664:	4b82      	ldr	r3, [pc, #520]	; (8000870 <main+0x2c8>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	3b01      	subs	r3, #1
 800066a:	b2da      	uxtb	r2, r3
 800066c:	4b80      	ldr	r3, [pc, #512]	; (8000870 <main+0x2c8>)
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e004      	b.n	800067c <main+0xd4>
		  }else{
			  lecturaTeclas();
 8000672:	f7ff fe2f 	bl	80002d4 <lecturaTeclas>

			  antiRebote = 1;
 8000676:	4b7e      	ldr	r3, [pc, #504]	; (8000870 <main+0x2c8>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 800067c:	4b7d      	ldr	r3, [pc, #500]	; (8000874 <main+0x2cc>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d007      	beq.n	8000694 <main+0xec>
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000684:	2201      	movs	r2, #1
 8000686:	4977      	ldr	r1, [pc, #476]	; (8000864 <main+0x2bc>)
 8000688:	4877      	ldr	r0, [pc, #476]	; (8000868 <main+0x2c0>)
 800068a:	f004 fcd8 	bl	800503e <HAL_UART_Receive_IT>
			  flag_uart = 0;
 800068e:	4b79      	ldr	r3, [pc, #484]	; (8000874 <main+0x2cc>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  flag_tim3 = 0;
 8000694:	4b75      	ldr	r3, [pc, #468]	; (800086c <main+0x2c4>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 800069a:	4b6b      	ldr	r3, [pc, #428]	; (8000848 <main+0x2a0>)
 800069c:	e9d3 1200 	ldrd	r1, r2, [r3]
 80006a0:	1c4b      	adds	r3, r1, #1
 80006a2:	f142 0400 	adc.w	r4, r2, #0
 80006a6:	4a68      	ldr	r2, [pc, #416]	; (8000848 <main+0x2a0>)
 80006a8:	e9c2 3400 	strd	r3, r4, [r2]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff fe57 	bl	8000360 <getStatBoton>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d138      	bne.n	800072a <main+0x182>
		  clearCube();
 80006b8:	f001 fd92 	bl	80021e0 <clearCube>
		  loading = 1;
 80006bc:	4b61      	ldr	r3, [pc, #388]	; (8000844 <main+0x29c>)
 80006be:	2201      	movs	r2, #1
 80006c0:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80006c2:	4b6d      	ldr	r3, [pc, #436]	; (8000878 <main+0x2d0>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 80006c8:	4b6c      	ldr	r3, [pc, #432]	; (800087c <main+0x2d4>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	4b6a      	ldr	r3, [pc, #424]	; (800087c <main+0x2d4>)
 80006d2:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 80006d4:	4b69      	ldr	r3, [pc, #420]	; (800087c <main+0x2d4>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b09      	cmp	r3, #9
 80006da:	d102      	bne.n	80006e2 <main+0x13a>
			  currentEffect = 0;
 80006dc:	4b67      	ldr	r3, [pc, #412]	; (800087c <main+0x2d4>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 80006e2:	4b59      	ldr	r3, [pc, #356]	; (8000848 <main+0x2a0>)
 80006e4:	cb18      	ldmia	r3, {r3, r4}
 80006e6:	4618      	mov	r0, r3
 80006e8:	f005 f8ec 	bl	80058c4 <srand>
		  randomTimer = 0;
 80006ec:	4a56      	ldr	r2, [pc, #344]	; (8000848 <main+0x2a0>)
 80006ee:	f04f 0300 	mov.w	r3, #0
 80006f2:	f04f 0400 	mov.w	r4, #0
 80006f6:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 80006fa:	2201      	movs	r2, #1
 80006fc:	2101      	movs	r1, #1
 80006fe:	4855      	ldr	r0, [pc, #340]	; (8000854 <main+0x2ac>)
 8000700:	f002 ffd9 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8000704:	2200      	movs	r2, #0
 8000706:	2102      	movs	r1, #2
 8000708:	4852      	ldr	r0, [pc, #328]	; (8000854 <main+0x2ac>)
 800070a:	f002 ffd4 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 800070e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000712:	f002 f92d 	bl	8002970 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000716:	2200      	movs	r2, #0
 8000718:	2101      	movs	r1, #1
 800071a:	484e      	ldr	r0, [pc, #312]	; (8000854 <main+0x2ac>)
 800071c:	f002 ffcb 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000720:	2201      	movs	r2, #1
 8000722:	2102      	movs	r1, #2
 8000724:	484b      	ldr	r0, [pc, #300]	; (8000854 <main+0x2ac>)
 8000726:	f002 ffc6 	bl	80036b6 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 800072a:	2001      	movs	r0, #1
 800072c:	f7ff fe18 	bl	8000360 <getStatBoton>
 8000730:	4603      	mov	r3, r0
 8000732:	2b02      	cmp	r3, #2
 8000734:	d13f      	bne.n	80007b6 <main+0x20e>
		  clearCube();
 8000736:	f001 fd53 	bl	80021e0 <clearCube>
		  loading = 1;
 800073a:	4b42      	ldr	r3, [pc, #264]	; (8000844 <main+0x29c>)
 800073c:	2201      	movs	r2, #1
 800073e:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000740:	4b4d      	ldr	r3, [pc, #308]	; (8000878 <main+0x2d0>)
 8000742:	2200      	movs	r2, #0
 8000744:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 8000746:	4b4d      	ldr	r3, [pc, #308]	; (800087c <main+0x2d4>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	3b01      	subs	r3, #1
 800074c:	b2da      	uxtb	r2, r3
 800074e:	4b4b      	ldr	r3, [pc, #300]	; (800087c <main+0x2d4>)
 8000750:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8000752:	4b4a      	ldr	r3, [pc, #296]	; (800087c <main+0x2d4>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d006      	beq.n	8000768 <main+0x1c0>
			  currentEffect--;
 800075a:	4b48      	ldr	r3, [pc, #288]	; (800087c <main+0x2d4>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	3b01      	subs	r3, #1
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4b46      	ldr	r3, [pc, #280]	; (800087c <main+0x2d4>)
 8000764:	701a      	strb	r2, [r3, #0]
 8000766:	e002      	b.n	800076e <main+0x1c6>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 8000768:	4b44      	ldr	r3, [pc, #272]	; (800087c <main+0x2d4>)
 800076a:	2208      	movs	r2, #8
 800076c:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 800076e:	4b36      	ldr	r3, [pc, #216]	; (8000848 <main+0x2a0>)
 8000770:	cb18      	ldmia	r3, {r3, r4}
 8000772:	4618      	mov	r0, r3
 8000774:	f005 f8a6 	bl	80058c4 <srand>
		  randomTimer = 0;
 8000778:	4a33      	ldr	r2, [pc, #204]	; (8000848 <main+0x2a0>)
 800077a:	f04f 0300 	mov.w	r3, #0
 800077e:	f04f 0400 	mov.w	r4, #0
 8000782:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 8000786:	2201      	movs	r2, #1
 8000788:	2101      	movs	r1, #1
 800078a:	4832      	ldr	r0, [pc, #200]	; (8000854 <main+0x2ac>)
 800078c:	f002 ff93 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8000790:	2200      	movs	r2, #0
 8000792:	2102      	movs	r1, #2
 8000794:	482f      	ldr	r0, [pc, #188]	; (8000854 <main+0x2ac>)
 8000796:	f002 ff8e 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 800079a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800079e:	f002 f8e7 	bl	8002970 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80007a2:	2200      	movs	r2, #0
 80007a4:	2101      	movs	r1, #1
 80007a6:	482b      	ldr	r0, [pc, #172]	; (8000854 <main+0x2ac>)
 80007a8:	f002 ff85 	bl	80036b6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80007ac:	2201      	movs	r2, #1
 80007ae:	2102      	movs	r1, #2
 80007b0:	4828      	ldr	r0, [pc, #160]	; (8000854 <main+0x2ac>)
 80007b2:	f002 ff80 	bl	80036b6 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...


	  switch (currentEffect) {
 80007b6:	4b31      	ldr	r3, [pc, #196]	; (800087c <main+0x2d4>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b08      	cmp	r3, #8
 80007bc:	d831      	bhi.n	8000822 <main+0x27a>
 80007be:	a201      	add	r2, pc, #4	; (adr r2, 80007c4 <main+0x21c>)
 80007c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c4:	080007e9 	.word	0x080007e9
 80007c8:	080007ef 	.word	0x080007ef
 80007cc:	080007f5 	.word	0x080007f5
 80007d0:	080007fb 	.word	0x080007fb
 80007d4:	08000801 	.word	0x08000801
 80007d8:	08000807 	.word	0x08000807
 80007dc:	0800080d 	.word	0x0800080d
 80007e0:	08000813 	.word	0x08000813
 80007e4:	0800081d 	.word	0x0800081d
		  case RAIN: rain(); break;
 80007e8:	f000 f8e8 	bl	80009bc <rain>
 80007ec:	e01b      	b.n	8000826 <main+0x27e>
		  case PLANE_BOING: planeBoing(); break;
 80007ee:	f000 f941 	bl	8000a74 <planeBoing>
 80007f2:	e018      	b.n	8000826 <main+0x27e>
		  case SEND_VOXELS: sendVoxels(); break;
 80007f4:	f000 fa02 	bl	8000bfc <sendVoxels>
 80007f8:	e015      	b.n	8000826 <main+0x27e>
		  case WOOP_WOOP: woopWoop(); break;
 80007fa:	f000 fadd 	bl	8000db8 <woopWoop>
 80007fe:	e012      	b.n	8000826 <main+0x27e>
		  case CUBE_JUMP: cubeJump(); break;
 8000800:	f001 f85a 	bl	80018b8 <cubeJump>
 8000804:	e00f      	b.n	8000826 <main+0x27e>
		  case FIREWORKS: fireWork(); break;
 8000806:	f000 fc91 	bl	800112c <fireWork>
 800080a:	e00c      	b.n	8000826 <main+0x27e>
		  case GLOW: glow(); break;
 800080c:	f000 fb38 	bl	8000e80 <glow>
 8000810:	e009      	b.n	8000826 <main+0x27e>
		  case TEXT: text("0123456789", 10); break;
 8000812:	210a      	movs	r1, #10
 8000814:	481a      	ldr	r0, [pc, #104]	; (8000880 <main+0x2d8>)
 8000816:	f000 fc15 	bl	8001044 <text>
 800081a:	e004      	b.n	8000826 <main+0x27e>
		  case LIT: lit(); break;
 800081c:	f001 f81e 	bl	800185c <lit>
 8000820:	e001      	b.n	8000826 <main+0x27e>
		  default: cubeJump();
 8000822:	f001 f849 	bl	80018b8 <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);
//	  fireWork();

	  if (flag_nextLevel != 0){
 8000826:	4b17      	ldr	r3, [pc, #92]	; (8000884 <main+0x2dc>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	f43f af0e 	beq.w	800064c <main+0xa4>
		  renderCube();
 8000830:	f000 f886 	bl	8000940 <renderCube>
		  flag_nextLevel = 0;
 8000834:	4b13      	ldr	r3, [pc, #76]	; (8000884 <main+0x2dc>)
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 800083a:	e707      	b.n	800064c <main+0xa4>
 800083c:	40010c00 	.word	0x40010c00
 8000840:	20000390 	.word	0x20000390
 8000844:	20000385 	.word	0x20000385
 8000848:	20000378 	.word	0x20000378
 800084c:	2000015c 	.word	0x2000015c
 8000850:	20000330 	.word	0x20000330
 8000854:	40010800 	.word	0x40010800
 8000858:	40011000 	.word	0x40011000
 800085c:	20000430 	.word	0x20000430
 8000860:	200003e8 	.word	0x200003e8
 8000864:	20000380 	.word	0x20000380
 8000868:	20000478 	.word	0x20000478
 800086c:	20000384 	.word	0x20000384
 8000870:	20000059 	.word	0x20000059
 8000874:	2000012e 	.word	0x2000012e
 8000878:	2000032e 	.word	0x2000032e
 800087c:	20000058 	.word	0x20000058
 8000880:	08005a74 	.word	0x08005a74
 8000884:	2000012d 	.word	0x2000012d

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	; 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000892:	2228      	movs	r2, #40	; 0x28
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f005 f80c 	bl	80058b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c6:	2301      	movs	r3, #1
 80008c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008d4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008de:	4618      	mov	r0, r3
 80008e0:	f003 f83a 	bl	8003958 <HAL_RCC_OscConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008ea:	f001 fccb 	bl	8002284 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ee:	230f      	movs	r3, #15
 80008f0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f2:	2302      	movs	r3, #2
 80008f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	2102      	movs	r1, #2
 800090a:	4618      	mov	r0, r3
 800090c:	f003 faa4 	bl	8003e58 <HAL_RCC_ClockConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000916:	f001 fcb5 	bl	8002284 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800091a:	2302      	movs	r3, #2
 800091c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800091e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000922:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4618      	mov	r0, r3
 8000928:	f003 fc32 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000932:	f001 fca7 	bl	8002284 <Error_Handler>
  }
}
 8000936:	bf00      	nop
 8000938:	3750      	adds	r7, #80	; 0x50
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 8000946:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <renderCube+0x70>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	461a      	mov	r2, r3
 800094c:	2301      	movs	r3, #1
 800094e:	4093      	lsls	r3, r2
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <renderCube+0x74>)
 8000954:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8000956:	2300      	movs	r3, #0
 8000958:	71fb      	strb	r3, [r7, #7]
 800095a:	e00f      	b.n	800097c <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 800095c:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <renderCube+0x70>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	79fa      	ldrb	r2, [r7, #7]
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	3301      	adds	r3, #1
 8000968:	4813      	ldr	r0, [pc, #76]	; (80009b8 <renderCube+0x78>)
 800096a:	00c9      	lsls	r1, r1, #3
 800096c:	4401      	add	r1, r0
 800096e:	440a      	add	r2, r1
 8000970:	7811      	ldrb	r1, [r2, #0]
 8000972:	4a10      	ldr	r2, [pc, #64]	; (80009b4 <renderCube+0x74>)
 8000974:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	3301      	adds	r3, #1
 800097a:	71fb      	strb	r3, [r7, #7]
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2b07      	cmp	r3, #7
 8000980:	d9ec      	bls.n	800095c <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 8000982:	2109      	movs	r1, #9
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <renderCube+0x74>)
 8000986:	f7ff fc03 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <renderCube+0x70>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	3301      	adds	r3, #1
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <renderCube+0x70>)
 8000994:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <renderCube+0x70>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b08      	cmp	r3, #8
 800099c:	d102      	bne.n	80009a4 <renderCube+0x64>
		cube_level = 0;
 800099e:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <renderCube+0x70>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80009a4:	bf00      	nop

} //end renderCube()
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	2000012c 	.word	0x2000012c
 80009b4:	200001e0 	.word	0x200001e0
 80009b8:	20000334 	.word	0x20000334

080009bc <rain>:

void rain (void) {
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80009c2:	4b29      	ldr	r3, [pc, #164]	; (8000a68 <rain+0xac>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d004      	beq.n	80009d4 <rain+0x18>
    clearCube();
 80009ca:	f001 fc09 	bl	80021e0 <clearCube>
    loading = 0;
 80009ce:	4b26      	ldr	r3, [pc, #152]	; (8000a68 <rain+0xac>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80009d4:	4b25      	ldr	r3, [pc, #148]	; (8000a6c <rain+0xb0>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	3301      	adds	r3, #1
 80009da:	b29a      	uxth	r2, r3
 80009dc:	4b23      	ldr	r3, [pc, #140]	; (8000a6c <rain+0xb0>)
 80009de:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 80009e0:	4b22      	ldr	r3, [pc, #136]	; (8000a6c <rain+0xb0>)
 80009e2:	881b      	ldrh	r3, [r3, #0]
 80009e4:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d939      	bls.n	8000a60 <rain+0xa4>
    timer = 0;
 80009ec:	4b1f      	ldr	r3, [pc, #124]	; (8000a6c <rain+0xb0>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 80009f2:	2005      	movs	r0, #5
 80009f4:	f001 f9dc 	bl	8001db0 <shift>
    uint8_t numDrops = rand() % 5;
 80009f8:	f004 ff88 	bl	800590c <rand>
 80009fc:	4601      	mov	r1, r0
 80009fe:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <rain+0xb4>)
 8000a00:	fb83 2301 	smull	r2, r3, r3, r1
 8000a04:	105a      	asrs	r2, r3, #1
 8000a06:	17cb      	asrs	r3, r1, #31
 8000a08:	1ad2      	subs	r2, r2, r3
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	4413      	add	r3, r2
 8000a10:	1aca      	subs	r2, r1, r3
 8000a12:	4613      	mov	r3, r2
 8000a14:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	71fb      	strb	r3, [r7, #7]
 8000a1a:	e01d      	b.n	8000a58 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000a1c:	f004 ff76 	bl	800590c <rand>
 8000a20:	4603      	mov	r3, r0
 8000a22:	425a      	negs	r2, r3
 8000a24:	f003 0307 	and.w	r3, r3, #7
 8000a28:	f002 0207 	and.w	r2, r2, #7
 8000a2c:	bf58      	it	pl
 8000a2e:	4253      	negpl	r3, r2
 8000a30:	b2dc      	uxtb	r4, r3
 8000a32:	f004 ff6b 	bl	800590c <rand>
 8000a36:	4603      	mov	r3, r0
 8000a38:	425a      	negs	r2, r3
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	f002 0207 	and.w	r2, r2, #7
 8000a42:	bf58      	it	pl
 8000a44:	4253      	negpl	r3, r2
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	461a      	mov	r2, r3
 8000a4a:	2107      	movs	r1, #7
 8000a4c:	4620      	mov	r0, r4
 8000a4e:	f001 f8e7 	bl	8001c20 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	3301      	adds	r3, #1
 8000a56:	71fb      	strb	r3, [r7, #7]
 8000a58:	79fa      	ldrb	r2, [r7, #7]
 8000a5a:	79bb      	ldrb	r3, [r7, #6]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d3dd      	bcc.n	8000a1c <rain+0x60>
    }
  }
} //end rain()
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd90      	pop	{r4, r7, pc}
 8000a68:	20000385 	.word	0x20000385
 8000a6c:	2000032e 	.word	0x2000032e
 8000a70:	66666667 	.word	0x66666667

08000a74 <planeBoing>:

void planeBoing (void) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
  if (loading) {
 8000a7a:	4b5a      	ldr	r3, [pc, #360]	; (8000be4 <planeBoing+0x170>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d05a      	beq.n	8000b38 <planeBoing+0xc4>
    clearCube();
 8000a82:	f001 fbad 	bl	80021e0 <clearCube>
    uint8_t axis = rand() % 3;
 8000a86:	f004 ff41 	bl	800590c <rand>
 8000a8a:	4601      	mov	r1, r0
 8000a8c:	4b56      	ldr	r3, [pc, #344]	; (8000be8 <planeBoing+0x174>)
 8000a8e:	fb83 3201 	smull	r3, r2, r3, r1
 8000a92:	17cb      	asrs	r3, r1, #31
 8000a94:	1ad2      	subs	r2, r2, r3
 8000a96:	4613      	mov	r3, r2
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	1aca      	subs	r2, r1, r3
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8000aa2:	f004 ff33 	bl	800590c <rand>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	bfb8      	it	lt
 8000ab0:	425b      	neglt	r3, r3
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	00d2      	lsls	r2, r2, #3
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	4b4b      	ldr	r3, [pc, #300]	; (8000bec <planeBoing+0x178>)
 8000abe:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8000ac0:	4b4a      	ldr	r3, [pc, #296]	; (8000bec <planeBoing+0x178>)
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 f935 	bl	8001d38 <setPlane>
    if (axis == XAXIS) {
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d10b      	bne.n	8000aec <planeBoing+0x78>
      if (planePosition == 0) {
 8000ad4:	4b45      	ldr	r3, [pc, #276]	; (8000bec <planeBoing+0x178>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d103      	bne.n	8000ae4 <planeBoing+0x70>
        planeDirection = POS_X;
 8000adc:	4b44      	ldr	r3, [pc, #272]	; (8000bf0 <planeBoing+0x17c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
 8000ae2:	e020      	b.n	8000b26 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000ae4:	4b42      	ldr	r3, [pc, #264]	; (8000bf0 <planeBoing+0x17c>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	e01c      	b.n	8000b26 <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d10b      	bne.n	8000b0a <planeBoing+0x96>
      if (planePosition == 0) {
 8000af2:	4b3e      	ldr	r3, [pc, #248]	; (8000bec <planeBoing+0x178>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d103      	bne.n	8000b02 <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000afa:	4b3d      	ldr	r3, [pc, #244]	; (8000bf0 <planeBoing+0x17c>)
 8000afc:	2204      	movs	r2, #4
 8000afe:	701a      	strb	r2, [r3, #0]
 8000b00:	e011      	b.n	8000b26 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000b02:	4b3b      	ldr	r3, [pc, #236]	; (8000bf0 <planeBoing+0x17c>)
 8000b04:	2205      	movs	r2, #5
 8000b06:	701a      	strb	r2, [r3, #0]
 8000b08:	e00d      	b.n	8000b26 <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d10a      	bne.n	8000b26 <planeBoing+0xb2>
      if (planePosition == 0) {
 8000b10:	4b36      	ldr	r3, [pc, #216]	; (8000bec <planeBoing+0x178>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d103      	bne.n	8000b20 <planeBoing+0xac>
        planeDirection = POS_Z;
 8000b18:	4b35      	ldr	r3, [pc, #212]	; (8000bf0 <planeBoing+0x17c>)
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	701a      	strb	r2, [r3, #0]
 8000b1e:	e002      	b.n	8000b26 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000b20:	4b33      	ldr	r3, [pc, #204]	; (8000bf0 <planeBoing+0x17c>)
 8000b22:	2203      	movs	r2, #3
 8000b24:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000b26:	4b33      	ldr	r3, [pc, #204]	; (8000bf4 <planeBoing+0x180>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000b2c:	4b32      	ldr	r3, [pc, #200]	; (8000bf8 <planeBoing+0x184>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000b32:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <planeBoing+0x170>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b38:	4b2e      	ldr	r3, [pc, #184]	; (8000bf4 <planeBoing+0x180>)
 8000b3a:	881b      	ldrh	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	4b2c      	ldr	r3, [pc, #176]	; (8000bf4 <planeBoing+0x180>)
 8000b42:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000b44:	4b2b      	ldr	r3, [pc, #172]	; (8000bf4 <planeBoing+0x180>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d945      	bls.n	8000bdc <planeBoing+0x168>
    timer = 0;
 8000b50:	4b28      	ldr	r3, [pc, #160]	; (8000bf4 <planeBoing+0x180>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000b56:	4b26      	ldr	r3, [pc, #152]	; (8000bf0 <planeBoing+0x17c>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f001 f928 	bl	8001db0 <shift>
    if (planeDirection % 2 == 0) {
 8000b60:	4b23      	ldr	r3, [pc, #140]	; (8000bf0 <planeBoing+0x17c>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d11b      	bne.n	8000ba6 <planeBoing+0x132>
      planePosition++;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <planeBoing+0x178>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	3301      	adds	r3, #1
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <planeBoing+0x178>)
 8000b78:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <planeBoing+0x178>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	d12c      	bne.n	8000bdc <planeBoing+0x168>
        if (looped != 0) {
 8000b82:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <planeBoing+0x184>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d003      	beq.n	8000b92 <planeBoing+0x11e>
          loading = 1;
 8000b8a:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <planeBoing+0x170>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000b90:	e024      	b.n	8000bdc <planeBoing+0x168>
          planeDirection++;
 8000b92:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <planeBoing+0x17c>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <planeBoing+0x17c>)
 8000b9c:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	; (8000bf8 <planeBoing+0x184>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000ba4:	e01a      	b.n	8000bdc <planeBoing+0x168>
      planePosition--;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <planeBoing+0x178>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <planeBoing+0x178>)
 8000bb0:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <planeBoing+0x178>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d110      	bne.n	8000bdc <planeBoing+0x168>
        if (looped != 0) {
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <planeBoing+0x184>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d003      	beq.n	8000bca <planeBoing+0x156>
          loading = 1;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <planeBoing+0x170>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bc8:	e008      	b.n	8000bdc <planeBoing+0x168>
          planeDirection--;
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <planeBoing+0x17c>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <planeBoing+0x17c>)
 8000bd4:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <planeBoing+0x184>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000385 	.word	0x20000385
 8000be8:	55555556 	.word	0x55555556
 8000bec:	2000012f 	.word	0x2000012f
 8000bf0:	20000130 	.word	0x20000130
 8000bf4:	2000032e 	.word	0x2000032e
 8000bf8:	20000131 	.word	0x20000131

08000bfc <sendVoxels>:

void sendVoxels() {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000c02:	4b66      	ldr	r3, [pc, #408]	; (8000d9c <sendVoxels+0x1a0>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d028      	beq.n	8000c5c <sendVoxels+0x60>
    clearCube();
 8000c0a:	f001 fae9 	bl	80021e0 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000c0e:	2300      	movs	r3, #0
 8000c10:	71fb      	strb	r3, [r7, #7]
 8000c12:	e01d      	b.n	8000c50 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000c14:	2300      	movs	r3, #0
 8000c16:	71bb      	strb	r3, [r7, #6]
 8000c18:	e014      	b.n	8000c44 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000c1a:	f004 fe77 	bl	800590c <rand>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	bfb8      	it	lt
 8000c28:	425b      	neglt	r3, r3
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	00d2      	lsls	r2, r2, #3
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	b2d9      	uxtb	r1, r3
 8000c34:	79ba      	ldrb	r2, [r7, #6]
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fff1 	bl	8001c20 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000c3e:	79bb      	ldrb	r3, [r7, #6]
 8000c40:	3301      	adds	r3, #1
 8000c42:	71bb      	strb	r3, [r7, #6]
 8000c44:	79bb      	ldrb	r3, [r7, #6]
 8000c46:	2b07      	cmp	r3, #7
 8000c48:	d9e7      	bls.n	8000c1a <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	71fb      	strb	r3, [r7, #7]
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	2b07      	cmp	r3, #7
 8000c54:	d9de      	bls.n	8000c14 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000c56:	4b51      	ldr	r3, [pc, #324]	; (8000d9c <sendVoxels+0x1a0>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000c5c:	4b50      	ldr	r3, [pc, #320]	; (8000da0 <sendVoxels+0x1a4>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	3301      	adds	r3, #1
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	4b4e      	ldr	r3, [pc, #312]	; (8000da0 <sendVoxels+0x1a4>)
 8000c66:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000c68:	4b4d      	ldr	r3, [pc, #308]	; (8000da0 <sendVoxels+0x1a4>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000c70:	4293      	cmp	r3, r2
 8000c72:	f240 808f 	bls.w	8000d94 <sendVoxels+0x198>
    timer = 0;
 8000c76:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <sendVoxels+0x1a4>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000c7c:	4b49      	ldr	r3, [pc, #292]	; (8000da4 <sendVoxels+0x1a8>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d140      	bne.n	8000d06 <sendVoxels+0x10a>
      selX = rand() % 8;
 8000c84:	f004 fe42 	bl	800590c <rand>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	425a      	negs	r2, r3
 8000c8c:	f003 0307 	and.w	r3, r3, #7
 8000c90:	f002 0207 	and.w	r2, r2, #7
 8000c94:	bf58      	it	pl
 8000c96:	4253      	negpl	r3, r2
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	4b43      	ldr	r3, [pc, #268]	; (8000da8 <sendVoxels+0x1ac>)
 8000c9c:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000c9e:	f004 fe35 	bl	800590c <rand>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	425a      	negs	r2, r3
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	f002 0207 	and.w	r2, r2, #7
 8000cae:	bf58      	it	pl
 8000cb0:	4253      	negpl	r3, r2
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	4b3d      	ldr	r3, [pc, #244]	; (8000dac <sendVoxels+0x1b0>)
 8000cb6:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000cb8:	4b3b      	ldr	r3, [pc, #236]	; (8000da8 <sendVoxels+0x1ac>)
 8000cba:	7818      	ldrb	r0, [r3, #0]
 8000cbc:	4b3b      	ldr	r3, [pc, #236]	; (8000dac <sendVoxels+0x1b0>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	f001 f80c 	bl	8001ce0 <getVoxel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d006      	beq.n	8000cdc <sendVoxels+0xe0>
        selY = 0;
 8000cce:	4b38      	ldr	r3, [pc, #224]	; (8000db0 <sendVoxels+0x1b4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000cd4:	4b37      	ldr	r3, [pc, #220]	; (8000db4 <sendVoxels+0x1b8>)
 8000cd6:	2204      	movs	r2, #4
 8000cd8:	701a      	strb	r2, [r3, #0]
 8000cda:	e010      	b.n	8000cfe <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000cdc:	4b32      	ldr	r3, [pc, #200]	; (8000da8 <sendVoxels+0x1ac>)
 8000cde:	7818      	ldrb	r0, [r3, #0]
 8000ce0:	4b32      	ldr	r3, [pc, #200]	; (8000dac <sendVoxels+0x1b0>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	2107      	movs	r1, #7
 8000ce8:	f000 fffa 	bl	8001ce0 <getVoxel>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d005      	beq.n	8000cfe <sendVoxels+0x102>
        selY = 7;
 8000cf2:	4b2f      	ldr	r3, [pc, #188]	; (8000db0 <sendVoxels+0x1b4>)
 8000cf4:	2207      	movs	r2, #7
 8000cf6:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000cf8:	4b2e      	ldr	r3, [pc, #184]	; (8000db4 <sendVoxels+0x1b8>)
 8000cfa:	2205      	movs	r2, #5
 8000cfc:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000cfe:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <sendVoxels+0x1a8>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000d04:	e046      	b.n	8000d94 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000d06:	4b2b      	ldr	r3, [pc, #172]	; (8000db4 <sendVoxels+0x1b8>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b04      	cmp	r3, #4
 8000d0c:	d121      	bne.n	8000d52 <sendVoxels+0x156>
        selY++;
 8000d0e:	4b28      	ldr	r3, [pc, #160]	; (8000db0 <sendVoxels+0x1b4>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	3301      	adds	r3, #1
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b26      	ldr	r3, [pc, #152]	; (8000db0 <sendVoxels+0x1b4>)
 8000d18:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d1a:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <sendVoxels+0x1ac>)
 8000d1c:	7818      	ldrb	r0, [r3, #0]
 8000d1e:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <sendVoxels+0x1b4>)
 8000d20:	7819      	ldrb	r1, [r3, #0]
 8000d22:	4b22      	ldr	r3, [pc, #136]	; (8000dac <sendVoxels+0x1b0>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	f000 ff7a 	bl	8001c20 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <sendVoxels+0x1ac>)
 8000d2e:	7818      	ldrb	r0, [r3, #0]
 8000d30:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <sendVoxels+0x1b4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	3b01      	subs	r3, #1
 8000d36:	b2d9      	uxtb	r1, r3
 8000d38:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <sendVoxels+0x1b0>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	f000 ff9f 	bl	8001c80 <clearVoxel>
        if (selY == 7) {
 8000d42:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <sendVoxels+0x1b4>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b07      	cmp	r3, #7
 8000d48:	d124      	bne.n	8000d94 <sendVoxels+0x198>
          sending = 0;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <sendVoxels+0x1a8>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d50:	e020      	b.n	8000d94 <sendVoxels+0x198>
        selY--;
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <sendVoxels+0x1b4>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <sendVoxels+0x1b4>)
 8000d5c:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d5e:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <sendVoxels+0x1ac>)
 8000d60:	7818      	ldrb	r0, [r3, #0]
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <sendVoxels+0x1b4>)
 8000d64:	7819      	ldrb	r1, [r3, #0]
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <sendVoxels+0x1b0>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	f000 ff58 	bl	8001c20 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000d70:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <sendVoxels+0x1ac>)
 8000d72:	7818      	ldrb	r0, [r3, #0]
 8000d74:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <sendVoxels+0x1b4>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b2d9      	uxtb	r1, r3
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <sendVoxels+0x1b0>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	f000 ff7d 	bl	8001c80 <clearVoxel>
        if (selY == 0) {
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <sendVoxels+0x1b4>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d102      	bne.n	8000d94 <sendVoxels+0x198>
          sending = 0;
 8000d8e:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <sendVoxels+0x1a8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000385 	.word	0x20000385
 8000da0:	2000032e 	.word	0x2000032e
 8000da4:	20000136 	.word	0x20000136
 8000da8:	20000132 	.word	0x20000132
 8000dac:	20000134 	.word	0x20000134
 8000db0:	20000133 	.word	0x20000133
 8000db4:	20000135 	.word	0x20000135

08000db8 <woopWoop>:

void woopWoop() {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  if (loading) {
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <woopWoop+0xb8>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00a      	beq.n	8000dda <woopWoop+0x22>
    clearCube();
 8000dc4:	f001 fa0c 	bl	80021e0 <clearCube>
    cubeSize = 2;
 8000dc8:	4b2a      	ldr	r3, [pc, #168]	; (8000e74 <woopWoop+0xbc>)
 8000dca:	2202      	movs	r2, #2
 8000dcc:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000dce:	4b2a      	ldr	r3, [pc, #168]	; (8000e78 <woopWoop+0xc0>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000dd4:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <woopWoop+0xb8>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000dda:	4b28      	ldr	r3, [pc, #160]	; (8000e7c <woopWoop+0xc4>)
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <woopWoop+0xc4>)
 8000de4:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000de6:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <woopWoop+0xc4>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d93c      	bls.n	8000e6c <woopWoop+0xb4>
    timer = 0;
 8000df2:	4b22      	ldr	r3, [pc, #136]	; (8000e7c <woopWoop+0xc4>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <woopWoop+0xc0>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00d      	beq.n	8000e1c <woopWoop+0x64>
      cubeSize += 2;
 8000e00:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <woopWoop+0xbc>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	3302      	adds	r3, #2
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <woopWoop+0xbc>)
 8000e0a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000e0c:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <woopWoop+0xbc>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b08      	cmp	r3, #8
 8000e12:	d110      	bne.n	8000e36 <woopWoop+0x7e>
        cubeExpanding = 0;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <woopWoop+0xc0>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
 8000e1a:	e00c      	b.n	8000e36 <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <woopWoop+0xbc>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	3b02      	subs	r3, #2
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <woopWoop+0xbc>)
 8000e26:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000e28:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <woopWoop+0xbc>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d102      	bne.n	8000e36 <woopWoop+0x7e>
        cubeExpanding = 1;
 8000e30:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <woopWoop+0xc0>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000e36:	f001 f9d3 	bl	80021e0 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <woopWoop+0xbc>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	085b      	lsrs	r3, r3, #1
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f1c3 0304 	rsb	r3, r3, #4
 8000e46:	b2d8      	uxtb	r0, r3
 8000e48:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <woopWoop+0xbc>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	085b      	lsrs	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	f1c3 0304 	rsb	r3, r3, #4
 8000e54:	b2d9      	uxtb	r1, r3
 8000e56:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <woopWoop+0xbc>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	085b      	lsrs	r3, r3, #1
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	f1c3 0304 	rsb	r3, r3, #4
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b03      	ldr	r3, [pc, #12]	; (8000e74 <woopWoop+0xbc>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	f001 f8d0 	bl	800200c <drawCube>
  }
} //end woopWoop()
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000385 	.word	0x20000385
 8000e74:	20000137 	.word	0x20000137
 8000e78:	2000005a 	.word	0x2000005a
 8000e7c:	2000032e 	.word	0x2000032e

08000e80 <glow>:

void glow() {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  if (loading) {
 8000e84:	4b68      	ldr	r3, [pc, #416]	; (8001028 <glow+0x1a8>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d00a      	beq.n	8000ea2 <glow+0x22>
    clearCube();
 8000e8c:	f001 f9a8 	bl	80021e0 <clearCube>
    glowCount = 0;
 8000e90:	4b66      	ldr	r3, [pc, #408]	; (800102c <glow+0x1ac>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000e96:	4b66      	ldr	r3, [pc, #408]	; (8001030 <glow+0x1b0>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000e9c:	4b62      	ldr	r3, [pc, #392]	; (8001028 <glow+0x1a8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000ea2:	4b64      	ldr	r3, [pc, #400]	; (8001034 <glow+0x1b4>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	b29a      	uxth	r2, r3
 8000eaa:	4b62      	ldr	r3, [pc, #392]	; (8001034 <glow+0x1b4>)
 8000eac:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000eae:	4b61      	ldr	r3, [pc, #388]	; (8001034 <glow+0x1b4>)
 8000eb0:	881b      	ldrh	r3, [r3, #0]
 8000eb2:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	f240 80b4 	bls.w	8001024 <glow+0x1a4>
    timer = 0;
 8000ebc:	4b5d      	ldr	r3, [pc, #372]	; (8001034 <glow+0x1b4>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000ec2:	4b5b      	ldr	r3, [pc, #364]	; (8001030 <glow+0x1b0>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d05c      	beq.n	8000f84 <glow+0x104>
      if (glowCount < 448) {
 8000eca:	4b58      	ldr	r3, [pc, #352]	; (800102c <glow+0x1ac>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ed2:	d242      	bcs.n	8000f5a <glow+0xda>
        do {
        	selX = rand() % 8;
 8000ed4:	f004 fd1a 	bl	800590c <rand>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	425a      	negs	r2, r3
 8000edc:	f003 0307 	and.w	r3, r3, #7
 8000ee0:	f002 0207 	and.w	r2, r2, #7
 8000ee4:	bf58      	it	pl
 8000ee6:	4253      	negpl	r3, r2
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4b53      	ldr	r3, [pc, #332]	; (8001038 <glow+0x1b8>)
 8000eec:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000eee:	f004 fd0d 	bl	800590c <rand>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	425a      	negs	r2, r3
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	f002 0207 	and.w	r2, r2, #7
 8000efe:	bf58      	it	pl
 8000f00:	4253      	negpl	r3, r2
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	4b4d      	ldr	r3, [pc, #308]	; (800103c <glow+0x1bc>)
 8000f06:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000f08:	f004 fd00 	bl	800590c <rand>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	425a      	negs	r2, r3
 8000f10:	f003 0307 	and.w	r3, r3, #7
 8000f14:	f002 0207 	and.w	r2, r2, #7
 8000f18:	bf58      	it	pl
 8000f1a:	4253      	negpl	r3, r2
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	4b48      	ldr	r3, [pc, #288]	; (8001040 <glow+0x1c0>)
 8000f20:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000f22:	4b45      	ldr	r3, [pc, #276]	; (8001038 <glow+0x1b8>)
 8000f24:	7818      	ldrb	r0, [r3, #0]
 8000f26:	4b45      	ldr	r3, [pc, #276]	; (800103c <glow+0x1bc>)
 8000f28:	7819      	ldrb	r1, [r3, #0]
 8000f2a:	4b45      	ldr	r3, [pc, #276]	; (8001040 <glow+0x1c0>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f000 fed6 	bl	8001ce0 <getVoxel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1cc      	bne.n	8000ed4 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000f3a:	4b3f      	ldr	r3, [pc, #252]	; (8001038 <glow+0x1b8>)
 8000f3c:	7818      	ldrb	r0, [r3, #0]
 8000f3e:	4b3f      	ldr	r3, [pc, #252]	; (800103c <glow+0x1bc>)
 8000f40:	7819      	ldrb	r1, [r3, #0]
 8000f42:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <glow+0x1c0>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	461a      	mov	r2, r3
 8000f48:	f000 fe6a 	bl	8001c20 <setVoxel>
        glowCount++;
 8000f4c:	4b37      	ldr	r3, [pc, #220]	; (800102c <glow+0x1ac>)
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	4b35      	ldr	r3, [pc, #212]	; (800102c <glow+0x1ac>)
 8000f56:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000f58:	e064      	b.n	8001024 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000f5a:	4b34      	ldr	r3, [pc, #208]	; (800102c <glow+0x1ac>)
 8000f5c:	881b      	ldrh	r3, [r3, #0]
 8000f5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f62:	d208      	bcs.n	8000f76 <glow+0xf6>
        lightCube();
 8000f64:	f001 f918 	bl	8002198 <lightCube>
        glowCount++;
 8000f68:	4b30      	ldr	r3, [pc, #192]	; (800102c <glow+0x1ac>)
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	4b2e      	ldr	r3, [pc, #184]	; (800102c <glow+0x1ac>)
 8000f72:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f74:	e056      	b.n	8001024 <glow+0x1a4>
        glowing = 0;
 8000f76:	4b2e      	ldr	r3, [pc, #184]	; (8001030 <glow+0x1b0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	; (800102c <glow+0x1ac>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f82:	e04f      	b.n	8001024 <glow+0x1a4>
      if (glowCount < 448) {
 8000f84:	4b29      	ldr	r3, [pc, #164]	; (800102c <glow+0x1ac>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f8c:	d242      	bcs.n	8001014 <glow+0x194>
          selX = rand() % 8;
 8000f8e:	f004 fcbd 	bl	800590c <rand>
 8000f92:	4603      	mov	r3, r0
 8000f94:	425a      	negs	r2, r3
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	f002 0207 	and.w	r2, r2, #7
 8000f9e:	bf58      	it	pl
 8000fa0:	4253      	negpl	r3, r2
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b24      	ldr	r3, [pc, #144]	; (8001038 <glow+0x1b8>)
 8000fa6:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000fa8:	f004 fcb0 	bl	800590c <rand>
 8000fac:	4603      	mov	r3, r0
 8000fae:	425a      	negs	r2, r3
 8000fb0:	f003 0307 	and.w	r3, r3, #7
 8000fb4:	f002 0207 	and.w	r2, r2, #7
 8000fb8:	bf58      	it	pl
 8000fba:	4253      	negpl	r3, r2
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	; (800103c <glow+0x1bc>)
 8000fc0:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000fc2:	f004 fca3 	bl	800590c <rand>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	425a      	negs	r2, r3
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	f002 0207 	and.w	r2, r2, #7
 8000fd2:	bf58      	it	pl
 8000fd4:	4253      	negpl	r3, r2
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	4b19      	ldr	r3, [pc, #100]	; (8001040 <glow+0x1c0>)
 8000fda:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <glow+0x1b8>)
 8000fde:	7818      	ldrb	r0, [r3, #0]
 8000fe0:	4b16      	ldr	r3, [pc, #88]	; (800103c <glow+0x1bc>)
 8000fe2:	7819      	ldrb	r1, [r3, #0]
 8000fe4:	4b16      	ldr	r3, [pc, #88]	; (8001040 <glow+0x1c0>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f000 fe79 	bl	8001ce0 <getVoxel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0cc      	beq.n	8000f8e <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8000ff4:	4b10      	ldr	r3, [pc, #64]	; (8001038 <glow+0x1b8>)
 8000ff6:	7818      	ldrb	r0, [r3, #0]
 8000ff8:	4b10      	ldr	r3, [pc, #64]	; (800103c <glow+0x1bc>)
 8000ffa:	7819      	ldrb	r1, [r3, #0]
 8000ffc:	4b10      	ldr	r3, [pc, #64]	; (8001040 <glow+0x1c0>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	f000 fe3d 	bl	8001c80 <clearVoxel>
        glowCount++;
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <glow+0x1ac>)
 8001008:	881b      	ldrh	r3, [r3, #0]
 800100a:	3301      	adds	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <glow+0x1ac>)
 8001010:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001012:	e007      	b.n	8001024 <glow+0x1a4>
        clearCube();
 8001014:	f001 f8e4 	bl	80021e0 <clearCube>
        glowing = 1;
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <glow+0x1b0>)
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 800101e:	4b03      	ldr	r3, [pc, #12]	; (800102c <glow+0x1ac>)
 8001020:	2200      	movs	r2, #0
 8001022:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000385 	.word	0x20000385
 800102c:	20000138 	.word	0x20000138
 8001030:	20000383 	.word	0x20000383
 8001034:	2000032e 	.word	0x2000032e
 8001038:	20000132 	.word	0x20000132
 800103c:	20000133 	.word	0x20000133
 8001040:	20000134 	.word	0x20000134

08001044 <text>:

void text(char string[], uint8_t len) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8001050:	4b30      	ldr	r3, [pc, #192]	; (8001114 <text+0xd0>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00a      	beq.n	800106e <text+0x2a>
    clearCube();
 8001058:	f001 f8c2 	bl	80021e0 <clearCube>
    charPosition = -1;
 800105c:	4b2e      	ldr	r3, [pc, #184]	; (8001118 <text+0xd4>)
 800105e:	22ff      	movs	r2, #255	; 0xff
 8001060:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 8001062:	4b2e      	ldr	r3, [pc, #184]	; (800111c <text+0xd8>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001068:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <text+0xd0>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 800106e:	4b2c      	ldr	r3, [pc, #176]	; (8001120 <text+0xdc>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <text+0xdc>)
 8001078:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 800107a:	4b29      	ldr	r3, [pc, #164]	; (8001120 <text+0xdc>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8001082:	4293      	cmp	r3, r2
 8001084:	d941      	bls.n	800110a <text+0xc6>
    timer = 0;
 8001086:	4b26      	ldr	r3, [pc, #152]	; (8001120 <text+0xdc>)
 8001088:	2200      	movs	r2, #0
 800108a:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 800108c:	2003      	movs	r0, #3
 800108e:	f000 fe8f 	bl	8001db0 <shift>
    charPosition++;
 8001092:	4b21      	ldr	r3, [pc, #132]	; (8001118 <text+0xd4>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <text+0xd4>)
 800109c:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 800109e:	4b1e      	ldr	r3, [pc, #120]	; (8001118 <text+0xd4>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	d112      	bne.n	80010cc <text+0x88>
      charCounter++;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <text+0xd8>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4b1b      	ldr	r3, [pc, #108]	; (800111c <text+0xd8>)
 80010b0:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <text+0xd8>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	78fb      	ldrb	r3, [r7, #3]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	429a      	cmp	r2, r3
 80010be:	dd02      	ble.n	80010c6 <text+0x82>
        charCounter = 0;
 80010c0:	4b16      	ldr	r3, [pc, #88]	; (800111c <text+0xd8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <text+0xd4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <text+0xd4>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d11a      	bne.n	800110a <text+0xc6>
      for (uint8_t i = 0; i < 8; i++) {
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
 80010d8:	e014      	b.n	8001104 <text+0xc0>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 80010da:	4b10      	ldr	r3, [pc, #64]	; (800111c <text+0xd8>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4413      	add	r3, r2
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80010ea:	7bfa      	ldrb	r2, [r7, #15]
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <text+0xe0>)
 80010f0:	00c9      	lsls	r1, r1, #3
 80010f2:	4401      	add	r1, r0
 80010f4:	440a      	add	r2, r1
 80010f6:	7811      	ldrb	r1, [r2, #0]
 80010f8:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <text+0xe4>)
 80010fa:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	3301      	adds	r3, #1
 8001102:	73fb      	strb	r3, [r7, #15]
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	2b07      	cmp	r3, #7
 8001108:	d9e7      	bls.n	80010da <text+0x96>
      }
    }
  }
} //end text()
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000385 	.word	0x20000385
 8001118:	2000013b 	.word	0x2000013b
 800111c:	2000013a 	.word	0x2000013a
 8001120:	2000032e 	.word	0x2000032e
 8001124:	20000008 	.word	0x20000008
 8001128:	20000334 	.word	0x20000334

0800112c <fireWork>:

void fireWork (void){
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8001132:	4b80      	ldr	r3, [pc, #512]	; (8001334 <fireWork+0x208>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <fireWork+0x18>
	    clearCube();
 800113a:	f001 f851 	bl	80021e0 <clearCube>
	    loading = 0;
 800113e:	4b7d      	ldr	r3, [pc, #500]	; (8001334 <fireWork+0x208>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8001144:	4b7c      	ldr	r3, [pc, #496]	; (8001338 <fireWork+0x20c>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b7a      	ldr	r3, [pc, #488]	; (8001338 <fireWork+0x20c>)
 800114e:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8001150:	4b79      	ldr	r3, [pc, #484]	; (8001338 <fireWork+0x20c>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 8001158:	4293      	cmp	r3, r2
 800115a:	f240 836a 	bls.w	8001832 <fireWork+0x706>

		timer = 0;
 800115e:	4b76      	ldr	r3, [pc, #472]	; (8001338 <fireWork+0x20c>)
 8001160:	2200      	movs	r2, #0
 8001162:	801a      	strh	r2, [r3, #0]
		clearCube();
 8001164:	f001 f83c 	bl	80021e0 <clearCube>

		switch (statusFireWork){
 8001168:	4b74      	ldr	r3, [pc, #464]	; (800133c <fireWork+0x210>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b03      	cmp	r3, #3
 800116e:	f200 8362 	bhi.w	8001836 <fireWork+0x70a>
 8001172:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <fireWork+0x4c>)
 8001174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001178:	08001189 	.word	0x08001189
 800117c:	080011e5 	.word	0x080011e5
 8001180:	08001323 	.word	0x08001323
 8001184:	08001639 	.word	0x08001639
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 8001188:	f004 fbc0 	bl	800590c <rand>
 800118c:	4603      	mov	r3, r0
 800118e:	425a      	negs	r2, r3
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	f002 0203 	and.w	r2, r2, #3
 8001198:	bf58      	it	pl
 800119a:	4253      	negpl	r3, r2
 800119c:	b2db      	uxtb	r3, r3
 800119e:	3302      	adds	r3, #2
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4b67      	ldr	r3, [pc, #412]	; (8001340 <fireWork+0x214>)
 80011a4:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80011a6:	f004 fbb1 	bl	800590c <rand>
 80011aa:	4603      	mov	r3, r0
 80011ac:	425a      	negs	r2, r3
 80011ae:	f003 0303 	and.w	r3, r3, #3
 80011b2:	f002 0203 	and.w	r2, r2, #3
 80011b6:	bf58      	it	pl
 80011b8:	4253      	negpl	r3, r2
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	3302      	adds	r3, #2
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	4b60      	ldr	r3, [pc, #384]	; (8001344 <fireWork+0x218>)
 80011c2:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80011c4:	4b60      	ldr	r3, [pc, #384]	; (8001348 <fireWork+0x21c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80011ca:	4b5d      	ldr	r3, [pc, #372]	; (8001340 <fireWork+0x214>)
 80011cc:	7818      	ldrb	r0, [r3, #0]
 80011ce:	4b5e      	ldr	r3, [pc, #376]	; (8001348 <fireWork+0x21c>)
 80011d0:	7819      	ldrb	r1, [r3, #0]
 80011d2:	4b5c      	ldr	r3, [pc, #368]	; (8001344 <fireWork+0x218>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	f000 fd22 	bl	8001c20 <setVoxel>
				statusFireWork = RISING_ROCKET;
 80011dc:	4b57      	ldr	r3, [pc, #348]	; (800133c <fireWork+0x210>)
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
			break;
 80011e2:	e32d      	b.n	8001840 <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 80011e4:	4b58      	ldr	r3, [pc, #352]	; (8001348 <fireWork+0x21c>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	4b56      	ldr	r3, [pc, #344]	; (8001348 <fireWork+0x21c>)
 80011ee:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 80011f0:	4b55      	ldr	r3, [pc, #340]	; (8001348 <fireWork+0x21c>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	f240 808a 	bls.w	800130e <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 80011fa:	4b50      	ldr	r3, [pc, #320]	; (800133c <fireWork+0x210>)
 80011fc:	2202      	movs	r2, #2
 80011fe:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 8001200:	4b52      	ldr	r3, [pc, #328]	; (800134c <fireWork+0x220>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 8001206:	4b52      	ldr	r3, [pc, #328]	; (8001350 <fireWork+0x224>)
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 800120c:	f004 fb7e 	bl	800590c <rand>
 8001210:	4601      	mov	r1, r0
 8001212:	4b50      	ldr	r3, [pc, #320]	; (8001354 <fireWork+0x228>)
 8001214:	fb83 2301 	smull	r2, r3, r3, r1
 8001218:	109a      	asrs	r2, r3, #2
 800121a:	17cb      	asrs	r3, r1, #31
 800121c:	1ad2      	subs	r2, r2, r3
 800121e:	4613      	mov	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	1aca      	subs	r2, r1, r3
 8001228:	b2d3      	uxtb	r3, r2
 800122a:	331e      	adds	r3, #30
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <fireWork+0x22c>)
 8001230:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001232:	2300      	movs	r3, #0
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	e065      	b.n	8001304 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <fireWork+0x214>)
 800123a:	781a      	ldrb	r2, [r3, #0]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	b251      	sxtb	r1, r2
 8001240:	4a46      	ldr	r2, [pc, #280]	; (800135c <fireWork+0x230>)
 8001242:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <fireWork+0x218>)
 8001248:	781a      	ldrb	r2, [r3, #0]
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	b251      	sxtb	r1, r2
 800124e:	4a43      	ldr	r2, [pc, #268]	; (800135c <fireWork+0x230>)
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	4413      	add	r3, r2
 8001254:	460a      	mov	r2, r1
 8001256:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8001258:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <fireWork+0x21c>)
 800125a:	781a      	ldrb	r2, [r3, #0]
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	b251      	sxtb	r1, r2
 8001260:	4a3e      	ldr	r2, [pc, #248]	; (800135c <fireWork+0x230>)
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	4413      	add	r3, r2
 8001266:	460a      	mov	r2, r1
 8001268:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 800126a:	f004 fb4f 	bl	800590c <rand>
 800126e:	4601      	mov	r1, r0
 8001270:	4b38      	ldr	r3, [pc, #224]	; (8001354 <fireWork+0x228>)
 8001272:	fb83 2301 	smull	r2, r3, r3, r1
 8001276:	105a      	asrs	r2, r3, #1
 8001278:	17cb      	asrs	r3, r1, #31
 800127a:	1ad2      	subs	r2, r2, r3
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	1aca      	subs	r2, r1, r3
 8001284:	b2d3      	uxtb	r3, r2
 8001286:	3b02      	subs	r3, #2
 8001288:	b2da      	uxtb	r2, r3
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	b251      	sxtb	r1, r2
 800128e:	4a33      	ldr	r2, [pc, #204]	; (800135c <fireWork+0x230>)
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	4413      	add	r3, r2
 8001294:	460a      	mov	r2, r1
 8001296:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 8001298:	f004 fb38 	bl	800590c <rand>
 800129c:	4601      	mov	r1, r0
 800129e:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <fireWork+0x228>)
 80012a0:	fb83 2301 	smull	r2, r3, r3, r1
 80012a4:	105a      	asrs	r2, r3, #1
 80012a6:	17cb      	asrs	r3, r1, #31
 80012a8:	1ad2      	subs	r2, r2, r3
 80012aa:	4613      	mov	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	1aca      	subs	r2, r1, r3
 80012b2:	b2d3      	uxtb	r3, r2
 80012b4:	3b02      	subs	r3, #2
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	b251      	sxtb	r1, r2
 80012bc:	4a27      	ldr	r2, [pc, #156]	; (800135c <fireWork+0x230>)
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	4413      	add	r3, r2
 80012c2:	460a      	mov	r2, r1
 80012c4:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80012c6:	f004 fb21 	bl	800590c <rand>
 80012ca:	4601      	mov	r1, r0
 80012cc:	4b24      	ldr	r3, [pc, #144]	; (8001360 <fireWork+0x234>)
 80012ce:	fb83 3201 	smull	r3, r2, r3, r1
 80012d2:	17cb      	asrs	r3, r1, #31
 80012d4:	1ad2      	subs	r2, r2, r3
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	1aca      	subs	r2, r1, r3
 80012de:	b2d3      	uxtb	r3, r2
 80012e0:	3b01      	subs	r3, #1
 80012e2:	b2da      	uxtb	r2, r3
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	b251      	sxtb	r1, r2
 80012e8:	4a1c      	ldr	r2, [pc, #112]	; (800135c <fireWork+0x230>)
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	4413      	add	r3, r2
 80012ee:	460a      	mov	r2, r1
 80012f0:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	4a19      	ldr	r2, [pc, #100]	; (800135c <fireWork+0x230>)
 80012f6:	00db      	lsls	r3, r3, #3
 80012f8:	4413      	add	r3, r2
 80012fa:	2200      	movs	r2, #0
 80012fc:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	3301      	adds	r3, #1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <fireWork+0x22c>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	429a      	cmp	r2, r3
 800130c:	d394      	bcc.n	8001238 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <fireWork+0x214>)
 8001310:	7818      	ldrb	r0, [r3, #0]
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <fireWork+0x21c>)
 8001314:	7819      	ldrb	r1, [r3, #0]
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <fireWork+0x218>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	f000 fc80 	bl	8001c20 <setVoxel>
			break;
 8001320:	e28e      	b.n	8001840 <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 8001322:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <fireWork+0x224>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	3301      	adds	r3, #1
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <fireWork+0x224>)
 800132c:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800132e:	2300      	movs	r3, #0
 8001330:	71bb      	strb	r3, [r7, #6]
 8001332:	e172      	b.n	800161a <fireWork+0x4ee>
 8001334:	20000385 	.word	0x20000385
 8001338:	2000032e 	.word	0x2000032e
 800133c:	2000013c 	.word	0x2000013c
 8001340:	2000013d 	.word	0x2000013d
 8001344:	2000013e 	.word	0x2000013e
 8001348:	2000013f 	.word	0x2000013f
 800134c:	20000140 	.word	0x20000140
 8001350:	2000005b 	.word	0x2000005b
 8001354:	66666667 	.word	0x66666667
 8001358:	20000332 	.word	0x20000332
 800135c:	200001ec 	.word	0x200001ec
 8001360:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8001364:	79bb      	ldrb	r3, [r7, #6]
 8001366:	4aa2      	ldr	r2, [pc, #648]	; (80015f0 <fireWork+0x4c4>)
 8001368:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800136c:	b2da      	uxtb	r2, r3
 800136e:	79bb      	ldrb	r3, [r7, #6]
 8001370:	499f      	ldr	r1, [pc, #636]	; (80015f0 <fireWork+0x4c4>)
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	440b      	add	r3, r1
 8001376:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	4413      	add	r3, r2
 800137e:	b2da      	uxtb	r2, r3
 8001380:	79bb      	ldrb	r3, [r7, #6]
 8001382:	b251      	sxtb	r1, r2
 8001384:	4a9a      	ldr	r2, [pc, #616]	; (80015f0 <fireWork+0x4c4>)
 8001386:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 800138a:	79bb      	ldrb	r3, [r7, #6]
 800138c:	4a98      	ldr	r2, [pc, #608]	; (80015f0 <fireWork+0x4c4>)
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4413      	add	r3, r2
 8001392:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001396:	b2da      	uxtb	r2, r3
 8001398:	79bb      	ldrb	r3, [r7, #6]
 800139a:	4995      	ldr	r1, [pc, #596]	; (80015f0 <fireWork+0x4c4>)
 800139c:	00db      	lsls	r3, r3, #3
 800139e:	440b      	add	r3, r1
 80013a0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	4413      	add	r3, r2
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	b251      	sxtb	r1, r2
 80013ae:	4a90      	ldr	r2, [pc, #576]	; (80015f0 <fireWork+0x4c4>)
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	4413      	add	r3, r2
 80013b4:	460a      	mov	r2, r1
 80013b6:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	4a8d      	ldr	r2, [pc, #564]	; (80015f0 <fireWork+0x4c4>)
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	79bb      	ldrb	r3, [r7, #6]
 80013c8:	4989      	ldr	r1, [pc, #548]	; (80015f0 <fireWork+0x4c4>)
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	440b      	add	r3, r1
 80013ce:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	b251      	sxtb	r1, r2
 80013dc:	4a84      	ldr	r2, [pc, #528]	; (80015f0 <fireWork+0x4c4>)
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	4413      	add	r3, r2
 80013e2:	460a      	mov	r2, r1
 80013e4:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	4a81      	ldr	r2, [pc, #516]	; (80015f0 <fireWork+0x4c4>)
 80013ea:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b80      	ldr	r3, [pc, #512]	; (80015f4 <fireWork+0x4c8>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4b80      	ldr	r3, [pc, #512]	; (80015f8 <fireWork+0x4cc>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	1acb      	subs	r3, r1, r3
 80013fc:	429a      	cmp	r2, r3
 80013fe:	da0a      	bge.n	8001416 <fireWork+0x2ea>
 8001400:	4b7c      	ldr	r3, [pc, #496]	; (80015f4 <fireWork+0x4c8>)
 8001402:	781a      	ldrb	r2, [r3, #0]
 8001404:	4b7c      	ldr	r3, [pc, #496]	; (80015f8 <fireWork+0x4cc>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	b2da      	uxtb	r2, r3
 800140c:	79bb      	ldrb	r3, [r7, #6]
 800140e:	b251      	sxtb	r1, r2
 8001410:	4a77      	ldr	r2, [pc, #476]	; (80015f0 <fireWork+0x4c4>)
 8001412:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 8001416:	79bb      	ldrb	r3, [r7, #6]
 8001418:	4a75      	ldr	r2, [pc, #468]	; (80015f0 <fireWork+0x4c4>)
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	4413      	add	r3, r2
 800141e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001422:	461a      	mov	r2, r3
 8001424:	4b75      	ldr	r3, [pc, #468]	; (80015fc <fireWork+0x4d0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4619      	mov	r1, r3
 800142a:	4b73      	ldr	r3, [pc, #460]	; (80015f8 <fireWork+0x4cc>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	1acb      	subs	r3, r1, r3
 8001430:	429a      	cmp	r2, r3
 8001432:	da0c      	bge.n	800144e <fireWork+0x322>
 8001434:	4b71      	ldr	r3, [pc, #452]	; (80015fc <fireWork+0x4d0>)
 8001436:	781a      	ldrb	r2, [r3, #0]
 8001438:	4b6f      	ldr	r3, [pc, #444]	; (80015f8 <fireWork+0x4cc>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	b2da      	uxtb	r2, r3
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	b251      	sxtb	r1, r2
 8001444:	4a6a      	ldr	r2, [pc, #424]	; (80015f0 <fireWork+0x4c4>)
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	4413      	add	r3, r2
 800144a:	460a      	mov	r2, r1
 800144c:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 800144e:	79bb      	ldrb	r3, [r7, #6]
 8001450:	4a67      	ldr	r2, [pc, #412]	; (80015f0 <fireWork+0x4c4>)
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	4413      	add	r3, r2
 8001456:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800145a:	461a      	mov	r2, r3
 800145c:	4b68      	ldr	r3, [pc, #416]	; (8001600 <fireWork+0x4d4>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	4b65      	ldr	r3, [pc, #404]	; (80015f8 <fireWork+0x4cc>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	1acb      	subs	r3, r1, r3
 8001468:	429a      	cmp	r2, r3
 800146a:	da0c      	bge.n	8001486 <fireWork+0x35a>
 800146c:	4b64      	ldr	r3, [pc, #400]	; (8001600 <fireWork+0x4d4>)
 800146e:	781a      	ldrb	r2, [r3, #0]
 8001470:	4b61      	ldr	r3, [pc, #388]	; (80015f8 <fireWork+0x4cc>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	b2da      	uxtb	r2, r3
 8001478:	79bb      	ldrb	r3, [r7, #6]
 800147a:	b251      	sxtb	r1, r2
 800147c:	4a5c      	ldr	r2, [pc, #368]	; (80015f0 <fireWork+0x4c4>)
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	4413      	add	r3, r2
 8001482:	460a      	mov	r2, r1
 8001484:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	4a59      	ldr	r2, [pc, #356]	; (80015f0 <fireWork+0x4c4>)
 800148a:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800148e:	461a      	mov	r2, r3
 8001490:	4b58      	ldr	r3, [pc, #352]	; (80015f4 <fireWork+0x4c8>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4619      	mov	r1, r3
 8001496:	4b58      	ldr	r3, [pc, #352]	; (80015f8 <fireWork+0x4cc>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	440b      	add	r3, r1
 800149c:	429a      	cmp	r2, r3
 800149e:	dd0a      	ble.n	80014b6 <fireWork+0x38a>
 80014a0:	4b54      	ldr	r3, [pc, #336]	; (80015f4 <fireWork+0x4c8>)
 80014a2:	781a      	ldrb	r2, [r3, #0]
 80014a4:	4b54      	ldr	r3, [pc, #336]	; (80015f8 <fireWork+0x4cc>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4413      	add	r3, r2
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	b251      	sxtb	r1, r2
 80014b0:	4a4f      	ldr	r2, [pc, #316]	; (80015f0 <fireWork+0x4c4>)
 80014b2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80014b6:	79bb      	ldrb	r3, [r7, #6]
 80014b8:	4a4d      	ldr	r2, [pc, #308]	; (80015f0 <fireWork+0x4c4>)
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	4413      	add	r3, r2
 80014be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014c2:	461a      	mov	r2, r3
 80014c4:	4b4d      	ldr	r3, [pc, #308]	; (80015fc <fireWork+0x4d0>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	4b4b      	ldr	r3, [pc, #300]	; (80015f8 <fireWork+0x4cc>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	440b      	add	r3, r1
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dd0c      	ble.n	80014ee <fireWork+0x3c2>
 80014d4:	4b49      	ldr	r3, [pc, #292]	; (80015fc <fireWork+0x4d0>)
 80014d6:	781a      	ldrb	r2, [r3, #0]
 80014d8:	4b47      	ldr	r3, [pc, #284]	; (80015f8 <fireWork+0x4cc>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	79bb      	ldrb	r3, [r7, #6]
 80014e2:	b251      	sxtb	r1, r2
 80014e4:	4a42      	ldr	r2, [pc, #264]	; (80015f0 <fireWork+0x4c4>)
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	4413      	add	r3, r2
 80014ea:	460a      	mov	r2, r1
 80014ec:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	4a3f      	ldr	r2, [pc, #252]	; (80015f0 <fireWork+0x4c4>)
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	4413      	add	r3, r2
 80014f6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b40      	ldr	r3, [pc, #256]	; (8001600 <fireWork+0x4d4>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	4619      	mov	r1, r3
 8001502:	4b3d      	ldr	r3, [pc, #244]	; (80015f8 <fireWork+0x4cc>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	440b      	add	r3, r1
 8001508:	429a      	cmp	r2, r3
 800150a:	dd0c      	ble.n	8001526 <fireWork+0x3fa>
 800150c:	4b3c      	ldr	r3, [pc, #240]	; (8001600 <fireWork+0x4d4>)
 800150e:	781a      	ldrb	r2, [r3, #0]
 8001510:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <fireWork+0x4cc>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4413      	add	r3, r2
 8001516:	b2da      	uxtb	r2, r3
 8001518:	79bb      	ldrb	r3, [r7, #6]
 800151a:	b251      	sxtb	r1, r2
 800151c:	4a34      	ldr	r2, [pc, #208]	; (80015f0 <fireWork+0x4c4>)
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	4413      	add	r3, r2
 8001522:	460a      	mov	r2, r1
 8001524:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 8001526:	f004 f9f1 	bl	800590c <rand>
 800152a:	4601      	mov	r1, r0
 800152c:	4b35      	ldr	r3, [pc, #212]	; (8001604 <fireWork+0x4d8>)
 800152e:	fb83 2301 	smull	r2, r3, r3, r1
 8001532:	105a      	asrs	r2, r3, #1
 8001534:	17cb      	asrs	r3, r1, #31
 8001536:	1ad2      	subs	r2, r2, r3
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	1aca      	subs	r2, r1, r3
 8001540:	b2d3      	uxtb	r3, r2
 8001542:	3b02      	subs	r3, #2
 8001544:	b2da      	uxtb	r2, r3
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	b251      	sxtb	r1, r2
 800154a:	4a29      	ldr	r2, [pc, #164]	; (80015f0 <fireWork+0x4c4>)
 800154c:	00db      	lsls	r3, r3, #3
 800154e:	4413      	add	r3, r2
 8001550:	460a      	mov	r2, r1
 8001552:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8001554:	f004 f9da 	bl	800590c <rand>
 8001558:	4601      	mov	r1, r0
 800155a:	4b2a      	ldr	r3, [pc, #168]	; (8001604 <fireWork+0x4d8>)
 800155c:	fb83 2301 	smull	r2, r3, r3, r1
 8001560:	105a      	asrs	r2, r3, #1
 8001562:	17cb      	asrs	r3, r1, #31
 8001564:	1ad2      	subs	r2, r2, r3
 8001566:	4613      	mov	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	1aca      	subs	r2, r1, r3
 800156e:	b2d3      	uxtb	r3, r2
 8001570:	3b02      	subs	r3, #2
 8001572:	b2da      	uxtb	r2, r3
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	b251      	sxtb	r1, r2
 8001578:	4a1d      	ldr	r2, [pc, #116]	; (80015f0 <fireWork+0x4c4>)
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	4413      	add	r3, r2
 800157e:	460a      	mov	r2, r1
 8001580:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 8001582:	f004 f9c3 	bl	800590c <rand>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	bfb8      	it	lt
 8001590:	425b      	neglt	r3, r3
 8001592:	461a      	mov	r2, r3
 8001594:	79bb      	ldrb	r3, [r7, #6]
 8001596:	b251      	sxtb	r1, r2
 8001598:	4a15      	ldr	r2, [pc, #84]	; (80015f0 <fireWork+0x4c4>)
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	4413      	add	r3, r2
 800159e:	460a      	mov	r2, r1
 80015a0:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80015a2:	79bb      	ldrb	r3, [r7, #6]
 80015a4:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <fireWork+0x4c4>)
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4413      	add	r3, r2
 80015aa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	db2a      	blt.n	8001608 <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <fireWork+0x4c4>)
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	4413      	add	r3, r2
 80015ba:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015be:	2b07      	cmp	r3, #7
 80015c0:	dc28      	bgt.n	8001614 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80015c2:	79bb      	ldrb	r3, [r7, #6]
 80015c4:	4a0a      	ldr	r2, [pc, #40]	; (80015f0 <fireWork+0x4c4>)
 80015c6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80015ca:	b2d8      	uxtb	r0, r3
 80015cc:	79bb      	ldrb	r3, [r7, #6]
 80015ce:	4a08      	ldr	r2, [pc, #32]	; (80015f0 <fireWork+0x4c4>)
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015d8:	b2d9      	uxtb	r1, r3
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <fireWork+0x4c4>)
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4413      	add	r3, r2
 80015e2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	f000 fb19 	bl	8001c20 <setVoxel>
 80015ee:	e011      	b.n	8001614 <fireWork+0x4e8>
 80015f0:	200001ec 	.word	0x200001ec
 80015f4:	2000013d 	.word	0x2000013d
 80015f8:	2000005b 	.word	0x2000005b
 80015fc:	2000013e 	.word	0x2000013e
 8001600:	2000013f 	.word	0x2000013f
 8001604:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 8001608:	4b8f      	ldr	r3, [pc, #572]	; (8001848 <fireWork+0x71c>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	b2da      	uxtb	r2, r3
 8001610:	4b8d      	ldr	r3, [pc, #564]	; (8001848 <fireWork+0x71c>)
 8001612:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	3301      	adds	r3, #1
 8001618:	71bb      	strb	r3, [r7, #6]
 800161a:	4b8c      	ldr	r3, [pc, #560]	; (800184c <fireWork+0x720>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	79ba      	ldrb	r2, [r7, #6]
 8001620:	429a      	cmp	r2, r3
 8001622:	f4ff ae9f 	bcc.w	8001364 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 8001626:	4b8a      	ldr	r3, [pc, #552]	; (8001850 <fireWork+0x724>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b03      	cmp	r3, #3
 800162c:	f040 8105 	bne.w	800183a <fireWork+0x70e>
					statusFireWork = FALLING;
 8001630:	4b88      	ldr	r3, [pc, #544]	; (8001854 <fireWork+0x728>)
 8001632:	2203      	movs	r2, #3
 8001634:	701a      	strb	r2, [r3, #0]
				}

			break;
 8001636:	e100      	b.n	800183a <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001638:	2300      	movs	r3, #0
 800163a:	717b      	strb	r3, [r7, #5]
 800163c:	e0e9      	b.n	8001812 <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 800163e:	797b      	ldrb	r3, [r7, #5]
 8001640:	4a85      	ldr	r2, [pc, #532]	; (8001858 <fireWork+0x72c>)
 8001642:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	797b      	ldrb	r3, [r7, #5]
 800164a:	4983      	ldr	r1, [pc, #524]	; (8001858 <fireWork+0x72c>)
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	440b      	add	r3, r1
 8001650:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	4413      	add	r3, r2
 8001658:	b2da      	uxtb	r2, r3
 800165a:	797b      	ldrb	r3, [r7, #5]
 800165c:	b251      	sxtb	r1, r2
 800165e:	4a7e      	ldr	r2, [pc, #504]	; (8001858 <fireWork+0x72c>)
 8001660:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001664:	797b      	ldrb	r3, [r7, #5]
 8001666:	4a7c      	ldr	r2, [pc, #496]	; (8001858 <fireWork+0x72c>)
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	4413      	add	r3, r2
 800166c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001670:	b2da      	uxtb	r2, r3
 8001672:	797b      	ldrb	r3, [r7, #5]
 8001674:	4978      	ldr	r1, [pc, #480]	; (8001858 <fireWork+0x72c>)
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	4413      	add	r3, r2
 8001682:	b2da      	uxtb	r2, r3
 8001684:	797b      	ldrb	r3, [r7, #5]
 8001686:	b251      	sxtb	r1, r2
 8001688:	4a73      	ldr	r2, [pc, #460]	; (8001858 <fireWork+0x72c>)
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4413      	add	r3, r2
 800168e:	460a      	mov	r2, r1
 8001690:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8001692:	797b      	ldrb	r3, [r7, #5]
 8001694:	4a70      	ldr	r2, [pc, #448]	; (8001858 <fireWork+0x72c>)
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4413      	add	r3, r2
 800169a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	797b      	ldrb	r3, [r7, #5]
 80016a2:	496d      	ldr	r1, [pc, #436]	; (8001858 <fireWork+0x72c>)
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	4413      	add	r3, r2
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	797b      	ldrb	r3, [r7, #5]
 80016b4:	b251      	sxtb	r1, r2
 80016b6:	4a68      	ldr	r2, [pc, #416]	; (8001858 <fireWork+0x72c>)
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4413      	add	r3, r2
 80016bc:	460a      	mov	r2, r1
 80016be:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80016c0:	797b      	ldrb	r3, [r7, #5]
 80016c2:	4a65      	ldr	r2, [pc, #404]	; (8001858 <fireWork+0x72c>)
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	4413      	add	r3, r2
 80016c8:	2200      	movs	r2, #0
 80016ca:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80016cc:	797b      	ldrb	r3, [r7, #5]
 80016ce:	4a62      	ldr	r2, [pc, #392]	; (8001858 <fireWork+0x72c>)
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	4413      	add	r3, r2
 80016d4:	2200      	movs	r2, #0
 80016d6:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 80016d8:	797b      	ldrb	r3, [r7, #5]
 80016da:	4a5f      	ldr	r2, [pc, #380]	; (8001858 <fireWork+0x72c>)
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	4413      	add	r3, r2
 80016e0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	db0e      	blt.n	8001706 <fireWork+0x5da>
 80016e8:	797a      	ldrb	r2, [r7, #5]
 80016ea:	495b      	ldr	r1, [pc, #364]	; (8001858 <fireWork+0x72c>)
 80016ec:	00d3      	lsls	r3, r2, #3
 80016ee:	440b      	add	r3, r1
 80016f0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	3b01      	subs	r3, #1
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	b258      	sxtb	r0, r3
 80016fc:	4956      	ldr	r1, [pc, #344]	; (8001858 <fireWork+0x72c>)
 80016fe:	00d3      	lsls	r3, r2, #3
 8001700:	440b      	add	r3, r1
 8001702:	4602      	mov	r2, r0
 8001704:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 8001706:	797b      	ldrb	r3, [r7, #5]
 8001708:	4a53      	ldr	r2, [pc, #332]	; (8001858 <fireWork+0x72c>)
 800170a:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800170e:	2b00      	cmp	r3, #0
 8001710:	da04      	bge.n	800171c <fireWork+0x5f0>
 8001712:	797b      	ldrb	r3, [r7, #5]
 8001714:	4a50      	ldr	r2, [pc, #320]	; (8001858 <fireWork+0x72c>)
 8001716:	2100      	movs	r1, #0
 8001718:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 800171c:	797b      	ldrb	r3, [r7, #5]
 800171e:	4a4e      	ldr	r2, [pc, #312]	; (8001858 <fireWork+0x72c>)
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4413      	add	r3, r2
 8001724:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001728:	2b00      	cmp	r3, #0
 800172a:	da05      	bge.n	8001738 <fireWork+0x60c>
 800172c:	797b      	ldrb	r3, [r7, #5]
 800172e:	4a4a      	ldr	r2, [pc, #296]	; (8001858 <fireWork+0x72c>)
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	4413      	add	r3, r2
 8001734:	2200      	movs	r2, #0
 8001736:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 8001738:	797b      	ldrb	r3, [r7, #5]
 800173a:	4a47      	ldr	r2, [pc, #284]	; (8001858 <fireWork+0x72c>)
 800173c:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001740:	2b07      	cmp	r3, #7
 8001742:	dd04      	ble.n	800174e <fireWork+0x622>
 8001744:	797b      	ldrb	r3, [r7, #5]
 8001746:	4a44      	ldr	r2, [pc, #272]	; (8001858 <fireWork+0x72c>)
 8001748:	2107      	movs	r1, #7
 800174a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 800174e:	797b      	ldrb	r3, [r7, #5]
 8001750:	4a41      	ldr	r2, [pc, #260]	; (8001858 <fireWork+0x72c>)
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	4413      	add	r3, r2
 8001756:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800175a:	2b07      	cmp	r3, #7
 800175c:	dd05      	ble.n	800176a <fireWork+0x63e>
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	4a3d      	ldr	r2, [pc, #244]	; (8001858 <fireWork+0x72c>)
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	4413      	add	r3, r2
 8001766:	2207      	movs	r2, #7
 8001768:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 800176a:	797b      	ldrb	r3, [r7, #5]
 800176c:	4a3a      	ldr	r2, [pc, #232]	; (8001858 <fireWork+0x72c>)
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001776:	2b00      	cmp	r3, #0
 8001778:	db1e      	blt.n	80017b8 <fireWork+0x68c>
						if(particle[i].partZ < 8)
 800177a:	797b      	ldrb	r3, [r7, #5]
 800177c:	4a36      	ldr	r2, [pc, #216]	; (8001858 <fireWork+0x72c>)
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	4413      	add	r3, r2
 8001782:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001786:	2b07      	cmp	r3, #7
 8001788:	dc40      	bgt.n	800180c <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 800178a:	797b      	ldrb	r3, [r7, #5]
 800178c:	4a32      	ldr	r2, [pc, #200]	; (8001858 <fireWork+0x72c>)
 800178e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001792:	b2d8      	uxtb	r0, r3
 8001794:	797b      	ldrb	r3, [r7, #5]
 8001796:	4a30      	ldr	r2, [pc, #192]	; (8001858 <fireWork+0x72c>)
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	4413      	add	r3, r2
 800179c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017a0:	b2d9      	uxtb	r1, r3
 80017a2:	797b      	ldrb	r3, [r7, #5]
 80017a4:	4a2c      	ldr	r2, [pc, #176]	; (8001858 <fireWork+0x72c>)
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	4413      	add	r3, r2
 80017aa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	461a      	mov	r2, r3
 80017b2:	f000 fa35 	bl	8001c20 <setVoxel>
 80017b6:	e029      	b.n	800180c <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 80017b8:	797b      	ldrb	r3, [r7, #5]
 80017ba:	4a27      	ldr	r2, [pc, #156]	; (8001858 <fireWork+0x72c>)
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	4413      	add	r3, r2
 80017c0:	79db      	ldrb	r3, [r3, #7]
 80017c2:	2b05      	cmp	r3, #5
 80017c4:	d81c      	bhi.n	8001800 <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	4a23      	ldr	r2, [pc, #140]	; (8001858 <fireWork+0x72c>)
 80017ca:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017ce:	b2d8      	uxtb	r0, r3
 80017d0:	797b      	ldrb	r3, [r7, #5]
 80017d2:	4a21      	ldr	r2, [pc, #132]	; (8001858 <fireWork+0x72c>)
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	4413      	add	r3, r2
 80017d8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	2100      	movs	r1, #0
 80017e2:	f000 fa1d 	bl	8001c20 <setVoxel>
							particle[i].resting++;
 80017e6:	797a      	ldrb	r2, [r7, #5]
 80017e8:	491b      	ldr	r1, [pc, #108]	; (8001858 <fireWork+0x72c>)
 80017ea:	00d3      	lsls	r3, r2, #3
 80017ec:	440b      	add	r3, r1
 80017ee:	79db      	ldrb	r3, [r3, #7]
 80017f0:	3301      	adds	r3, #1
 80017f2:	b2d8      	uxtb	r0, r3
 80017f4:	4918      	ldr	r1, [pc, #96]	; (8001858 <fireWork+0x72c>)
 80017f6:	00d3      	lsls	r3, r2, #3
 80017f8:	440b      	add	r3, r1
 80017fa:	4602      	mov	r2, r0
 80017fc:	71da      	strb	r2, [r3, #7]
 80017fe:	e005      	b.n	800180c <fireWork+0x6e0>
						}else{
							deadParticles++;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <fireWork+0x71c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	3301      	adds	r3, #1
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <fireWork+0x71c>)
 800180a:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800180c:	797b      	ldrb	r3, [r7, #5]
 800180e:	3301      	adds	r3, #1
 8001810:	717b      	strb	r3, [r7, #5]
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <fireWork+0x720>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	797a      	ldrb	r2, [r7, #5]
 8001818:	429a      	cmp	r2, r3
 800181a:	f4ff af10 	bcc.w	800163e <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <fireWork+0x71c>)
 8001820:	781a      	ldrb	r2, [r3, #0]
 8001822:	4b0a      	ldr	r3, [pc, #40]	; (800184c <fireWork+0x720>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d309      	bcc.n	800183e <fireWork+0x712>
					statusFireWork = NEW_FW;
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <fireWork+0x728>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
			break;
 8001830:	e005      	b.n	800183e <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8001832:	bf00      	nop
 8001834:	e004      	b.n	8001840 <fireWork+0x714>
			break;
 8001836:	bf00      	nop
 8001838:	e002      	b.n	8001840 <fireWork+0x714>
			break;
 800183a:	bf00      	nop
 800183c:	e000      	b.n	8001840 <fireWork+0x714>
			break;
 800183e:	bf00      	nop
} //end fireWork ()
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000140 	.word	0x20000140
 800184c:	20000332 	.word	0x20000332
 8001850:	2000005b 	.word	0x2000005b
 8001854:	2000013c 	.word	0x2000013c
 8001858:	200001ec 	.word	0x200001ec

0800185c <lit>:

void lit() {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
  if (loading) {
 8001862:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <lit+0x54>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d01e      	beq.n	80018a8 <lit+0x4c>
    clearCube();
 800186a:	f000 fcb9 	bl	80021e0 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 800186e:	2300      	movs	r3, #0
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	e013      	b.n	800189c <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8001874:	2300      	movs	r3, #0
 8001876:	71bb      	strb	r3, [r7, #6]
 8001878:	e00a      	b.n	8001890 <lit+0x34>
        cube[i][j] = 0xFF;
 800187a:	79fa      	ldrb	r2, [r7, #7]
 800187c:	79bb      	ldrb	r3, [r7, #6]
 800187e:	490d      	ldr	r1, [pc, #52]	; (80018b4 <lit+0x58>)
 8001880:	00d2      	lsls	r2, r2, #3
 8001882:	440a      	add	r2, r1
 8001884:	4413      	add	r3, r2
 8001886:	22ff      	movs	r2, #255	; 0xff
 8001888:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 800188a:	79bb      	ldrb	r3, [r7, #6]
 800188c:	3301      	adds	r3, #1
 800188e:	71bb      	strb	r3, [r7, #6]
 8001890:	79bb      	ldrb	r3, [r7, #6]
 8001892:	2b07      	cmp	r3, #7
 8001894:	d9f1      	bls.n	800187a <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	3301      	adds	r3, #1
 800189a:	71fb      	strb	r3, [r7, #7]
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	2b07      	cmp	r3, #7
 80018a0:	d9e8      	bls.n	8001874 <lit+0x18>
      }
    }
    loading = 0;
 80018a2:	4b03      	ldr	r3, [pc, #12]	; (80018b0 <lit+0x54>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000385 	.word	0x20000385
 80018b4:	20000334 	.word	0x20000334

080018b8 <cubeJump>:

void cubeJump() {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  if (loading) {
 80018bc:	4b94      	ldr	r3, [pc, #592]	; (8001b10 <cubeJump+0x258>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d037      	beq.n	8001934 <cubeJump+0x7c>
    clearCube();
 80018c4:	f000 fc8c 	bl	80021e0 <clearCube>
    xPos = (rand() % 2) * 7;
 80018c8:	f004 f820 	bl	800590c <rand>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	bfb8      	it	lt
 80018d6:	425b      	neglt	r3, r3
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	461a      	mov	r2, r3
 80018dc:	00d2      	lsls	r2, r2, #3
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b8c      	ldr	r3, [pc, #560]	; (8001b14 <cubeJump+0x25c>)
 80018e4:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 80018e6:	f004 f811 	bl	800590c <rand>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	bfb8      	it	lt
 80018f4:	425b      	neglt	r3, r3
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	461a      	mov	r2, r3
 80018fa:	00d2      	lsls	r2, r2, #3
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	4b85      	ldr	r3, [pc, #532]	; (8001b18 <cubeJump+0x260>)
 8001902:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8001904:	f004 f802 	bl	800590c <rand>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	bfb8      	it	lt
 8001912:	425b      	neglt	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	461a      	mov	r2, r3
 8001918:	00d2      	lsls	r2, r2, #3
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b7f      	ldr	r3, [pc, #508]	; (8001b1c <cubeJump+0x264>)
 8001920:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8001922:	4b7f      	ldr	r3, [pc, #508]	; (8001b20 <cubeJump+0x268>)
 8001924:	2208      	movs	r2, #8
 8001926:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 8001928:	4b7e      	ldr	r3, [pc, #504]	; (8001b24 <cubeJump+0x26c>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800192e:	4b78      	ldr	r3, [pc, #480]	; (8001b10 <cubeJump+0x258>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001934:	4b7c      	ldr	r3, [pc, #496]	; (8001b28 <cubeJump+0x270>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	b29a      	uxth	r2, r3
 800193c:	4b7a      	ldr	r3, [pc, #488]	; (8001b28 <cubeJump+0x270>)
 800193e:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8001940:	4b79      	ldr	r3, [pc, #484]	; (8001b28 <cubeJump+0x270>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	b21b      	sxth	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	f280 815e 	bge.w	8001c08 <cubeJump+0x350>
    timer = 0;
 800194c:	4b76      	ldr	r3, [pc, #472]	; (8001b28 <cubeJump+0x270>)
 800194e:	2200      	movs	r2, #0
 8001950:	801a      	strh	r2, [r3, #0]
    clearCube();
 8001952:	f000 fc45 	bl	80021e0 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 8001956:	4b6f      	ldr	r3, [pc, #444]	; (8001b14 <cubeJump+0x25c>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d112      	bne.n	8001984 <cubeJump+0xcc>
 800195e:	4b6e      	ldr	r3, [pc, #440]	; (8001b18 <cubeJump+0x260>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10e      	bne.n	8001984 <cubeJump+0xcc>
 8001966:	4b6d      	ldr	r3, [pc, #436]	; (8001b1c <cubeJump+0x264>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10a      	bne.n	8001984 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 800196e:	4b69      	ldr	r3, [pc, #420]	; (8001b14 <cubeJump+0x25c>)
 8001970:	7818      	ldrb	r0, [r3, #0]
 8001972:	4b69      	ldr	r3, [pc, #420]	; (8001b18 <cubeJump+0x260>)
 8001974:	7819      	ldrb	r1, [r3, #0]
 8001976:	4b69      	ldr	r3, [pc, #420]	; (8001b1c <cubeJump+0x264>)
 8001978:	781a      	ldrb	r2, [r3, #0]
 800197a:	4b69      	ldr	r3, [pc, #420]	; (8001b20 <cubeJump+0x268>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	f000 fb45 	bl	800200c <drawCube>
 8001982:	e0f5      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 8001984:	4b63      	ldr	r3, [pc, #396]	; (8001b14 <cubeJump+0x25c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b07      	cmp	r3, #7
 800198a:	d124      	bne.n	80019d6 <cubeJump+0x11e>
 800198c:	4b62      	ldr	r3, [pc, #392]	; (8001b18 <cubeJump+0x260>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b07      	cmp	r3, #7
 8001992:	d120      	bne.n	80019d6 <cubeJump+0x11e>
 8001994:	4b61      	ldr	r3, [pc, #388]	; (8001b1c <cubeJump+0x264>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b07      	cmp	r3, #7
 800199a:	d11c      	bne.n	80019d6 <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 800199c:	4b5d      	ldr	r3, [pc, #372]	; (8001b14 <cubeJump+0x25c>)
 800199e:	781a      	ldrb	r2, [r3, #0]
 80019a0:	4b5f      	ldr	r3, [pc, #380]	; (8001b20 <cubeJump+0x268>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	3301      	adds	r3, #1
 80019aa:	b2d8      	uxtb	r0, r3
 80019ac:	4b5a      	ldr	r3, [pc, #360]	; (8001b18 <cubeJump+0x260>)
 80019ae:	781a      	ldrb	r2, [r3, #0]
 80019b0:	4b5b      	ldr	r3, [pc, #364]	; (8001b20 <cubeJump+0x268>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	3301      	adds	r3, #1
 80019ba:	b2d9      	uxtb	r1, r3
 80019bc:	4b57      	ldr	r3, [pc, #348]	; (8001b1c <cubeJump+0x264>)
 80019be:	781a      	ldrb	r2, [r3, #0]
 80019c0:	4b57      	ldr	r3, [pc, #348]	; (8001b20 <cubeJump+0x268>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	3301      	adds	r3, #1
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	4b54      	ldr	r3, [pc, #336]	; (8001b20 <cubeJump+0x268>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	f000 fb1c 	bl	800200c <drawCube>
 80019d4:	e0cc      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80019d6:	4b4f      	ldr	r3, [pc, #316]	; (8001b14 <cubeJump+0x25c>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b07      	cmp	r3, #7
 80019dc:	d118      	bne.n	8001a10 <cubeJump+0x158>
 80019de:	4b4e      	ldr	r3, [pc, #312]	; (8001b18 <cubeJump+0x260>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d114      	bne.n	8001a10 <cubeJump+0x158>
 80019e6:	4b4d      	ldr	r3, [pc, #308]	; (8001b1c <cubeJump+0x264>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d110      	bne.n	8001a10 <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80019ee:	4b49      	ldr	r3, [pc, #292]	; (8001b14 <cubeJump+0x25c>)
 80019f0:	781a      	ldrb	r2, [r3, #0]
 80019f2:	4b4b      	ldr	r3, [pc, #300]	; (8001b20 <cubeJump+0x268>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	3301      	adds	r3, #1
 80019fc:	b2d8      	uxtb	r0, r3
 80019fe:	4b46      	ldr	r3, [pc, #280]	; (8001b18 <cubeJump+0x260>)
 8001a00:	7819      	ldrb	r1, [r3, #0]
 8001a02:	4b46      	ldr	r3, [pc, #280]	; (8001b1c <cubeJump+0x264>)
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	4b46      	ldr	r3, [pc, #280]	; (8001b20 <cubeJump+0x268>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	f000 faff 	bl	800200c <drawCube>
 8001a0e:	e0af      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8001a10:	4b40      	ldr	r3, [pc, #256]	; (8001b14 <cubeJump+0x25c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d118      	bne.n	8001a4a <cubeJump+0x192>
 8001a18:	4b3f      	ldr	r3, [pc, #252]	; (8001b18 <cubeJump+0x260>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b07      	cmp	r3, #7
 8001a1e:	d114      	bne.n	8001a4a <cubeJump+0x192>
 8001a20:	4b3e      	ldr	r3, [pc, #248]	; (8001b1c <cubeJump+0x264>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d110      	bne.n	8001a4a <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a28:	4b3a      	ldr	r3, [pc, #232]	; (8001b14 <cubeJump+0x25c>)
 8001a2a:	7818      	ldrb	r0, [r3, #0]
 8001a2c:	4b3a      	ldr	r3, [pc, #232]	; (8001b18 <cubeJump+0x260>)
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <cubeJump+0x268>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	3301      	adds	r3, #1
 8001a3a:	b2d9      	uxtb	r1, r3
 8001a3c:	4b37      	ldr	r3, [pc, #220]	; (8001b1c <cubeJump+0x264>)
 8001a3e:	781a      	ldrb	r2, [r3, #0]
 8001a40:	4b37      	ldr	r3, [pc, #220]	; (8001b20 <cubeJump+0x268>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	f000 fae2 	bl	800200c <drawCube>
 8001a48:	e092      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001a4a:	4b32      	ldr	r3, [pc, #200]	; (8001b14 <cubeJump+0x25c>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d118      	bne.n	8001a84 <cubeJump+0x1cc>
 8001a52:	4b31      	ldr	r3, [pc, #196]	; (8001b18 <cubeJump+0x260>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d114      	bne.n	8001a84 <cubeJump+0x1cc>
 8001a5a:	4b30      	ldr	r3, [pc, #192]	; (8001b1c <cubeJump+0x264>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b07      	cmp	r3, #7
 8001a60:	d110      	bne.n	8001a84 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a62:	4b2c      	ldr	r3, [pc, #176]	; (8001b14 <cubeJump+0x25c>)
 8001a64:	7818      	ldrb	r0, [r3, #0]
 8001a66:	4b2c      	ldr	r3, [pc, #176]	; (8001b18 <cubeJump+0x260>)
 8001a68:	7819      	ldrb	r1, [r3, #0]
 8001a6a:	4b2c      	ldr	r3, [pc, #176]	; (8001b1c <cubeJump+0x264>)
 8001a6c:	781a      	ldrb	r2, [r3, #0]
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <cubeJump+0x268>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	3301      	adds	r3, #1
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <cubeJump+0x268>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	f000 fac5 	bl	800200c <drawCube>
 8001a82:	e075      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8001a84:	4b23      	ldr	r3, [pc, #140]	; (8001b14 <cubeJump+0x25c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b07      	cmp	r3, #7
 8001a8a:	d11e      	bne.n	8001aca <cubeJump+0x212>
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <cubeJump+0x260>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b07      	cmp	r3, #7
 8001a92:	d11a      	bne.n	8001aca <cubeJump+0x212>
 8001a94:	4b21      	ldr	r3, [pc, #132]	; (8001b1c <cubeJump+0x264>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d116      	bne.n	8001aca <cubeJump+0x212>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <cubeJump+0x25c>)
 8001a9e:	781a      	ldrb	r2, [r3, #0]
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <cubeJump+0x268>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	b2d8      	uxtb	r0, r3
 8001aac:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <cubeJump+0x260>)
 8001aae:	781a      	ldrb	r2, [r3, #0]
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	; (8001b20 <cubeJump+0x268>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	3301      	adds	r3, #1
 8001aba:	b2d9      	uxtb	r1, r3
 8001abc:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <cubeJump+0x264>)
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <cubeJump+0x268>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	f000 faa2 	bl	800200c <drawCube>
 8001ac8:	e052      	b.n	8001b70 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <cubeJump+0x25c>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d12c      	bne.n	8001b2c <cubeJump+0x274>
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <cubeJump+0x260>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b07      	cmp	r3, #7
 8001ad8:	d128      	bne.n	8001b2c <cubeJump+0x274>
 8001ada:	4b10      	ldr	r3, [pc, #64]	; (8001b1c <cubeJump+0x264>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b07      	cmp	r3, #7
 8001ae0:	d124      	bne.n	8001b2c <cubeJump+0x274>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <cubeJump+0x25c>)
 8001ae4:	7818      	ldrb	r0, [r3, #0]
 8001ae6:	4b0c      	ldr	r3, [pc, #48]	; (8001b18 <cubeJump+0x260>)
 8001ae8:	781a      	ldrb	r2, [r3, #0]
 8001aea:	4b0d      	ldr	r3, [pc, #52]	; (8001b20 <cubeJump+0x268>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	3301      	adds	r3, #1
 8001af4:	b2d9      	uxtb	r1, r3
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <cubeJump+0x264>)
 8001af8:	781a      	ldrb	r2, [r3, #0]
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <cubeJump+0x268>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <cubeJump+0x268>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	f000 fa7f 	bl	800200c <drawCube>
 8001b0e:	e02f      	b.n	8001b70 <cubeJump+0x2b8>
 8001b10:	20000385 	.word	0x20000385
 8001b14:	20000382 	.word	0x20000382
 8001b18:	20000374 	.word	0x20000374
 8001b1c:	2000032c 	.word	0x2000032c
 8001b20:	20000137 	.word	0x20000137
 8001b24:	2000005a 	.word	0x2000005a
 8001b28:	2000032e 	.word	0x2000032e
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001b2c:	4b37      	ldr	r3, [pc, #220]	; (8001c0c <cubeJump+0x354>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b07      	cmp	r3, #7
 8001b32:	d11d      	bne.n	8001b70 <cubeJump+0x2b8>
 8001b34:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <cubeJump+0x358>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d119      	bne.n	8001b70 <cubeJump+0x2b8>
 8001b3c:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <cubeJump+0x35c>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b07      	cmp	r3, #7
 8001b42:	d115      	bne.n	8001b70 <cubeJump+0x2b8>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001b44:	4b31      	ldr	r3, [pc, #196]	; (8001c0c <cubeJump+0x354>)
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	4b33      	ldr	r3, [pc, #204]	; (8001c18 <cubeJump+0x360>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	3301      	adds	r3, #1
 8001b52:	b2d8      	uxtb	r0, r3
 8001b54:	4b2e      	ldr	r3, [pc, #184]	; (8001c10 <cubeJump+0x358>)
 8001b56:	7819      	ldrb	r1, [r3, #0]
 8001b58:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <cubeJump+0x35c>)
 8001b5a:	781a      	ldrb	r2, [r3, #0]
 8001b5c:	4b2e      	ldr	r3, [pc, #184]	; (8001c18 <cubeJump+0x360>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	3301      	adds	r3, #1
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	4b2b      	ldr	r3, [pc, #172]	; (8001c18 <cubeJump+0x360>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	f000 fa4e 	bl	800200c <drawCube>
    }
    if (cubeExpanding) {
 8001b70:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <cubeJump+0x364>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d03a      	beq.n	8001bee <cubeJump+0x336>
      cubeSize++;
 8001b78:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <cubeJump+0x360>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	4b25      	ldr	r3, [pc, #148]	; (8001c18 <cubeJump+0x360>)
 8001b82:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <cubeJump+0x360>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d13d      	bne.n	8001c08 <cubeJump+0x350>
        cubeExpanding = 0;
 8001b8c:	4b23      	ldr	r3, [pc, #140]	; (8001c1c <cubeJump+0x364>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001b92:	f003 febb 	bl	800590c <rand>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	bfb8      	it	lt
 8001ba0:	425b      	neglt	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	00d2      	lsls	r2, r2, #3
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <cubeJump+0x354>)
 8001bae:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001bb0:	f003 feac 	bl	800590c <rand>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	bfb8      	it	lt
 8001bbe:	425b      	neglt	r3, r3
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	00d2      	lsls	r2, r2, #3
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <cubeJump+0x358>)
 8001bcc:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001bce:	f003 fe9d 	bl	800590c <rand>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	bfb8      	it	lt
 8001bdc:	425b      	neglt	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	461a      	mov	r2, r3
 8001be2:	00d2      	lsls	r2, r2, #3
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <cubeJump+0x35c>)
 8001bea:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001bec:	e00c      	b.n	8001c08 <cubeJump+0x350>
      cubeSize--;
 8001bee:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <cubeJump+0x360>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <cubeJump+0x360>)
 8001bf8:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001bfa:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <cubeJump+0x360>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d102      	bne.n	8001c08 <cubeJump+0x350>
        cubeExpanding = 1;
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <cubeJump+0x364>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000382 	.word	0x20000382
 8001c10:	20000374 	.word	0x20000374
 8001c14:	2000032c 	.word	0x2000032c
 8001c18:	20000137 	.word	0x20000137
 8001c1c:	2000005a 	.word	0x2000005a

08001c20 <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	71fb      	strb	r3, [r7, #7]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	71bb      	strb	r3, [r7, #6]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001c32:	79bb      	ldrb	r3, [r7, #6]
 8001c34:	f1c3 0207 	rsb	r2, r3, #7
 8001c38:	797b      	ldrb	r3, [r7, #5]
 8001c3a:	f1c3 0307 	rsb	r3, r3, #7
 8001c3e:	490f      	ldr	r1, [pc, #60]	; (8001c7c <setVoxel+0x5c>)
 8001c40:	00d2      	lsls	r2, r2, #3
 8001c42:	440a      	add	r2, r1
 8001c44:	4413      	add	r3, r2
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	b25a      	sxtb	r2, r3
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b259      	sxtb	r1, r3
 8001c58:	79bb      	ldrb	r3, [r7, #6]
 8001c5a:	f1c3 0207 	rsb	r2, r3, #7
 8001c5e:	797b      	ldrb	r3, [r7, #5]
 8001c60:	f1c3 0307 	rsb	r3, r3, #7
 8001c64:	b2c8      	uxtb	r0, r1
 8001c66:	4905      	ldr	r1, [pc, #20]	; (8001c7c <setVoxel+0x5c>)
 8001c68:	00d2      	lsls	r2, r2, #3
 8001c6a:	440a      	add	r2, r1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4602      	mov	r2, r0
 8001c70:	701a      	strb	r2, [r3, #0]
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	20000334 	.word	0x20000334

08001c80 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	71bb      	strb	r3, [r7, #6]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001c92:	79bb      	ldrb	r3, [r7, #6]
 8001c94:	f1c3 0207 	rsb	r2, r3, #7
 8001c98:	797b      	ldrb	r3, [r7, #5]
 8001c9a:	f1c3 0307 	rsb	r3, r3, #7
 8001c9e:	490f      	ldr	r1, [pc, #60]	; (8001cdc <clearVoxel+0x5c>)
 8001ca0:	00d2      	lsls	r2, r2, #3
 8001ca2:	440a      	add	r2, r1
 8001ca4:	4413      	add	r3, r2
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	b25a      	sxtb	r2, r3
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2101      	movs	r1, #1
 8001cae:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	4053      	eors	r3, r2
 8001cb6:	b259      	sxtb	r1, r3
 8001cb8:	79bb      	ldrb	r3, [r7, #6]
 8001cba:	f1c3 0207 	rsb	r2, r3, #7
 8001cbe:	797b      	ldrb	r3, [r7, #5]
 8001cc0:	f1c3 0307 	rsb	r3, r3, #7
 8001cc4:	b2c8      	uxtb	r0, r1
 8001cc6:	4905      	ldr	r1, [pc, #20]	; (8001cdc <clearVoxel+0x5c>)
 8001cc8:	00d2      	lsls	r2, r2, #3
 8001cca:	440a      	add	r2, r1
 8001ccc:	4413      	add	r3, r2
 8001cce:	4602      	mov	r2, r0
 8001cd0:	701a      	strb	r2, [r3, #0]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	20000334 	.word	0x20000334

08001ce0 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71fb      	strb	r3, [r7, #7]
 8001cea:	460b      	mov	r3, r1
 8001cec:	71bb      	strb	r3, [r7, #6]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001cf2:	79bb      	ldrb	r3, [r7, #6]
 8001cf4:	f1c3 0207 	rsb	r2, r3, #7
 8001cf8:	797b      	ldrb	r3, [r7, #5]
 8001cfa:	f1c3 0307 	rsb	r3, r3, #7
 8001cfe:	490d      	ldr	r1, [pc, #52]	; (8001d34 <getVoxel+0x54>)
 8001d00:	00d2      	lsls	r2, r2, #3
 8001d02:	440a      	add	r2, r1
 8001d04:	4413      	add	r3, r2
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	ea01 0203 	and.w	r2, r1, r3
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	bf0c      	ite	eq
 8001d22:	2301      	moveq	r3, #1
 8001d24:	2300      	movne	r3, #0
 8001d26:	b2db      	uxtb	r3, r3
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20000334 	.word	0x20000334

08001d38 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	460a      	mov	r2, r1
 8001d42:	71fb      	strb	r3, [r7, #7]
 8001d44:	4613      	mov	r3, r2
 8001d46:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	e028      	b.n	8001da0 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73bb      	strb	r3, [r7, #14]
 8001d52:	e01f      	b.n	8001d94 <setPlane+0x5c>
      if (axis == XAXIS) {
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d106      	bne.n	8001d68 <setPlane+0x30>
        setVoxel(i, j, k);
 8001d5a:	7bba      	ldrb	r2, [r7, #14]
 8001d5c:	7bf9      	ldrb	r1, [r7, #15]
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff5d 	bl	8001c20 <setVoxel>
 8001d66:	e012      	b.n	8001d8e <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d106      	bne.n	8001d7c <setPlane+0x44>
        setVoxel(j, i, k);
 8001d6e:	7bba      	ldrb	r2, [r7, #14]
 8001d70:	79b9      	ldrb	r1, [r7, #6]
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff53 	bl	8001c20 <setVoxel>
 8001d7a:	e008      	b.n	8001d8e <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d105      	bne.n	8001d8e <setPlane+0x56>
        setVoxel(j, k, i);
 8001d82:	79ba      	ldrb	r2, [r7, #6]
 8001d84:	7bb9      	ldrb	r1, [r7, #14]
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff49 	bl	8001c20 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001d8e:	7bbb      	ldrb	r3, [r7, #14]
 8001d90:	3301      	adds	r3, #1
 8001d92:	73bb      	strb	r3, [r7, #14]
 8001d94:	7bbb      	ldrb	r3, [r7, #14]
 8001d96:	2b07      	cmp	r3, #7
 8001d98:	d9dc      	bls.n	8001d54 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	73fb      	strb	r3, [r7, #15]
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	2b07      	cmp	r3, #7
 8001da4:	d9d3      	bls.n	8001d4e <setPlane+0x16>
      }
    }
  }
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <shift>:

void shift(uint8_t dir) {
 8001db0:	b490      	push	{r4, r7}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b05      	cmp	r3, #5
 8001dbe:	f200 811c 	bhi.w	8001ffa <shift+0x24a>
 8001dc2:	a201      	add	r2, pc, #4	; (adr r2, 8001dc8 <shift+0x18>)
 8001dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc8:	08001de1 	.word	0x08001de1
 8001dcc:	08001e29 	.word	0x08001e29
 8001dd0:	08001f35 	.word	0x08001f35
 8001dd4:	08001f99 	.word	0x08001f99
 8001dd8:	08001e71 	.word	0x08001e71
 8001ddc:	08001ed5 	.word	0x08001ed5
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001de0:	2300      	movs	r3, #0
 8001de2:	75fb      	strb	r3, [r7, #23]
 8001de4:	e01c      	b.n	8001e20 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	75bb      	strb	r3, [r7, #22]
 8001dea:	e013      	b.n	8001e14 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001dec:	7dfa      	ldrb	r2, [r7, #23]
 8001dee:	7dbb      	ldrb	r3, [r7, #22]
 8001df0:	4985      	ldr	r1, [pc, #532]	; (8002008 <shift+0x258>)
 8001df2:	00d2      	lsls	r2, r2, #3
 8001df4:	440a      	add	r2, r1
 8001df6:	4413      	add	r3, r2
 8001df8:	7819      	ldrb	r1, [r3, #0]
 8001dfa:	7dfa      	ldrb	r2, [r7, #23]
 8001dfc:	7dbb      	ldrb	r3, [r7, #22]
 8001dfe:	0049      	lsls	r1, r1, #1
 8001e00:	b2c8      	uxtb	r0, r1
 8001e02:	4981      	ldr	r1, [pc, #516]	; (8002008 <shift+0x258>)
 8001e04:	00d2      	lsls	r2, r2, #3
 8001e06:	440a      	add	r2, r1
 8001e08:	4413      	add	r3, r2
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001e0e:	7dbb      	ldrb	r3, [r7, #22]
 8001e10:	3301      	adds	r3, #1
 8001e12:	75bb      	strb	r3, [r7, #22]
 8001e14:	7dbb      	ldrb	r3, [r7, #22]
 8001e16:	2b07      	cmp	r3, #7
 8001e18:	d9e8      	bls.n	8001dec <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001e1a:	7dfb      	ldrb	r3, [r7, #23]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	75fb      	strb	r3, [r7, #23]
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	2b07      	cmp	r3, #7
 8001e24:	d9df      	bls.n	8001de6 <shift+0x36>
			}
		}
	  break;
 8001e26:	e0e9      	b.n	8001ffc <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e28:	2300      	movs	r3, #0
 8001e2a:	757b      	strb	r3, [r7, #21]
 8001e2c:	e01c      	b.n	8001e68 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e2e:	2300      	movs	r3, #0
 8001e30:	753b      	strb	r3, [r7, #20]
 8001e32:	e013      	b.n	8001e5c <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001e34:	7d7a      	ldrb	r2, [r7, #21]
 8001e36:	7d3b      	ldrb	r3, [r7, #20]
 8001e38:	4973      	ldr	r1, [pc, #460]	; (8002008 <shift+0x258>)
 8001e3a:	00d2      	lsls	r2, r2, #3
 8001e3c:	440a      	add	r2, r1
 8001e3e:	4413      	add	r3, r2
 8001e40:	7819      	ldrb	r1, [r3, #0]
 8001e42:	7d7a      	ldrb	r2, [r7, #21]
 8001e44:	7d3b      	ldrb	r3, [r7, #20]
 8001e46:	0849      	lsrs	r1, r1, #1
 8001e48:	b2c8      	uxtb	r0, r1
 8001e4a:	496f      	ldr	r1, [pc, #444]	; (8002008 <shift+0x258>)
 8001e4c:	00d2      	lsls	r2, r2, #3
 8001e4e:	440a      	add	r2, r1
 8001e50:	4413      	add	r3, r2
 8001e52:	4602      	mov	r2, r0
 8001e54:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e56:	7d3b      	ldrb	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	753b      	strb	r3, [r7, #20]
 8001e5c:	7d3b      	ldrb	r3, [r7, #20]
 8001e5e:	2b07      	cmp	r3, #7
 8001e60:	d9e8      	bls.n	8001e34 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001e62:	7d7b      	ldrb	r3, [r7, #21]
 8001e64:	3301      	adds	r3, #1
 8001e66:	757b      	strb	r3, [r7, #21]
 8001e68:	7d7b      	ldrb	r3, [r7, #21]
 8001e6a:	2b07      	cmp	r3, #7
 8001e6c:	d9df      	bls.n	8001e2e <shift+0x7e>
		  }
		}
	  break;
 8001e6e:	e0c5      	b.n	8001ffc <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001e70:	2301      	movs	r3, #1
 8001e72:	74fb      	strb	r3, [r7, #19]
 8001e74:	e01b      	b.n	8001eae <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e76:	2300      	movs	r3, #0
 8001e78:	74bb      	strb	r3, [r7, #18]
 8001e7a:	e012      	b.n	8001ea2 <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001e7c:	7cf8      	ldrb	r0, [r7, #19]
 8001e7e:	7cb9      	ldrb	r1, [r7, #18]
 8001e80:	7cfb      	ldrb	r3, [r7, #19]
 8001e82:	1e5a      	subs	r2, r3, #1
 8001e84:	7cbb      	ldrb	r3, [r7, #18]
 8001e86:	4c60      	ldr	r4, [pc, #384]	; (8002008 <shift+0x258>)
 8001e88:	00c0      	lsls	r0, r0, #3
 8001e8a:	4420      	add	r0, r4
 8001e8c:	4401      	add	r1, r0
 8001e8e:	7808      	ldrb	r0, [r1, #0]
 8001e90:	495d      	ldr	r1, [pc, #372]	; (8002008 <shift+0x258>)
 8001e92:	00d2      	lsls	r2, r2, #3
 8001e94:	440a      	add	r2, r1
 8001e96:	4413      	add	r3, r2
 8001e98:	4602      	mov	r2, r0
 8001e9a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e9c:	7cbb      	ldrb	r3, [r7, #18]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	74bb      	strb	r3, [r7, #18]
 8001ea2:	7cbb      	ldrb	r3, [r7, #18]
 8001ea4:	2b07      	cmp	r3, #7
 8001ea6:	d9e9      	bls.n	8001e7c <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001ea8:	7cfb      	ldrb	r3, [r7, #19]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	74fb      	strb	r3, [r7, #19]
 8001eae:	7cfb      	ldrb	r3, [r7, #19]
 8001eb0:	2b07      	cmp	r3, #7
 8001eb2:	d9e0      	bls.n	8001e76 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	747b      	strb	r3, [r7, #17]
 8001eb8:	e008      	b.n	8001ecc <shift+0x11c>
		  cube[7][i] = 0;
 8001eba:	7c7b      	ldrb	r3, [r7, #17]
 8001ebc:	4a52      	ldr	r2, [pc, #328]	; (8002008 <shift+0x258>)
 8001ebe:	4413      	add	r3, r2
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001ec6:	7c7b      	ldrb	r3, [r7, #17]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	747b      	strb	r3, [r7, #17]
 8001ecc:	7c7b      	ldrb	r3, [r7, #17]
 8001ece:	2b07      	cmp	r3, #7
 8001ed0:	d9f3      	bls.n	8001eba <shift+0x10a>
		}
	  break;
 8001ed2:	e093      	b.n	8001ffc <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001ed4:	2307      	movs	r3, #7
 8001ed6:	743b      	strb	r3, [r7, #16]
 8001ed8:	e01b      	b.n	8001f12 <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001eda:	2300      	movs	r3, #0
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	e012      	b.n	8001f06 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001ee0:	7c3b      	ldrb	r3, [r7, #16]
 8001ee2:	1e58      	subs	r0, r3, #1
 8001ee4:	7bf9      	ldrb	r1, [r7, #15]
 8001ee6:	7c3a      	ldrb	r2, [r7, #16]
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	4c47      	ldr	r4, [pc, #284]	; (8002008 <shift+0x258>)
 8001eec:	00c0      	lsls	r0, r0, #3
 8001eee:	4420      	add	r0, r4
 8001ef0:	4401      	add	r1, r0
 8001ef2:	7808      	ldrb	r0, [r1, #0]
 8001ef4:	4944      	ldr	r1, [pc, #272]	; (8002008 <shift+0x258>)
 8001ef6:	00d2      	lsls	r2, r2, #3
 8001ef8:	440a      	add	r2, r1
 8001efa:	4413      	add	r3, r2
 8001efc:	4602      	mov	r2, r0
 8001efe:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	3301      	adds	r3, #1
 8001f04:	73fb      	strb	r3, [r7, #15]
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b07      	cmp	r3, #7
 8001f0a:	d9e9      	bls.n	8001ee0 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001f0c:	7c3b      	ldrb	r3, [r7, #16]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	743b      	strb	r3, [r7, #16]
 8001f12:	7c3b      	ldrb	r3, [r7, #16]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1e0      	bne.n	8001eda <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73bb      	strb	r3, [r7, #14]
 8001f1c:	e006      	b.n	8001f2c <shift+0x17c>
		  cube[0][i] = 0;
 8001f1e:	7bbb      	ldrb	r3, [r7, #14]
 8001f20:	4a39      	ldr	r2, [pc, #228]	; (8002008 <shift+0x258>)
 8001f22:	2100      	movs	r1, #0
 8001f24:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001f26:	7bbb      	ldrb	r3, [r7, #14]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	73bb      	strb	r3, [r7, #14]
 8001f2c:	7bbb      	ldrb	r3, [r7, #14]
 8001f2e:	2b07      	cmp	r3, #7
 8001f30:	d9f5      	bls.n	8001f1e <shift+0x16e>
		}
	  break;
 8001f32:	e063      	b.n	8001ffc <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f34:	2300      	movs	r3, #0
 8001f36:	737b      	strb	r3, [r7, #13]
 8001f38:	e01b      	b.n	8001f72 <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	733b      	strb	r3, [r7, #12]
 8001f3e:	e012      	b.n	8001f66 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001f40:	7b78      	ldrb	r0, [r7, #13]
 8001f42:	7b39      	ldrb	r1, [r7, #12]
 8001f44:	7b7a      	ldrb	r2, [r7, #13]
 8001f46:	7b3b      	ldrb	r3, [r7, #12]
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	4c2f      	ldr	r4, [pc, #188]	; (8002008 <shift+0x258>)
 8001f4c:	00c0      	lsls	r0, r0, #3
 8001f4e:	4420      	add	r0, r4
 8001f50:	4401      	add	r1, r0
 8001f52:	7808      	ldrb	r0, [r1, #0]
 8001f54:	492c      	ldr	r1, [pc, #176]	; (8002008 <shift+0x258>)
 8001f56:	00d2      	lsls	r2, r2, #3
 8001f58:	440a      	add	r2, r1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001f60:	7b3b      	ldrb	r3, [r7, #12]
 8001f62:	3301      	adds	r3, #1
 8001f64:	733b      	strb	r3, [r7, #12]
 8001f66:	7b3b      	ldrb	r3, [r7, #12]
 8001f68:	2b07      	cmp	r3, #7
 8001f6a:	d9e9      	bls.n	8001f40 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001f6c:	7b7b      	ldrb	r3, [r7, #13]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	737b      	strb	r3, [r7, #13]
 8001f72:	7b7b      	ldrb	r3, [r7, #13]
 8001f74:	2b07      	cmp	r3, #7
 8001f76:	d9e0      	bls.n	8001f3a <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f78:	2300      	movs	r3, #0
 8001f7a:	72fb      	strb	r3, [r7, #11]
 8001f7c:	e008      	b.n	8001f90 <shift+0x1e0>
		  cube[i][7] = 0;
 8001f7e:	7afb      	ldrb	r3, [r7, #11]
 8001f80:	4a21      	ldr	r2, [pc, #132]	; (8002008 <shift+0x258>)
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	2200      	movs	r2, #0
 8001f88:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001f8a:	7afb      	ldrb	r3, [r7, #11]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	72fb      	strb	r3, [r7, #11]
 8001f90:	7afb      	ldrb	r3, [r7, #11]
 8001f92:	2b07      	cmp	r3, #7
 8001f94:	d9f3      	bls.n	8001f7e <shift+0x1ce>
		}
	  break;
 8001f96:	e031      	b.n	8001ffc <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f98:	2300      	movs	r3, #0
 8001f9a:	72bb      	strb	r3, [r7, #10]
 8001f9c:	e01b      	b.n	8001fd6 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001f9e:	2307      	movs	r3, #7
 8001fa0:	727b      	strb	r3, [r7, #9]
 8001fa2:	e012      	b.n	8001fca <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001fa4:	7ab8      	ldrb	r0, [r7, #10]
 8001fa6:	7a7b      	ldrb	r3, [r7, #9]
 8001fa8:	1e59      	subs	r1, r3, #1
 8001faa:	7aba      	ldrb	r2, [r7, #10]
 8001fac:	7a7b      	ldrb	r3, [r7, #9]
 8001fae:	4c16      	ldr	r4, [pc, #88]	; (8002008 <shift+0x258>)
 8001fb0:	00c0      	lsls	r0, r0, #3
 8001fb2:	4420      	add	r0, r4
 8001fb4:	4401      	add	r1, r0
 8001fb6:	7808      	ldrb	r0, [r1, #0]
 8001fb8:	4913      	ldr	r1, [pc, #76]	; (8002008 <shift+0x258>)
 8001fba:	00d2      	lsls	r2, r2, #3
 8001fbc:	440a      	add	r2, r1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001fc4:	7a7b      	ldrb	r3, [r7, #9]
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	727b      	strb	r3, [r7, #9]
 8001fca:	7a7b      	ldrb	r3, [r7, #9]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e9      	bne.n	8001fa4 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8001fd0:	7abb      	ldrb	r3, [r7, #10]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	72bb      	strb	r3, [r7, #10]
 8001fd6:	7abb      	ldrb	r3, [r7, #10]
 8001fd8:	2b07      	cmp	r3, #7
 8001fda:	d9e0      	bls.n	8001f9e <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001fdc:	2300      	movs	r3, #0
 8001fde:	723b      	strb	r3, [r7, #8]
 8001fe0:	e007      	b.n	8001ff2 <shift+0x242>
		  cube[i][0] = 0;
 8001fe2:	7a3b      	ldrb	r3, [r7, #8]
 8001fe4:	4a08      	ldr	r2, [pc, #32]	; (8002008 <shift+0x258>)
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8001fec:	7a3b      	ldrb	r3, [r7, #8]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	723b      	strb	r3, [r7, #8]
 8001ff2:	7a3b      	ldrb	r3, [r7, #8]
 8001ff4:	2b07      	cmp	r3, #7
 8001ff6:	d9f4      	bls.n	8001fe2 <shift+0x232>
		}
	  break;
 8001ff8:	e000      	b.n	8001ffc <shift+0x24c>
	  default:
	  break;
 8001ffa:	bf00      	nop
  } //end switch dir

} //end shift()
 8001ffc:	bf00      	nop
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bc90      	pop	{r4, r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000334 	.word	0x20000334

0800200c <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	4604      	mov	r4, r0
 8002014:	4608      	mov	r0, r1
 8002016:	4611      	mov	r1, r2
 8002018:	461a      	mov	r2, r3
 800201a:	4623      	mov	r3, r4
 800201c:	71fb      	strb	r3, [r7, #7]
 800201e:	4603      	mov	r3, r0
 8002020:	71bb      	strb	r3, [r7, #6]
 8002022:	460b      	mov	r3, r1
 8002024:	717b      	strb	r3, [r7, #5]
 8002026:	4613      	mov	r3, r2
 8002028:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 800202a:	2300      	movs	r3, #0
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e0aa      	b.n	8002186 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8002030:	79ba      	ldrb	r2, [r7, #6]
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	4413      	add	r3, r2
 8002036:	b2d9      	uxtb	r1, r3
 8002038:	797a      	ldrb	r2, [r7, #5]
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fdef 	bl	8001c20 <setVoxel>
    setVoxel(x + i, y, z);
 8002042:	79fa      	ldrb	r2, [r7, #7]
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	4413      	add	r3, r2
 8002048:	b2db      	uxtb	r3, r3
 800204a:	797a      	ldrb	r2, [r7, #5]
 800204c:	79b9      	ldrb	r1, [r7, #6]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fde6 	bl	8001c20 <setVoxel>
    setVoxel(x, y, z + i);
 8002054:	797a      	ldrb	r2, [r7, #5]
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	4413      	add	r3, r2
 800205a:	b2da      	uxtb	r2, r3
 800205c:	79b9      	ldrb	r1, [r7, #6]
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fddd 	bl	8001c20 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8002066:	79fa      	ldrb	r2, [r7, #7]
 8002068:	793b      	ldrb	r3, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	b2db      	uxtb	r3, r3
 800206e:	3b01      	subs	r3, #1
 8002070:	b2d8      	uxtb	r0, r3
 8002072:	79ba      	ldrb	r2, [r7, #6]
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	4413      	add	r3, r2
 8002078:	b2d9      	uxtb	r1, r3
 800207a:	797a      	ldrb	r2, [r7, #5]
 800207c:	793b      	ldrb	r3, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3b01      	subs	r3, #1
 8002084:	b2db      	uxtb	r3, r3
 8002086:	461a      	mov	r2, r3
 8002088:	f7ff fdca 	bl	8001c20 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 800208c:	79fa      	ldrb	r2, [r7, #7]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	4413      	add	r3, r2
 8002092:	b2d8      	uxtb	r0, r3
 8002094:	79ba      	ldrb	r2, [r7, #6]
 8002096:	793b      	ldrb	r3, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	b2db      	uxtb	r3, r3
 800209c:	3b01      	subs	r3, #1
 800209e:	b2d9      	uxtb	r1, r3
 80020a0:	797a      	ldrb	r2, [r7, #5]
 80020a2:	793b      	ldrb	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	3b01      	subs	r3, #1
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	461a      	mov	r2, r3
 80020ae:	f7ff fdb7 	bl	8001c20 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 80020b2:	79fa      	ldrb	r2, [r7, #7]
 80020b4:	793b      	ldrb	r3, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	3b01      	subs	r3, #1
 80020bc:	b2d8      	uxtb	r0, r3
 80020be:	79ba      	ldrb	r2, [r7, #6]
 80020c0:	793b      	ldrb	r3, [r7, #4]
 80020c2:	4413      	add	r3, r2
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	3b01      	subs	r3, #1
 80020c8:	b2d9      	uxtb	r1, r3
 80020ca:	797a      	ldrb	r2, [r7, #5]
 80020cc:	7bfb      	ldrb	r3, [r7, #15]
 80020ce:	4413      	add	r3, r2
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	461a      	mov	r2, r3
 80020d4:	f7ff fda4 	bl	8001c20 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 80020d8:	79fa      	ldrb	r2, [r7, #7]
 80020da:	793b      	ldrb	r3, [r7, #4]
 80020dc:	4413      	add	r3, r2
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b2d8      	uxtb	r0, r3
 80020e4:	79ba      	ldrb	r2, [r7, #6]
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	4413      	add	r3, r2
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	797a      	ldrb	r2, [r7, #5]
 80020ee:	4619      	mov	r1, r3
 80020f0:	f7ff fd96 	bl	8001c20 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 80020f4:	79ba      	ldrb	r2, [r7, #6]
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	4413      	add	r3, r2
 80020fa:	b2d9      	uxtb	r1, r3
 80020fc:	797a      	ldrb	r2, [r7, #5]
 80020fe:	793b      	ldrb	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	b2db      	uxtb	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b2da      	uxtb	r2, r3
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff fd88 	bl	8001c20 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8002110:	79fa      	ldrb	r2, [r7, #7]
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	4413      	add	r3, r2
 8002116:	b2d8      	uxtb	r0, r3
 8002118:	79ba      	ldrb	r2, [r7, #6]
 800211a:	793b      	ldrb	r3, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	b2db      	uxtb	r3, r3
 8002120:	3b01      	subs	r3, #1
 8002122:	b2db      	uxtb	r3, r3
 8002124:	797a      	ldrb	r2, [r7, #5]
 8002126:	4619      	mov	r1, r3
 8002128:	f7ff fd7a 	bl	8001c20 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 800212c:	79fa      	ldrb	r2, [r7, #7]
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	4413      	add	r3, r2
 8002132:	b2d8      	uxtb	r0, r3
 8002134:	797a      	ldrb	r2, [r7, #5]
 8002136:	793b      	ldrb	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	b2db      	uxtb	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b2da      	uxtb	r2, r3
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	4619      	mov	r1, r3
 8002144:	f7ff fd6c 	bl	8001c20 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8002148:	79fa      	ldrb	r2, [r7, #7]
 800214a:	793b      	ldrb	r3, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	b2db      	uxtb	r3, r3
 8002150:	3b01      	subs	r3, #1
 8002152:	b2d8      	uxtb	r0, r3
 8002154:	797a      	ldrb	r2, [r7, #5]
 8002156:	7bfb      	ldrb	r3, [r7, #15]
 8002158:	4413      	add	r3, r2
 800215a:	b2da      	uxtb	r2, r3
 800215c:	79bb      	ldrb	r3, [r7, #6]
 800215e:	4619      	mov	r1, r3
 8002160:	f7ff fd5e 	bl	8001c20 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8002164:	79ba      	ldrb	r2, [r7, #6]
 8002166:	793b      	ldrb	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3b01      	subs	r3, #1
 800216e:	b2d9      	uxtb	r1, r3
 8002170:	797a      	ldrb	r2, [r7, #5]
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	4413      	add	r3, r2
 8002176:	b2da      	uxtb	r2, r3
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fd50 	bl	8001c20 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	3301      	adds	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
 8002186:	7bfa      	ldrb	r2, [r7, #15]
 8002188:	793b      	ldrb	r3, [r7, #4]
 800218a:	429a      	cmp	r2, r3
 800218c:	f4ff af50 	bcc.w	8002030 <drawCube+0x24>
  }
} //end drawCube()
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bd90      	pop	{r4, r7, pc}

08002198 <lightCube>:

void lightCube() {
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 800219e:	2300      	movs	r3, #0
 80021a0:	71fb      	strb	r3, [r7, #7]
 80021a2:	e013      	b.n	80021cc <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021a4:	2300      	movs	r3, #0
 80021a6:	71bb      	strb	r3, [r7, #6]
 80021a8:	e00a      	b.n	80021c0 <lightCube+0x28>
      cube[i][j] = 0xFF;
 80021aa:	79fa      	ldrb	r2, [r7, #7]
 80021ac:	79bb      	ldrb	r3, [r7, #6]
 80021ae:	490b      	ldr	r1, [pc, #44]	; (80021dc <lightCube+0x44>)
 80021b0:	00d2      	lsls	r2, r2, #3
 80021b2:	440a      	add	r2, r1
 80021b4:	4413      	add	r3, r2
 80021b6:	22ff      	movs	r2, #255	; 0xff
 80021b8:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80021ba:	79bb      	ldrb	r3, [r7, #6]
 80021bc:	3301      	adds	r3, #1
 80021be:	71bb      	strb	r3, [r7, #6]
 80021c0:	79bb      	ldrb	r3, [r7, #6]
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d9f1      	bls.n	80021aa <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	3301      	adds	r3, #1
 80021ca:	71fb      	strb	r3, [r7, #7]
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	d9e8      	bls.n	80021a4 <lightCube+0xc>
    }
  }
} //end lightCube()
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	20000334 	.word	0x20000334

080021e0 <clearCube>:

void clearCube(void) {
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021e6:	2300      	movs	r3, #0
 80021e8:	71fb      	strb	r3, [r7, #7]
 80021ea:	e013      	b.n	8002214 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021ec:	2300      	movs	r3, #0
 80021ee:	71bb      	strb	r3, [r7, #6]
 80021f0:	e00a      	b.n	8002208 <clearCube+0x28>
      cube[i][j] = 0;
 80021f2:	79fa      	ldrb	r2, [r7, #7]
 80021f4:	79bb      	ldrb	r3, [r7, #6]
 80021f6:	490b      	ldr	r1, [pc, #44]	; (8002224 <clearCube+0x44>)
 80021f8:	00d2      	lsls	r2, r2, #3
 80021fa:	440a      	add	r2, r1
 80021fc:	4413      	add	r3, r2
 80021fe:	2200      	movs	r2, #0
 8002200:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8002202:	79bb      	ldrb	r3, [r7, #6]
 8002204:	3301      	adds	r3, #1
 8002206:	71bb      	strb	r3, [r7, #6]
 8002208:	79bb      	ldrb	r3, [r7, #6]
 800220a:	2b07      	cmp	r3, #7
 800220c:	d9f1      	bls.n	80021f2 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	3301      	adds	r3, #1
 8002212:	71fb      	strb	r3, [r7, #7]
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	2b07      	cmp	r3, #7
 8002218:	d9e8      	bls.n	80021ec <clearCube+0xc>
    }
  }
} //end clearCube()
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	20000334 	.word	0x20000334

08002228 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002238:	d102      	bne.n	8002240 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800223c:	2201      	movs	r2, #1
 800223e:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a06      	ldr	r2, [pc, #24]	; (8002260 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d102      	bne.n	8002250 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800224a:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
	}
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	2000012d 	.word	0x2000012d
 8002260:	40000400 	.word	0x40000400
 8002264:	20000384 	.word	0x20000384

08002268 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8002270:	4b03      	ldr	r3, [pc, #12]	; (8002280 <HAL_UART_RxCpltCallback+0x18>)
 8002272:	2201      	movs	r2, #1
 8002274:	701a      	strb	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	2000012e 	.word	0x2000012e

08002284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (void){
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
	init_pantalla();
 8002294:	f7fe f888 	bl	80003a8 <init_pantalla>
	init_menuPrincipal();
 8002298:	f000 f814 	bl	80022c4 <init_menuPrincipal>
	menuActual = &menu[MENU_PRINCIPAL];
 800229c:	4b02      	ldr	r3, [pc, #8]	; (80022a8 <start_menu+0x18>)
 800229e:	4a03      	ldr	r2, [pc, #12]	; (80022ac <start_menu+0x1c>)
 80022a0:	601a      	str	r2, [r3, #0]
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000388 	.word	0x20000388
 80022ac:	2000005c 	.word	0x2000005c

080022b0 <check_menu>:

void check_menu (void){
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
	menuActual->accion();
 80022b4:	4b02      	ldr	r3, [pc, #8]	; (80022c0 <check_menu+0x10>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	4798      	blx	r3
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000388 	.word	0x20000388

080022c4 <init_menuPrincipal>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_menuPrincipal (void){
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0

//	set_pantalla(PANT_init_menuPrincipal);
	menuActual = &menu[MENU_PRINCIPAL];
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <init_menuPrincipal+0x14>)
 80022ca:	4a04      	ldr	r2, [pc, #16]	; (80022dc <init_menuPrincipal+0x18>)
 80022cc:	601a      	str	r2, [r3, #0]

} //end init_menuPrincipal()
 80022ce:	bf00      	nop
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	20000388 	.word	0x20000388
 80022dc:	2000005c 	.word	0x2000005c

080022e0 <init_eligeEfecto>:

void init_eligeEfecto (void){
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0

} //end init_eligeEfecto()
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <init_menuAdc>:

void init_menuAdc (void){
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

} //end init_menuAdc()
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <acc_menuPrincipal>:
/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_menuPrincipal (void){
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0



} //end acc_menuPrincipal()
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <acc_eligeEfecto>:

void acc_eligeEfecto (void){
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0

} //end acc_eligeEfecto()
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr

08002310 <acc_menuAdc>:

void acc_menuAdc (void){
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0

} //end acc_menuAdc()
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <MX_SPI1_Init+0x68>)
 8002322:	4a19      	ldr	r2, [pc, #100]	; (8002388 <MX_SPI1_Init+0x6c>)
 8002324:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002326:	4b17      	ldr	r3, [pc, #92]	; (8002384 <MX_SPI1_Init+0x68>)
 8002328:	f44f 7282 	mov.w	r2, #260	; 0x104
 800232c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800232e:	4b15      	ldr	r3, [pc, #84]	; (8002384 <MX_SPI1_Init+0x68>)
 8002330:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002334:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002336:	4b13      	ldr	r3, [pc, #76]	; (8002384 <MX_SPI1_Init+0x68>)
 8002338:	2200      	movs	r2, #0
 800233a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800233c:	4b11      	ldr	r3, [pc, #68]	; (8002384 <MX_SPI1_Init+0x68>)
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002342:	4b10      	ldr	r3, [pc, #64]	; (8002384 <MX_SPI1_Init+0x68>)
 8002344:	2200      	movs	r2, #0
 8002346:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002348:	4b0e      	ldr	r3, [pc, #56]	; (8002384 <MX_SPI1_Init+0x68>)
 800234a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800234e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002350:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <MX_SPI1_Init+0x68>)
 8002352:	2230      	movs	r2, #48	; 0x30
 8002354:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002356:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <MX_SPI1_Init+0x68>)
 8002358:	2200      	movs	r2, #0
 800235a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800235c:	4b09      	ldr	r3, [pc, #36]	; (8002384 <MX_SPI1_Init+0x68>)
 800235e:	2200      	movs	r2, #0
 8002360:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <MX_SPI1_Init+0x68>)
 8002364:	2200      	movs	r2, #0
 8002366:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <MX_SPI1_Init+0x68>)
 800236a:	220a      	movs	r2, #10
 800236c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800236e:	4805      	ldr	r0, [pc, #20]	; (8002384 <MX_SPI1_Init+0x68>)
 8002370:	f001 ffc4 	bl	80042fc <HAL_SPI_Init>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800237a:	f7ff ff83 	bl	8002284 <Error_Handler>
  }

}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000390 	.word	0x20000390
 8002388:	40013000 	.word	0x40013000

0800238c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 0310 	add.w	r3, r7, #16
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a15      	ldr	r2, [pc, #84]	; (80023fc <HAL_SPI_MspInit+0x70>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d123      	bne.n	80023f4 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023ac:	4b14      	ldr	r3, [pc, #80]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	4a13      	ldr	r2, [pc, #76]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023b6:	6193      	str	r3, [r2, #24]
 80023b8:	4b11      	ldr	r3, [pc, #68]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c4:	4b0e      	ldr	r3, [pc, #56]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	4a0d      	ldr	r2, [pc, #52]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023ca:	f043 0304 	orr.w	r3, r3, #4
 80023ce:	6193      	str	r3, [r2, #24]
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <HAL_SPI_MspInit+0x74>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80023dc:	23a0      	movs	r3, #160	; 0xa0
 80023de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023e4:	2303      	movs	r3, #3
 80023e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	4619      	mov	r1, r3
 80023ee:	4805      	ldr	r0, [pc, #20]	; (8002404 <HAL_SPI_MspInit+0x78>)
 80023f0:	f000 fff0 	bl	80033d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80023f4:	bf00      	nop
 80023f6:	3720      	adds	r7, #32
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40013000 	.word	0x40013000
 8002400:	40021000 	.word	0x40021000
 8002404:	40010800 	.word	0x40010800

08002408 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800240e:	4b07      	ldr	r3, [pc, #28]	; (800242c <ssd1306_I2C_Init+0x24>)
 8002410:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002412:	e002      	b.n	800241a <ssd1306_I2C_Init+0x12>
		p--;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	607b      	str	r3, [r7, #4]
	while(p>0)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1f9      	bne.n	8002414 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	0003d090 	.word	0x0003d090

08002430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002436:	4b15      	ldr	r3, [pc, #84]	; (800248c <HAL_MspInit+0x5c>)
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	4a14      	ldr	r2, [pc, #80]	; (800248c <HAL_MspInit+0x5c>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6193      	str	r3, [r2, #24]
 8002442:	4b12      	ldr	r3, [pc, #72]	; (800248c <HAL_MspInit+0x5c>)
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244e:	4b0f      	ldr	r3, [pc, #60]	; (800248c <HAL_MspInit+0x5c>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	4a0e      	ldr	r2, [pc, #56]	; (800248c <HAL_MspInit+0x5c>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002458:	61d3      	str	r3, [r2, #28]
 800245a:	4b0c      	ldr	r3, [pc, #48]	; (800248c <HAL_MspInit+0x5c>)
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002466:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <HAL_MspInit+0x60>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	4a04      	ldr	r2, [pc, #16]	; (8002490 <HAL_MspInit+0x60>)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002482:	bf00      	nop
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr
 800248c:	40021000 	.word	0x40021000
 8002490:	40010000 	.word	0x40010000

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80024a4:	2200      	movs	r2, #0
 80024a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024aa:	4802      	ldr	r0, [pc, #8]	; (80024b4 <HardFault_Handler+0x14>)
 80024ac:	f001 f903 	bl	80036b6 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <HardFault_Handler+0x10>
 80024b2:	bf00      	nop
 80024b4:	40011000 	.word	0x40011000

080024b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024bc:	e7fe      	b.n	80024bc <MemManage_Handler+0x4>

080024be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024c2:	e7fe      	b.n	80024c2 <BusFault_Handler+0x4>

080024c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <UsageFault_Handler+0x4>

080024ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr

080024d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024f2:	f000 fa21 	bl	8002938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002500:	4802      	ldr	r0, [pc, #8]	; (800250c <TIM2_IRQHandler+0x10>)
 8002502:	f002 fa03 	bl	800490c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000430 	.word	0x20000430

08002510 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <TIM3_IRQHandler+0x10>)
 8002516:	f002 f9f9 	bl	800490c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	200003e8 	.word	0x200003e8

08002524 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <USART1_IRQHandler+0x10>)
 800252a:	f002 fdb9 	bl	80050a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000478 	.word	0x20000478

08002538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002540:	4a14      	ldr	r2, [pc, #80]	; (8002594 <_sbrk+0x5c>)
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <_sbrk+0x60>)
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800254c:	4b13      	ldr	r3, [pc, #76]	; (800259c <_sbrk+0x64>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d102      	bne.n	800255a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002554:	4b11      	ldr	r3, [pc, #68]	; (800259c <_sbrk+0x64>)
 8002556:	4a12      	ldr	r2, [pc, #72]	; (80025a0 <_sbrk+0x68>)
 8002558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255a:	4b10      	ldr	r3, [pc, #64]	; (800259c <_sbrk+0x64>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	429a      	cmp	r2, r3
 8002566:	d207      	bcs.n	8002578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002568:	f003 f97a 	bl	8005860 <__errno>
 800256c:	4602      	mov	r2, r0
 800256e:	230c      	movs	r3, #12
 8002570:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002572:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002576:	e009      	b.n	800258c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002578:	4b08      	ldr	r3, [pc, #32]	; (800259c <_sbrk+0x64>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800257e:	4b07      	ldr	r3, [pc, #28]	; (800259c <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	4a05      	ldr	r2, [pc, #20]	; (800259c <_sbrk+0x64>)
 8002588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258a:	68fb      	ldr	r3, [r7, #12]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20005000 	.word	0x20005000
 8002598:	00000400 	.word	0x00000400
 800259c:	20000144 	.word	0x20000144
 80025a0:	200004c8 	.word	0x200004c8

080025a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b6:	f107 0308 	add.w	r3, r7, #8
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	463b      	mov	r3, r7
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80025cc:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <MX_TIM2_Init+0x94>)
 80025ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <MX_TIM2_Init+0x94>)
 80025d6:	22e0      	movs	r2, #224	; 0xe0
 80025d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025da:	4b1a      	ldr	r3, [pc, #104]	; (8002644 <MX_TIM2_Init+0x94>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80025e0:	4b18      	ldr	r3, [pc, #96]	; (8002644 <MX_TIM2_Init+0x94>)
 80025e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e8:	4b16      	ldr	r3, [pc, #88]	; (8002644 <MX_TIM2_Init+0x94>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <MX_TIM2_Init+0x94>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025f4:	4813      	ldr	r0, [pc, #76]	; (8002644 <MX_TIM2_Init+0x94>)
 80025f6:	f002 f8e7 	bl	80047c8 <HAL_TIM_Base_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002600:	f7ff fe40 	bl	8002284 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002608:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800260a:	f107 0308 	add.w	r3, r7, #8
 800260e:	4619      	mov	r1, r3
 8002610:	480c      	ldr	r0, [pc, #48]	; (8002644 <MX_TIM2_Init+0x94>)
 8002612:	f002 fa83 	bl	8004b1c <HAL_TIM_ConfigClockSource>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800261c:	f7ff fe32 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002620:	2300      	movs	r3, #0
 8002622:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002624:	2300      	movs	r3, #0
 8002626:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002628:	463b      	mov	r3, r7
 800262a:	4619      	mov	r1, r3
 800262c:	4805      	ldr	r0, [pc, #20]	; (8002644 <MX_TIM2_Init+0x94>)
 800262e:	f002 fc49 	bl	8004ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002638:	f7ff fe24 	bl	8002284 <Error_Handler>
  }

}
 800263c:	bf00      	nop
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000430 	.word	0x20000430

08002648 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800264e:	f107 0308 	add.w	r3, r7, #8
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800265c:	463b      	mov	r3, r7
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002664:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <MX_TIM3_Init+0x94>)
 8002666:	4a1e      	ldr	r2, [pc, #120]	; (80026e0 <MX_TIM3_Init+0x98>)
 8002668:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 800266a:	4b1c      	ldr	r3, [pc, #112]	; (80026dc <MX_TIM3_Init+0x94>)
 800266c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002670:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002672:	4b1a      	ldr	r3, [pc, #104]	; (80026dc <MX_TIM3_Init+0x94>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002678:	4b18      	ldr	r3, [pc, #96]	; (80026dc <MX_TIM3_Init+0x94>)
 800267a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800267e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002680:	4b16      	ldr	r3, [pc, #88]	; (80026dc <MX_TIM3_Init+0x94>)
 8002682:	2200      	movs	r2, #0
 8002684:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <MX_TIM3_Init+0x94>)
 8002688:	2200      	movs	r2, #0
 800268a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800268c:	4813      	ldr	r0, [pc, #76]	; (80026dc <MX_TIM3_Init+0x94>)
 800268e:	f002 f89b 	bl	80047c8 <HAL_TIM_Base_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002698:	f7ff fdf4 	bl	8002284 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800269c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026a2:	f107 0308 	add.w	r3, r7, #8
 80026a6:	4619      	mov	r1, r3
 80026a8:	480c      	ldr	r0, [pc, #48]	; (80026dc <MX_TIM3_Init+0x94>)
 80026aa:	f002 fa37 	bl	8004b1c <HAL_TIM_ConfigClockSource>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80026b4:	f7ff fde6 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b8:	2300      	movs	r3, #0
 80026ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026bc:	2300      	movs	r3, #0
 80026be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026c0:	463b      	mov	r3, r7
 80026c2:	4619      	mov	r1, r3
 80026c4:	4805      	ldr	r0, [pc, #20]	; (80026dc <MX_TIM3_Init+0x94>)
 80026c6:	f002 fbfd 	bl	8004ec4 <HAL_TIMEx_MasterConfigSynchronization>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80026d0:	f7ff fdd8 	bl	8002284 <Error_Handler>
  }

}
 80026d4:	bf00      	nop
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	200003e8 	.word	0x200003e8
 80026e0:	40000400 	.word	0x40000400

080026e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026f4:	d114      	bne.n	8002720 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026f6:	4b19      	ldr	r3, [pc, #100]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	4a18      	ldr	r2, [pc, #96]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	61d3      	str	r3, [r2, #28]
 8002702:	4b16      	ldr	r3, [pc, #88]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	2100      	movs	r1, #0
 8002712:	201c      	movs	r0, #28
 8002714:	f000 fd77 	bl	8003206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002718:	201c      	movs	r0, #28
 800271a:	f000 fd90 	bl	800323e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800271e:	e018      	b.n	8002752 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a0e      	ldr	r2, [pc, #56]	; (8002760 <HAL_TIM_Base_MspInit+0x7c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d113      	bne.n	8002752 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	4a0b      	ldr	r2, [pc, #44]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	61d3      	str	r3, [r2, #28]
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_TIM_Base_MspInit+0x78>)
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	201d      	movs	r0, #29
 8002748:	f000 fd5d 	bl	8003206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800274c:	201d      	movs	r0, #29
 800274e:	f000 fd76 	bl	800323e <HAL_NVIC_EnableIRQ>
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40021000 	.word	0x40021000
 8002760:	40000400 	.word	0x40000400

08002764 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002768:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 800276a:	4a12      	ldr	r2, [pc, #72]	; (80027b4 <MX_USART1_UART_Init+0x50>)
 800276c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 8002770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 8002778:	2200      	movs	r2, #0
 800277a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 800277e:	2200      	movs	r2, #0
 8002780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002782:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 8002784:	2200      	movs	r2, #0
 8002786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002788:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 800278a:	220c      	movs	r2, #12
 800278c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800278e:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 8002796:	2200      	movs	r2, #0
 8002798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800279a:	4805      	ldr	r0, [pc, #20]	; (80027b0 <MX_USART1_UART_Init+0x4c>)
 800279c:	f002 fc02 	bl	8004fa4 <HAL_UART_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80027a6:	f7ff fd6d 	bl	8002284 <Error_Handler>
  }

}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000478 	.word	0x20000478
 80027b4:	40013800 	.word	0x40013800

080027b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c0:	f107 0310 	add.w	r3, r7, #16
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a20      	ldr	r2, [pc, #128]	; (8002854 <HAL_UART_MspInit+0x9c>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d139      	bne.n	800284c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027d8:	4b1f      	ldr	r3, [pc, #124]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	4a1e      	ldr	r2, [pc, #120]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027e2:	6193      	str	r3, [r2, #24]
 80027e4:	4b1c      	ldr	r3, [pc, #112]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	4a18      	ldr	r2, [pc, #96]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6193      	str	r3, [r2, #24]
 80027fc:	4b16      	ldr	r3, [pc, #88]	; (8002858 <HAL_UART_MspInit+0xa0>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002808:	f44f 7300 	mov.w	r3, #512	; 0x200
 800280c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002812:	2303      	movs	r3, #3
 8002814:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002816:	f107 0310 	add.w	r3, r7, #16
 800281a:	4619      	mov	r1, r3
 800281c:	480f      	ldr	r0, [pc, #60]	; (800285c <HAL_UART_MspInit+0xa4>)
 800281e:	f000 fdd9 	bl	80033d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002822:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002826:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4619      	mov	r1, r3
 8002836:	4809      	ldr	r0, [pc, #36]	; (800285c <HAL_UART_MspInit+0xa4>)
 8002838:	f000 fdcc 	bl	80033d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2100      	movs	r1, #0
 8002840:	2025      	movs	r0, #37	; 0x25
 8002842:	f000 fce0 	bl	8003206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002846:	2025      	movs	r0, #37	; 0x25
 8002848:	f000 fcf9 	bl	800323e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800284c:	bf00      	nop
 800284e:	3720      	adds	r7, #32
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40013800 	.word	0x40013800
 8002858:	40021000 	.word	0x40021000
 800285c:	40010800 	.word	0x40010800

08002860 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002860:	480c      	ldr	r0, [pc, #48]	; (8002894 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002862:	490d      	ldr	r1, [pc, #52]	; (8002898 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002864:	4a0d      	ldr	r2, [pc, #52]	; (800289c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002868:	e002      	b.n	8002870 <LoopCopyDataInit>

0800286a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800286c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286e:	3304      	adds	r3, #4

08002870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002874:	d3f9      	bcc.n	800286a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002876:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002878:	4c0a      	ldr	r4, [pc, #40]	; (80028a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800287a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800287c:	e001      	b.n	8002882 <LoopFillZerobss>

0800287e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002880:	3204      	adds	r2, #4

08002882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002884:	d3fb      	bcc.n	800287e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002886:	f7ff fe8d 	bl	80025a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800288a:	f002 ffef 	bl	800586c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800288e:	f7fd fe8b 	bl	80005a8 <main>
  bx lr
 8002892:	4770      	bx	lr
  ldr r0, =_sdata
 8002894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002898:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 800289c:	08005ab4 	.word	0x08005ab4
  ldr r2, =_sbss
 80028a0:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 80028a4:	200004c4 	.word	0x200004c4

080028a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC1_2_IRQHandler>
	...

080028ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_Init+0x28>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a07      	ldr	r2, [pc, #28]	; (80028d4 <HAL_Init+0x28>)
 80028b6:	f043 0310 	orr.w	r3, r3, #16
 80028ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028bc:	2003      	movs	r0, #3
 80028be:	f000 fc97 	bl	80031f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028c2:	2000      	movs	r0, #0
 80028c4:	f000 f808 	bl	80028d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028c8:	f7ff fdb2 	bl	8002430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40022000 	.word	0x40022000

080028d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_InitTick+0x54>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b12      	ldr	r3, [pc, #72]	; (8002930 <HAL_InitTick+0x58>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	4619      	mov	r1, r3
 80028ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80028f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 fcaf 	bl	800325a <HAL_SYSTICK_Config>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e00e      	b.n	8002924 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b0f      	cmp	r3, #15
 800290a:	d80a      	bhi.n	8002922 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800290c:	2200      	movs	r2, #0
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002914:	f000 fc77 	bl	8003206 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002918:	4a06      	ldr	r2, [pc, #24]	; (8002934 <HAL_InitTick+0x5c>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	e000      	b.n	8002924 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
}
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	2000009c 	.word	0x2000009c
 8002930:	200000a4 	.word	0x200000a4
 8002934:	200000a0 	.word	0x200000a0

08002938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <HAL_IncTick+0x1c>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	4b05      	ldr	r3, [pc, #20]	; (8002958 <HAL_IncTick+0x20>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4413      	add	r3, r2
 8002948:	4a03      	ldr	r2, [pc, #12]	; (8002958 <HAL_IncTick+0x20>)
 800294a:	6013      	str	r3, [r2, #0]
}
 800294c:	bf00      	nop
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	200000a4 	.word	0x200000a4
 8002958:	200004bc 	.word	0x200004bc

0800295c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return uwTick;
 8002960:	4b02      	ldr	r3, [pc, #8]	; (800296c <HAL_GetTick+0x10>)
 8002962:	681b      	ldr	r3, [r3, #0]
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	200004bc 	.word	0x200004bc

08002970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7ff fff0 	bl	800295c <HAL_GetTick>
 800297c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002988:	d005      	beq.n	8002996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800298a:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <HAL_Delay+0x40>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4413      	add	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002996:	bf00      	nop
 8002998:	f7ff ffe0 	bl	800295c <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d8f7      	bhi.n	8002998 <HAL_Delay+0x28>
  {
  }
}
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200000a4 	.word	0x200000a4

080029b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e0be      	b.n	8002b54 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d109      	bne.n	80029f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fd fc32 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 faeb 	bl	8002fd4 <ADC_ConversionStop_Disable>
 80029fe:	4603      	mov	r3, r0
 8002a00:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a06:	f003 0310 	and.w	r3, r3, #16
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f040 8099 	bne.w	8002b42 <HAL_ADC_Init+0x18e>
 8002a10:	7dfb      	ldrb	r3, [r7, #23]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f040 8095 	bne.w	8002b42 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a20:	f023 0302 	bic.w	r3, r3, #2
 8002a24:	f043 0202 	orr.w	r2, r3, #2
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a34:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	7b1b      	ldrb	r3, [r3, #12]
 8002a3a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a3c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a4c:	d003      	beq.n	8002a56 <HAL_ADC_Init+0xa2>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d102      	bne.n	8002a5c <HAL_ADC_Init+0xa8>
 8002a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a5a:	e000      	b.n	8002a5e <HAL_ADC_Init+0xaa>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	7d1b      	ldrb	r3, [r3, #20]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d119      	bne.n	8002aa0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	7b1b      	ldrb	r3, [r3, #12]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d109      	bne.n	8002a88 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	035a      	lsls	r2, r3, #13
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	e00b      	b.n	8002aa0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	f043 0220 	orr.w	r2, r3, #32
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a98:	f043 0201 	orr.w	r2, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <HAL_ADC_Init+0x1a8>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	68b9      	ldr	r1, [r7, #8]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad0:	d003      	beq.n	8002ada <HAL_ADC_Init+0x126>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d104      	bne.n	8002ae4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	051b      	lsls	r3, r3, #20
 8002ae2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aea:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	4b18      	ldr	r3, [pc, #96]	; (8002b60 <HAL_ADC_Init+0x1ac>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d10b      	bne.n	8002b20 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b12:	f023 0303 	bic.w	r3, r3, #3
 8002b16:	f043 0201 	orr.w	r2, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b1e:	e018      	b.n	8002b52 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b24:	f023 0312 	bic.w	r3, r3, #18
 8002b28:	f043 0210 	orr.w	r2, r3, #16
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b34:	f043 0201 	orr.w	r2, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b40:	e007      	b.n	8002b52 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b46:	f043 0210 	orr.w	r2, r3, #16
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	ffe1f7fd 	.word	0xffe1f7fd
 8002b60:	ff1f0efe 	.word	0xff1f0efe

08002b64 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_Start+0x1a>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	e098      	b.n	8002cb0 <HAL_ADC_Start+0x14c>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f9ca 	bl	8002f20 <ADC_Enable>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f040 8087 	bne.w	8002ca6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ba0:	f023 0301 	bic.w	r3, r3, #1
 8002ba4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a41      	ldr	r2, [pc, #260]	; (8002cb8 <HAL_ADC_Start+0x154>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d105      	bne.n	8002bc2 <HAL_ADC_Start+0x5e>
 8002bb6:	4b41      	ldr	r3, [pc, #260]	; (8002cbc <HAL_ADC_Start+0x158>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d115      	bne.n	8002bee <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d026      	beq.n	8002c2a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002be4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bec:	e01d      	b.n	8002c2a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a2f      	ldr	r2, [pc, #188]	; (8002cbc <HAL_ADC_Start+0x158>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d004      	beq.n	8002c0e <HAL_ADC_Start+0xaa>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a2b      	ldr	r2, [pc, #172]	; (8002cb8 <HAL_ADC_Start+0x154>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d10d      	bne.n	8002c2a <HAL_ADC_Start+0xc6>
 8002c0e:	4b2b      	ldr	r3, [pc, #172]	; (8002cbc <HAL_ADC_Start+0x158>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d007      	beq.n	8002c2a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c22:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d006      	beq.n	8002c44 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	f023 0206 	bic.w	r2, r3, #6
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c42:	e002      	b.n	8002c4a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f06f 0202 	mvn.w	r2, #2
 8002c5a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c66:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c6a:	d113      	bne.n	8002c94 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c70:	4a11      	ldr	r2, [pc, #68]	; (8002cb8 <HAL_ADC_Start+0x154>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d105      	bne.n	8002c82 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c76:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <HAL_ADC_Start+0x158>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d108      	bne.n	8002c94 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	e00c      	b.n	8002cae <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	e003      	b.n	8002cae <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40012800 	.word	0x40012800
 8002cbc:	40012400 	.word	0x40012400

08002cc0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_Stop+0x1a>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e01a      	b.n	8002d10 <HAL_ADC_Stop+0x50>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f976 	bl	8002fd4 <ADC_ConversionStop_Disable>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d109      	bne.n	8002d06 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cfa:	f023 0301 	bic.w	r3, r3, #1
 8002cfe:	f043 0201 	orr.w	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr

08002d30 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d101      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x20>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e0dc      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x1da>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b06      	cmp	r3, #6
 8002d5e:	d81c      	bhi.n	8002d9a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	3b05      	subs	r3, #5
 8002d72:	221f      	movs	r2, #31
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	4019      	ands	r1, r3
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	4613      	mov	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b05      	subs	r3, #5
 8002d8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	635a      	str	r2, [r3, #52]	; 0x34
 8002d98:	e03c      	b.n	8002e14 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b0c      	cmp	r3, #12
 8002da0:	d81c      	bhi.n	8002ddc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	3b23      	subs	r3, #35	; 0x23
 8002db4:	221f      	movs	r2, #31
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	4019      	ands	r1, r3
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	3b23      	subs	r3, #35	; 0x23
 8002dce:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	631a      	str	r2, [r3, #48]	; 0x30
 8002dda:	e01b      	b.n	8002e14 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	3b41      	subs	r3, #65	; 0x41
 8002dee:	221f      	movs	r2, #31
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	4019      	ands	r1, r3
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	3b41      	subs	r3, #65	; 0x41
 8002e08:	fa00 f203 	lsl.w	r2, r0, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b09      	cmp	r3, #9
 8002e1a:	d91c      	bls.n	8002e56 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68d9      	ldr	r1, [r3, #12]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4613      	mov	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3b1e      	subs	r3, #30
 8002e2e:	2207      	movs	r2, #7
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	43db      	mvns	r3, r3
 8002e36:	4019      	ands	r1, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	6898      	ldr	r0, [r3, #8]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4613      	mov	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	4413      	add	r3, r2
 8002e46:	3b1e      	subs	r3, #30
 8002e48:	fa00 f203 	lsl.w	r2, r0, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	60da      	str	r2, [r3, #12]
 8002e54:	e019      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6919      	ldr	r1, [r3, #16]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	2207      	movs	r2, #7
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	4019      	ands	r1, r3
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	6898      	ldr	r0, [r3, #8]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d003      	beq.n	8002e9a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e96:	2b11      	cmp	r3, #17
 8002e98:	d132      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a1d      	ldr	r2, [pc, #116]	; (8002f14 <HAL_ADC_ConfigChannel+0x1e4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d125      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d126      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002ec0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b10      	cmp	r3, #16
 8002ec8:	d11a      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eca:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <HAL_ADC_ConfigChannel+0x1e8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <HAL_ADC_ConfigChannel+0x1ec>)
 8002ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed4:	0c9a      	lsrs	r2, r3, #18
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ee0:	e002      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f9      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x1b2>
 8002eee:	e007      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef4:	f043 0220 	orr.w	r2, r3, #32
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3714      	adds	r7, #20
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr
 8002f14:	40012400 	.word	0x40012400
 8002f18:	2000009c 	.word	0x2000009c
 8002f1c:	431bde83 	.word	0x431bde83

08002f20 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d040      	beq.n	8002fc0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f042 0201 	orr.w	r2, r2, #1
 8002f4c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f4e:	4b1f      	ldr	r3, [pc, #124]	; (8002fcc <ADC_Enable+0xac>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a1f      	ldr	r2, [pc, #124]	; (8002fd0 <ADC_Enable+0xb0>)
 8002f54:	fba2 2303 	umull	r2, r3, r2, r3
 8002f58:	0c9b      	lsrs	r3, r3, #18
 8002f5a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f5c:	e002      	b.n	8002f64 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f9      	bne.n	8002f5e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f6a:	f7ff fcf7 	bl	800295c <HAL_GetTick>
 8002f6e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f70:	e01f      	b.n	8002fb2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f72:	f7ff fcf3 	bl	800295c <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d918      	bls.n	8002fb2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d011      	beq.n	8002fb2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	f043 0210 	orr.w	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	f043 0201 	orr.w	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e007      	b.n	8002fc2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d1d8      	bne.n	8002f72 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	2000009c 	.word	0x2000009c
 8002fd0:	431bde83 	.word	0x431bde83

08002fd4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d12e      	bne.n	800304c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0201 	bic.w	r2, r2, #1
 8002ffc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ffe:	f7ff fcad 	bl	800295c <HAL_GetTick>
 8003002:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003004:	e01b      	b.n	800303e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003006:	f7ff fca9 	bl	800295c <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d914      	bls.n	800303e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b01      	cmp	r3, #1
 8003020:	d10d      	bne.n	800303e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003026:	f043 0210 	orr.w	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	f043 0201 	orr.w	r2, r3, #1
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e007      	b.n	800304e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b01      	cmp	r3, #1
 800304a:	d0dc      	beq.n	8003006 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003068:	4b0c      	ldr	r3, [pc, #48]	; (800309c <__NVIC_SetPriorityGrouping+0x44>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003074:	4013      	ands	r3, r2
 8003076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800308a:	4a04      	ldr	r2, [pc, #16]	; (800309c <__NVIC_SetPriorityGrouping+0x44>)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	60d3      	str	r3, [r2, #12]
}
 8003090:	bf00      	nop
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030a4:	4b04      	ldr	r3, [pc, #16]	; (80030b8 <__NVIC_GetPriorityGrouping+0x18>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	0a1b      	lsrs	r3, r3, #8
 80030aa:	f003 0307 	and.w	r3, r3, #7
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	e000ed00 	.word	0xe000ed00

080030bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	db0b      	blt.n	80030e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	f003 021f 	and.w	r2, r3, #31
 80030d4:	4906      	ldr	r1, [pc, #24]	; (80030f0 <__NVIC_EnableIRQ+0x34>)
 80030d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	2001      	movs	r0, #1
 80030de:	fa00 f202 	lsl.w	r2, r0, r2
 80030e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	e000e100 	.word	0xe000e100

080030f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	6039      	str	r1, [r7, #0]
 80030fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003104:	2b00      	cmp	r3, #0
 8003106:	db0a      	blt.n	800311e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	b2da      	uxtb	r2, r3
 800310c:	490c      	ldr	r1, [pc, #48]	; (8003140 <__NVIC_SetPriority+0x4c>)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	0112      	lsls	r2, r2, #4
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	440b      	add	r3, r1
 8003118:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800311c:	e00a      	b.n	8003134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	4908      	ldr	r1, [pc, #32]	; (8003144 <__NVIC_SetPriority+0x50>)
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	3b04      	subs	r3, #4
 800312c:	0112      	lsls	r2, r2, #4
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	440b      	add	r3, r1
 8003132:	761a      	strb	r2, [r3, #24]
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000e100 	.word	0xe000e100
 8003144:	e000ed00 	.word	0xe000ed00

08003148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003148:	b480      	push	{r7}
 800314a:	b089      	sub	sp, #36	; 0x24
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f1c3 0307 	rsb	r3, r3, #7
 8003162:	2b04      	cmp	r3, #4
 8003164:	bf28      	it	cs
 8003166:	2304      	movcs	r3, #4
 8003168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3304      	adds	r3, #4
 800316e:	2b06      	cmp	r3, #6
 8003170:	d902      	bls.n	8003178 <NVIC_EncodePriority+0x30>
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	3b03      	subs	r3, #3
 8003176:	e000      	b.n	800317a <NVIC_EncodePriority+0x32>
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800317c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43da      	mvns	r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	401a      	ands	r2, r3
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003190:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	fa01 f303 	lsl.w	r3, r1, r3
 800319a:	43d9      	mvns	r1, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a0:	4313      	orrs	r3, r2
         );
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3724      	adds	r7, #36	; 0x24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031bc:	d301      	bcc.n	80031c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031be:	2301      	movs	r3, #1
 80031c0:	e00f      	b.n	80031e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031c2:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <SysTick_Config+0x40>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ca:	210f      	movs	r1, #15
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031d0:	f7ff ff90 	bl	80030f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031d4:	4b05      	ldr	r3, [pc, #20]	; (80031ec <SysTick_Config+0x40>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031da:	4b04      	ldr	r3, [pc, #16]	; (80031ec <SysTick_Config+0x40>)
 80031dc:	2207      	movs	r2, #7
 80031de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	e000e010 	.word	0xe000e010

080031f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f7ff ff2d 	bl	8003058 <__NVIC_SetPriorityGrouping>
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003206:	b580      	push	{r7, lr}
 8003208:	b086      	sub	sp, #24
 800320a:	af00      	add	r7, sp, #0
 800320c:	4603      	mov	r3, r0
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
 8003212:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003218:	f7ff ff42 	bl	80030a0 <__NVIC_GetPriorityGrouping>
 800321c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	6978      	ldr	r0, [r7, #20]
 8003224:	f7ff ff90 	bl	8003148 <NVIC_EncodePriority>
 8003228:	4602      	mov	r2, r0
 800322a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322e:	4611      	mov	r1, r2
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff5f 	bl	80030f4 <__NVIC_SetPriority>
}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	4603      	mov	r3, r0
 8003246:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff35 	bl	80030bc <__NVIC_EnableIRQ>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff ffa2 	bl	80031ac <SysTick_Config>
 8003268:	4603      	mov	r3, r0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003272:	b480      	push	{r7}
 8003274:	b085      	sub	sp, #20
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003284:	2b02      	cmp	r3, #2
 8003286:	d008      	beq.n	800329a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2204      	movs	r2, #4
 800328c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e020      	b.n	80032dc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 020e 	bic.w	r2, r2, #14
 80032a8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0201 	bic.w	r2, r2, #1
 80032b8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80032da:	7bfb      	ldrb	r3, [r7, #15]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr
	...

080032e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d005      	beq.n	800330a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2204      	movs	r2, #4
 8003302:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	73fb      	strb	r3, [r7, #15]
 8003308:	e051      	b.n	80033ae <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 020e 	bic.w	r2, r2, #14
 8003318:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a22      	ldr	r2, [pc, #136]	; (80033b8 <HAL_DMA_Abort_IT+0xd0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d029      	beq.n	8003388 <HAL_DMA_Abort_IT+0xa0>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a20      	ldr	r2, [pc, #128]	; (80033bc <HAL_DMA_Abort_IT+0xd4>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d022      	beq.n	8003384 <HAL_DMA_Abort_IT+0x9c>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <HAL_DMA_Abort_IT+0xd8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d01a      	beq.n	800337e <HAL_DMA_Abort_IT+0x96>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a1d      	ldr	r2, [pc, #116]	; (80033c4 <HAL_DMA_Abort_IT+0xdc>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d012      	beq.n	8003378 <HAL_DMA_Abort_IT+0x90>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a1c      	ldr	r2, [pc, #112]	; (80033c8 <HAL_DMA_Abort_IT+0xe0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00a      	beq.n	8003372 <HAL_DMA_Abort_IT+0x8a>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a1a      	ldr	r2, [pc, #104]	; (80033cc <HAL_DMA_Abort_IT+0xe4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d102      	bne.n	800336c <HAL_DMA_Abort_IT+0x84>
 8003366:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800336a:	e00e      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 800336c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003370:	e00b      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 8003372:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003376:	e008      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 8003378:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800337c:	e005      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 800337e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003382:	e002      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 8003384:	2310      	movs	r3, #16
 8003386:	e000      	b.n	800338a <HAL_DMA_Abort_IT+0xa2>
 8003388:	2301      	movs	r3, #1
 800338a:	4a11      	ldr	r2, [pc, #68]	; (80033d0 <HAL_DMA_Abort_IT+0xe8>)
 800338c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
    } 
  }
  return status;
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40020008 	.word	0x40020008
 80033bc:	4002001c 	.word	0x4002001c
 80033c0:	40020030 	.word	0x40020030
 80033c4:	40020044 	.word	0x40020044
 80033c8:	40020058 	.word	0x40020058
 80033cc:	4002006c 	.word	0x4002006c
 80033d0:	40020000 	.word	0x40020000

080033d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b08b      	sub	sp, #44	; 0x2c
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033de:	2300      	movs	r3, #0
 80033e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033e6:	e127      	b.n	8003638 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033e8:	2201      	movs	r2, #1
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	69fa      	ldr	r2, [r7, #28]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	429a      	cmp	r2, r3
 8003402:	f040 8116 	bne.w	8003632 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b12      	cmp	r3, #18
 800340c:	d034      	beq.n	8003478 <HAL_GPIO_Init+0xa4>
 800340e:	2b12      	cmp	r3, #18
 8003410:	d80d      	bhi.n	800342e <HAL_GPIO_Init+0x5a>
 8003412:	2b02      	cmp	r3, #2
 8003414:	d02b      	beq.n	800346e <HAL_GPIO_Init+0x9a>
 8003416:	2b02      	cmp	r3, #2
 8003418:	d804      	bhi.n	8003424 <HAL_GPIO_Init+0x50>
 800341a:	2b00      	cmp	r3, #0
 800341c:	d031      	beq.n	8003482 <HAL_GPIO_Init+0xae>
 800341e:	2b01      	cmp	r3, #1
 8003420:	d01c      	beq.n	800345c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003422:	e048      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003424:	2b03      	cmp	r3, #3
 8003426:	d043      	beq.n	80034b0 <HAL_GPIO_Init+0xdc>
 8003428:	2b11      	cmp	r3, #17
 800342a:	d01b      	beq.n	8003464 <HAL_GPIO_Init+0x90>
          break;
 800342c:	e043      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800342e:	4a89      	ldr	r2, [pc, #548]	; (8003654 <HAL_GPIO_Init+0x280>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d026      	beq.n	8003482 <HAL_GPIO_Init+0xae>
 8003434:	4a87      	ldr	r2, [pc, #540]	; (8003654 <HAL_GPIO_Init+0x280>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d806      	bhi.n	8003448 <HAL_GPIO_Init+0x74>
 800343a:	4a87      	ldr	r2, [pc, #540]	; (8003658 <HAL_GPIO_Init+0x284>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d020      	beq.n	8003482 <HAL_GPIO_Init+0xae>
 8003440:	4a86      	ldr	r2, [pc, #536]	; (800365c <HAL_GPIO_Init+0x288>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d01d      	beq.n	8003482 <HAL_GPIO_Init+0xae>
          break;
 8003446:	e036      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003448:	4a85      	ldr	r2, [pc, #532]	; (8003660 <HAL_GPIO_Init+0x28c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d019      	beq.n	8003482 <HAL_GPIO_Init+0xae>
 800344e:	4a85      	ldr	r2, [pc, #532]	; (8003664 <HAL_GPIO_Init+0x290>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d016      	beq.n	8003482 <HAL_GPIO_Init+0xae>
 8003454:	4a84      	ldr	r2, [pc, #528]	; (8003668 <HAL_GPIO_Init+0x294>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_GPIO_Init+0xae>
          break;
 800345a:	e02c      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	623b      	str	r3, [r7, #32]
          break;
 8003462:	e028      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	3304      	adds	r3, #4
 800346a:	623b      	str	r3, [r7, #32]
          break;
 800346c:	e023      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	3308      	adds	r3, #8
 8003474:	623b      	str	r3, [r7, #32]
          break;
 8003476:	e01e      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	330c      	adds	r3, #12
 800347e:	623b      	str	r3, [r7, #32]
          break;
 8003480:	e019      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800348a:	2304      	movs	r3, #4
 800348c:	623b      	str	r3, [r7, #32]
          break;
 800348e:	e012      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d105      	bne.n	80034a4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003498:	2308      	movs	r3, #8
 800349a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	611a      	str	r2, [r3, #16]
          break;
 80034a2:	e008      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034a4:	2308      	movs	r3, #8
 80034a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69fa      	ldr	r2, [r7, #28]
 80034ac:	615a      	str	r2, [r3, #20]
          break;
 80034ae:	e002      	b.n	80034b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034b0:	2300      	movs	r3, #0
 80034b2:	623b      	str	r3, [r7, #32]
          break;
 80034b4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	2bff      	cmp	r3, #255	; 0xff
 80034ba:	d801      	bhi.n	80034c0 <HAL_GPIO_Init+0xec>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	e001      	b.n	80034c4 <HAL_GPIO_Init+0xf0>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3304      	adds	r3, #4
 80034c4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	2bff      	cmp	r3, #255	; 0xff
 80034ca:	d802      	bhi.n	80034d2 <HAL_GPIO_Init+0xfe>
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	e002      	b.n	80034d8 <HAL_GPIO_Init+0x104>
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	3b08      	subs	r3, #8
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	210f      	movs	r1, #15
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	401a      	ands	r2, r3
 80034ea:	6a39      	ldr	r1, [r7, #32]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	431a      	orrs	r2, r3
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 8096 	beq.w	8003632 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003506:	4b59      	ldr	r3, [pc, #356]	; (800366c <HAL_GPIO_Init+0x298>)
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	4a58      	ldr	r2, [pc, #352]	; (800366c <HAL_GPIO_Init+0x298>)
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	6193      	str	r3, [r2, #24]
 8003512:	4b56      	ldr	r3, [pc, #344]	; (800366c <HAL_GPIO_Init+0x298>)
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
 800351c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800351e:	4a54      	ldr	r2, [pc, #336]	; (8003670 <HAL_GPIO_Init+0x29c>)
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	3302      	adds	r3, #2
 8003526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	220f      	movs	r2, #15
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	4013      	ands	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a4b      	ldr	r2, [pc, #300]	; (8003674 <HAL_GPIO_Init+0x2a0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d013      	beq.n	8003572 <HAL_GPIO_Init+0x19e>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a4a      	ldr	r2, [pc, #296]	; (8003678 <HAL_GPIO_Init+0x2a4>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d00d      	beq.n	800356e <HAL_GPIO_Init+0x19a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a49      	ldr	r2, [pc, #292]	; (800367c <HAL_GPIO_Init+0x2a8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d007      	beq.n	800356a <HAL_GPIO_Init+0x196>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a48      	ldr	r2, [pc, #288]	; (8003680 <HAL_GPIO_Init+0x2ac>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d101      	bne.n	8003566 <HAL_GPIO_Init+0x192>
 8003562:	2303      	movs	r3, #3
 8003564:	e006      	b.n	8003574 <HAL_GPIO_Init+0x1a0>
 8003566:	2304      	movs	r3, #4
 8003568:	e004      	b.n	8003574 <HAL_GPIO_Init+0x1a0>
 800356a:	2302      	movs	r3, #2
 800356c:	e002      	b.n	8003574 <HAL_GPIO_Init+0x1a0>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <HAL_GPIO_Init+0x1a0>
 8003572:	2300      	movs	r3, #0
 8003574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003576:	f002 0203 	and.w	r2, r2, #3
 800357a:	0092      	lsls	r2, r2, #2
 800357c:	4093      	lsls	r3, r2
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003584:	493a      	ldr	r1, [pc, #232]	; (8003670 <HAL_GPIO_Init+0x29c>)
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	089b      	lsrs	r3, r3, #2
 800358a:	3302      	adds	r3, #2
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d006      	beq.n	80035ac <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800359e:	4b39      	ldr	r3, [pc, #228]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	4938      	ldr	r1, [pc, #224]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
 80035aa:	e006      	b.n	80035ba <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035ac:	4b35      	ldr	r3, [pc, #212]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	4933      	ldr	r1, [pc, #204]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d006      	beq.n	80035d4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035c6:	4b2f      	ldr	r3, [pc, #188]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	492e      	ldr	r1, [pc, #184]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
 80035d2:	e006      	b.n	80035e2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035d4:	4b2b      	ldr	r3, [pc, #172]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	43db      	mvns	r3, r3
 80035dc:	4929      	ldr	r1, [pc, #164]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035de:	4013      	ands	r3, r2
 80035e0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d006      	beq.n	80035fc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035ee:	4b25      	ldr	r3, [pc, #148]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	4924      	ldr	r1, [pc, #144]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	608b      	str	r3, [r1, #8]
 80035fa:	e006      	b.n	800360a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035fc:	4b21      	ldr	r3, [pc, #132]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	43db      	mvns	r3, r3
 8003604:	491f      	ldr	r1, [pc, #124]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 8003606:	4013      	ands	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d006      	beq.n	8003624 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003616:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	491a      	ldr	r1, [pc, #104]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	60cb      	str	r3, [r1, #12]
 8003622:	e006      	b.n	8003632 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003624:	4b17      	ldr	r3, [pc, #92]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	43db      	mvns	r3, r3
 800362c:	4915      	ldr	r1, [pc, #84]	; (8003684 <HAL_GPIO_Init+0x2b0>)
 800362e:	4013      	ands	r3, r2
 8003630:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003634:	3301      	adds	r3, #1
 8003636:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	fa22 f303 	lsr.w	r3, r2, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	f47f aed0 	bne.w	80033e8 <HAL_GPIO_Init+0x14>
  }
}
 8003648:	bf00      	nop
 800364a:	372c      	adds	r7, #44	; 0x2c
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	10210000 	.word	0x10210000
 8003658:	10110000 	.word	0x10110000
 800365c:	10120000 	.word	0x10120000
 8003660:	10310000 	.word	0x10310000
 8003664:	10320000 	.word	0x10320000
 8003668:	10220000 	.word	0x10220000
 800366c:	40021000 	.word	0x40021000
 8003670:	40010000 	.word	0x40010000
 8003674:	40010800 	.word	0x40010800
 8003678:	40010c00 	.word	0x40010c00
 800367c:	40011000 	.word	0x40011000
 8003680:	40011400 	.word	0x40011400
 8003684:	40010400 	.word	0x40010400

08003688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	887b      	ldrh	r3, [r7, #2]
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d002      	beq.n	80036a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
 80036a4:	e001      	b.n	80036aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr

080036b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	460b      	mov	r3, r1
 80036c0:	807b      	strh	r3, [r7, #2]
 80036c2:	4613      	mov	r3, r2
 80036c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036c6:	787b      	ldrb	r3, [r7, #1]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036cc:	887a      	ldrh	r2, [r7, #2]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80036d2:	e003      	b.n	80036dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036d4:	887b      	ldrh	r3, [r7, #2]
 80036d6:	041a      	lsls	r2, r3, #16
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	611a      	str	r2, [r3, #16]
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
	...

080036e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e11f      	b.n	800393a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d106      	bne.n	8003714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7fc ff0c 	bl	800052c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2224      	movs	r2, #36	; 0x24
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0201 	bic.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800373a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800374a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800374c:	f000 fcda 	bl	8004104 <HAL_RCC_GetPCLK1Freq>
 8003750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4a7b      	ldr	r2, [pc, #492]	; (8003944 <HAL_I2C_Init+0x25c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d807      	bhi.n	800376c <HAL_I2C_Init+0x84>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4a7a      	ldr	r2, [pc, #488]	; (8003948 <HAL_I2C_Init+0x260>)
 8003760:	4293      	cmp	r3, r2
 8003762:	bf94      	ite	ls
 8003764:	2301      	movls	r3, #1
 8003766:	2300      	movhi	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	e006      	b.n	800377a <HAL_I2C_Init+0x92>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4a77      	ldr	r2, [pc, #476]	; (800394c <HAL_I2C_Init+0x264>)
 8003770:	4293      	cmp	r3, r2
 8003772:	bf94      	ite	ls
 8003774:	2301      	movls	r3, #1
 8003776:	2300      	movhi	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e0db      	b.n	800393a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	4a72      	ldr	r2, [pc, #456]	; (8003950 <HAL_I2C_Init+0x268>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	0c9b      	lsrs	r3, r3, #18
 800378c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	430a      	orrs	r2, r1
 80037a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	4a64      	ldr	r2, [pc, #400]	; (8003944 <HAL_I2C_Init+0x25c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d802      	bhi.n	80037bc <HAL_I2C_Init+0xd4>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	3301      	adds	r3, #1
 80037ba:	e009      	b.n	80037d0 <HAL_I2C_Init+0xe8>
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	4a63      	ldr	r2, [pc, #396]	; (8003954 <HAL_I2C_Init+0x26c>)
 80037c8:	fba2 2303 	umull	r2, r3, r2, r3
 80037cc:	099b      	lsrs	r3, r3, #6
 80037ce:	3301      	adds	r3, #1
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	4956      	ldr	r1, [pc, #344]	; (8003944 <HAL_I2C_Init+0x25c>)
 80037ec:	428b      	cmp	r3, r1
 80037ee:	d80d      	bhi.n	800380c <HAL_I2C_Init+0x124>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	1e59      	subs	r1, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003804:	2b04      	cmp	r3, #4
 8003806:	bf38      	it	cc
 8003808:	2304      	movcc	r3, #4
 800380a:	e04f      	b.n	80038ac <HAL_I2C_Init+0x1c4>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d111      	bne.n	8003838 <HAL_I2C_Init+0x150>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1e58      	subs	r0, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	460b      	mov	r3, r1
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	440b      	add	r3, r1
 8003822:	fbb0 f3f3 	udiv	r3, r0, r3
 8003826:	3301      	adds	r3, #1
 8003828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382c:	2b00      	cmp	r3, #0
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	e012      	b.n	800385e <HAL_I2C_Init+0x176>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1e58      	subs	r0, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6859      	ldr	r1, [r3, #4]
 8003840:	460b      	mov	r3, r1
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	0099      	lsls	r1, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	fbb0 f3f3 	udiv	r3, r0, r3
 800384e:	3301      	adds	r3, #1
 8003850:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003854:	2b00      	cmp	r3, #0
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Init+0x17e>
 8003862:	2301      	movs	r3, #1
 8003864:	e022      	b.n	80038ac <HAL_I2C_Init+0x1c4>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10e      	bne.n	800388c <HAL_I2C_Init+0x1a4>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1e58      	subs	r0, r3, #1
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6859      	ldr	r1, [r3, #4]
 8003876:	460b      	mov	r3, r1
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	440b      	add	r3, r1
 800387c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003880:	3301      	adds	r3, #1
 8003882:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003886:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800388a:	e00f      	b.n	80038ac <HAL_I2C_Init+0x1c4>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1e58      	subs	r0, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6859      	ldr	r1, [r3, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	0099      	lsls	r1, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a2:	3301      	adds	r3, #1
 80038a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	6809      	ldr	r1, [r1, #0]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69da      	ldr	r2, [r3, #28]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6911      	ldr	r1, [r2, #16]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	68d2      	ldr	r2, [r2, #12]
 80038e6:	4311      	orrs	r1, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	430b      	orrs	r3, r1
 80038ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695a      	ldr	r2, [r3, #20]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	000186a0 	.word	0x000186a0
 8003948:	001e847f 	.word	0x001e847f
 800394c:	003d08ff 	.word	0x003d08ff
 8003950:	431bde83 	.word	0x431bde83
 8003954:	10624dd3 	.word	0x10624dd3

08003958 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e26c      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8087 	beq.w	8003a86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003978:	4b92      	ldr	r3, [pc, #584]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f003 030c 	and.w	r3, r3, #12
 8003980:	2b04      	cmp	r3, #4
 8003982:	d00c      	beq.n	800399e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003984:	4b8f      	ldr	r3, [pc, #572]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 030c 	and.w	r3, r3, #12
 800398c:	2b08      	cmp	r3, #8
 800398e:	d112      	bne.n	80039b6 <HAL_RCC_OscConfig+0x5e>
 8003990:	4b8c      	ldr	r3, [pc, #560]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800399c:	d10b      	bne.n	80039b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399e:	4b89      	ldr	r3, [pc, #548]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d06c      	beq.n	8003a84 <HAL_RCC_OscConfig+0x12c>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d168      	bne.n	8003a84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e246      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x76>
 80039c0:	4b80      	ldr	r3, [pc, #512]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a7f      	ldr	r2, [pc, #508]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	e02e      	b.n	8003a2c <HAL_RCC_OscConfig+0xd4>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0x98>
 80039d6:	4b7b      	ldr	r3, [pc, #492]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a7a      	ldr	r2, [pc, #488]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b78      	ldr	r3, [pc, #480]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a77      	ldr	r2, [pc, #476]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e01d      	b.n	8003a2c <HAL_RCC_OscConfig+0xd4>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCC_OscConfig+0xbc>
 80039fa:	4b72      	ldr	r3, [pc, #456]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a71      	ldr	r2, [pc, #452]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	4b6f      	ldr	r3, [pc, #444]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6e      	ldr	r2, [pc, #440]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e00b      	b.n	8003a2c <HAL_RCC_OscConfig+0xd4>
 8003a14:	4b6b      	ldr	r3, [pc, #428]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a6a      	ldr	r2, [pc, #424]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a1e:	6013      	str	r3, [r2, #0]
 8003a20:	4b68      	ldr	r3, [pc, #416]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a67      	ldr	r2, [pc, #412]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d013      	beq.n	8003a5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a34:	f7fe ff92 	bl	800295c <HAL_GetTick>
 8003a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a3a:	e008      	b.n	8003a4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a3c:	f7fe ff8e 	bl	800295c <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b64      	cmp	r3, #100	; 0x64
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e1fa      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4e:	4b5d      	ldr	r3, [pc, #372]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0f0      	beq.n	8003a3c <HAL_RCC_OscConfig+0xe4>
 8003a5a:	e014      	b.n	8003a86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5c:	f7fe ff7e 	bl	800295c <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a64:	f7fe ff7a 	bl	800295c <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b64      	cmp	r3, #100	; 0x64
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e1e6      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a76:	4b53      	ldr	r3, [pc, #332]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1f0      	bne.n	8003a64 <HAL_RCC_OscConfig+0x10c>
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d063      	beq.n	8003b5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a92:	4b4c      	ldr	r3, [pc, #304]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f003 030c 	and.w	r3, r3, #12
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a9e:	4b49      	ldr	r3, [pc, #292]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d11c      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x18c>
 8003aaa:	4b46      	ldr	r3, [pc, #280]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d116      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ab6:	4b43      	ldr	r3, [pc, #268]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d005      	beq.n	8003ace <HAL_RCC_OscConfig+0x176>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e1ba      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ace:	4b3d      	ldr	r3, [pc, #244]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	4939      	ldr	r1, [pc, #228]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae2:	e03a      	b.n	8003b5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aec:	4b36      	ldr	r3, [pc, #216]	; (8003bc8 <HAL_RCC_OscConfig+0x270>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af2:	f7fe ff33 	bl	800295c <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afa:	f7fe ff2f 	bl	800295c <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e19b      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0c:	4b2d      	ldr	r3, [pc, #180]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0f0      	beq.n	8003afa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b18:	4b2a      	ldr	r3, [pc, #168]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	4927      	ldr	r1, [pc, #156]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	600b      	str	r3, [r1, #0]
 8003b2c:	e015      	b.n	8003b5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b2e:	4b26      	ldr	r3, [pc, #152]	; (8003bc8 <HAL_RCC_OscConfig+0x270>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fe ff12 	bl	800295c <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b3c:	f7fe ff0e 	bl	800295c <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e17a      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0308 	and.w	r3, r3, #8
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d03a      	beq.n	8003bdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d019      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b6e:	4b17      	ldr	r3, [pc, #92]	; (8003bcc <HAL_RCC_OscConfig+0x274>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b74:	f7fe fef2 	bl	800295c <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b7c:	f7fe feee 	bl	800295c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e15a      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <HAL_RCC_OscConfig+0x26c>)
 8003b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b9a:	2001      	movs	r0, #1
 8003b9c:	f000 fada 	bl	8004154 <RCC_Delay>
 8003ba0:	e01c      	b.n	8003bdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <HAL_RCC_OscConfig+0x274>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba8:	f7fe fed8 	bl	800295c <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bae:	e00f      	b.n	8003bd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb0:	f7fe fed4 	bl	800295c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d908      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e140      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
 8003bc2:	bf00      	nop
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	42420000 	.word	0x42420000
 8003bcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd0:	4b9e      	ldr	r3, [pc, #632]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e9      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80a6 	beq.w	8003d36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bea:	2300      	movs	r3, #0
 8003bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bee:	4b97      	ldr	r3, [pc, #604]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10d      	bne.n	8003c16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bfa:	4b94      	ldr	r3, [pc, #592]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	4a93      	ldr	r2, [pc, #588]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c04:	61d3      	str	r3, [r2, #28]
 8003c06:	4b91      	ldr	r3, [pc, #580]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c12:	2301      	movs	r3, #1
 8003c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c16:	4b8e      	ldr	r3, [pc, #568]	; (8003e50 <HAL_RCC_OscConfig+0x4f8>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d118      	bne.n	8003c54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c22:	4b8b      	ldr	r3, [pc, #556]	; (8003e50 <HAL_RCC_OscConfig+0x4f8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a8a      	ldr	r2, [pc, #552]	; (8003e50 <HAL_RCC_OscConfig+0x4f8>)
 8003c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe fe95 	bl	800295c <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c36:	f7fe fe91 	bl	800295c <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b64      	cmp	r3, #100	; 0x64
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e0fd      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	4b81      	ldr	r3, [pc, #516]	; (8003e50 <HAL_RCC_OscConfig+0x4f8>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d106      	bne.n	8003c6a <HAL_RCC_OscConfig+0x312>
 8003c5c:	4b7b      	ldr	r3, [pc, #492]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	4a7a      	ldr	r2, [pc, #488]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c62:	f043 0301 	orr.w	r3, r3, #1
 8003c66:	6213      	str	r3, [r2, #32]
 8003c68:	e02d      	b.n	8003cc6 <HAL_RCC_OscConfig+0x36e>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x334>
 8003c72:	4b76      	ldr	r3, [pc, #472]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	4a75      	ldr	r2, [pc, #468]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c78:	f023 0301 	bic.w	r3, r3, #1
 8003c7c:	6213      	str	r3, [r2, #32]
 8003c7e:	4b73      	ldr	r3, [pc, #460]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	4a72      	ldr	r2, [pc, #456]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c84:	f023 0304 	bic.w	r3, r3, #4
 8003c88:	6213      	str	r3, [r2, #32]
 8003c8a:	e01c      	b.n	8003cc6 <HAL_RCC_OscConfig+0x36e>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	2b05      	cmp	r3, #5
 8003c92:	d10c      	bne.n	8003cae <HAL_RCC_OscConfig+0x356>
 8003c94:	4b6d      	ldr	r3, [pc, #436]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	4a6c      	ldr	r2, [pc, #432]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003c9a:	f043 0304 	orr.w	r3, r3, #4
 8003c9e:	6213      	str	r3, [r2, #32]
 8003ca0:	4b6a      	ldr	r3, [pc, #424]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	4a69      	ldr	r2, [pc, #420]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	6213      	str	r3, [r2, #32]
 8003cac:	e00b      	b.n	8003cc6 <HAL_RCC_OscConfig+0x36e>
 8003cae:	4b67      	ldr	r3, [pc, #412]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	4a66      	ldr	r2, [pc, #408]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003cb4:	f023 0301 	bic.w	r3, r3, #1
 8003cb8:	6213      	str	r3, [r2, #32]
 8003cba:	4b64      	ldr	r3, [pc, #400]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	4a63      	ldr	r2, [pc, #396]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003cc0:	f023 0304 	bic.w	r3, r3, #4
 8003cc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d015      	beq.n	8003cfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cce:	f7fe fe45 	bl	800295c <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd4:	e00a      	b.n	8003cec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd6:	f7fe fe41 	bl	800295c <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e0ab      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cec:	4b57      	ldr	r3, [pc, #348]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0ee      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x37e>
 8003cf8:	e014      	b.n	8003d24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfa:	f7fe fe2f 	bl	800295c <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d00:	e00a      	b.n	8003d18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fe fe2b 	bl	800295c <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e095      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d18:	4b4c      	ldr	r3, [pc, #304]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1ee      	bne.n	8003d02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d24:	7dfb      	ldrb	r3, [r7, #23]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d105      	bne.n	8003d36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d2a:	4b48      	ldr	r3, [pc, #288]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	4a47      	ldr	r2, [pc, #284]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 8081 	beq.w	8003e42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d40:	4b42      	ldr	r3, [pc, #264]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d061      	beq.n	8003e10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d146      	bne.n	8003de2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d54:	4b3f      	ldr	r3, [pc, #252]	; (8003e54 <HAL_RCC_OscConfig+0x4fc>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5a:	f7fe fdff 	bl	800295c <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d62:	f7fe fdfb 	bl	800295c <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e067      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d74:	4b35      	ldr	r3, [pc, #212]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1f0      	bne.n	8003d62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d88:	d108      	bne.n	8003d9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d8a:	4b30      	ldr	r3, [pc, #192]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	492d      	ldr	r1, [pc, #180]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d9c:	4b2b      	ldr	r3, [pc, #172]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a19      	ldr	r1, [r3, #32]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dac:	430b      	orrs	r3, r1
 8003dae:	4927      	ldr	r1, [pc, #156]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db4:	4b27      	ldr	r3, [pc, #156]	; (8003e54 <HAL_RCC_OscConfig+0x4fc>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dba:	f7fe fdcf 	bl	800295c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc2:	f7fe fdcb 	bl	800295c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e037      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x46a>
 8003de0:	e02f      	b.n	8003e42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de2:	4b1c      	ldr	r3, [pc, #112]	; (8003e54 <HAL_RCC_OscConfig+0x4fc>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de8:	f7fe fdb8 	bl	800295c <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df0:	f7fe fdb4 	bl	800295c <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e020      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e02:	4b12      	ldr	r3, [pc, #72]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x498>
 8003e0e:	e018      	b.n	8003e42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e013      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_RCC_OscConfig+0x4f4>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d106      	bne.n	8003e3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d001      	beq.n	8003e42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	40007000 	.word	0x40007000
 8003e54:	42420060 	.word	0x42420060

08003e58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0d0      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e6c:	4b6a      	ldr	r3, [pc, #424]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d910      	bls.n	8003e9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7a:	4b67      	ldr	r3, [pc, #412]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f023 0207 	bic.w	r2, r3, #7
 8003e82:	4965      	ldr	r1, [pc, #404]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8a:	4b63      	ldr	r3, [pc, #396]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d001      	beq.n	8003e9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e0b8      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d020      	beq.n	8003eea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d005      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eb4:	4b59      	ldr	r3, [pc, #356]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	4a58      	ldr	r2, [pc, #352]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003eba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ebe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ecc:	4b53      	ldr	r3, [pc, #332]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4a52      	ldr	r2, [pc, #328]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ed6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ed8:	4b50      	ldr	r3, [pc, #320]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	494d      	ldr	r1, [pc, #308]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d040      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d107      	bne.n	8003f0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efe:	4b47      	ldr	r3, [pc, #284]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d115      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e07f      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d107      	bne.n	8003f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f16:	4b41      	ldr	r3, [pc, #260]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d109      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e073      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f26:	4b3d      	ldr	r3, [pc, #244]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e06b      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f36:	4b39      	ldr	r3, [pc, #228]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f023 0203 	bic.w	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	4936      	ldr	r1, [pc, #216]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f48:	f7fe fd08 	bl	800295c <HAL_GetTick>
 8003f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f4e:	e00a      	b.n	8003f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f50:	f7fe fd04 	bl	800295c <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e053      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f66:	4b2d      	ldr	r3, [pc, #180]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f003 020c 	and.w	r2, r3, #12
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d1eb      	bne.n	8003f50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f78:	4b27      	ldr	r3, [pc, #156]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d210      	bcs.n	8003fa8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f86:	4b24      	ldr	r3, [pc, #144]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 0207 	bic.w	r2, r3, #7
 8003f8e:	4922      	ldr	r1, [pc, #136]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b20      	ldr	r3, [pc, #128]	; (8004018 <HAL_RCC_ClockConfig+0x1c0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e032      	b.n	800400e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fb4:	4b19      	ldr	r3, [pc, #100]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4916      	ldr	r1, [pc, #88]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d009      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fd2:	4b12      	ldr	r3, [pc, #72]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	490e      	ldr	r1, [pc, #56]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fe6:	f000 f821 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8003fea:	4601      	mov	r1, r0
 8003fec:	4b0b      	ldr	r3, [pc, #44]	; (800401c <HAL_RCC_ClockConfig+0x1c4>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	4a0a      	ldr	r2, [pc, #40]	; (8004020 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff8:	5cd3      	ldrb	r3, [r2, r3]
 8003ffa:	fa21 f303 	lsr.w	r3, r1, r3
 8003ffe:	4a09      	ldr	r2, [pc, #36]	; (8004024 <HAL_RCC_ClockConfig+0x1cc>)
 8004000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004002:	4b09      	ldr	r3, [pc, #36]	; (8004028 <HAL_RCC_ClockConfig+0x1d0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7fe fc66 	bl	80028d8 <HAL_InitTick>

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40022000 	.word	0x40022000
 800401c:	40021000 	.word	0x40021000
 8004020:	08005a94 	.word	0x08005a94
 8004024:	2000009c 	.word	0x2000009c
 8004028:	200000a0 	.word	0x200000a0

0800402c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800402c:	b490      	push	{r4, r7}
 800402e:	b08a      	sub	sp, #40	; 0x28
 8004030:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004032:	4b2a      	ldr	r3, [pc, #168]	; (80040dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004034:	1d3c      	adds	r4, r7, #4
 8004036:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800403c:	4b28      	ldr	r3, [pc, #160]	; (80040e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800403e:	881b      	ldrh	r3, [r3, #0]
 8004040:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	2300      	movs	r3, #0
 8004048:	61bb      	str	r3, [r7, #24]
 800404a:	2300      	movs	r3, #0
 800404c:	627b      	str	r3, [r7, #36]	; 0x24
 800404e:	2300      	movs	r3, #0
 8004050:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004056:	4b23      	ldr	r3, [pc, #140]	; (80040e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	2b04      	cmp	r3, #4
 8004064:	d002      	beq.n	800406c <HAL_RCC_GetSysClockFreq+0x40>
 8004066:	2b08      	cmp	r3, #8
 8004068:	d003      	beq.n	8004072 <HAL_RCC_GetSysClockFreq+0x46>
 800406a:	e02d      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800406c:	4b1e      	ldr	r3, [pc, #120]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800406e:	623b      	str	r3, [r7, #32]
      break;
 8004070:	e02d      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	0c9b      	lsrs	r3, r3, #18
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800407e:	4413      	add	r3, r2
 8004080:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004084:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d013      	beq.n	80040b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004090:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	0c5b      	lsrs	r3, r3, #17
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800409e:	4413      	add	r3, r2
 80040a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	4a0f      	ldr	r2, [pc, #60]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040aa:	fb02 f203 	mul.w	r2, r2, r3
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	627b      	str	r3, [r7, #36]	; 0x24
 80040b6:	e004      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	4a0c      	ldr	r2, [pc, #48]	; (80040ec <HAL_RCC_GetSysClockFreq+0xc0>)
 80040bc:	fb02 f303 	mul.w	r3, r2, r3
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80040c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c4:	623b      	str	r3, [r7, #32]
      break;
 80040c6:	e002      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040c8:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040ca:	623b      	str	r3, [r7, #32]
      break;
 80040cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040ce:	6a3b      	ldr	r3, [r7, #32]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3728      	adds	r7, #40	; 0x28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc90      	pop	{r4, r7}
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	08005a80 	.word	0x08005a80
 80040e0:	08005a90 	.word	0x08005a90
 80040e4:	40021000 	.word	0x40021000
 80040e8:	007a1200 	.word	0x007a1200
 80040ec:	003d0900 	.word	0x003d0900

080040f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040f4:	4b02      	ldr	r3, [pc, #8]	; (8004100 <HAL_RCC_GetHCLKFreq+0x10>)
 80040f6:	681b      	ldr	r3, [r3, #0]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr
 8004100:	2000009c 	.word	0x2000009c

08004104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004108:	f7ff fff2 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 800410c:	4601      	mov	r1, r0
 800410e:	4b05      	ldr	r3, [pc, #20]	; (8004124 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	4a03      	ldr	r2, [pc, #12]	; (8004128 <HAL_RCC_GetPCLK1Freq+0x24>)
 800411a:	5cd3      	ldrb	r3, [r2, r3]
 800411c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004120:	4618      	mov	r0, r3
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40021000 	.word	0x40021000
 8004128:	08005aa4 	.word	0x08005aa4

0800412c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004130:	f7ff ffde 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004134:	4601      	mov	r1, r0
 8004136:	4b05      	ldr	r3, [pc, #20]	; (800414c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	0adb      	lsrs	r3, r3, #11
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	4a03      	ldr	r2, [pc, #12]	; (8004150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004142:	5cd3      	ldrb	r3, [r2, r3]
 8004144:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004148:	4618      	mov	r0, r3
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	08005aa4 	.word	0x08005aa4

08004154 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800415c:	4b0a      	ldr	r3, [pc, #40]	; (8004188 <RCC_Delay+0x34>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a0a      	ldr	r2, [pc, #40]	; (800418c <RCC_Delay+0x38>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	0a5b      	lsrs	r3, r3, #9
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	fb02 f303 	mul.w	r3, r2, r3
 800416e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004170:	bf00      	nop
  }
  while (Delay --);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	1e5a      	subs	r2, r3, #1
 8004176:	60fa      	str	r2, [r7, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1f9      	bne.n	8004170 <RCC_Delay+0x1c>
}
 800417c:	bf00      	nop
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	bc80      	pop	{r7}
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	2000009c 	.word	0x2000009c
 800418c:	10624dd3 	.word	0x10624dd3

08004190 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d07d      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80041ac:	2300      	movs	r3, #0
 80041ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041b0:	4b4f      	ldr	r3, [pc, #316]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10d      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041bc:	4b4c      	ldr	r3, [pc, #304]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	4a4b      	ldr	r2, [pc, #300]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041c6:	61d3      	str	r3, [r2, #28]
 80041c8:	4b49      	ldr	r3, [pc, #292]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d0:	60bb      	str	r3, [r7, #8]
 80041d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041d4:	2301      	movs	r3, #1
 80041d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d8:	4b46      	ldr	r3, [pc, #280]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d118      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041e4:	4b43      	ldr	r3, [pc, #268]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a42      	ldr	r2, [pc, #264]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041f0:	f7fe fbb4 	bl	800295c <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f6:	e008      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041f8:	f7fe fbb0 	bl	800295c <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	; 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e06d      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420a:	4b3a      	ldr	r3, [pc, #232]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004216:	4b36      	ldr	r3, [pc, #216]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800421e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d02e      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	429a      	cmp	r2, r3
 8004232:	d027      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004234:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800423c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800423e:	4b2e      	ldr	r3, [pc, #184]	; (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004240:	2201      	movs	r2, #1
 8004242:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004244:	4b2c      	ldr	r3, [pc, #176]	; (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800424a:	4a29      	ldr	r2, [pc, #164]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d014      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425a:	f7fe fb7f 	bl	800295c <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004260:	e00a      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fe fb7b 	bl	800295c <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e036      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004278:	4b1d      	ldr	r3, [pc, #116]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ee      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004284:	4b1a      	ldr	r3, [pc, #104]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4917      	ldr	r1, [pc, #92]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004292:	4313      	orrs	r3, r2
 8004294:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004296:	7dfb      	ldrb	r3, [r7, #23]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d105      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429c:	4b14      	ldr	r3, [pc, #80]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	4a13      	ldr	r2, [pc, #76]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042b4:	4b0e      	ldr	r3, [pc, #56]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	490b      	ldr	r1, [pc, #44]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0310 	and.w	r3, r3, #16
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d008      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042d2:	4b07      	ldr	r3, [pc, #28]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	4904      	ldr	r1, [pc, #16]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40007000 	.word	0x40007000
 80042f8:	42420440 	.word	0x42420440

080042fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e076      	b.n	80043fc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	2b00      	cmp	r3, #0
 8004314:	d108      	bne.n	8004328 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800431e:	d009      	beq.n	8004334 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	61da      	str	r2, [r3, #28]
 8004326:	e005      	b.n	8004334 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7fe f81c 	bl	800238c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800436a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800437c:	431a      	orrs	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043a4:	431a      	orrs	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b8:	ea42 0103 	orr.w	r1, r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	0c1a      	lsrs	r2, r3, #16
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f002 0204 	and.w	r2, r2, #4
 80043da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69da      	ldr	r2, [r3, #28]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <HAL_SPI_Transmit+0x22>
 8004422:	2302      	movs	r3, #2
 8004424:	e126      	b.n	8004674 <HAL_SPI_Transmit+0x270>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800442e:	f7fe fa95 	bl	800295c <HAL_GetTick>
 8004432:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004434:	88fb      	ldrh	r3, [r7, #6]
 8004436:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d002      	beq.n	800444a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004444:	2302      	movs	r3, #2
 8004446:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004448:	e10b      	b.n	8004662 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <HAL_SPI_Transmit+0x52>
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d102      	bne.n	800445c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	77fb      	strb	r3, [r7, #31]
    goto error;
 800445a:	e102      	b.n	8004662 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2203      	movs	r2, #3
 8004460:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	88fa      	ldrh	r2, [r7, #6]
 8004474:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	88fa      	ldrh	r2, [r7, #6]
 800447a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044a2:	d10f      	bne.n	80044c4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ce:	2b40      	cmp	r3, #64	; 0x40
 80044d0:	d007      	beq.n	80044e2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ea:	d14b      	bne.n	8004584 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <HAL_SPI_Transmit+0xf6>
 80044f4:	8afb      	ldrh	r3, [r7, #22]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d13e      	bne.n	8004578 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	881a      	ldrh	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450a:	1c9a      	adds	r2, r3, #2
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004514:	b29b      	uxth	r3, r3
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800451e:	e02b      	b.n	8004578 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b02      	cmp	r3, #2
 800452c:	d112      	bne.n	8004554 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004532:	881a      	ldrh	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453e:	1c9a      	adds	r2, r3, #2
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	86da      	strh	r2, [r3, #54]	; 0x36
 8004552:	e011      	b.n	8004578 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004554:	f7fe fa02 	bl	800295c <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d803      	bhi.n	800456c <HAL_SPI_Transmit+0x168>
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800456a:	d102      	bne.n	8004572 <HAL_SPI_Transmit+0x16e>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d102      	bne.n	8004578 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004576:	e074      	b.n	8004662 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1ce      	bne.n	8004520 <HAL_SPI_Transmit+0x11c>
 8004582:	e04c      	b.n	800461e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_SPI_Transmit+0x18e>
 800458c:	8afb      	ldrh	r3, [r7, #22]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d140      	bne.n	8004614 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	330c      	adds	r3, #12
 800459c:	7812      	ldrb	r2, [r2, #0]
 800459e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80045b8:	e02c      	b.n	8004614 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d113      	bne.n	80045f0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	330c      	adds	r3, #12
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	3b01      	subs	r3, #1
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	86da      	strh	r2, [r3, #54]	; 0x36
 80045ee:	e011      	b.n	8004614 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045f0:	f7fe f9b4 	bl	800295c <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d803      	bhi.n	8004608 <HAL_SPI_Transmit+0x204>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004606:	d102      	bne.n	800460e <HAL_SPI_Transmit+0x20a>
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004612:	e026      	b.n	8004662 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004618:	b29b      	uxth	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1cd      	bne.n	80045ba <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	6839      	ldr	r1, [r7, #0]
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f8b2 	bl	800478c <SPI_EndRxTxTransaction>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2220      	movs	r2, #32
 8004632:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10a      	bne.n	8004652 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800463c:	2300      	movs	r3, #0
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	613b      	str	r3, [r7, #16]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	77fb      	strb	r3, [r7, #31]
 800465e:	e000      	b.n	8004662 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004660:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004672:	7ffb      	ldrb	r3, [r7, #31]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3720      	adds	r7, #32
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800468c:	f7fe f966 	bl	800295c <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	4413      	add	r3, r2
 800469a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800469c:	f7fe f95e 	bl	800295c <HAL_GetTick>
 80046a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046a2:	4b39      	ldr	r3, [pc, #228]	; (8004788 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	015b      	lsls	r3, r3, #5
 80046a8:	0d1b      	lsrs	r3, r3, #20
 80046aa:	69fa      	ldr	r2, [r7, #28]
 80046ac:	fb02 f303 	mul.w	r3, r2, r3
 80046b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046b2:	e054      	b.n	800475e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046ba:	d050      	beq.n	800475e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046bc:	f7fe f94e 	bl	800295c <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	69fa      	ldr	r2, [r7, #28]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d902      	bls.n	80046d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d13d      	bne.n	800474e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ea:	d111      	bne.n	8004710 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f4:	d004      	beq.n	8004700 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046fe:	d107      	bne.n	8004710 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800470e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004718:	d10f      	bne.n	800473a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004738:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e017      	b.n	800477e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	3b01      	subs	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4013      	ands	r3, r2
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	429a      	cmp	r2, r3
 800477a:	d19b      	bne.n	80046b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3720      	adds	r7, #32
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	2000009c 	.word	0x2000009c

0800478c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af02      	add	r7, sp, #8
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2200      	movs	r2, #0
 80047a0:	2180      	movs	r1, #128	; 0x80
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f7ff ff6a 	bl	800467c <SPI_WaitFlagStateUntilTimeout>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d007      	beq.n	80047be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	f043 0220 	orr.w	r2, r3, #32
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e000      	b.n	80047c0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e041      	b.n	800485e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d106      	bne.n	80047f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fd ff78 	bl	80026e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3304      	adds	r3, #4
 8004804:	4619      	mov	r1, r3
 8004806:	4610      	mov	r0, r2
 8004808:	f000 fa64 	bl	8004cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e03a      	b.n	80048f6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a18      	ldr	r2, [pc, #96]	; (8004900 <HAL_TIM_Base_Start_IT+0x98>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00e      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048aa:	d009      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a14      	ldr	r2, [pc, #80]	; (8004904 <HAL_TIM_Base_Start_IT+0x9c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d004      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a13      	ldr	r2, [pc, #76]	; (8004908 <HAL_TIM_Base_Start_IT+0xa0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d111      	bne.n	80048e4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2b06      	cmp	r3, #6
 80048d0:	d010      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e2:	e007      	b.n	80048f4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr
 8004900:	40012c00 	.word	0x40012c00
 8004904:	40000400 	.word	0x40000400
 8004908:	40000800 	.word	0x40000800

0800490c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b02      	cmp	r3, #2
 8004920:	d122      	bne.n	8004968 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b02      	cmp	r3, #2
 800492e:	d11b      	bne.n	8004968 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f06f 0202 	mvn.w	r2, #2
 8004938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f9a4 	bl	8004c9c <HAL_TIM_IC_CaptureCallback>
 8004954:	e005      	b.n	8004962 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f997 	bl	8004c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f9a6 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	2b04      	cmp	r3, #4
 8004974:	d122      	bne.n	80049bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b04      	cmp	r3, #4
 8004982:	d11b      	bne.n	80049bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f06f 0204 	mvn.w	r2, #4
 800498c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 f97a 	bl	8004c9c <HAL_TIM_IC_CaptureCallback>
 80049a8:	e005      	b.n	80049b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 f96d 	bl	8004c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f97c 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b08      	cmp	r3, #8
 80049c8:	d122      	bne.n	8004a10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	f003 0308 	and.w	r3, r3, #8
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d11b      	bne.n	8004a10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f06f 0208 	mvn.w	r2, #8
 80049e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2204      	movs	r2, #4
 80049e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f950 	bl	8004c9c <HAL_TIM_IC_CaptureCallback>
 80049fc:	e005      	b.n	8004a0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 f943 	bl	8004c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f952 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	f003 0310 	and.w	r3, r3, #16
 8004a1a:	2b10      	cmp	r3, #16
 8004a1c:	d122      	bne.n	8004a64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	f003 0310 	and.w	r3, r3, #16
 8004a28:	2b10      	cmp	r3, #16
 8004a2a:	d11b      	bne.n	8004a64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f06f 0210 	mvn.w	r2, #16
 8004a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2208      	movs	r2, #8
 8004a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f926 	bl	8004c9c <HAL_TIM_IC_CaptureCallback>
 8004a50:	e005      	b.n	8004a5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f919 	bl	8004c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f928 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d10e      	bne.n	8004a90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d107      	bne.n	8004a90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f06f 0201 	mvn.w	r2, #1
 8004a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7fd fbcc 	bl	8002228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a9a:	2b80      	cmp	r3, #128	; 0x80
 8004a9c:	d10e      	bne.n	8004abc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa8:	2b80      	cmp	r3, #128	; 0x80
 8004aaa:	d107      	bne.n	8004abc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 fa6b 	bl	8004f92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac6:	2b40      	cmp	r3, #64	; 0x40
 8004ac8:	d10e      	bne.n	8004ae8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad4:	2b40      	cmp	r3, #64	; 0x40
 8004ad6:	d107      	bne.n	8004ae8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f8ec 	bl	8004cc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	f003 0320 	and.w	r3, r3, #32
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	d10e      	bne.n	8004b14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f003 0320 	and.w	r3, r3, #32
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d107      	bne.n	8004b14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f06f 0220 	mvn.w	r2, #32
 8004b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fa36 	bl	8004f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b14:	bf00      	nop
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d101      	bne.n	8004b34 <HAL_TIM_ConfigClockSource+0x18>
 8004b30:	2302      	movs	r3, #2
 8004b32:	e0a6      	b.n	8004c82 <HAL_TIM_ConfigClockSource+0x166>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b40      	cmp	r3, #64	; 0x40
 8004b6a:	d067      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0x120>
 8004b6c:	2b40      	cmp	r3, #64	; 0x40
 8004b6e:	d80b      	bhi.n	8004b88 <HAL_TIM_ConfigClockSource+0x6c>
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d073      	beq.n	8004c5c <HAL_TIM_ConfigClockSource+0x140>
 8004b74:	2b10      	cmp	r3, #16
 8004b76:	d802      	bhi.n	8004b7e <HAL_TIM_ConfigClockSource+0x62>
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d06f      	beq.n	8004c5c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004b7c:	e078      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d06c      	beq.n	8004c5c <HAL_TIM_ConfigClockSource+0x140>
 8004b82:	2b30      	cmp	r3, #48	; 0x30
 8004b84:	d06a      	beq.n	8004c5c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004b86:	e073      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b88:	2b70      	cmp	r3, #112	; 0x70
 8004b8a:	d00d      	beq.n	8004ba8 <HAL_TIM_ConfigClockSource+0x8c>
 8004b8c:	2b70      	cmp	r3, #112	; 0x70
 8004b8e:	d804      	bhi.n	8004b9a <HAL_TIM_ConfigClockSource+0x7e>
 8004b90:	2b50      	cmp	r3, #80	; 0x50
 8004b92:	d033      	beq.n	8004bfc <HAL_TIM_ConfigClockSource+0xe0>
 8004b94:	2b60      	cmp	r3, #96	; 0x60
 8004b96:	d041      	beq.n	8004c1c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004b98:	e06a      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b9e:	d066      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x152>
 8004ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ba4:	d017      	beq.n	8004bd6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004ba6:	e063      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6818      	ldr	r0, [r3, #0]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	6899      	ldr	r1, [r3, #8]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f000 f965 	bl	8004e86 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	609a      	str	r2, [r3, #8]
      break;
 8004bd4:	e04c      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6818      	ldr	r0, [r3, #0]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	6899      	ldr	r1, [r3, #8]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f000 f94e 	bl	8004e86 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bf8:	609a      	str	r2, [r3, #8]
      break;
 8004bfa:	e039      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	6859      	ldr	r1, [r3, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f000 f8c5 	bl	8004d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2150      	movs	r1, #80	; 0x50
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 f91c 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004c1a:	e029      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6859      	ldr	r1, [r3, #4]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	f000 f8e3 	bl	8004df4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2160      	movs	r1, #96	; 0x60
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 f90c 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004c3a:	e019      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6818      	ldr	r0, [r3, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	6859      	ldr	r1, [r3, #4]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	461a      	mov	r2, r3
 8004c4a:	f000 f8a5 	bl	8004d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2140      	movs	r1, #64	; 0x40
 8004c54:	4618      	mov	r0, r3
 8004c56:	f000 f8fc 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004c5a:	e009      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4619      	mov	r1, r3
 8004c66:	4610      	mov	r0, r2
 8004c68:	f000 f8f3 	bl	8004e52 <TIM_ITRx_SetConfig>
        break;
 8004c6c:	e000      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr

08004c9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
	...

08004cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a29      	ldr	r2, [pc, #164]	; (8004d8c <TIM_Base_SetConfig+0xb8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d00b      	beq.n	8004d04 <TIM_Base_SetConfig+0x30>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf2:	d007      	beq.n	8004d04 <TIM_Base_SetConfig+0x30>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a26      	ldr	r2, [pc, #152]	; (8004d90 <TIM_Base_SetConfig+0xbc>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d003      	beq.n	8004d04 <TIM_Base_SetConfig+0x30>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a25      	ldr	r2, [pc, #148]	; (8004d94 <TIM_Base_SetConfig+0xc0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d108      	bne.n	8004d16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a1c      	ldr	r2, [pc, #112]	; (8004d8c <TIM_Base_SetConfig+0xb8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d00b      	beq.n	8004d36 <TIM_Base_SetConfig+0x62>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d24:	d007      	beq.n	8004d36 <TIM_Base_SetConfig+0x62>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a19      	ldr	r2, [pc, #100]	; (8004d90 <TIM_Base_SetConfig+0xbc>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d003      	beq.n	8004d36 <TIM_Base_SetConfig+0x62>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a18      	ldr	r2, [pc, #96]	; (8004d94 <TIM_Base_SetConfig+0xc0>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d108      	bne.n	8004d48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a07      	ldr	r2, [pc, #28]	; (8004d8c <TIM_Base_SetConfig+0xb8>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d103      	bne.n	8004d7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	691a      	ldr	r2, [r3, #16]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	615a      	str	r2, [r3, #20]
}
 8004d82:	bf00      	nop
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bc80      	pop	{r7}
 8004d8a:	4770      	bx	lr
 8004d8c:	40012c00 	.word	0x40012c00
 8004d90:	40000400 	.word	0x40000400
 8004d94:	40000800 	.word	0x40000800

08004d98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	f023 0201 	bic.w	r2, r3, #1
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f023 030a 	bic.w	r3, r3, #10
 8004dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	621a      	str	r2, [r3, #32]
}
 8004dea:	bf00      	nop
 8004dec:	371c      	adds	r7, #28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bc80      	pop	{r7}
 8004df2:	4770      	bx	lr

08004df4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6a1b      	ldr	r3, [r3, #32]
 8004e04:	f023 0210 	bic.w	r2, r3, #16
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	031b      	lsls	r3, r3, #12
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	011b      	lsls	r3, r3, #4
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	621a      	str	r2, [r3, #32]
}
 8004e48:	bf00      	nop
 8004e4a:	371c      	adds	r7, #28
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bc80      	pop	{r7}
 8004e50:	4770      	bx	lr

08004e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	f043 0307 	orr.w	r3, r3, #7
 8004e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	609a      	str	r2, [r3, #8]
}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b087      	sub	sp, #28
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
 8004e92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	021a      	lsls	r2, r3, #8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	609a      	str	r2, [r3, #8]
}
 8004eba:	bf00      	nop
 8004ebc:	371c      	adds	r7, #28
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d101      	bne.n	8004edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	e046      	b.n	8004f6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a16      	ldr	r2, [pc, #88]	; (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d00e      	beq.n	8004f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f28:	d009      	beq.n	8004f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a12      	ldr	r2, [pc, #72]	; (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d004      	beq.n	8004f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a10      	ldr	r2, [pc, #64]	; (8004f7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d10c      	bne.n	8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bc80      	pop	{r7}
 8004f72:	4770      	bx	lr
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	40000400 	.word	0x40000400
 8004f7c:	40000800 	.word	0x40000800

08004f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr

08004f92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e03f      	b.n	8005036 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fd fbf4 	bl	80027b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2224      	movs	r2, #36	; 0x24
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fe6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 fbab 	bl	8005744 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ffc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695a      	ldr	r2, [r3, #20]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800500c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800501c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2220      	movs	r2, #32
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b084      	sub	sp, #16
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	4613      	mov	r3, r2
 800504a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b20      	cmp	r3, #32
 8005056:	d11d      	bne.n	8005094 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_UART_Receive_IT+0x26>
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e016      	b.n	8005096 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_UART_Receive_IT+0x38>
 8005072:	2302      	movs	r3, #2
 8005074:	e00f      	b.n	8005096 <HAL_UART_Receive_IT+0x58>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005084:	88fb      	ldrh	r3, [r7, #6]
 8005086:	461a      	mov	r2, r3
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 f9d1 	bl	8005432 <UART_Start_Receive_IT>
 8005090:	4603      	mov	r3, r0
 8005092:	e000      	b.n	8005096 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005094:	2302      	movs	r3, #2
  }
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
	...

080050a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	f003 030f 	and.w	r3, r3, #15
 80050ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10d      	bne.n	80050f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d008      	beq.n	80050f2 <HAL_UART_IRQHandler+0x52>
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	f003 0320 	and.w	r3, r3, #32
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fa81 	bl	80055f2 <UART_Receive_IT>
      return;
 80050f0:	e17c      	b.n	80053ec <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80b1 	beq.w	800525c <HAL_UART_IRQHandler+0x1bc>
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d105      	bne.n	8005110 <HAL_UART_IRQHandler+0x70>
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 80a6 	beq.w	800525c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <HAL_UART_IRQHandler+0x90>
 800511a:	6a3b      	ldr	r3, [r7, #32]
 800511c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d005      	beq.n	8005130 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	f043 0201 	orr.w	r2, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	f003 0304 	and.w	r3, r3, #4
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00a      	beq.n	8005150 <HAL_UART_IRQHandler+0xb0>
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005148:	f043 0202 	orr.w	r2, r3, #2
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <HAL_UART_IRQHandler+0xd0>
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005168:	f043 0204 	orr.w	r2, r3, #4
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00f      	beq.n	800519a <HAL_UART_IRQHandler+0xfa>
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	f003 0320 	and.w	r3, r3, #32
 8005180:	2b00      	cmp	r3, #0
 8005182:	d104      	bne.n	800518e <HAL_UART_IRQHandler+0xee>
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	f043 0208 	orr.w	r2, r3, #8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 811f 	beq.w	80053e2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a6:	f003 0320 	and.w	r3, r3, #32
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d007      	beq.n	80051be <HAL_UART_IRQHandler+0x11e>
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	f003 0320 	and.w	r3, r3, #32
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fa1a 	bl	80055f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	bf14      	ite	ne
 80051cc:	2301      	movne	r3, #1
 80051ce:	2300      	moveq	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d102      	bne.n	80051e6 <HAL_UART_IRQHandler+0x146>
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d031      	beq.n	800524a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f95c 	bl	80054a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d023      	beq.n	8005242 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695a      	ldr	r2, [r3, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005208:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	2b00      	cmp	r3, #0
 8005210:	d013      	beq.n	800523a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005216:	4a77      	ldr	r2, [pc, #476]	; (80053f4 <HAL_UART_IRQHandler+0x354>)
 8005218:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	4618      	mov	r0, r3
 8005220:	f7fe f862 	bl	80032e8 <HAL_DMA_Abort_IT>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d016      	beq.n	8005258 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005234:	4610      	mov	r0, r2
 8005236:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005238:	e00e      	b.n	8005258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f8e5 	bl	800540a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005240:	e00a      	b.n	8005258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f8e1 	bl	800540a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005248:	e006      	b.n	8005258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f8dd 	bl	800540a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005256:	e0c4      	b.n	80053e2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005258:	bf00      	nop
    return;
 800525a:	e0c2      	b.n	80053e2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005260:	2b01      	cmp	r3, #1
 8005262:	f040 80a1 	bne.w	80053a8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005268:	f003 0310 	and.w	r3, r3, #16
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 809b 	beq.w	80053a8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005272:	6a3b      	ldr	r3, [r7, #32]
 8005274:	f003 0310 	and.w	r3, r3, #16
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 8095 	beq.w	80053a8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800527e:	2300      	movs	r3, #0
 8005280:	60fb      	str	r3, [r7, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d04e      	beq.n	8005340 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80052ac:	8a3b      	ldrh	r3, [r7, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8099 	beq.w	80053e6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052b8:	8a3a      	ldrh	r2, [r7, #16]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	f080 8093 	bcs.w	80053e6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	8a3a      	ldrh	r2, [r7, #16]
 80052c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	d02b      	beq.n	8005328 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	695a      	ldr	r2, [r3, #20]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f022 0201 	bic.w	r2, r2, #1
 80052ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f022 0210 	bic.w	r2, r2, #16
 800531c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005322:	4618      	mov	r0, r3
 8005324:	f7fd ffa5 	bl	8003272 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005330:	b29b      	uxth	r3, r3
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	b29b      	uxth	r3, r3
 8005336:	4619      	mov	r1, r3
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f86f 	bl	800541c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800533e:	e052      	b.n	80053e6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005348:	b29b      	uxth	r3, r3
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d048      	beq.n	80053ea <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005358:	8a7b      	ldrh	r3, [r7, #18]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d045      	beq.n	80053ea <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800536c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	695a      	ldr	r2, [r3, #20]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0201 	bic.w	r2, r2, #1
 800537c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0210 	bic.w	r2, r2, #16
 800539a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800539c:	8a7b      	ldrh	r3, [r7, #18]
 800539e:	4619      	mov	r1, r3
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f83b 	bl	800541c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80053a6:	e020      	b.n	80053ea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d008      	beq.n	80053c4 <HAL_UART_IRQHandler+0x324>
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d003      	beq.n	80053c4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f8b1 	bl	8005524 <UART_Transmit_IT>
    return;
 80053c2:	e013      	b.n	80053ec <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00e      	beq.n	80053ec <HAL_UART_IRQHandler+0x34c>
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d009      	beq.n	80053ec <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f8f2 	bl	80055c2 <UART_EndTransmit_IT>
    return;
 80053de:	bf00      	nop
 80053e0:	e004      	b.n	80053ec <HAL_UART_IRQHandler+0x34c>
    return;
 80053e2:	bf00      	nop
 80053e4:	e002      	b.n	80053ec <HAL_UART_IRQHandler+0x34c>
      return;
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <HAL_UART_IRQHandler+0x34c>
      return;
 80053ea:	bf00      	nop
  }
}
 80053ec:	3728      	adds	r7, #40	; 0x28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	080054fd 	.word	0x080054fd

080053f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr

0800540a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800540a:	b480      	push	{r7}
 800540c:	b083      	sub	sp, #12
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	bc80      	pop	{r7}
 800541a:	4770      	bx	lr

0800541c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	460b      	mov	r3, r1
 8005426:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	bc80      	pop	{r7}
 8005430:	4770      	bx	lr

08005432 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	60f8      	str	r0, [r7, #12]
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	4613      	mov	r3, r2
 800543e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	88fa      	ldrh	r2, [r7, #6]
 800544a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	88fa      	ldrh	r2, [r7, #6]
 8005450:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2222      	movs	r2, #34	; 0x22
 800545c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68da      	ldr	r2, [r3, #12]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005476:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	695a      	ldr	r2, [r3, #20]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68da      	ldr	r2, [r3, #12]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 0220 	orr.w	r2, r2, #32
 8005496:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3714      	adds	r7, #20
 800549e:	46bd      	mov	sp, r7
 80054a0:	bc80      	pop	{r7}
 80054a2:	4770      	bx	lr

080054a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68da      	ldr	r2, [r3, #12]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80054ba:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	695a      	ldr	r2, [r3, #20]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0201 	bic.w	r2, r2, #1
 80054ca:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d107      	bne.n	80054e4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 0210 	bic.w	r2, r2, #16
 80054e2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bc80      	pop	{r7}
 80054fa:	4770      	bx	lr

080054fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005508:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f7ff ff77 	bl	800540a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b21      	cmp	r3, #33	; 0x21
 8005536:	d13e      	bne.n	80055b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005540:	d114      	bne.n	800556c <UART_Transmit_IT+0x48>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d110      	bne.n	800556c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	881b      	ldrh	r3, [r3, #0]
 8005554:	461a      	mov	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800555e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	1c9a      	adds	r2, r3, #2
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	621a      	str	r2, [r3, #32]
 800556a:	e008      	b.n	800557e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	1c59      	adds	r1, r3, #1
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6211      	str	r1, [r2, #32]
 8005576:	781a      	ldrb	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29b      	uxth	r3, r3
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	4619      	mov	r1, r3
 800558c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10f      	bne.n	80055b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68da      	ldr	r2, [r3, #12]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68da      	ldr	r2, [r3, #12]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	e000      	b.n	80055b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055b6:	2302      	movs	r3, #2
  }
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr

080055c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b082      	sub	sp, #8
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2220      	movs	r2, #32
 80055de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7ff ff08 	bl	80053f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3708      	adds	r7, #8
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b086      	sub	sp, #24
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b22      	cmp	r3, #34	; 0x22
 8005604:	f040 8099 	bne.w	800573a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005610:	d117      	bne.n	8005642 <UART_Receive_IT+0x50>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d113      	bne.n	8005642 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800561a:	2300      	movs	r3, #0
 800561c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	b29b      	uxth	r3, r3
 800562c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005630:	b29a      	uxth	r2, r3
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563a:	1c9a      	adds	r2, r3, #2
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	629a      	str	r2, [r3, #40]	; 0x28
 8005640:	e026      	b.n	8005690 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005646:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005648:	2300      	movs	r3, #0
 800564a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005654:	d007      	beq.n	8005666 <UART_Receive_IT+0x74>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10a      	bne.n	8005674 <UART_Receive_IT+0x82>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	b2da      	uxtb	r2, r3
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	701a      	strb	r2, [r3, #0]
 8005672:	e008      	b.n	8005686 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	b2db      	uxtb	r3, r3
 800567c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005680:	b2da      	uxtb	r2, r3
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29b      	uxth	r3, r3
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	4619      	mov	r1, r3
 800569e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d148      	bne.n	8005736 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0220 	bic.w	r2, r2, #32
 80056b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695a      	ldr	r2, [r3, #20]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0201 	bic.w	r2, r2, #1
 80056d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d123      	bne.n	800572c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 0210 	bic.w	r2, r2, #16
 80056f8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0310 	and.w	r3, r3, #16
 8005704:	2b10      	cmp	r3, #16
 8005706:	d10a      	bne.n	800571e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7ff fe79 	bl	800541c <HAL_UARTEx_RxEventCallback>
 800572a:	e002      	b.n	8005732 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f7fc fd9b 	bl	8002268 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005732:	2300      	movs	r3, #0
 8005734:	e002      	b.n	800573c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005736:	2300      	movs	r3, #0
 8005738:	e000      	b.n	800573c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800573a:	2302      	movs	r3, #2
  }
}
 800573c:	4618      	mov	r0, r3
 800573e:	3718      	adds	r7, #24
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689a      	ldr	r2, [r3, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	4313      	orrs	r3, r2
 8005772:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800577e:	f023 030c 	bic.w	r3, r3, #12
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	6812      	ldr	r2, [r2, #0]
 8005786:	68b9      	ldr	r1, [r7, #8]
 8005788:	430b      	orrs	r3, r1
 800578a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	699a      	ldr	r2, [r3, #24]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a2c      	ldr	r2, [pc, #176]	; (8005858 <UART_SetConfig+0x114>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d103      	bne.n	80057b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80057ac:	f7fe fcbe 	bl	800412c <HAL_RCC_GetPCLK2Freq>
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	e002      	b.n	80057ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80057b4:	f7fe fca6 	bl	8004104 <HAL_RCC_GetPCLK1Freq>
 80057b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009a      	lsls	r2, r3, #2
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d0:	4a22      	ldr	r2, [pc, #136]	; (800585c <UART_SetConfig+0x118>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	0119      	lsls	r1, r3, #4
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	009a      	lsls	r2, r3, #2
 80057e4:	441a      	add	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80057f0:	4b1a      	ldr	r3, [pc, #104]	; (800585c <UART_SetConfig+0x118>)
 80057f2:	fba3 0302 	umull	r0, r3, r3, r2
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	2064      	movs	r0, #100	; 0x64
 80057fa:	fb00 f303 	mul.w	r3, r0, r3
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	3332      	adds	r3, #50	; 0x32
 8005804:	4a15      	ldr	r2, [pc, #84]	; (800585c <UART_SetConfig+0x118>)
 8005806:	fba2 2303 	umull	r2, r3, r2, r3
 800580a:	095b      	lsrs	r3, r3, #5
 800580c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005810:	4419      	add	r1, r3
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	4613      	mov	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	009a      	lsls	r2, r3, #2
 800581c:	441a      	add	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	fbb2 f2f3 	udiv	r2, r2, r3
 8005828:	4b0c      	ldr	r3, [pc, #48]	; (800585c <UART_SetConfig+0x118>)
 800582a:	fba3 0302 	umull	r0, r3, r3, r2
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	2064      	movs	r0, #100	; 0x64
 8005832:	fb00 f303 	mul.w	r3, r0, r3
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	011b      	lsls	r3, r3, #4
 800583a:	3332      	adds	r3, #50	; 0x32
 800583c:	4a07      	ldr	r2, [pc, #28]	; (800585c <UART_SetConfig+0x118>)
 800583e:	fba2 2303 	umull	r2, r3, r2, r3
 8005842:	095b      	lsrs	r3, r3, #5
 8005844:	f003 020f 	and.w	r2, r3, #15
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	440a      	add	r2, r1
 800584e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005850:	bf00      	nop
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40013800 	.word	0x40013800
 800585c:	51eb851f 	.word	0x51eb851f

08005860 <__errno>:
 8005860:	4b01      	ldr	r3, [pc, #4]	; (8005868 <__errno+0x8>)
 8005862:	6818      	ldr	r0, [r3, #0]
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	200000a8 	.word	0x200000a8

0800586c <__libc_init_array>:
 800586c:	b570      	push	{r4, r5, r6, lr}
 800586e:	2500      	movs	r5, #0
 8005870:	4e0c      	ldr	r6, [pc, #48]	; (80058a4 <__libc_init_array+0x38>)
 8005872:	4c0d      	ldr	r4, [pc, #52]	; (80058a8 <__libc_init_array+0x3c>)
 8005874:	1ba4      	subs	r4, r4, r6
 8005876:	10a4      	asrs	r4, r4, #2
 8005878:	42a5      	cmp	r5, r4
 800587a:	d109      	bne.n	8005890 <__libc_init_array+0x24>
 800587c:	f000 f8ee 	bl	8005a5c <_init>
 8005880:	2500      	movs	r5, #0
 8005882:	4e0a      	ldr	r6, [pc, #40]	; (80058ac <__libc_init_array+0x40>)
 8005884:	4c0a      	ldr	r4, [pc, #40]	; (80058b0 <__libc_init_array+0x44>)
 8005886:	1ba4      	subs	r4, r4, r6
 8005888:	10a4      	asrs	r4, r4, #2
 800588a:	42a5      	cmp	r5, r4
 800588c:	d105      	bne.n	800589a <__libc_init_array+0x2e>
 800588e:	bd70      	pop	{r4, r5, r6, pc}
 8005890:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005894:	4798      	blx	r3
 8005896:	3501      	adds	r5, #1
 8005898:	e7ee      	b.n	8005878 <__libc_init_array+0xc>
 800589a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800589e:	4798      	blx	r3
 80058a0:	3501      	adds	r5, #1
 80058a2:	e7f2      	b.n	800588a <__libc_init_array+0x1e>
 80058a4:	08005aac 	.word	0x08005aac
 80058a8:	08005aac 	.word	0x08005aac
 80058ac:	08005aac 	.word	0x08005aac
 80058b0:	08005ab0 	.word	0x08005ab0

080058b4 <memset>:
 80058b4:	4603      	mov	r3, r0
 80058b6:	4402      	add	r2, r0
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d100      	bne.n	80058be <memset+0xa>
 80058bc:	4770      	bx	lr
 80058be:	f803 1b01 	strb.w	r1, [r3], #1
 80058c2:	e7f9      	b.n	80058b8 <memset+0x4>

080058c4 <srand>:
 80058c4:	b538      	push	{r3, r4, r5, lr}
 80058c6:	4b0d      	ldr	r3, [pc, #52]	; (80058fc <srand+0x38>)
 80058c8:	4605      	mov	r5, r0
 80058ca:	681c      	ldr	r4, [r3, #0]
 80058cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80058ce:	b97b      	cbnz	r3, 80058f0 <srand+0x2c>
 80058d0:	2018      	movs	r0, #24
 80058d2:	f000 f84f 	bl	8005974 <malloc>
 80058d6:	4a0a      	ldr	r2, [pc, #40]	; (8005900 <srand+0x3c>)
 80058d8:	4b0a      	ldr	r3, [pc, #40]	; (8005904 <srand+0x40>)
 80058da:	63a0      	str	r0, [r4, #56]	; 0x38
 80058dc:	e9c0 2300 	strd	r2, r3, [r0]
 80058e0:	4b09      	ldr	r3, [pc, #36]	; (8005908 <srand+0x44>)
 80058e2:	2201      	movs	r2, #1
 80058e4:	6083      	str	r3, [r0, #8]
 80058e6:	230b      	movs	r3, #11
 80058e8:	8183      	strh	r3, [r0, #12]
 80058ea:	2300      	movs	r3, #0
 80058ec:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80058f0:	2200      	movs	r2, #0
 80058f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80058f4:	611d      	str	r5, [r3, #16]
 80058f6:	615a      	str	r2, [r3, #20]
 80058f8:	bd38      	pop	{r3, r4, r5, pc}
 80058fa:	bf00      	nop
 80058fc:	200000a8 	.word	0x200000a8
 8005900:	abcd330e 	.word	0xabcd330e
 8005904:	e66d1234 	.word	0xe66d1234
 8005908:	0005deec 	.word	0x0005deec

0800590c <rand>:
 800590c:	b538      	push	{r3, r4, r5, lr}
 800590e:	4b13      	ldr	r3, [pc, #76]	; (800595c <rand+0x50>)
 8005910:	681c      	ldr	r4, [r3, #0]
 8005912:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005914:	b97b      	cbnz	r3, 8005936 <rand+0x2a>
 8005916:	2018      	movs	r0, #24
 8005918:	f000 f82c 	bl	8005974 <malloc>
 800591c:	4a10      	ldr	r2, [pc, #64]	; (8005960 <rand+0x54>)
 800591e:	4b11      	ldr	r3, [pc, #68]	; (8005964 <rand+0x58>)
 8005920:	63a0      	str	r0, [r4, #56]	; 0x38
 8005922:	e9c0 2300 	strd	r2, r3, [r0]
 8005926:	4b10      	ldr	r3, [pc, #64]	; (8005968 <rand+0x5c>)
 8005928:	2201      	movs	r2, #1
 800592a:	6083      	str	r3, [r0, #8]
 800592c:	230b      	movs	r3, #11
 800592e:	8183      	strh	r3, [r0, #12]
 8005930:	2300      	movs	r3, #0
 8005932:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005936:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005938:	480c      	ldr	r0, [pc, #48]	; (800596c <rand+0x60>)
 800593a:	690a      	ldr	r2, [r1, #16]
 800593c:	694b      	ldr	r3, [r1, #20]
 800593e:	4350      	muls	r0, r2
 8005940:	4c0b      	ldr	r4, [pc, #44]	; (8005970 <rand+0x64>)
 8005942:	fb04 0003 	mla	r0, r4, r3, r0
 8005946:	fba2 2304 	umull	r2, r3, r2, r4
 800594a:	4403      	add	r3, r0
 800594c:	1c54      	adds	r4, r2, #1
 800594e:	f143 0500 	adc.w	r5, r3, #0
 8005952:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8005956:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	200000a8 	.word	0x200000a8
 8005960:	abcd330e 	.word	0xabcd330e
 8005964:	e66d1234 	.word	0xe66d1234
 8005968:	0005deec 	.word	0x0005deec
 800596c:	5851f42d 	.word	0x5851f42d
 8005970:	4c957f2d 	.word	0x4c957f2d

08005974 <malloc>:
 8005974:	4b02      	ldr	r3, [pc, #8]	; (8005980 <malloc+0xc>)
 8005976:	4601      	mov	r1, r0
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	f000 b803 	b.w	8005984 <_malloc_r>
 800597e:	bf00      	nop
 8005980:	200000a8 	.word	0x200000a8

08005984 <_malloc_r>:
 8005984:	b570      	push	{r4, r5, r6, lr}
 8005986:	1ccd      	adds	r5, r1, #3
 8005988:	f025 0503 	bic.w	r5, r5, #3
 800598c:	3508      	adds	r5, #8
 800598e:	2d0c      	cmp	r5, #12
 8005990:	bf38      	it	cc
 8005992:	250c      	movcc	r5, #12
 8005994:	2d00      	cmp	r5, #0
 8005996:	4606      	mov	r6, r0
 8005998:	db01      	blt.n	800599e <_malloc_r+0x1a>
 800599a:	42a9      	cmp	r1, r5
 800599c:	d903      	bls.n	80059a6 <_malloc_r+0x22>
 800599e:	230c      	movs	r3, #12
 80059a0:	6033      	str	r3, [r6, #0]
 80059a2:	2000      	movs	r0, #0
 80059a4:	bd70      	pop	{r4, r5, r6, pc}
 80059a6:	f000 f857 	bl	8005a58 <__malloc_lock>
 80059aa:	4a21      	ldr	r2, [pc, #132]	; (8005a30 <_malloc_r+0xac>)
 80059ac:	6814      	ldr	r4, [r2, #0]
 80059ae:	4621      	mov	r1, r4
 80059b0:	b991      	cbnz	r1, 80059d8 <_malloc_r+0x54>
 80059b2:	4c20      	ldr	r4, [pc, #128]	; (8005a34 <_malloc_r+0xb0>)
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	b91b      	cbnz	r3, 80059c0 <_malloc_r+0x3c>
 80059b8:	4630      	mov	r0, r6
 80059ba:	f000 f83d 	bl	8005a38 <_sbrk_r>
 80059be:	6020      	str	r0, [r4, #0]
 80059c0:	4629      	mov	r1, r5
 80059c2:	4630      	mov	r0, r6
 80059c4:	f000 f838 	bl	8005a38 <_sbrk_r>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d124      	bne.n	8005a16 <_malloc_r+0x92>
 80059cc:	230c      	movs	r3, #12
 80059ce:	4630      	mov	r0, r6
 80059d0:	6033      	str	r3, [r6, #0]
 80059d2:	f000 f842 	bl	8005a5a <__malloc_unlock>
 80059d6:	e7e4      	b.n	80059a2 <_malloc_r+0x1e>
 80059d8:	680b      	ldr	r3, [r1, #0]
 80059da:	1b5b      	subs	r3, r3, r5
 80059dc:	d418      	bmi.n	8005a10 <_malloc_r+0x8c>
 80059de:	2b0b      	cmp	r3, #11
 80059e0:	d90f      	bls.n	8005a02 <_malloc_r+0x7e>
 80059e2:	600b      	str	r3, [r1, #0]
 80059e4:	18cc      	adds	r4, r1, r3
 80059e6:	50cd      	str	r5, [r1, r3]
 80059e8:	4630      	mov	r0, r6
 80059ea:	f000 f836 	bl	8005a5a <__malloc_unlock>
 80059ee:	f104 000b 	add.w	r0, r4, #11
 80059f2:	1d23      	adds	r3, r4, #4
 80059f4:	f020 0007 	bic.w	r0, r0, #7
 80059f8:	1ac3      	subs	r3, r0, r3
 80059fa:	d0d3      	beq.n	80059a4 <_malloc_r+0x20>
 80059fc:	425a      	negs	r2, r3
 80059fe:	50e2      	str	r2, [r4, r3]
 8005a00:	e7d0      	b.n	80059a4 <_malloc_r+0x20>
 8005a02:	684b      	ldr	r3, [r1, #4]
 8005a04:	428c      	cmp	r4, r1
 8005a06:	bf16      	itet	ne
 8005a08:	6063      	strne	r3, [r4, #4]
 8005a0a:	6013      	streq	r3, [r2, #0]
 8005a0c:	460c      	movne	r4, r1
 8005a0e:	e7eb      	b.n	80059e8 <_malloc_r+0x64>
 8005a10:	460c      	mov	r4, r1
 8005a12:	6849      	ldr	r1, [r1, #4]
 8005a14:	e7cc      	b.n	80059b0 <_malloc_r+0x2c>
 8005a16:	1cc4      	adds	r4, r0, #3
 8005a18:	f024 0403 	bic.w	r4, r4, #3
 8005a1c:	42a0      	cmp	r0, r4
 8005a1e:	d005      	beq.n	8005a2c <_malloc_r+0xa8>
 8005a20:	1a21      	subs	r1, r4, r0
 8005a22:	4630      	mov	r0, r6
 8005a24:	f000 f808 	bl	8005a38 <_sbrk_r>
 8005a28:	3001      	adds	r0, #1
 8005a2a:	d0cf      	beq.n	80059cc <_malloc_r+0x48>
 8005a2c:	6025      	str	r5, [r4, #0]
 8005a2e:	e7db      	b.n	80059e8 <_malloc_r+0x64>
 8005a30:	20000148 	.word	0x20000148
 8005a34:	2000014c 	.word	0x2000014c

08005a38 <_sbrk_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	4c05      	ldr	r4, [pc, #20]	; (8005a54 <_sbrk_r+0x1c>)
 8005a3e:	4605      	mov	r5, r0
 8005a40:	4608      	mov	r0, r1
 8005a42:	6023      	str	r3, [r4, #0]
 8005a44:	f7fc fd78 	bl	8002538 <_sbrk>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	d102      	bne.n	8005a52 <_sbrk_r+0x1a>
 8005a4c:	6823      	ldr	r3, [r4, #0]
 8005a4e:	b103      	cbz	r3, 8005a52 <_sbrk_r+0x1a>
 8005a50:	602b      	str	r3, [r5, #0]
 8005a52:	bd38      	pop	{r3, r4, r5, pc}
 8005a54:	200004c0 	.word	0x200004c0

08005a58 <__malloc_lock>:
 8005a58:	4770      	bx	lr

08005a5a <__malloc_unlock>:
 8005a5a:	4770      	bx	lr

08005a5c <_init>:
 8005a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5e:	bf00      	nop
 8005a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a62:	bc08      	pop	{r3}
 8005a64:	469e      	mov	lr, r3
 8005a66:	4770      	bx	lr

08005a68 <_fini>:
 8005a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6a:	bf00      	nop
 8005a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a6e:	bc08      	pop	{r3}
 8005a70:	469e      	mov	lr, r3
 8005a72:	4770      	bx	lr
