#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19b4f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19b62b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19b4420 .functor NOT 1, L_0x19ea240, C4<0>, C4<0>, C4<0>;
L_0x19e9fa0 .functor XOR 1, L_0x19e9db0, L_0x19e9f00, C4<0>, C4<0>;
L_0x19ea130 .functor XOR 1, L_0x19e9fa0, L_0x19ea060, C4<0>, C4<0>;
v0x19e88f0_0 .net *"_ivl_10", 0 0, L_0x19ea060;  1 drivers
v0x19e89f0_0 .net *"_ivl_12", 0 0, L_0x19ea130;  1 drivers
v0x19e8ad0_0 .net *"_ivl_2", 0 0, L_0x19e9d10;  1 drivers
v0x19e8b90_0 .net *"_ivl_4", 0 0, L_0x19e9db0;  1 drivers
v0x19e8c70_0 .net *"_ivl_6", 0 0, L_0x19e9f00;  1 drivers
v0x19e8da0_0 .net *"_ivl_8", 0 0, L_0x19e9fa0;  1 drivers
v0x19e8e80_0 .net "a", 0 0, v0x19e7650_0;  1 drivers
v0x19e8f20_0 .net "b", 0 0, v0x19e76f0_0;  1 drivers
v0x19e8fc0_0 .net "c", 0 0, v0x19e7790_0;  1 drivers
v0x19e9060_0 .var "clk", 0 0;
v0x19e9100_0 .net "d", 0 0, v0x19e78d0_0;  1 drivers
v0x19e91a0_0 .net "q_dut", 0 0, L_0x19e9bd0;  1 drivers
v0x19e9240_0 .net "q_ref", 0 0, L_0x19e98e0;  1 drivers
v0x19e92e0_0 .var/2u "stats1", 159 0;
v0x19e9380_0 .var/2u "strobe", 0 0;
v0x19e9420_0 .net "tb_match", 0 0, L_0x19ea240;  1 drivers
v0x19e94e0_0 .net "tb_mismatch", 0 0, L_0x19b4420;  1 drivers
v0x19e95a0_0 .net "wavedrom_enable", 0 0, v0x19e79c0_0;  1 drivers
v0x19e9640_0 .net "wavedrom_title", 511 0, v0x19e7a60_0;  1 drivers
L_0x19e9d10 .concat [ 1 0 0 0], L_0x19e98e0;
L_0x19e9db0 .concat [ 1 0 0 0], L_0x19e98e0;
L_0x19e9f00 .concat [ 1 0 0 0], L_0x19e9bd0;
L_0x19ea060 .concat [ 1 0 0 0], L_0x19e98e0;
L_0x19ea240 .cmp/eeq 1, L_0x19e9d10, L_0x19ea130;
S_0x19b6440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19b62b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19adea0 .functor NOT 1, v0x19e7650_0, C4<0>, C4<0>, C4<0>;
L_0x19c0ff0 .functor XOR 1, L_0x19adea0, v0x19e76f0_0, C4<0>, C4<0>;
L_0x19b4490 .functor XOR 1, L_0x19c0ff0, v0x19e7790_0, C4<0>, C4<0>;
L_0x19e98e0 .functor XOR 1, L_0x19b4490, v0x19e78d0_0, C4<0>, C4<0>;
v0x19b4690_0 .net *"_ivl_0", 0 0, L_0x19adea0;  1 drivers
v0x19b4730_0 .net *"_ivl_2", 0 0, L_0x19c0ff0;  1 drivers
v0x19adff0_0 .net *"_ivl_4", 0 0, L_0x19b4490;  1 drivers
v0x19ae090_0 .net "a", 0 0, v0x19e7650_0;  alias, 1 drivers
v0x19e6a10_0 .net "b", 0 0, v0x19e76f0_0;  alias, 1 drivers
v0x19e6b20_0 .net "c", 0 0, v0x19e7790_0;  alias, 1 drivers
v0x19e6be0_0 .net "d", 0 0, v0x19e78d0_0;  alias, 1 drivers
v0x19e6ca0_0 .net "q", 0 0, L_0x19e98e0;  alias, 1 drivers
S_0x19e6e00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19b62b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19e7650_0 .var "a", 0 0;
v0x19e76f0_0 .var "b", 0 0;
v0x19e7790_0 .var "c", 0 0;
v0x19e7830_0 .net "clk", 0 0, v0x19e9060_0;  1 drivers
v0x19e78d0_0 .var "d", 0 0;
v0x19e79c0_0 .var "wavedrom_enable", 0 0;
v0x19e7a60_0 .var "wavedrom_title", 511 0;
E_0x19bb440/0 .event negedge, v0x19e7830_0;
E_0x19bb440/1 .event posedge, v0x19e7830_0;
E_0x19bb440 .event/or E_0x19bb440/0, E_0x19bb440/1;
E_0x19bb690 .event posedge, v0x19e7830_0;
E_0x19a69f0 .event negedge, v0x19e7830_0;
S_0x19e7150 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19e6e00;
 .timescale -12 -12;
v0x19e7350_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19e7450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19e6e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19e7bc0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19b62b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19e9a10 .functor XOR 1, v0x19e7650_0, v0x19e76f0_0, C4<0>, C4<0>;
L_0x19e9a80 .functor XOR 1, L_0x19e9a10, v0x19e7790_0, C4<0>, C4<0>;
L_0x19e9b10 .functor XOR 1, L_0x19e9a80, v0x19e78d0_0, C4<0>, C4<0>;
L_0x19e9bd0 .functor NOT 1, L_0x19e9b10, C4<0>, C4<0>, C4<0>;
v0x19e7eb0_0 .net *"_ivl_0", 0 0, L_0x19e9a10;  1 drivers
v0x19e7f90_0 .net *"_ivl_2", 0 0, L_0x19e9a80;  1 drivers
v0x19e8070_0 .net *"_ivl_4", 0 0, L_0x19e9b10;  1 drivers
v0x19e8160_0 .net "a", 0 0, v0x19e7650_0;  alias, 1 drivers
v0x19e8250_0 .net "b", 0 0, v0x19e76f0_0;  alias, 1 drivers
v0x19e8390_0 .net "c", 0 0, v0x19e7790_0;  alias, 1 drivers
v0x19e8480_0 .net "d", 0 0, v0x19e78d0_0;  alias, 1 drivers
v0x19e8570_0 .net "q", 0 0, L_0x19e9bd0;  alias, 1 drivers
S_0x19e86d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19b62b0;
 .timescale -12 -12;
E_0x19bb1e0 .event anyedge, v0x19e9380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19e9380_0;
    %nor/r;
    %assign/vec4 v0x19e9380_0, 0;
    %wait E_0x19bb1e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19e6e00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19e78d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e76f0_0, 0;
    %assign/vec4 v0x19e7650_0, 0;
    %wait E_0x19a69f0;
    %wait E_0x19bb690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19e78d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e76f0_0, 0;
    %assign/vec4 v0x19e7650_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19bb440;
    %load/vec4 v0x19e7650_0;
    %load/vec4 v0x19e76f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19e7790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19e78d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19e78d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e76f0_0, 0;
    %assign/vec4 v0x19e7650_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19e7450;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19bb440;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19e78d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19e76f0_0, 0;
    %assign/vec4 v0x19e7650_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19b62b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19e9060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19e9380_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19b62b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19e9060_0;
    %inv;
    %store/vec4 v0x19e9060_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19b62b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19e7830_0, v0x19e94e0_0, v0x19e8e80_0, v0x19e8f20_0, v0x19e8fc0_0, v0x19e9100_0, v0x19e9240_0, v0x19e91a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19b62b0;
T_7 ;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19b62b0;
T_8 ;
    %wait E_0x19bb440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19e92e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e92e0_0, 4, 32;
    %load/vec4 v0x19e9420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e92e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19e92e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e92e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19e9240_0;
    %load/vec4 v0x19e9240_0;
    %load/vec4 v0x19e91a0_0;
    %xor;
    %load/vec4 v0x19e9240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e92e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x19e92e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e92e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/circuit2/iter0/response0/top_module.sv";
