{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 09 11:39:07 2011 " "Info: Processing started: Tue Aug 09 11:39:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2 EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"nios2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk2 2 1 -63 -1750 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for altpll0:inst1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|pll } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|pll } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_cs_n~10 " "Info: Destination node nios32:inst\|sdram:the_sdram\|active_cs_n~10" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 213 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_cs_n~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_rnw~8 " "Info: Destination node nios32:inst\|sdram:the_sdram\|active_rnw~8" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 216 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_rnw~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_addr\[9\]~191 " "Info: Destination node nios32:inst\|sdram:the_sdram\|active_addr\[9\]~191" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 443 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_addr[9]~191 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~4 " "Info: Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~4" {  } { { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 464 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|i_refs\[0\]~0 " "Info: Destination node nios32:inst\|sdram:the_sdram\|i_refs\[0\]~0" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 241 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|i_refs[0]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~3 " "Info: Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~3" {  } { { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 463 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios32.vhd" "" { Text "C:/TFT/nios32.vhd" 8236 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~3 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~3" {  } { { "db/cntr_gui.tdf" "" { Text "C:/TFT/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O " "Extra Info: Packed 52 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Extra Info: Created 36 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "altpll0:inst1\|altpll:altpll_component\|pll compensate_clock 2 " "Warning: PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[2\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "altpll0.vhd" "" { Text "C:/TFT/altpll0.vhd" 137 0 0 } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -88 384 624 88 "inst1" "" } } } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[2\] sdram_clk " "Warning: PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"sdram_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "altpll0.vhd" "" { Text "C:/TFT/altpll0.vhd" 137 0 0 } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -88 384 624 88 "inst1" "" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -16 664 840 0 "sdram_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Info: Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.769 ns register register " "Info: Estimated most critical path is register to register delay of 13.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|av_ld_or_div_done 1 REG LAB_X21_Y7 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y7; Fanout = 49; REG Node = 'nios32:inst\|cpu:the_cpu\|av_ld_or_div_done'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.206 ns) 1.962 ns nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~76 2 COMB LAB_X18_Y6 2 " "Info: 2: + IC(1.756 ns) + CELL(0.206 ns) = 1.962 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.624 ns) 3.508 ns nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~77 3 COMB LAB_X19_Y10 7 " "Info: 3: + IC(0.922 ns) + CELL(0.624 ns) = 3.508 ns; Loc. = LAB_X19_Y10; Fanout = 7; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 4.318 ns nios32:inst\|cpu:the_cpu\|E_src1\[0\]~15 4 COMB LAB_X19_Y10 8 " "Info: 4: + IC(0.160 ns) + CELL(0.650 ns) = 4.318 ns; Loc. = LAB_X19_Y10; Fanout = 8; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_src1\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 nios32:inst|cpu:the_cpu|E_src1[0]~15 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.624 ns) 5.547 ns nios32:inst\|cpu:the_cpu\|Add8~0 5 COMB LAB_X19_Y10 3 " "Info: 5: + IC(0.605 ns) + CELL(0.624 ns) = 5.547 ns; Loc. = LAB_X19_Y10; Fanout = 3; COMB Node = 'nios32:inst\|cpu:the_cpu\|Add8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { nios32:inst|cpu:the_cpu|E_src1[0]~15 nios32:inst|cpu:the_cpu|Add8~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 7.053 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~1 6 COMB LAB_X20_Y10 1 " "Info: 6: + IC(0.885 ns) + CELL(0.621 ns) = 7.053 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { nios32:inst|cpu:the_cpu|Add8~0 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.139 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~3 7 COMB LAB_X20_Y10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.139 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.225 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~5 8 COMB LAB_X20_Y10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.225 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.311 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~7 9 COMB LAB_X20_Y10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.311 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.397 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~9 10 COMB LAB_X20_Y10 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.397 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.483 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~11 11 COMB LAB_X20_Y10 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.483 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.569 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~13 12 COMB LAB_X20_Y10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.569 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.655 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~15 13 COMB LAB_X20_Y10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.655 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 7.848 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~17 14 COMB LAB_X20_Y9 1 " "Info: 14: + IC(0.107 ns) + CELL(0.086 ns) = 7.848 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.934 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~19 15 COMB LAB_X20_Y9 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.934 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.020 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~21 16 COMB LAB_X20_Y9 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 8.020 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.106 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~23 17 COMB LAB_X20_Y9 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 8.106 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.192 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~25 18 COMB LAB_X20_Y9 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 8.192 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.278 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~27 19 COMB LAB_X20_Y9 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 8.278 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.364 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~29 20 COMB LAB_X20_Y9 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 8.364 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.450 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~31 21 COMB LAB_X20_Y9 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 8.450 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.536 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~33 22 COMB LAB_X20_Y9 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 8.536 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.622 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~35 23 COMB LAB_X20_Y9 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 8.622 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.708 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~37 24 COMB LAB_X20_Y9 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 8.708 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.794 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~39 25 COMB LAB_X20_Y9 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 8.794 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.880 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~41 26 COMB LAB_X20_Y9 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 8.880 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.966 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~43 27 COMB LAB_X20_Y9 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 8.966 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.052 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~45 28 COMB LAB_X20_Y9 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 9.052 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.138 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~47 29 COMB LAB_X20_Y9 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 9.138 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 9.331 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~49 30 COMB LAB_X20_Y8 1 " "Info: 30: + IC(0.107 ns) + CELL(0.086 ns) = 9.331 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.417 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~51 31 COMB LAB_X20_Y8 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 9.417 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.503 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~53 32 COMB LAB_X20_Y8 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 9.503 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.589 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~55 33 COMB LAB_X20_Y8 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 9.589 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.675 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~57 34 COMB LAB_X20_Y8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 9.675 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.761 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~59 35 COMB LAB_X20_Y8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 9.761 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.847 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~61 36 COMB LAB_X20_Y8 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 9.847 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.933 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~63 37 COMB LAB_X20_Y8 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 9.933 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.439 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~64 38 COMB LAB_X20_Y8 1 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 10.439 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 11.557 ns nios32:inst\|cpu:the_cpu\|E_br_result~0 39 COMB LAB_X19_Y8 5 " "Info: 39: + IC(0.494 ns) + CELL(0.624 ns) = 11.557 ns; Loc. = LAB_X19_Y8; Fanout = 5; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_br_result~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 nios32:inst|cpu:the_cpu|E_br_result~0 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4405 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.650 ns) 13.092 ns nios32:inst\|cpu:the_cpu\|E_wrctl_data_ienable_reg_irq0~4 40 COMB LAB_X18_Y6 2 " "Info: 40: + IC(0.885 ns) + CELL(0.650 ns) = 13.092 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_wrctl_data_ienable_reg_irq0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { nios32:inst|cpu:the_cpu|E_br_result~0 nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.108 ns) 13.769 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[0\] 41 REG LAB_X18_Y6 11 " "Info: 41: + IC(0.569 ns) + CELL(0.108 ns) = 13.769 ns; Loc. = LAB_X18_Y6; Fanout = 11; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 6987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.279 ns ( 52.87 % ) " "Info: Total cell delay = 7.279 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.490 ns ( 47.13 % ) " "Info: Total interconnect delay = 6.490 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.769 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 nios32:inst|cpu:the_cpu|E_src1[0]~15 nios32:inst|cpu:the_cpu|Add8~0 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 nios32:inst|cpu:the_cpu|E_br_result~0 nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Info: Average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info: Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "58 " "Warning: Found 58 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[7\] 0 " "Info: Pin \"out_port_from_the_ili_db\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[6\] 0 " "Info: Pin \"out_port_from_the_ili_db\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[5\] 0 " "Info: Pin \"out_port_from_the_ili_db\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[4\] 0 " "Info: Pin \"out_port_from_the_ili_db\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[3\] 0 " "Info: Pin \"out_port_from_the_ili_db\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[2\] 0 " "Info: Pin \"out_port_from_the_ili_db\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[1\] 0 " "Info: Pin \"out_port_from_the_ili_db\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_db\[0\] 0 " "Info: Pin \"out_port_from_the_ili_db\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[15\] 0 " "Info: Pin \"sdram_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[14\] 0 " "Info: Pin \"sdram_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[13\] 0 " "Info: Pin \"sdram_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[12\] 0 " "Info: Pin \"sdram_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[11\] 0 " "Info: Pin \"sdram_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[10\] 0 " "Info: Pin \"sdram_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[9\] 0 " "Info: Pin \"sdram_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[8\] 0 " "Info: Pin \"sdram_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[7\] 0 " "Info: Pin \"sdram_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[6\] 0 " "Info: Pin \"sdram_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[5\] 0 " "Info: Pin \"sdram_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[4\] 0 " "Info: Pin \"sdram_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[3\] 0 " "Info: Pin \"sdram_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[2\] 0 " "Info: Pin \"sdram_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[1\] 0 " "Info: Pin \"sdram_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data\[0\] 0 " "Info: Pin \"sdram_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_clk 0 " "Info: Pin \"sdram_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cke 0 " "Info: Pin \"sdram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cs_n 0 " "Info: Pin \"sdram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ras_n 0 " "Info: Pin \"sdram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cas_n 0 " "Info: Pin \"sdram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_we_n 0 " "Info: Pin \"sdram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ads_clk 0 " "Info: Pin \"out_port_from_the_ads_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ads_din 0 " "Info: Pin \"out_port_from_the_ads_din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ads_ncs 0 " "Info: Pin \"out_port_from_the_ads_ncs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_ncs 0 " "Info: Pin \"out_port_from_the_ili_ncs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_nrd 0 " "Info: Pin \"out_port_from_the_ili_nrd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_nrst 0 " "Info: Pin \"out_port_from_the_ili_nrst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_nwr 0 " "Info: Pin \"out_port_from_the_ili_nwr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_ili_rs 0 " "Info: Pin \"out_port_from_the_ili_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_sd_clk 0 " "Info: Pin \"out_port_from_the_sd_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_sd_din 0 " "Info: Pin \"out_port_from_the_sd_din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_port_from_the_sd_ncs 0 " "Info: Pin \"out_port_from_the_sd_ncs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode 0 " "Info: Pin \"mode\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[11\] 0 " "Info: Pin \"sdram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[10\] 0 " "Info: Pin \"sdram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[9\] 0 " "Info: Pin \"sdram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[8\] 0 " "Info: Pin \"sdram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[7\] 0 " "Info: Pin \"sdram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[6\] 0 " "Info: Pin \"sdram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[5\] 0 " "Info: Pin \"sdram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[4\] 0 " "Info: Pin \"sdram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[3\] 0 " "Info: Pin \"sdram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[2\] 0 " "Info: Pin \"sdram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[1\] 0 " "Info: Pin \"sdram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_addr\[0\] 0 " "Info: Pin \"sdram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba\[1\] 0 " "Info: Pin \"sdram_ba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba\[0\] 0 " "Info: Pin \"sdram_ba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dqm\[1\] 0 " "Info: Pin \"sdram_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dqm\[0\] 0 " "Info: Pin \"sdram_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sdram_cke VCC " "Info: Pin sdram_cke has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_cke } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 840 784 960 856 "sdram_cke" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_cke } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mode VCC " "Info: Pin mode has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { mode } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 232 952 1128 248 "mode" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[4\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[4\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[0\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[0\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|sdram:the_sdram\|oe " "Info: Following pins have the same output enable: nios32:inst\|sdram:the_sdram\|oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sdram_data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[7\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[7\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[7\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[5\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[5\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[5\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[3\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[3\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[3\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[1\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[1\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[1\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[6\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[6\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios32:inst\|ili_db:the_ili_db\|data_dir\[2\] " "Info: Following pins have the same output enable: nios32:inst\|ili_db:the_ili_db\|data_dir\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional out_port_from_the_ili_db\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin out_port_from_the_ili_db\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_port_from_the_ili_db[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[2\]" } } } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 472 744 986 488 "out_port_from_the_ili_db\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TFT/nios2.fit.smsg " "Info: Generated suppressed messages file C:/TFT/nios2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 09 11:40:30 2011 " "Info: Processing ended: Tue Aug 09 11:40:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Info: Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Info: Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
