Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue May 13 19:26:57 2025
| Host         : 51f3e8f52d1d running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Unit_timing_summary_routed.rpt -pb UART_Unit_timing_summary_routed.pb -rpx UART_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.094        0.000                      0                  340        0.144        0.000                      0                  340       41.160        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.094        0.000                      0                  340        0.144        0.000                      0                  340       41.160        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 RECEIVER/DESER/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.271ns (22.109%)  route 4.478ns (77.891%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  RECEIVER/DESER/counter_reg[27]/Q
                         net (fo=4, routed)           1.131     6.801    RECEIVER/DESER/counter_reg_n_0_[27]
    SLICE_X61Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.925 r  RECEIVER/DESER/data_valid_i_13/O
                         net (fo=1, routed)           0.665     7.590    RECEIVER/DESER/data_valid_i_13_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  RECEIVER/DESER/data_valid_i_3/O
                         net (fo=2, routed)           1.185     8.900    RECEIVER/DESER/data_valid_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.152     9.052 f  RECEIVER/DESER/data_valid_i_1/O
                         net (fo=3, routed)           0.668     9.719    RECEIVER/PRES/data_valid
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.353    10.072 r  RECEIVER/PRES/parallel_out[7]_i_1/O
                         net (fo=8, routed)           0.828    10.900    RECEIVER/DESER/SR[0]
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493    88.187    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[0]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X61Y76         FDRE (Setup_fdre_C_R)       -0.429    87.994    RECEIVER/DESER/parallel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         87.994    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 RECEIVER/DESER/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.271ns (22.109%)  route 4.478ns (77.891%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  RECEIVER/DESER/counter_reg[27]/Q
                         net (fo=4, routed)           1.131     6.801    RECEIVER/DESER/counter_reg_n_0_[27]
    SLICE_X61Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.925 r  RECEIVER/DESER/data_valid_i_13/O
                         net (fo=1, routed)           0.665     7.590    RECEIVER/DESER/data_valid_i_13_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  RECEIVER/DESER/data_valid_i_3/O
                         net (fo=2, routed)           1.185     8.900    RECEIVER/DESER/data_valid_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.152     9.052 f  RECEIVER/DESER/data_valid_i_1/O
                         net (fo=3, routed)           0.668     9.719    RECEIVER/PRES/data_valid
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.353    10.072 r  RECEIVER/PRES/parallel_out[7]_i_1/O
                         net (fo=8, routed)           0.828    10.900    RECEIVER/DESER/SR[0]
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493    88.187    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[1]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X61Y76         FDRE (Setup_fdre_C_R)       -0.429    87.994    RECEIVER/DESER/parallel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         87.994    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 RECEIVER/DESER/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.271ns (22.109%)  route 4.478ns (77.891%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  RECEIVER/DESER/counter_reg[27]/Q
                         net (fo=4, routed)           1.131     6.801    RECEIVER/DESER/counter_reg_n_0_[27]
    SLICE_X61Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.925 r  RECEIVER/DESER/data_valid_i_13/O
                         net (fo=1, routed)           0.665     7.590    RECEIVER/DESER/data_valid_i_13_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  RECEIVER/DESER/data_valid_i_3/O
                         net (fo=2, routed)           1.185     8.900    RECEIVER/DESER/data_valid_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.152     9.052 f  RECEIVER/DESER/data_valid_i_1/O
                         net (fo=3, routed)           0.668     9.719    RECEIVER/PRES/data_valid
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.353    10.072 r  RECEIVER/PRES/parallel_out[7]_i_1/O
                         net (fo=8, routed)           0.828    10.900    RECEIVER/DESER/SR[0]
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493    88.187    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[3]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X61Y76         FDRE (Setup_fdre_C_R)       -0.429    87.994    RECEIVER/DESER/parallel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         87.994    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 RECEIVER/DESER/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.271ns (22.109%)  route 4.478ns (77.891%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  RECEIVER/DESER/counter_reg[27]/Q
                         net (fo=4, routed)           1.131     6.801    RECEIVER/DESER/counter_reg_n_0_[27]
    SLICE_X61Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.925 r  RECEIVER/DESER/data_valid_i_13/O
                         net (fo=1, routed)           0.665     7.590    RECEIVER/DESER/data_valid_i_13_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  RECEIVER/DESER/data_valid_i_3/O
                         net (fo=2, routed)           1.185     8.900    RECEIVER/DESER/data_valid_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.152     9.052 f  RECEIVER/DESER/data_valid_i_1/O
                         net (fo=3, routed)           0.668     9.719    RECEIVER/PRES/data_valid
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.353    10.072 r  RECEIVER/PRES/parallel_out[7]_i_1/O
                         net (fo=8, routed)           0.828    10.900    RECEIVER/DESER/SR[0]
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493    88.187    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[4]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X61Y76         FDRE (Setup_fdre_C_R)       -0.429    87.994    RECEIVER/DESER/parallel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         87.994    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.254ns (22.307%)  route 4.368ns (77.693%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.548    10.789    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.508    88.202    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[29]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    88.009    TRANSMITTER/PRES/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         88.009    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.254ns (22.307%)  route 4.368ns (77.693%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.548    10.789    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.508    88.202    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[30]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    88.009    TRANSMITTER/PRES/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         88.009    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.254ns (22.307%)  route 4.368ns (77.693%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.548    10.789    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.508    88.202    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[31]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    88.009    TRANSMITTER/PRES/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         88.009    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.382ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.254ns (22.870%)  route 4.229ns (77.130%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.409    10.651    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    88.201    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[25]/C
                         clock pessimism              0.296    88.498    
                         clock uncertainty           -0.035    88.462    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    88.033    TRANSMITTER/PRES/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         88.033    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 77.382    

Slack (MET) :             77.382ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.254ns (22.870%)  route 4.229ns (77.130%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.409    10.651    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    88.201    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[26]/C
                         clock pessimism              0.296    88.498    
                         clock uncertainty           -0.035    88.462    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    88.033    TRANSMITTER/PRES/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         88.033    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 77.382    

Slack (MET) :             77.382ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.254ns (22.870%)  route 4.229ns (77.130%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.624     5.168    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.624 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.395     7.019    TRANSMITTER/PRES/counter_reg_n_0_[27]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.143    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_i_7_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.693 r  TRANSMITTER/PRES/clk_en_prescaled0_carry__2/CO[3]
                         net (fo=7, routed)           1.425     9.118    TRANSMITTER/PRES/clk_en_prescaled0_carry__2_n_0
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  TRANSMITTER/PRES/counter[31]_i_1__1/O
                         net (fo=27, routed)          1.409    10.651    TRANSMITTER/PRES/counter[31]_i_1__1_n_0
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    88.201    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
                         clock pessimism              0.296    88.498    
                         clock uncertainty           -0.035    88.462    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    88.033    TRANSMITTER/PRES/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         88.033    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 77.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TRANSMITTER/SER/reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.591     1.495    TRANSMITTER/SER/clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  TRANSMITTER/SER/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  TRANSMITTER/SER/reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.752    TRANSMITTER/SER/reg_reg_n_0_[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  TRANSMITTER/SER/reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    TRANSMITTER/SER/reg[0]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/SER/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/SER/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/SER/reg_reg[0]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.120     1.653    TRANSMITTER/SER/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.580     1.484    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  RECEIVER/DESER/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RECEIVER/DESER/reg_reg[2]/Q
                         net (fo=1, routed)           0.119     1.743    RECEIVER/DESER/p_1_in[0]
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.846     1.996    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[0]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.070     1.587    RECEIVER/DESER/parallel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/BRDESER/parallel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.580     1.484    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RECEIVER/DESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           0.099     1.724    RECEIVER/BRDESER/parallel_out_reg[7]_0[2]
    SLICE_X59Y74         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.845     1.995    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.070     1.566    RECEIVER/BRDESER/parallel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/BRDESER/parallel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.580     1.484    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RECEIVER/DESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           0.110     1.735    RECEIVER/BRDESER/parallel_out_reg[7]_0[0]
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.845     1.995    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.070     1.566    RECEIVER/BRDESER/parallel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/BRDESER/parallel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.580     1.484    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RECEIVER/DESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           0.110     1.735    RECEIVER/BRDESER/parallel_out_reg[7]_0[1]
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.845     1.995    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066     1.562    RECEIVER/BRDESER/parallel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TRANSMITTER/BRSER/full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/buffer_data_saved_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.591     1.495    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  TRANSMITTER/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  TRANSMITTER/BRSER/full_reg/Q
                         net (fo=7, routed)           0.122     1.757    TRANSMITTER/SER/buffer_data_saved_reg_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  TRANSMITTER/SER/buffer_data_saved_i_1/O
                         net (fo=1, routed)           0.000     1.802    TRANSMITTER/SER/buffer_data_saved_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  TRANSMITTER/SER/buffer_data_saved_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     2.011    TRANSMITTER/SER/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  TRANSMITTER/SER/buffer_data_saved_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.120     1.628    TRANSMITTER/SER/buffer_data_saved_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.582     1.486    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  RECEIVER/DESER/reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  RECEIVER/DESER/reg_reg[9]/Q
                         net (fo=2, routed)           0.124     1.751    RECEIVER/DESER/p_1_in[7]
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.846     1.996    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[7]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.072     1.569    RECEIVER/DESER/parallel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/DESER/parallel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.582     1.486    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  RECEIVER/DESER/reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  RECEIVER/DESER/reg_reg[8]/Q
                         net (fo=2, routed)           0.124     1.751    RECEIVER/DESER/p_1_in[6]
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.846     1.996    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[6]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.070     1.567    RECEIVER/DESER/parallel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TRANSMITTER/BRSER/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.056%)  route 0.119ns (38.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[5]/Q
                         net (fo=1, routed)           0.119     1.755    TRANSMITTER/SER/Q[5]
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  TRANSMITTER/SER/reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    TRANSMITTER/SER/reg[6]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  TRANSMITTER/SER/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/SER/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  TRANSMITTER/SER/reg_reg[6]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.092     1.604    TRANSMITTER/SER/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 RECEIVER/DESER/parallel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/BRDESER/parallel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.784%)  route 0.167ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.580     1.484    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  RECEIVER/DESER/parallel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RECEIVER/DESER/parallel_out_reg[5]/Q
                         net (fo=1, routed)           0.167     1.792    RECEIVER/BRDESER/parallel_out_reg[7]_0[5]
    SLICE_X62Y71         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.851     2.001    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[5]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.066     1.588    RECEIVER/BRDESER/parallel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X58Y72   RECEIVER/active_search_new_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X58Y72   RECEIVER/search_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y71   RECEIVER/BRDESER/frame_error_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y71   RECEIVER/BRDESER/new_data_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X59Y74   RECEIVER/BRDESER/parallel_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y77   RECEIVER/BRDESER/parallel_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y77   RECEIVER/BRDESER/parallel_out_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X58Y72   RECEIVER/active_search_new_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X58Y72   RECEIVER/active_search_new_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X58Y72   RECEIVER/search_reset_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X58Y72   RECEIVER/search_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y71   RECEIVER/BRDESER/frame_error_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y71   RECEIVER/BRDESER/frame_error_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y71   RECEIVER/BRDESER/new_data_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y71   RECEIVER/BRDESER/new_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X58Y72   RECEIVER/active_search_new_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X58Y72   RECEIVER/active_search_new_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X58Y72   RECEIVER/search_reset_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X58Y72   RECEIVER/search_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y71   RECEIVER/BRDESER/frame_error_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y71   RECEIVER/BRDESER/frame_error_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y71   RECEIVER/BRDESER/new_data_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y71   RECEIVER/BRDESER/new_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y75   RECEIVER/BRDESER/parallel_out_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/BRDESER/frame_error_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            frame_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 3.965ns (58.238%)  route 2.843ns (41.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.612     5.156    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  RECEIVER/BRDESER/frame_error_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  RECEIVER/BRDESER/frame_error_out_reg/Q
                         net (fo=1, routed)           2.843     8.455    frame_error_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.509    11.964 r  frame_error_OBUF_inst/O
                         net (fo=0)                   0.000    11.964    frame_error
    V2                                                                r  frame_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/new_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            new_data_received
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 3.966ns (59.695%)  route 2.678ns (40.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.612     5.156    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  RECEIVER/BRDESER/new_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  RECEIVER/BRDESER/new_data_reg/Q
                         net (fo=1, routed)           2.678     8.289    new_data_received_OBUF
    T1                   OBUF (Prop_obuf_I_O)         3.510    11.799 r  new_data_received_OBUF_inst/O
                         net (fo=0)                   0.000    11.799    new_data_received
    T1                                                                r  new_data_received (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 3.975ns (61.074%)  route 2.533ns (38.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.609     5.153    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  RECEIVER/BRDESER/parallel_out_reg[6]/Q
                         net (fo=1, routed)           2.533     8.142    received_data_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.519    11.660 r  received_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.660    received_data[6]
    R3                                                                r  received_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 3.963ns (61.007%)  route 2.533ns (38.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.609     5.153    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  RECEIVER/BRDESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           2.533     8.142    received_data_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         3.507    11.649 r  received_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.649    received_data[7]
    T3                                                                r  received_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.967ns (67.078%)  route 1.947ns (32.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.605     5.149    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  RECEIVER/BRDESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           1.947     7.552    received_data_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.063 r  received_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.063    received_data[2]
    M2                                                                r  received_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.971ns (67.413%)  route 1.920ns (32.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.612     5.156    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  RECEIVER/BRDESER/parallel_out_reg[5]/Q
                         net (fo=1, routed)           1.920     7.531    received_data_OBUF[5]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.047 r  received_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.047    received_data[5]
    P1                                                                r  received_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.963ns (67.868%)  route 1.876ns (32.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.623     5.167    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  TRANSMITTER/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  TRANSMITTER/BRSER/full_reg/Q
                         net (fo=7, routed)           1.876     7.499    full_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507    11.005 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    11.005    full
    K2                                                                r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.965ns (68.087%)  route 1.858ns (31.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  RECEIVER/BRDESER/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.858     7.466    received_data_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         3.509    10.975 r  received_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.975    received_data[4]
    N2                                                                r  received_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.966ns (68.480%)  route 1.825ns (31.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608     5.152    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  RECEIVER/BRDESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           1.825     7.433    received_data_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    10.943 r  received_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.943    received_data[3]
    N1                                                                r  received_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 3.963ns (68.505%)  route 1.822ns (31.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.605     5.149    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  RECEIVER/BRDESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           1.822     7.427    received_data_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.934 r  received_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.934    received_data[0]
    N3                                                                r  received_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.360ns (79.970%)  route 0.341ns (20.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.579     1.483    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  RECEIVER/BRDESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           0.341     1.964    received_data_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.184 r  received_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.184    received_data[1]
    P3                                                                r  received_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/SER/serial_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TX_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.381ns (80.605%)  route 0.332ns (19.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.591     1.495    TRANSMITTER/SER/clk_IBUF_BUFG
    SLICE_X64Y89         FDSE                                         r  TRANSMITTER/SER/serial_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDSE (Prop_fdse_C_Q)         0.164     1.659 r  TRANSMITTER/SER/serial_out_reg/Q
                         net (fo=1, routed)           0.332     1.991    TX_pin_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.208 r  TX_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    TX_pin
    L2                                                                r  TX_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.349ns (77.661%)  route 0.388ns (22.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.579     1.483    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  RECEIVER/BRDESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           0.388     2.012    received_data_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.220 r  received_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.220    received_data[0]
    N3                                                                r  received_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.352ns (77.550%)  route 0.391ns (22.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.582     1.486    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  RECEIVER/BRDESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           0.391     2.018    received_data_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.229 r  received_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.229    received_data[3]
    N1                                                                r  received_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.351ns (76.613%)  route 0.412ns (23.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.582     1.486    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  RECEIVER/BRDESER/parallel_out_reg[4]/Q
                         net (fo=1, routed)           0.412     2.039    received_data_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         1.210     3.249 r  received_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.249    received_data[4]
    N2                                                                r  received_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.349ns (75.228%)  route 0.444ns (24.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.591     1.495    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  TRANSMITTER/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  TRANSMITTER/BRSER/full_reg/Q
                         net (fo=7, routed)           0.444     2.080    full_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     3.288 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     3.288    full
    K2                                                                r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.357ns (75.032%)  route 0.452ns (24.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.583     1.487    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  RECEIVER/BRDESER/parallel_out_reg[5]/Q
                         net (fo=1, routed)           0.452     2.079    received_data_OBUF[5]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.296 r  received_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.296    received_data[5]
    P1                                                                r  received_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.353ns (74.053%)  route 0.474ns (25.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.579     1.483    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  RECEIVER/BRDESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           0.474     2.098    received_data_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.310 r  received_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.310    received_data[2]
    M2                                                                r  received_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.349ns (65.678%)  route 0.705ns (34.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.583     1.487    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  RECEIVER/BRDESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           0.705     2.333    received_data_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         1.208     3.541 r  received_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.541    received_data[7]
    T3                                                                r  received_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.361ns (65.892%)  route 0.704ns (34.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.583     1.487    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  RECEIVER/BRDESER/parallel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  RECEIVER/BRDESER/parallel_out_reg[6]/Q
                         net (fo=1, routed)           0.704     2.332    received_data_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.220     3.552 r  received_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.552    received_data[6]
    R3                                                                r  received_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.587ns (17.582%)  route 7.439ns (82.418%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.752     7.215    RECEIVER/PRES/rst_IBUF
    SLICE_X61Y72         LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  RECEIVER/PRES/counter[31]_i_1/O
                         net (fo=27, routed)          1.687     9.026    RECEIVER/PRES/counter[31]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497     4.861    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.587ns (17.582%)  route 7.439ns (82.418%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.752     7.215    RECEIVER/PRES/rst_IBUF
    SLICE_X61Y72         LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  RECEIVER/PRES/counter[31]_i_1/O
                         net (fo=27, routed)          1.687     9.026    RECEIVER/PRES/counter[31]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497     4.861    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.587ns (17.582%)  route 7.439ns (82.418%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.752     7.215    RECEIVER/PRES/rst_IBUF
    SLICE_X61Y72         LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  RECEIVER/PRES/counter[31]_i_1/O
                         net (fo=27, routed)          1.687     9.026    RECEIVER/PRES/counter[31]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497     4.861    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  RECEIVER/PRES/counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.587ns (18.224%)  route 7.121ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.374     8.708    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.494     4.858    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.587ns (18.224%)  route 7.121ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.374     8.708    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.494     4.858    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.587ns (18.224%)  route 7.121ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.374     8.708    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.494     4.858    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.587ns (18.224%)  route 7.121ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.374     8.708    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.494     4.858    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  RECEIVER/DESER/counter_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.687ns  (logic 1.587ns (18.269%)  route 7.100ns (81.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.353     8.687    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493     4.857    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.687ns  (logic 1.587ns (18.269%)  route 7.100ns (81.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.353     8.687    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493     4.857    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.687ns  (logic 1.587ns (18.269%)  route 7.100ns (81.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=51, routed)          5.747     7.210    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.334 r  RECEIVER/DESER/counter[31]_i_1__0/O
                         net (fo=29, routed)          1.353     8.687    RECEIVER/DESER/counter[31]_i_1__0_n_0
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.493     4.857    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  RECEIVER/DESER/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            TRANSMITTER/BRSER/full_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.217ns (34.754%)  route 0.407ns (65.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  write_en_IBUF_inst/O
                         net (fo=3, routed)           0.407     0.624    TRANSMITTER/BRSER/write_en_IBUF
    SLICE_X65Y88         FDRE                                         r  TRANSMITTER/BRSER/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     2.011    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  TRANSMITTER/BRSER/full_reg/C

Slack:                    inf
  Source:                 send_data[0]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.273ns (43.039%)  route 0.362ns (56.961%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  send_data[0] (IN)
                         net (fo=0)                   0.000     0.000    send_data[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  send_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.587    TRANSMITTER/BRSER/send_data_IBUF[0]
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.048     0.635 r  TRANSMITTER/BRSER/data[0]_i_1/O
                         net (fo=2, routed)           0.000     0.635    TRANSMITTER/BRSER/data[0]
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/BRSER/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.858     2.008    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/BRSER/data_reg[0]/C

Slack:                    inf
  Source:                 send_data[1]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.262ns (38.944%)  route 0.410ns (61.056%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  send_data[1] (IN)
                         net (fo=0)                   0.000     0.000    send_data[1]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  send_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.410     0.627    TRANSMITTER/BRSER/send_data_IBUF[1]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.672 r  TRANSMITTER/BRSER/data[1]_i_1/O
                         net (fo=2, routed)           0.000     0.672    TRANSMITTER/BRSER/data[1]
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/BRSER/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/BRSER/data_reg[1]/C

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_not_needed_anymore_change_detected_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.262ns (37.403%)  route 0.438ns (62.597%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  write_en_IBUF_inst/O
                         net (fo=3, routed)           0.438     0.655    TRANSMITTER/BRSER/write_en_IBUF
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.045     0.700 r  TRANSMITTER/BRSER/data_not_needed_anymore_change_detected_i_1/O
                         net (fo=1, routed)           0.000     0.700    TRANSMITTER/BRSER/data_not_needed_anymore_change_detected_i_1_n_0
    SLICE_X64Y87         FDSE                                         r  TRANSMITTER/BRSER/data_not_needed_anymore_change_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.859     2.009    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X64Y87         FDSE                                         r  TRANSMITTER/BRSER/data_not_needed_anymore_change_detected_reg/C

Slack:                    inf
  Source:                 send_data[0]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.273ns (34.277%)  route 0.524ns (65.723%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  send_data[0] (IN)
                         net (fo=0)                   0.000     0.000    send_data[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  send_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.587    TRANSMITTER/BRSER/send_data_IBUF[0]
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.048     0.635 r  TRANSMITTER/BRSER/data[0]_i_1/O
                         net (fo=2, routed)           0.162     0.798    TRANSMITTER/BRSER/data[0]
    SLICE_X62Y87         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.859     2.009    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[0]/C

Slack:                    inf
  Source:                 send_data[3]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.269ns (33.153%)  route 0.542ns (66.847%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  send_data[3] (IN)
                         net (fo=0)                   0.000     0.000    send_data[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  send_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.542     0.765    TRANSMITTER/BRSER/send_data_IBUF[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.810 r  TRANSMITTER/BRSER/data[3]_i_1/O
                         net (fo=2, routed)           0.000     0.810    TRANSMITTER/BRSER/data[3]
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/BRSER/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  TRANSMITTER/BRSER/data_reg[3]/C

Slack:                    inf
  Source:                 send_data[5]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.263ns (32.341%)  route 0.550ns (67.659%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  send_data[5] (IN)
                         net (fo=0)                   0.000     0.000    send_data[5]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  send_data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.494     0.712    TRANSMITTER/BRSER/send_data_IBUF[5]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.045     0.757 r  TRANSMITTER/BRSER/data[5]_i_1/O
                         net (fo=2, routed)           0.056     0.813    TRANSMITTER/BRSER/data[5]
    SLICE_X63Y92         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[5]/C

Slack:                    inf
  Source:                 send_data[1]
                            (input port)
  Destination:            TRANSMITTER/BRSER/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.262ns (30.085%)  route 0.608ns (69.915%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  send_data[1] (IN)
                         net (fo=0)                   0.000     0.000    send_data[1]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  send_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.410     0.627    TRANSMITTER/BRSER/send_data_IBUF[1]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.672 r  TRANSMITTER/BRSER/data[1]_i_1/O
                         net (fo=2, routed)           0.198     0.870    TRANSMITTER/BRSER/data[1]
    SLICE_X65Y90         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  TRANSMITTER/BRSER/data_out_reg[1]/C

Slack:                    inf
  Source:                 RX_pin
                            (input port)
  Destination:            RECEIVER/DESER/last_serial_in_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.221ns (24.202%)  route 0.692ns (75.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  RX_pin (IN)
                         net (fo=0)                   0.000     0.000    RX_pin
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RX_pin_IBUF_inst/O
                         net (fo=9, routed)           0.692     0.913    RECEIVER/DESER/RX_pin_IBUF
    SLICE_X61Y72         FDSE                                         r  RECEIVER/DESER/last_serial_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.849     1.998    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y72         FDSE                                         r  RECEIVER/DESER/last_serial_in_reg/C

Slack:                    inf
  Source:                 RX_pin
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.266ns (28.562%)  route 0.665ns (71.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  RX_pin (IN)
                         net (fo=0)                   0.000     0.000    RX_pin
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RX_pin_IBUF_inst/O
                         net (fo=9, routed)           0.665     0.886    RECEIVER/DESER/RX_pin_IBUF
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.931 r  RECEIVER/DESER/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    RECEIVER/DESER/counter[1]_i_1_n_0
    SLICE_X61Y71         FDSE                                         r  RECEIVER/DESER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.850     1.999    RECEIVER/DESER/clk_IBUF_BUFG
    SLICE_X61Y71         FDSE                                         r  RECEIVER/DESER/counter_reg[1]/C





