Anan, T., Suzuki, N., Yashiki, K., Fukatsu, K., Hatakeyama, H., Akagawa, T., Tokutome, K., and Tsuji, M.2008. High-speed 1.1-um-range InGaAs VCSELs. InProceedings of the Optical Fiber Communication/National Fiber Optic Engineers Conference. 1--3.
Iñigo Artundo , Wim Heirman , Mikel Loperena , Christof Debaes , Jan Van Campenhout , Hugo Thienpont, Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects, Proceedings of the 2009 17th IEEE Symposium on High Performance Interconnects, p.163-169, August 25-27, 2009[doi>10.1109/HOTI.2009.27]
Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]
Bahirat, S. and Pasricha, S.2010. UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications. InProceedings of the 11th International Symposium on Quality Electronic Design (ISQED).721--729.
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Christopher Batten , Ajay Joshi , Jason Orcutt , Anatoly Khilo , Benjamin Moss , Charles Holzwarth , Milos Popovic , Hanqing Li , Henry Smith , Judy Hoyt , Franz Kartner , Rajeev Ram , Vladimir Stojanovic , Krste Asanovic, Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.21-30, August 26-28, 2008[doi>10.1109/HOTI.2008.11]
Luca Benini , Giovanni De Micheli, Powering networks on chips: energy-efficient and reliable interconnect design for SoCs, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500009]
G. de Micheli , L. Benini, Networks on Chip: A New Paradigm for Systems on Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.418, March 04-08, 2002
Biberman, A., Lee, B., Sherwood-Droz, N., Lipson, M., and Bergman, K.2010. Broadband operation of nanophotonic router for silicon photonic networks-on-chip.IEEE Photon. Technol. Lett. PP 99, 1--1.
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Bonetto, E., Chiaraviglio, L., Cuda, D., Gavilanes Castillo, G., and Neri, F.2009. Optical technologies can improve the energy efficiency of networks. InProceedings of the 35th European Conference on Optical Communication (ECOC).1--4.
M. Brière , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas A. Nelson , David H. Albonesi , Philippe M. Fauchet , Eby G. Friedman, Predictions of CMOS compatible on-chip optical interconnect, Integration, the VLSI Journal, v.40 n.4, p.434-446, July, 2007[doi>10.1016/j.vlsi.2006.10.001]
Chen, X., Mohamed, M., Schwartz, B., Li, Z., Shang, L., and Mickelson, A.2010. Racetrack filters for nanophotonic on-chip networks. InProceedings of the Conference on Integrated Photonics Research, Silicon and Nanophotonics (ITPR).
Cho, H., Kapur, P., and Saraswat, K.2004. Power comparison between high-speed electrical and optical interconnects for inter-chip communication. InProceedings of the IEEE International Interconnect Technology Conference (IITC).116--118.
Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Das, R., Eachempati, S., Mishra, A., Narayanan, V., and Das, C.2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. InProceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA).175--186.
Dong, P., Preble, S. F., and Lipson, M.2007. All-optical compact silicon comb switch.Opt. Express 15, 15, 9600--9605.
Doylend, J. and Knights, A.2006. Design and simulation of an integrated fiber-to-chip coupler for silicon-on-insulator waveguides.IEEE J. Sel. Topics Quantum Electron. 12, 6, 1363--1370.
Gu, H., Xu, J., and Wang, Z.2008. A novel optical mesh network-on-chip for gigascale systems-on-chip. InProceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).1728--1731.
Huaxi Gu , Kwai Hung Mo , Jiang Xu , Wei Zhang, A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.19-24, May 13-15, 2009[doi>10.1109/ISVLSI.2009.19]
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Jingcao Hu , Umit Y. Ogras , Radu Marculescu, System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2919-2933, December 2006[doi>10.1109/TCAD.2006.882474]
Ji, C., Wang, J., Soderstrom, D., and Giovane, L.2009. High data rate 850 nm oxide VCSEL for 20 Gb/s application and beyond. InProceedings of the Communications and Photonics Conference and Exhibition, Asia (ACP). 1--2.
Kash, J.2007. Intrachip optical networks for a future supercomputer-on-a-chip. InProceedings of Photonics in Switching (PS).55--56.
Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]
Nevin Kirman , José F. Martínez, A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736024]
Kromer, C., Sialm, G., Berger, C., Morf, T., Schmatz, M., Ellinger, F., Erni, D., Bona, G.-L., and Jackel, H.2005. A 100-mW 4 x 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects.IEEE J. Solid-State Circuits 40,12, 2667--2679.
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Hyung Gyu Lee , Naehyuck Chang , Umit Y. Ogras , Radu Marculescu, On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-20, August 2007[doi>10.1145/1255456.1255460]
Lee, B., Biberman, A., Dong, P., Lipson, M., and Bergman, K.2008. All-optical comb switch for multiwavelength message routing in silicon photonic networks.IEEE Photon. Technol. Lett. 20, 10, 767--769.
Weichen Liu , Mingxuan Yuan , Xiuqiang He , Zonghua Gu , Xue Liu, Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization, Proceedings of the 2008 Real-Time Systems Symposium, p.492-504, November 30-December 03, 2008[doi>10.1109/RTSS.2008.49]
Lott, J. A., Ledentsov, N. N., Shchukin, V. A., Mutig, A., Blokhin, S. A., Nadtochiy, A. M., Fiol, G., and Bimberg, D.2010. 850 nm VCSELs for up to 40 Gbit/s short reach data links. InProceedings of the Conference on Lasers and Electro-Optics (CLEO) and Quantum Electronics and Laser Science Conference (QELS).1--2.
Mateusz Majer , Christophe Bobda , Ali Ahmadinia , Jurgen Teich, Packet Routing in Dynamically Changing Networks on Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.154.2, April 04-08, 2005[doi>10.1109/IPDPS.2005.323]
Masini, G., Capellini, G., Witzens, J., and Gunn, C.2007. A 1550nm, 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector. InProceedings of the 4th IEEE International Conference Group IV Photonics (GFP).1--3.
George Michelogiannakis , Dionisios Pnevmatikatos , Manolis Katevenis, Approaching Ideal NoC Latency with Pre-Configured Routes, Proceedings of the First International Symposium on Networks-on-Chip, p.153-162, May 07-09, 2007[doi>10.1109/NOCS.2007.10]
Morris, R. and Kodi, A. K.2010. Exploring the design of 64- and 256-core power efficient nanophotonic interconnect.IEEE J. Sel. Topics Quantum Electron.PP, 99, 1--8.
Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993[doi>10.1109/2.191995]
Ian O'Connor, Optical solutions for system-level interconnect, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966764]
O’Connor, I., Tissafi-Drissi, F., Navarro, D., Mieyeville, F., Gaffiot, F., Dambre, J., de Wilde, M., Stroobandt, D., and Briere, M.2006. Integrated optical interconnect for on-chip data transport. InProceedings of the IEEE North-East Workshop on Circuits and Systems (NEWCAS).209--209.
Pan, Y., Kim, J., and Memik, G.2010. Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar. InProceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA).1--12.
Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]
Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]
Pasricha, S. and Dutt, N.2008. Trends in emerging on-chip interconnect technologies.Inform. Media Technol.3, 4, 630--645.
Perkins, J. and Fonstad, C.2007. Low threshold VCSELs recess-integrated on Si-CMOS ICs. InProceedings of the Conference on Lasers and Electro-Optics (CLEO).1--2.
Perkins, J. M., Simpkins, T. L., Warde, C., and Clifton G. Fonstad, J.2008. Full recess integration of small diameter low threshold VCSELs within Si-CMOS ICs.Opt. Express 16,18, 13955--13960.
Michele Petracca , Benjamin G. Lee , Keren Bergman , Luca P. Carloni, Design Exploration of Optical Interconnection Networks for Chip Multiprocessors, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.31-40, August 26-28, 2008[doi>10.1109/HOTI.2008.20]
Poon, A. W., Xu, F., and Luo, X.2008. Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip.Silicon Photonics III6898, 1.
Poulton, J., Palmer, R., Fuller, A., Greer, T., Eyles, J., Dally, W., and Horowitz, M.2007. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS.IEEE J. Solid-State Circuits 42,12, 2745--2757.
E. Rijpkema , K. G.  W. Goossens , A. Radulescu , J. Dielissen , J. van Meerbergen , P. Wielage , E. Waterlander, Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.10350, March 03-07, 2003
Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]
Syrbu, A., Mereuta, A., Iakovlev, V., Caliman, A., Royo, P., and Kapon, E.2008. 10 Gbps VCSELs with high single mode output in 1310nm and 1550 nm wavelength bands. InProceedings of the Conference on Optical Fiber Communication/National Fiber Optic Engineers (OFC/NFOEC).1--3.
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Vlasov, Y., Green, W. M. J., and Xia, F.2008. High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks.Nature Photonics 2,242--246.
Xia, F. A., Sekaric, L. A., and Vlasov, Y. T.2007. Ultracompact optical buffers on a silicon chip.Nature Photonics 1,65--71.
Xiao, S., Khan, M. H., Shen, H., and Qi, M.2007. Multiple-channel silicon micro-resonator based filters for WDM applications.Opt. Express 15,12, 7489--7498.
Xu, J., Wolf, W., Henkel, J., and Chakradhar, S.2005. 264 HDTV decoder using application-specific networks-on-chip. InProceedings of the IEEE International Conference on Multimedia and Expo (ICME).1508--1511.
Yin, T., Cohen, R., Morse, M. M., Sarid, G., Chetrit, Y., Rubin, D., and Paniccia, M. J.2007. 31 GHz Ge N-I-P waveguide photodetectors on silicon-on-insulator substrate.Opt. Express 15,21, 13965--13971.
Young, I., Mohammed, E., Liao, J., Kern, A., Palermo, S., Block, B., Reshotko, M., and Chang, P.2009. Optical I/O technology for tera-scale computing. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 468--469.
Zheng, X., Liu, F., Patil, D., Thacker, H., Luo, Y., Pinguet, T., Mekis, A., Yao, J., Li, G., Shi, J., Raj, K., Lexau, J., Alon, E., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V.2010. A sub-picojoule-per-bit CMOS photonic receiver for densely integrated systems.Opt. Express 18,1, 204--211.
