#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  9 15:38:16 2023
# Process ID: 3256
# Current directory: C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1
# Command line: vivado.exe -log design_1_MM_TOP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MM_TOP_0_0.tcl
# Log file: C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/design_1_MM_TOP_0_0.vds
# Journal file: C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MM_TOP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/user_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.cache/ip 
Command: synth_design -top design_1_MM_TOP_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_MM_TOP_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.477 ; gain = 235.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_MM_TOP_0_0' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/synth/design_1_MM_TOP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MM_TOP' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/MM_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'arstn2rst' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/arstn2rst.v:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'arstn2rst' (3#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/arstn2rst.v:1]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:3]
	Parameter IDLE bound to: 12'b000000000001 
	Parameter GET_COMMAND1 bound to: 12'b000000000010 
	Parameter GET_COMMAND2 bound to: 12'b000000000100 
	Parameter INFO_RESHAPE bound to: 12'b000000001000 
	Parameter WAIT_RESHAPE bound to: 12'b000000010000 
	Parameter COM_SUBADDR bound to: 12'b000000100000 
	Parameter INFO_MULTIPLY bound to: 12'b000001000000 
	Parameter WAIT_MULTIPLY bound to: 12'b000010000000 
	Parameter INFO_OUT bound to: 12'b000100000000 
	Parameter WAIT_OUT bound to: 12'b001000000000 
	Parameter JUDGE_FINISH bound to: 12'b010000000000 
	Parameter FINISH bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:5]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:7]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:9]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:10]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:11]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:12]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:13]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:15]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:435]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:436]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:437]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:438]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:439]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:440]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:441]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:442]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:443]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:444]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:445]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:446]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:447]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/CTRL.v:3]
INFO: [Synth 8-6157] synthesizing module 'FM_reshape' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/FM_reshape.v:3]
	Parameter IDLE bound to: 4'b0001 
	Parameter COM bound to: 4'b0010 
	Parameter WORK bound to: 4'b0100 
	Parameter FINISH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'FM_reshape' (5#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/FM_reshape.v:3]
INFO: [Synth 8-6157] synthesizing module 'WM_reshape' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/WM_reshape.v:3]
	Parameter IDLE bound to: 4'b0001 
	Parameter COM bound to: 4'b0010 
	Parameter WORK bound to: 4'b0100 
	Parameter FINISH bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/WM_reshape.v:163]
INFO: [Synth 8-6155] done synthesizing module 'WM_reshape' (6#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/WM_reshape.v:3]
INFO: [Synth 8-638] synthesizing module 'BRAM_FM_64b' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_FM_64b/synth/BRAM_FM_64b.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: BRAM_FM_64b.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     35.628004 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_FM_64b/synth/BRAM_FM_64b.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'BRAM_FM_64b' (15#1) [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_FM_64b/synth/BRAM_FM_64b.vhd:71]
INFO: [Synth 8-638] synthesizing module 'BRAM_WM_128b' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_WM_128b/synth/BRAM_WM_128b.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: BRAM_WM_128b.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 28 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     69.173944 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_WM_128b/synth/BRAM_WM_128b.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'BRAM_WM_128b' (18#1) [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/BRAM_WM_128b/synth/BRAM_WM_128b.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'Multiply_ctrl' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Multiply_ctrl.v:1]
	Parameter IDLE bound to: 5'b00001 
	Parameter INFO bound to: 5'b00010 
	Parameter WORK bound to: 5'b00100 
	Parameter WAIT bound to: 5'b01000 
	Parameter FINISH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'Multiply_ctrl' (19#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Multiply_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'Input_align' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Input_align.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Input_align' (20#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Input_align.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiply_8x8' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Multiply_8x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/MAC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (21#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/MAC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Multiply_8x8' (22#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Multiply_8x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'Align_fifo' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Align_fifo.v:1]
	Parameter NOW_OUT0 bound to: 8'b00000001 
	Parameter NOW_OUT1 bound to: 8'b00000010 
	Parameter NOW_OUT2 bound to: 8'b00000100 
	Parameter NOW_OUT3 bound to: 8'b00001000 
	Parameter NOW_OUT4 bound to: 8'b00010000 
	Parameter NOW_OUT5 bound to: 8'b00100000 
	Parameter NOW_OUT6 bound to: 8'b01000000 
	Parameter NOW_OUT7 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'out_align_fifo' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/synth/out_align_fifo.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 29 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/synth/out_align_fifo.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'out_align_fifo' (39#1) [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/synth/out_align_fifo.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'Align_fifo' (40#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Align_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'Out_ctrl' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Out_ctrl.v:3]
	Parameter IDLE bound to: 3'b001 
	Parameter WORK bound to: 3'b010 
	Parameter FINISH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Out_ctrl' (41#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Out_ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MM_TOP' (42#1) [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/MM_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MM_TOP_0_0' (43#1) [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/synth/design_1_MM_TOP_0_0.v:58]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[31]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[30]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[29]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[28]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[27]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[26]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[25]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[24]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[23]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[22]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[21]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[20]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[19]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[18]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[17]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[16]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[15]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[14]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[13]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[12]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[11]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[10]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[9]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[8]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[7]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[6]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[5]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[4]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[3]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[2]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[1]
WARNING: [Synth 8-3331] design Out_ctrl has unconnected port BRAM_OUT_rddata[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port SRST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'BRAM_CTRL_rst' in module 'CTRL' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 1431.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock BRAM_CTRL_clk with 4 sources. [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:55]
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_FM32_clk' completely overrides clock 'BRAM_CTRL_clk'.
New: create_clock -period 10.000 -name BRAM_FM32_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:57]
Previous: create_clock -period 10.000 -name BRAM_CTRL_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:55]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock BRAM_FM32_clk with 4 sources. [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:57]
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_OUT_clk' completely overrides clock 'BRAM_FM32_clk'.
New: create_clock -period 10.000 -name BRAM_OUT_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:59]
Previous: create_clock -period 10.000 -name BRAM_FM32_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:57]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock BRAM_OUT_clk with 4 sources. [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:59]
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_WM32_clk' completely overrides clock 'BRAM_OUT_clk'.
New: create_clock -period 10.000 -name BRAM_WM32_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:61]
Previous: create_clock -period 10.000 -name BRAM_OUT_clk [get_ports [list BRAM_CTRL_clk BRAM_FM32_clk BRAM_OUT_clk BRAM_WM32_clk]], [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:59]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock BRAM_WM32_clk with 4 sources. [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc:61]
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/bd/design_1/ip/design_1_MM_TOP_0_0/design_1_MM_TOP_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[0].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[0].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[1].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[1].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[2].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[2].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[3].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[3].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[4].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[4].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[5].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[5].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[6].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[6].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[7].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_1/genblk2[7].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[0].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[0].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[1].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[1].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[2].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[2].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[3].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[3].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[4].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[4].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[5].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[5].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[6].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[6].U_out_align_fifo/U0'
Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[7].U_out_align_fifo/U0'
Finished Parsing XDC File [c:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.srcs/sources_1/ip/out_align_fifo/out_align_fifo.xdc] for cell 'inst/U_Align_fifo_2/genblk2[7].U_out_align_fifo/U0'
Parsing XDC File [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_MM_TOP_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_MM_TOP_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/U_arstn2rst/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/U_arstn2rst/xpm_cdc_async_rst_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1431.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1431.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[0].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[1].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[2].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[3].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[4].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[5].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[6].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[7].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[0].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[1].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[2].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[3].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[4].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[5].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[6].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[7].U_out_align_fifo /U0. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[0].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[1].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[2].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[3].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[4].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[5].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[6].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_1/\genblk2[7].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[0].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[1].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[2].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[3].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[4].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[5].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[6].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_Align_fifo_2/\genblk2[7].U_out_align_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_BRAM_WM_128b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_BRAM_FM_64b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_arstn2rst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'FM_reshape'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'WM_reshape'
INFO: [Synth 8-4471] merging register 'sub_scale_M2_reg[7:0]' into 'sub_scale_M1_reg[7:0]' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Multiply_ctrl.v:126]
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'Multiply_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                     000000000001 |                     000000000001
            GET_COMMAND1 |                     000000000010 |                     000000000010
            GET_COMMAND2 |                     000000000100 |                     000000000100
            INFO_RESHAPE |                     000000001000 |                     000000001000
            WAIT_RESHAPE |                     000000010000 |                     000000010000
             COM_SUBADDR |                     000000100000 |                     000000100000
           INFO_MULTIPLY |                     000001000000 |                     000001000000
           WAIT_MULTIPLY |                     000010000000 |                     000010000000
                INFO_OUT |                     000100000000 |                     000100000000
                WAIT_OUT |                     001000000000 |                     001000000000
            JUDGE_FINISH |                     010000000000 |                     010000000000
                  FINISH |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     COM |                             0010 |                             0010
                    WORK |                             0100 |                             0100
                  FINISH |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'FM_reshape'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     COM |                             0010 |                             0010
                    WORK |                             0100 |                             0100
                  FINISH |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'WM_reshape'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                    INFO |                            00010 |                            00010
                    WORK |                            00100 |                            00100
                    WAIT |                            01000 |                            01000
                  FINISH |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'Multiply_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Multiply_8x8__GBM0 |           1|     21600|
|2     |Multiply_8x8__GBM1 |           1|     12960|
|3     |MM_TOP__GC0        |           1|     19228|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 13    
	   2 Input     32 Bit       Adders := 134   
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 22    
	   9 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 32    
	   2 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 321   
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 15    
	               56 Bit    Registers := 4     
	               48 Bit    Registers := 4     
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 413   
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 272   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 598   
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 261   
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 24    
	   2 Input     12 Bit        Muxes := 15    
	  13 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 29    
	   5 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 191   
	   3 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MAC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 13    
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 15    
	  13 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
Module FM_reshape 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module WM_reshape 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Multiply_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module Input_align__1 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module Input_align 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Align_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module dmem__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Align_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Out_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP offset_addr0, operation Mode is: C+A*B.
DSP Report: operator offset_addr0 is absorbed into DSP offset_addr0.
DSP Report: operator offset_addr1 is absorbed into DSP offset_addr0.
DSP Report: Generating DSP BRAM_OUT_addr_pre2, operation Mode is: C+A*B.
DSP Report: operator BRAM_OUT_addr_pre2 is absorbed into DSP BRAM_OUT_addr_pre2.
DSP Report: operator BRAM_OUT_addr_pre3 is absorbed into DSP BRAM_OUT_addr_pre2.
INFO: [Synth 8-4471] merging register 'U_Input_align2/fvalid1_r_reg' into 'U_Input_align1/fvalid1_r_reg' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Input_align.v:101]
INFO: [Synth 8-4471] merging register 'U_Input_align2/fdata1_r_reg[7:0]' into 'U_Input_align1/fdata1_r_reg[7:0]' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Input_align.v:102]
INFO: [Synth 8-4471] merging register 'U_Input_align2/wvalid1_r_reg' into 'U_Input_align1/wvalid1_r_reg' [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Input_align.v:115]
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/wvalid_reg[7]' (FDC) to 'inst/i_0/U_Multiply_ctrl/wvalid_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/fvalid_reg[7]' (FDC) to 'inst/i_0/U_Multiply_ctrl/fvalid_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid7_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/wvalid7_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[3]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[4]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[5]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[6]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[7]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid7_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fvalid7_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/wvalid_reg[6]' (FDC) to 'inst/i_0/U_Multiply_ctrl/wvalid_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/fvalid_reg[6]' (FDC) to 'inst/i_0/U_Multiply_ctrl/fvalid_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid7_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/wvalid7_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid6_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/wvalid6_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[8]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[9]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[10]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[11]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[12]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[13]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[14]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[15]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid7_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fvalid7_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[3]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[4]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[5]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[6]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[7]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid6_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fvalid6_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/wvalid_reg[5]' (FDC) to 'inst/i_0/U_Multiply_ctrl/wvalid_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/fvalid_reg[5]' (FDC) to 'inst/i_0/U_Multiply_ctrl/fvalid_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid7_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/wvalid7_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid6_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/wvalid6_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid5_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/wvalid5_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[16]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[17]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[18]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[19]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[20]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[21]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[22]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[23]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid7_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/fvalid7_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[8]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[9]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[10]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[11]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[12]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[13]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[14]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[15]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid6_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fvalid6_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[3]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[4]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[5]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[6]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[7]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid5_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fvalid5_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/wvalid_reg[4]' (FDC) to 'inst/i_0/U_Multiply_ctrl/wvalid_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Multiply_ctrl/fvalid_reg[4]' (FDC) to 'inst/i_0/U_Multiply_ctrl/fvalid_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid7_r_reg[3]' (FDC) to 'inst/i_0/U_Input_align1/wvalid7_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid6_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/wvalid6_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid5_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/wvalid5_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/wvalid4_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/wvalid4_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[24]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[25]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[26]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[27]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[28]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[29]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[30]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata7_r_reg[31]' (FDC) to 'inst/i_0/U_Input_align1/fdata7_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid7_r_reg[3]' (FDC) to 'inst/i_0/U_Input_align1/fvalid7_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[16]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[17]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[18]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[19]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[20]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[21]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[22]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata6_r_reg[23]' (FDC) to 'inst/i_0/U_Input_align1/fdata6_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid6_r_reg[2]' (FDC) to 'inst/i_0/U_Input_align1/fvalid6_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[8]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[9]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[10]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[11]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[12]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[13]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[14]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata5_r_reg[15]' (FDC) to 'inst/i_0/U_Input_align1/fdata5_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fvalid5_r_reg[1]' (FDC) to 'inst/i_0/U_Input_align1/fvalid5_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/U_Input_align2/fdata4_r_reg[0]' (FDC) to 'inst/i_0/U_Input_align1/fdata4_r_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/U_Out_ctrl/\offset_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/U_Out_ctrl/\BRAM_OUT_addr_pre_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/U_Out_ctrl/\BRAM_OUT_addr_pre_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[0].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[9].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[2].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[11].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[4].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[13].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[6].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[15].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM1:/\genblk1[16].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM1:/\genblk1[32].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM1:/\genblk1[48].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/U_Multiply_ctrl/\sub_scale_P1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[60].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[52].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[44].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[36].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[28].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[20].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[62].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[54].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[46].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[38].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[30].U_MAC /\num_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multiply_8x8__GBM0:/\genblk1[22].U_MAC /\num_r_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                              | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/i_0/U_Align_fifo_1/\genblk2[0].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[1].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[2].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[3].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[4].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[5].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[6].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[7].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[0].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[1].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[2].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[3].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[4].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[5].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[6].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[7].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Out_ctrl    | C+A*B       | 16     | 8      | 8      | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Out_ctrl    | C+A*B       | 16     | 16     | 16     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Multiply_8x8__GBM0 |           2|     32550|
|2     |Multiply_8x8__GBM1 |           2|     19512|
|3     |MM_TOP__GC0        |           1|     10647|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_arstn2rst/xpm_cdc_async_rst_inst/src_arst' to pin 'U_arstn2rst/src_arst0_inferred/i_0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1431.609 ; gain = 664.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                              | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/i_0/U_Align_fifo_2/\genblk2[0].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[1].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[2].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[3].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[4].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[5].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[6].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_2/\genblk2[7].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[0].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[1].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[2].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[3].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[4].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[5].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[6].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
|inst/i_0/U_Align_fifo_1/\genblk2[7].U_out_align_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 32              | RAM32M x 6	 | 
+---------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Multiply_8x8__GBM1 |           2|     19512|
|2     |MM_TOP_GT0         |           1|     36506|
|3     |MM_TOP_GT1         |           1|     39241|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Out_ctrl.v:112]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\U_arstn2rst/src_arst0 ' with timing assertions on output pin 'O'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Out_ctrl.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/rtl/Out_ctrl.v:80]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'BRAM_CTRL_rst' in module 'CTRL' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MM_TOP      | U_Input_align2/wdata4_r_reg[31] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align2/wdata5_r_reg[39] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align2/wdata6_r_reg[47] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align2/wdata7_r_reg[55] | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/fdata7_r_reg[48] | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/fdata6_r_reg[40] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/fdata5_r_reg[32] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/fdata4_r_reg[24] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/wdata4_r_reg[31] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/wdata5_r_reg[39] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/wdata6_r_reg[47] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|MM_TOP      | U_Input_align1/wdata7_r_reg[55] | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |  6076|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |  2302|
|6     |LUT2       | 15603|
|7     |LUT3       |  4883|
|8     |LUT4       |  4159|
|9     |LUT5       |  5519|
|10    |LUT6       |  5144|
|11    |RAM32M     |    96|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     1|
|14    |RAMB36E1   |    35|
|15    |SRL16E     |    96|
|16    |FDCE       | 16446|
|17    |FDPE       |     8|
|18    |FDRE       |   993|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------+------+
|      |Instance                                         |Module                                    |Cells |
+------+-------------------------------------------------+------------------------------------------+------+
|1     |top                                              |                                          | 61365|
|2     |  inst                                           |MM_TOP                                    | 61365|
|3     |    U_CTRL                                       |CTRL                                      |  1755|
|4     |    U_BRAM_FM_64b                                |BRAM_FM_64b                               |     8|
|5     |      U0                                         |blk_mem_gen_v8_4_4                        |     8|
|6     |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth                  |     8|
|7     |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |     8|
|8     |            \valid.cstr                          |blk_mem_gen_generic_cstr                  |     8|
|9     |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|10    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|11    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|12    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|13    |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|14    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|15    |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|16    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|17    |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|18    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|19    |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|20    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|21    |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|22    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|23    |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|24    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|25    |    U_BRAM_WM_128b                               |BRAM_WM_128b                              |   159|
|26    |      U0                                         |blk_mem_gen_v8_4_4__parameterized1        |   159|
|27    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth__parameterized0  |   159|
|28    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0           |   159|
|29    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0  |   159|
|30    |              \bindec_a.bindec_inst_a            |bindec                                    |     2|
|31    |              \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |   127|
|32    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|33    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|34    |              \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|35    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|36    |              \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|37    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|38    |              \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|39    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|40    |              \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|41    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|42    |              \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|43    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|44    |              \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|45    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|46    |              \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|47    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|48    |              \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|49    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|50    |              \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|51    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|52    |              \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|53    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|54    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|55    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|56    |              \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|57    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|58    |              \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|59    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|60    |              \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|61    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|62    |              \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|63    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|64    |              \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     1|
|65    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     1|
|66    |              \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     1|
|67    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     1|
|68    |              \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     1|
|69    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     1|
|70    |              \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|71    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|72    |              \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     1|
|73    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     1|
|74    |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized9    |     1|
|75    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|76    |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized10   |     1|
|77    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|78    |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized11   |     1|
|79    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|80    |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized12   |     1|
|81    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|82    |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized13   |     1|
|83    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|84    |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized14   |     1|
|85    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|86    |              \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized15   |     1|
|87    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|88    |              \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized16   |     1|
|89    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|90    |    U_Align_fifo_1                               |Align_fifo__xdcDup__1                     |  1077|
|91    |      \genblk2[0].U_out_align_fifo               |out_align_fifo__xdcDup__1                 |    85|
|92    |        U0                                       |fifo_generator_v13_2_5                    |    85|
|93    |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_297          |    85|
|94    |            \gconvfifo.rf                        |fifo_generator_top_298                    |    85|
|95    |              \grf.rf                            |fifo_generator_ramfifo_299                |    85|
|96    |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_300                              |    18|
|97    |                  \grss.rsts                     |rd_status_flags_ss_307                    |     3|
|98    |                  rpntr                          |rd_bin_cntr_308                           |    15|
|99    |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_301                              |    28|
|100   |                  \gwss.wsts                     |wr_status_flags_ss_305                    |     5|
|101   |                  wpntr                          |wr_bin_cntr_306                           |    23|
|102   |                \gntv_or_sync_fifo.mem           |memory_302                                |    38|
|103   |                  \gdm.dm_gen.dm                 |dmem_304                                  |    38|
|104   |                rstblk                           |reset_blk_ramfifo_303                     |     1|
|105   |      \genblk2[1].U_out_align_fifo               |out_align_fifo__xdcDup__2                 |    85|
|106   |        U0                                       |fifo_generator_v13_2_5__30                |    85|
|107   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_285          |    85|
|108   |            \gconvfifo.rf                        |fifo_generator_top_286                    |    85|
|109   |              \grf.rf                            |fifo_generator_ramfifo_287                |    85|
|110   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_288                              |    18|
|111   |                  \grss.rsts                     |rd_status_flags_ss_295                    |     3|
|112   |                  rpntr                          |rd_bin_cntr_296                           |    15|
|113   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_289                              |    28|
|114   |                  \gwss.wsts                     |wr_status_flags_ss_293                    |     5|
|115   |                  wpntr                          |wr_bin_cntr_294                           |    23|
|116   |                \gntv_or_sync_fifo.mem           |memory_290                                |    38|
|117   |                  \gdm.dm_gen.dm                 |dmem_292                                  |    38|
|118   |                rstblk                           |reset_blk_ramfifo_291                     |     1|
|119   |      \genblk2[2].U_out_align_fifo               |out_align_fifo__xdcDup__3                 |    85|
|120   |        U0                                       |fifo_generator_v13_2_5__29                |    85|
|121   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_273          |    85|
|122   |            \gconvfifo.rf                        |fifo_generator_top_274                    |    85|
|123   |              \grf.rf                            |fifo_generator_ramfifo_275                |    85|
|124   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_276                              |    18|
|125   |                  \grss.rsts                     |rd_status_flags_ss_283                    |     3|
|126   |                  rpntr                          |rd_bin_cntr_284                           |    15|
|127   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_277                              |    28|
|128   |                  \gwss.wsts                     |wr_status_flags_ss_281                    |     5|
|129   |                  wpntr                          |wr_bin_cntr_282                           |    23|
|130   |                \gntv_or_sync_fifo.mem           |memory_278                                |    38|
|131   |                  \gdm.dm_gen.dm                 |dmem_280                                  |    38|
|132   |                rstblk                           |reset_blk_ramfifo_279                     |     1|
|133   |      \genblk2[3].U_out_align_fifo               |out_align_fifo__xdcDup__4                 |    85|
|134   |        U0                                       |fifo_generator_v13_2_5__28                |    85|
|135   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_261          |    85|
|136   |            \gconvfifo.rf                        |fifo_generator_top_262                    |    85|
|137   |              \grf.rf                            |fifo_generator_ramfifo_263                |    85|
|138   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_264                              |    18|
|139   |                  \grss.rsts                     |rd_status_flags_ss_271                    |     3|
|140   |                  rpntr                          |rd_bin_cntr_272                           |    15|
|141   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_265                              |    28|
|142   |                  \gwss.wsts                     |wr_status_flags_ss_269                    |     5|
|143   |                  wpntr                          |wr_bin_cntr_270                           |    23|
|144   |                \gntv_or_sync_fifo.mem           |memory_266                                |    38|
|145   |                  \gdm.dm_gen.dm                 |dmem_268                                  |    38|
|146   |                rstblk                           |reset_blk_ramfifo_267                     |     1|
|147   |      \genblk2[4].U_out_align_fifo               |out_align_fifo__xdcDup__5                 |    85|
|148   |        U0                                       |fifo_generator_v13_2_5__27                |    85|
|149   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_249          |    85|
|150   |            \gconvfifo.rf                        |fifo_generator_top_250                    |    85|
|151   |              \grf.rf                            |fifo_generator_ramfifo_251                |    85|
|152   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_252                              |    18|
|153   |                  \grss.rsts                     |rd_status_flags_ss_259                    |     3|
|154   |                  rpntr                          |rd_bin_cntr_260                           |    15|
|155   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_253                              |    28|
|156   |                  \gwss.wsts                     |wr_status_flags_ss_257                    |     5|
|157   |                  wpntr                          |wr_bin_cntr_258                           |    23|
|158   |                \gntv_or_sync_fifo.mem           |memory_254                                |    38|
|159   |                  \gdm.dm_gen.dm                 |dmem_256                                  |    38|
|160   |                rstblk                           |reset_blk_ramfifo_255                     |     1|
|161   |      \genblk2[5].U_out_align_fifo               |out_align_fifo__xdcDup__6                 |    85|
|162   |        U0                                       |fifo_generator_v13_2_5__26                |    85|
|163   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_237          |    85|
|164   |            \gconvfifo.rf                        |fifo_generator_top_238                    |    85|
|165   |              \grf.rf                            |fifo_generator_ramfifo_239                |    85|
|166   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_240                              |    18|
|167   |                  \grss.rsts                     |rd_status_flags_ss_247                    |     3|
|168   |                  rpntr                          |rd_bin_cntr_248                           |    15|
|169   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_241                              |    28|
|170   |                  \gwss.wsts                     |wr_status_flags_ss_245                    |     5|
|171   |                  wpntr                          |wr_bin_cntr_246                           |    23|
|172   |                \gntv_or_sync_fifo.mem           |memory_242                                |    38|
|173   |                  \gdm.dm_gen.dm                 |dmem_244                                  |    38|
|174   |                rstblk                           |reset_blk_ramfifo_243                     |     1|
|175   |      \genblk2[6].U_out_align_fifo               |out_align_fifo__xdcDup__7                 |    85|
|176   |        U0                                       |fifo_generator_v13_2_5__25                |    85|
|177   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_225          |    85|
|178   |            \gconvfifo.rf                        |fifo_generator_top_226                    |    85|
|179   |              \grf.rf                            |fifo_generator_ramfifo_227                |    85|
|180   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_228                              |    18|
|181   |                  \grss.rsts                     |rd_status_flags_ss_235                    |     3|
|182   |                  rpntr                          |rd_bin_cntr_236                           |    15|
|183   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_229                              |    28|
|184   |                  \gwss.wsts                     |wr_status_flags_ss_233                    |     5|
|185   |                  wpntr                          |wr_bin_cntr_234                           |    23|
|186   |                \gntv_or_sync_fifo.mem           |memory_230                                |    38|
|187   |                  \gdm.dm_gen.dm                 |dmem_232                                  |    38|
|188   |                rstblk                           |reset_blk_ramfifo_231                     |     1|
|189   |      \genblk2[7].U_out_align_fifo               |out_align_fifo__xdcDup__8                 |    85|
|190   |        U0                                       |fifo_generator_v13_2_5__24                |    85|
|191   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_213          |    85|
|192   |            \gconvfifo.rf                        |fifo_generator_top_214                    |    85|
|193   |              \grf.rf                            |fifo_generator_ramfifo_215                |    85|
|194   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_216                              |    18|
|195   |                  \grss.rsts                     |rd_status_flags_ss_223                    |     3|
|196   |                  rpntr                          |rd_bin_cntr_224                           |    15|
|197   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_217                              |    28|
|198   |                  \gwss.wsts                     |wr_status_flags_ss_221                    |     5|
|199   |                  wpntr                          |wr_bin_cntr_222                           |    23|
|200   |                \gntv_or_sync_fifo.mem           |memory_218                                |    38|
|201   |                  \gdm.dm_gen.dm                 |dmem_220                                  |    38|
|202   |                rstblk                           |reset_blk_ramfifo_219                     |     1|
|203   |    U_Align_fifo_2                               |Align_fifo                                |  1067|
|204   |      \genblk2[0].U_out_align_fifo               |out_align_fifo__xdcDup__9                 |    85|
|205   |        U0                                       |fifo_generator_v13_2_5__23                |    85|
|206   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_201          |    85|
|207   |            \gconvfifo.rf                        |fifo_generator_top_202                    |    85|
|208   |              \grf.rf                            |fifo_generator_ramfifo_203                |    85|
|209   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_204                              |    18|
|210   |                  \grss.rsts                     |rd_status_flags_ss_211                    |     3|
|211   |                  rpntr                          |rd_bin_cntr_212                           |    15|
|212   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_205                              |    28|
|213   |                  \gwss.wsts                     |wr_status_flags_ss_209                    |     5|
|214   |                  wpntr                          |wr_bin_cntr_210                           |    23|
|215   |                \gntv_or_sync_fifo.mem           |memory_206                                |    38|
|216   |                  \gdm.dm_gen.dm                 |dmem_208                                  |    38|
|217   |                rstblk                           |reset_blk_ramfifo_207                     |     1|
|218   |      \genblk2[1].U_out_align_fifo               |out_align_fifo__xdcDup__10                |    85|
|219   |        U0                                       |fifo_generator_v13_2_5__22                |    85|
|220   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_189          |    85|
|221   |            \gconvfifo.rf                        |fifo_generator_top_190                    |    85|
|222   |              \grf.rf                            |fifo_generator_ramfifo_191                |    85|
|223   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_192                              |    18|
|224   |                  \grss.rsts                     |rd_status_flags_ss_199                    |     3|
|225   |                  rpntr                          |rd_bin_cntr_200                           |    15|
|226   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_193                              |    28|
|227   |                  \gwss.wsts                     |wr_status_flags_ss_197                    |     5|
|228   |                  wpntr                          |wr_bin_cntr_198                           |    23|
|229   |                \gntv_or_sync_fifo.mem           |memory_194                                |    38|
|230   |                  \gdm.dm_gen.dm                 |dmem_196                                  |    38|
|231   |                rstblk                           |reset_blk_ramfifo_195                     |     1|
|232   |      \genblk2[2].U_out_align_fifo               |out_align_fifo__xdcDup__11                |    85|
|233   |        U0                                       |fifo_generator_v13_2_5__21                |    85|
|234   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_177          |    85|
|235   |            \gconvfifo.rf                        |fifo_generator_top_178                    |    85|
|236   |              \grf.rf                            |fifo_generator_ramfifo_179                |    85|
|237   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_180                              |    18|
|238   |                  \grss.rsts                     |rd_status_flags_ss_187                    |     3|
|239   |                  rpntr                          |rd_bin_cntr_188                           |    15|
|240   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_181                              |    28|
|241   |                  \gwss.wsts                     |wr_status_flags_ss_185                    |     5|
|242   |                  wpntr                          |wr_bin_cntr_186                           |    23|
|243   |                \gntv_or_sync_fifo.mem           |memory_182                                |    38|
|244   |                  \gdm.dm_gen.dm                 |dmem_184                                  |    38|
|245   |                rstblk                           |reset_blk_ramfifo_183                     |     1|
|246   |      \genblk2[3].U_out_align_fifo               |out_align_fifo__xdcDup__12                |    85|
|247   |        U0                                       |fifo_generator_v13_2_5__20                |    85|
|248   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_165          |    85|
|249   |            \gconvfifo.rf                        |fifo_generator_top_166                    |    85|
|250   |              \grf.rf                            |fifo_generator_ramfifo_167                |    85|
|251   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_168                              |    18|
|252   |                  \grss.rsts                     |rd_status_flags_ss_175                    |     3|
|253   |                  rpntr                          |rd_bin_cntr_176                           |    15|
|254   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_169                              |    28|
|255   |                  \gwss.wsts                     |wr_status_flags_ss_173                    |     5|
|256   |                  wpntr                          |wr_bin_cntr_174                           |    23|
|257   |                \gntv_or_sync_fifo.mem           |memory_170                                |    38|
|258   |                  \gdm.dm_gen.dm                 |dmem_172                                  |    38|
|259   |                rstblk                           |reset_blk_ramfifo_171                     |     1|
|260   |      \genblk2[4].U_out_align_fifo               |out_align_fifo__xdcDup__13                |    85|
|261   |        U0                                       |fifo_generator_v13_2_5__19                |    85|
|262   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_153          |    85|
|263   |            \gconvfifo.rf                        |fifo_generator_top_154                    |    85|
|264   |              \grf.rf                            |fifo_generator_ramfifo_155                |    85|
|265   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_156                              |    18|
|266   |                  \grss.rsts                     |rd_status_flags_ss_163                    |     3|
|267   |                  rpntr                          |rd_bin_cntr_164                           |    15|
|268   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_157                              |    28|
|269   |                  \gwss.wsts                     |wr_status_flags_ss_161                    |     5|
|270   |                  wpntr                          |wr_bin_cntr_162                           |    23|
|271   |                \gntv_or_sync_fifo.mem           |memory_158                                |    38|
|272   |                  \gdm.dm_gen.dm                 |dmem_160                                  |    38|
|273   |                rstblk                           |reset_blk_ramfifo_159                     |     1|
|274   |      \genblk2[5].U_out_align_fifo               |out_align_fifo__xdcDup__14                |    85|
|275   |        U0                                       |fifo_generator_v13_2_5__18                |    85|
|276   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_141          |    85|
|277   |            \gconvfifo.rf                        |fifo_generator_top_142                    |    85|
|278   |              \grf.rf                            |fifo_generator_ramfifo_143                |    85|
|279   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_144                              |    18|
|280   |                  \grss.rsts                     |rd_status_flags_ss_151                    |     3|
|281   |                  rpntr                          |rd_bin_cntr_152                           |    15|
|282   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_145                              |    28|
|283   |                  \gwss.wsts                     |wr_status_flags_ss_149                    |     5|
|284   |                  wpntr                          |wr_bin_cntr_150                           |    23|
|285   |                \gntv_or_sync_fifo.mem           |memory_146                                |    38|
|286   |                  \gdm.dm_gen.dm                 |dmem_148                                  |    38|
|287   |                rstblk                           |reset_blk_ramfifo_147                     |     1|
|288   |      \genblk2[6].U_out_align_fifo               |out_align_fifo__xdcDup__15                |    85|
|289   |        U0                                       |fifo_generator_v13_2_5__17                |    85|
|290   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth_129          |    85|
|291   |            \gconvfifo.rf                        |fifo_generator_top_130                    |    85|
|292   |              \grf.rf                            |fifo_generator_ramfifo_131                |    85|
|293   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic_132                              |    18|
|294   |                  \grss.rsts                     |rd_status_flags_ss_139                    |     3|
|295   |                  rpntr                          |rd_bin_cntr_140                           |    15|
|296   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic_133                              |    28|
|297   |                  \gwss.wsts                     |wr_status_flags_ss_137                    |     5|
|298   |                  wpntr                          |wr_bin_cntr_138                           |    23|
|299   |                \gntv_or_sync_fifo.mem           |memory_134                                |    38|
|300   |                  \gdm.dm_gen.dm                 |dmem_136                                  |    38|
|301   |                rstblk                           |reset_blk_ramfifo_135                     |     1|
|302   |      \genblk2[7].U_out_align_fifo               |out_align_fifo                            |    85|
|303   |        U0                                       |fifo_generator_v13_2_5__16                |    85|
|304   |          inst_fifo_gen                          |fifo_generator_v13_2_5_synth              |    85|
|305   |            \gconvfifo.rf                        |fifo_generator_top                        |    85|
|306   |              \grf.rf                            |fifo_generator_ramfifo                    |    85|
|307   |                \gntv_or_sync_fifo.gl0.rd        |rd_logic                                  |    18|
|308   |                  \grss.rsts                     |rd_status_flags_ss                        |     3|
|309   |                  rpntr                          |rd_bin_cntr                               |    15|
|310   |                \gntv_or_sync_fifo.gl0.wr        |wr_logic                                  |    28|
|311   |                  \gwss.wsts                     |wr_status_flags_ss                        |     5|
|312   |                  wpntr                          |wr_bin_cntr                               |    23|
|313   |                \gntv_or_sync_fifo.mem           |memory                                    |    38|
|314   |                  \gdm.dm_gen.dm                 |dmem                                      |    38|
|315   |                rstblk                           |reset_blk_ramfifo                         |     1|
|316   |    U_FM_reshape                                 |FM_reshape                                |   377|
|317   |    U_Input_align1                               |Input_align                               |  1211|
|318   |    U_Input_align2                               |Input_align_0                             |   399|
|319   |    U_Multiply_8x8_1                             |Multiply_8x8                              | 26691|
|320   |      \genblk1[0].U_MAC                          |MAC_65                                    |   488|
|321   |      \genblk1[10].U_MAC                         |MAC_66                                    |   336|
|322   |      \genblk1[11].U_MAC                         |MAC_67                                    |   431|
|323   |      \genblk1[12].U_MAC                         |MAC_68                                    |   431|
|324   |      \genblk1[13].U_MAC                         |MAC_69                                    |   431|
|325   |      \genblk1[14].U_MAC                         |MAC_70                                    |   336|
|326   |      \genblk1[15].U_MAC                         |MAC_71                                    |   617|
|327   |      \genblk1[16].U_MAC                         |MAC_72                                    |   431|
|328   |      \genblk1[17].U_MAC                         |MAC_73                                    |   431|
|329   |      \genblk1[18].U_MAC                         |MAC_74                                    |   336|
|330   |      \genblk1[19].U_MAC                         |MAC_75                                    |   675|
|331   |      \genblk1[1].U_MAC                          |MAC_76                                    |   432|
|332   |      \genblk1[20].U_MAC                         |MAC_77                                    |   431|
|333   |      \genblk1[21].U_MAC                         |MAC_78                                    |   431|
|334   |      \genblk1[22].U_MAC                         |MAC_79                                    |   336|
|335   |      \genblk1[23].U_MAC                         |MAC_80                                    |   579|
|336   |      \genblk1[24].U_MAC                         |MAC_81                                    |   431|
|337   |      \genblk1[25].U_MAC                         |MAC_82                                    |   431|
|338   |      \genblk1[26].U_MAC                         |MAC_83                                    |   336|
|339   |      \genblk1[27].U_MAC                         |MAC_84                                    |   713|
|340   |      \genblk1[28].U_MAC                         |MAC_85                                    |   431|
|341   |      \genblk1[29].U_MAC                         |MAC_86                                    |   431|
|342   |      \genblk1[2].U_MAC                          |MAC_87                                    |   335|
|343   |      \genblk1[30].U_MAC                         |MAC_88                                    |   336|
|344   |      \genblk1[31].U_MAC                         |MAC_89                                    |   541|
|345   |      \genblk1[32].U_MAC                         |MAC_90                                    |   445|
|346   |      \genblk1[33].U_MAC                         |MAC_91                                    |   431|
|347   |      \genblk1[34].U_MAC                         |MAC_92                                    |   335|
|348   |      \genblk1[35].U_MAC                         |MAC_93                                    |   431|
|349   |      \genblk1[36].U_MAC                         |MAC_94                                    |   431|
|350   |      \genblk1[37].U_MAC                         |MAC_95                                    |   431|
|351   |      \genblk1[38].U_MAC                         |MAC_96                                    |   336|
|352   |      \genblk1[39].U_MAC                         |MAC_97                                    |   503|
|353   |      \genblk1[3].U_MAC                          |MAC_98                                    |   599|
|354   |      \genblk1[40].U_MAC                         |MAC_99                                    |   431|
|355   |      \genblk1[41].U_MAC                         |MAC_100                                   |   431|
|356   |      \genblk1[42].U_MAC                         |MAC_101                                   |   335|
|357   |      \genblk1[43].U_MAC                         |MAC_102                                   |   431|
|358   |      \genblk1[44].U_MAC                         |MAC_103                                   |   431|
|359   |      \genblk1[45].U_MAC                         |MAC_104                                   |   431|
|360   |      \genblk1[46].U_MAC                         |MAC_105                                   |   336|
|361   |      \genblk1[47].U_MAC                         |MAC_106                                   |   471|
|362   |      \genblk1[48].U_MAC                         |MAC_107                                   |   431|
|363   |      \genblk1[49].U_MAC                         |MAC_108                                   |   431|
|364   |      \genblk1[4].U_MAC                          |MAC_109                                   |   435|
|365   |      \genblk1[50].U_MAC                         |MAC_110                                   |   335|
|366   |      \genblk1[51].U_MAC                         |MAC_111                                   |   431|
|367   |      \genblk1[52].U_MAC                         |MAC_112                                   |   431|
|368   |      \genblk1[53].U_MAC                         |MAC_113                                   |   431|
|369   |      \genblk1[54].U_MAC                         |MAC_114                                   |   336|
|370   |      \genblk1[55].U_MAC                         |MAC_115                                   |   427|
|371   |      \genblk1[56].U_MAC                         |MAC_116                                   |   360|
|372   |      \genblk1[57].U_MAC                         |MAC_117                                   |   360|
|373   |      \genblk1[58].U_MAC                         |MAC_118                                   |   264|
|374   |      \genblk1[59].U_MAC                         |MAC_119                                   |   360|
|375   |      \genblk1[5].U_MAC                          |MAC_120                                   |   431|
|376   |      \genblk1[60].U_MAC                         |MAC_121                                   |   360|
|377   |      \genblk1[61].U_MAC                         |MAC_122                                   |   360|
|378   |      \genblk1[62].U_MAC                         |MAC_123                                   |   269|
|379   |      \genblk1[63].U_MAC                         |MAC_124                                   |   318|
|380   |      \genblk1[6].U_MAC                          |MAC_125                                   |   338|
|381   |      \genblk1[7].U_MAC                          |MAC_126                                   |   335|
|382   |      \genblk1[8].U_MAC                          |MAC_127                                   |   431|
|383   |      \genblk1[9].U_MAC                          |MAC_128                                   |   441|
|384   |    U_Multiply_8x8_2                             |Multiply_8x8_1                            | 23260|
|385   |      \genblk1[0].U_MAC                          |MAC                                       |   337|
|386   |      \genblk1[10].U_MAC                         |MAC_2                                     |   431|
|387   |      \genblk1[11].U_MAC                         |MAC_3                                     |   541|
|388   |      \genblk1[12].U_MAC                         |MAC_4                                     |   335|
|389   |      \genblk1[13].U_MAC                         |MAC_5                                     |   335|
|390   |      \genblk1[14].U_MAC                         |MAC_6                                     |   431|
|391   |      \genblk1[15].U_MAC                         |MAC_7                                     |   335|
|392   |      \genblk1[16].U_MAC                         |MAC_8                                     |   335|
|393   |      \genblk1[17].U_MAC                         |MAC_9                                     |   335|
|394   |      \genblk1[18].U_MAC                         |MAC_10                                    |   431|
|395   |      \genblk1[19].U_MAC                         |MAC_11                                    |   335|
|396   |      \genblk1[1].U_MAC                          |MAC_12                                    |   427|
|397   |      \genblk1[20].U_MAC                         |MAC_13                                    |   302|
|398   |      \genblk1[21].U_MAC                         |MAC_14                                    |   335|
|399   |      \genblk1[22].U_MAC                         |MAC_15                                    |   431|
|400   |      \genblk1[23].U_MAC                         |MAC_16                                    |   335|
|401   |      \genblk1[24].U_MAC                         |MAC_17                                    |   335|
|402   |      \genblk1[25].U_MAC                         |MAC_18                                    |   335|
|403   |      \genblk1[26].U_MAC                         |MAC_19                                    |   479|
|404   |      \genblk1[27].U_MAC                         |MAC_20                                    |   335|
|405   |      \genblk1[28].U_MAC                         |MAC_21                                    |   335|
|406   |      \genblk1[29].U_MAC                         |MAC_22                                    |   335|
|407   |      \genblk1[2].U_MAC                          |MAC_23                                    |   432|
|408   |      \genblk1[30].U_MAC                         |MAC_24                                    |   443|
|409   |      \genblk1[31].U_MAC                         |MAC_25                                    |   335|
|410   |      \genblk1[32].U_MAC                         |MAC_26                                    |   335|
|411   |      \genblk1[33].U_MAC                         |MAC_27                                    |   335|
|412   |      \genblk1[34].U_MAC                         |MAC_28                                    |   431|
|413   |      \genblk1[35].U_MAC                         |MAC_29                                    |   335|
|414   |      \genblk1[36].U_MAC                         |MAC_30                                    |   335|
|415   |      \genblk1[37].U_MAC                         |MAC_31                                    |   335|
|416   |      \genblk1[38].U_MAC                         |MAC_32                                    |   431|
|417   |      \genblk1[39].U_MAC                         |MAC_33                                    |   335|
|418   |      \genblk1[3].U_MAC                          |MAC_34                                    |   335|
|419   |      \genblk1[40].U_MAC                         |MAC_35                                    |   335|
|420   |      \genblk1[41].U_MAC                         |MAC_36                                    |   335|
|421   |      \genblk1[42].U_MAC                         |MAC_37                                    |   447|
|422   |      \genblk1[43].U_MAC                         |MAC_38                                    |   349|
|423   |      \genblk1[44].U_MAC                         |MAC_39                                    |   335|
|424   |      \genblk1[45].U_MAC                         |MAC_40                                    |   335|
|425   |      \genblk1[46].U_MAC                         |MAC_41                                    |   439|
|426   |      \genblk1[47].U_MAC                         |MAC_42                                    |   335|
|427   |      \genblk1[48].U_MAC                         |MAC_43                                    |   335|
|428   |      \genblk1[49].U_MAC                         |MAC_44                                    |   335|
|429   |      \genblk1[4].U_MAC                          |MAC_45                                    |   339|
|430   |      \genblk1[50].U_MAC                         |MAC_46                                    |   431|
|431   |      \genblk1[51].U_MAC                         |MAC_47                                    |   335|
|432   |      \genblk1[52].U_MAC                         |MAC_48                                    |   335|
|433   |      \genblk1[53].U_MAC                         |MAC_49                                    |   335|
|434   |      \genblk1[54].U_MAC                         |MAC_50                                    |   431|
|435   |      \genblk1[55].U_MAC                         |MAC_51                                    |   335|
|436   |      \genblk1[56].U_MAC                         |MAC_52                                    |   264|
|437   |      \genblk1[57].U_MAC                         |MAC_53                                    |   264|
|438   |      \genblk1[58].U_MAC                         |MAC_54                                    |   360|
|439   |      \genblk1[59].U_MAC                         |MAC_55                                    |   274|
|440   |      \genblk1[5].U_MAC                          |MAC_56                                    |   335|
|441   |      \genblk1[60].U_MAC                         |MAC_57                                    |   264|
|442   |      \genblk1[61].U_MAC                         |MAC_58                                    |   264|
|443   |      \genblk1[62].U_MAC                         |MAC_59                                    |   360|
|444   |      \genblk1[63].U_MAC                         |MAC_60                                    |   264|
|445   |      \genblk1[6].U_MAC                          |MAC_61                                    |   451|
|446   |      \genblk1[7].U_MAC                          |MAC_62                                    |   657|
|447   |      \genblk1[8].U_MAC                          |MAC_63                                    |   335|
|448   |      \genblk1[9].U_MAC                          |MAC_64                                    |   465|
|449   |    U_Multiply_ctrl                              |Multiply_ctrl                             |   864|
|450   |    U_Out_ctrl                                   |Out_ctrl                                  |   210|
|451   |    U_WM_reshape                                 |WM_reshape                                |   509|
|452   |    U_arstn2rst                                  |arstn2rst                                 |     7|
|453   |      xpm_cdc_async_rst_inst                     |xpm_cdc_async_rst                         |     5|
+------+-------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 1531.430 ; gain = 764.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:51 . Memory (MB): peak = 1531.430 ; gain = 764.113
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 1531.430 ; gain = 764.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1531.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1556.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 108 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:14 . Memory (MB): peak = 1556.855 ; gain = 1085.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1556.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/design_1_MM_TOP_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.855 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.855 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 452 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1556.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Architecture/Intelligent-Architecture/Lab5-Naive-TPU/lab5_proj/proj/PE.runs/design_1_MM_TOP_0_0_synth_1/design_1_MM_TOP_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_MM_TOP_0_0_utilization_synth.rpt -pb design_1_MM_TOP_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 15:42:04 2023...
