<profile>

<section name = "Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6'" level="0">
<item name = "Date">Wed Nov 13 12:41:21 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">matmul</item>
<item name = "Solution">lab1sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.217 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">133, 133, 1.330 us, 1.330 us, 133, 133, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_5_VITIS_LOOP_32_6">131, 131, 5, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 136, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 80, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 161, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_16_1_1_U9">mul_8ns_8ns_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8ns_8ns_16_1_1_U10">mul_8ns_8ns_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_16ns_17_4_1_U11">mac_muladd_8ns_8ns_16ns_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_17_4_1_U12">mac_muladd_8ns_8ns_16ns_17_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="C_V_d0">+, 0, 0, 25, 18, 18</column>
<column name="add_ln31_1_fu_243_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln31_fu_220_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln32_fu_375_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln37_fu_369_p2">+, 0, 0, 14, 7, 7</column>
<column name="icmp_ln31_fu_214_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln32_fu_229_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="or_ln31_1_fu_305_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln31_2_fu_316_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln31_fu_294_p2">or, 0, 0, 5, 5, 1</column>
<column name="select_ln31_1_fu_261_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln31_2_fu_281_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln31_fu_235_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln35_fu_336_p2">xor, 0, 0, 6, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten26_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_62">9, 2, 4, 8</column>
<column name="indvar_flatten26_fu_66">9, 2, 8, 16</column>
<column name="j_fu_58">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln37_reg_546">7, 0, 7, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_62">4, 0, 4, 0</column>
<column name="indvar_flatten26_fu_66">8, 0, 8, 0</column>
<column name="j_fu_58">5, 0, 5, 0</column>
<column name="mul_ln1494_1_reg_566">16, 0, 16, 0</column>
<column name="mul_ln1494_1_reg_566_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="mul_ln1494_2_reg_571">16, 0, 16, 0</column>
<column name="mul_ln1494_2_reg_571_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="add_ln37_reg_546">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6, return value</column>
<column name="A_V_address0">out, 5, ap_memory, A_V, array</column>
<column name="A_V_ce0">out, 1, ap_memory, A_V, array</column>
<column name="A_V_q0">in, 8, ap_memory, A_V, array</column>
<column name="A_V_address1">out, 5, ap_memory, A_V, array</column>
<column name="A_V_ce1">out, 1, ap_memory, A_V, array</column>
<column name="A_V_q1">in, 8, ap_memory, A_V, array</column>
<column name="A_V_address2">out, 5, ap_memory, A_V, array</column>
<column name="A_V_ce2">out, 1, ap_memory, A_V, array</column>
<column name="A_V_q2">in, 8, ap_memory, A_V, array</column>
<column name="A_V_address3">out, 5, ap_memory, A_V, array</column>
<column name="A_V_ce3">out, 1, ap_memory, A_V, array</column>
<column name="A_V_q3">in, 8, ap_memory, A_V, array</column>
<column name="B_V_address0">out, 6, ap_memory, B_V, array</column>
<column name="B_V_ce0">out, 1, ap_memory, B_V, array</column>
<column name="B_V_q0">in, 8, ap_memory, B_V, array</column>
<column name="B_V_address1">out, 6, ap_memory, B_V, array</column>
<column name="B_V_ce1">out, 1, ap_memory, B_V, array</column>
<column name="B_V_q1">in, 8, ap_memory, B_V, array</column>
<column name="B_V_address2">out, 6, ap_memory, B_V, array</column>
<column name="B_V_ce2">out, 1, ap_memory, B_V, array</column>
<column name="B_V_q2">in, 8, ap_memory, B_V, array</column>
<column name="B_V_address3">out, 6, ap_memory, B_V, array</column>
<column name="B_V_ce3">out, 1, ap_memory, B_V, array</column>
<column name="B_V_q3">in, 8, ap_memory, B_V, array</column>
<column name="C_V_address0">out, 7, ap_memory, C_V, array</column>
<column name="C_V_ce0">out, 1, ap_memory, C_V, array</column>
<column name="C_V_we0">out, 1, ap_memory, C_V, array</column>
<column name="C_V_d0">out, 18, ap_memory, C_V, array</column>
</table>
</item>
</section>
</profile>
