// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_2_proc_HH_
#define _Loop_2_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_target_sitofphbi.h"
#include "hls_target_fpext_ibs.h"
#include "hls_target_dmul_6jbC.h"

namespace ap_rtl {

struct Loop_2_proc : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<128> > p_mul_stencil_stream_V_value_V_dout;
    sc_in< sc_logic > p_mul_stencil_stream_V_value_V_empty_n;
    sc_out< sc_logic > p_mul_stencil_stream_V_value_V_read;
    sc_out< sc_lv<32> > p_p2_mul1_stencil_stream_V_value_V_din;
    sc_in< sc_logic > p_p2_mul1_stencil_stream_V_value_V_full_n;
    sc_out< sc_logic > p_p2_mul1_stencil_stream_V_value_V_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    Loop_2_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_2_proc);

    ~Loop_2_proc();

    sc_trace_file* mVcdFile;

    hls_target_sitofphbi<1,8,32,32>* hls_target_sitofphbi_U30;
    hls_target_sitofphbi<1,8,32,32>* hls_target_sitofphbi_U31;
    hls_target_sitofphbi<1,8,32,32>* hls_target_sitofphbi_U32;
    hls_target_sitofphbi<1,8,32,32>* hls_target_sitofphbi_U33;
    hls_target_fpext_ibs<1,2,32,64>* hls_target_fpext_ibs_U34;
    hls_target_fpext_ibs<1,2,32,64>* hls_target_fpext_ibs_U35;
    hls_target_fpext_ibs<1,2,32,64>* hls_target_fpext_ibs_U36;
    hls_target_fpext_ibs<1,2,32,64>* hls_target_fpext_ibs_U37;
    hls_target_dmul_6jbC<1,10,64,64,64>* hls_target_dmul_6jbC_U38;
    hls_target_dmul_6jbC<1,10,64,64,64>* hls_target_dmul_6jbC_U39;
    hls_target_dmul_6jbC<1,10,64,64,64>* hls_target_dmul_6jbC_U40;
    hls_target_dmul_6jbC<1,10,64,64,64>* hls_target_dmul_6jbC_U41;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > real_start_status_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > start_control_reg;
    sc_signal< sc_logic > p_mul_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_808;
    sc_signal< sc_logic > p_p2_mul1_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter26_exitcond_flatten_reg_808;
    sc_signal< sc_lv<21> > indvar_flatten_reg_115;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_170_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_exitcond_flatten_reg_808;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter25_exitcond_flatten_reg_808;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_176_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > p_381_fu_182_p1;
    sc_signal< sc_lv<32> > p_381_reg_817;
    sc_signal< sc_lv<32> > p_mul_stencil_value_0_reg_822;
    sc_signal< sc_lv<32> > p_mul_stencil_value_0_1_reg_827;
    sc_signal< sc_lv<32> > p_mul_stencil_value_0_2_reg_832;
    sc_signal< sc_lv<32> > grp_fu_126_p1;
    sc_signal< sc_lv<32> > p_382_reg_837;
    sc_signal< sc_lv<32> > grp_fu_129_p1;
    sc_signal< sc_lv<32> > p_391_reg_842;
    sc_signal< sc_lv<32> > grp_fu_132_p1;
    sc_signal< sc_lv<32> > p_400_reg_847;
    sc_signal< sc_lv<32> > grp_fu_135_p1;
    sc_signal< sc_lv<32> > p_409_reg_852;
    sc_signal< sc_lv<64> > grp_fu_138_p1;
    sc_signal< sc_lv<64> > p_383_reg_857;
    sc_signal< sc_lv<64> > grp_fu_141_p1;
    sc_signal< sc_lv<64> > p_392_reg_862;
    sc_signal< sc_lv<64> > grp_fu_144_p1;
    sc_signal< sc_lv<64> > p_401_reg_867;
    sc_signal< sc_lv<64> > grp_fu_147_p1;
    sc_signal< sc_lv<64> > p_410_reg_872;
    sc_signal< sc_lv<64> > grp_fu_150_p2;
    sc_signal< sc_lv<64> > p_384_reg_877;
    sc_signal< sc_lv<64> > grp_fu_155_p2;
    sc_signal< sc_lv<64> > p_393_reg_882;
    sc_signal< sc_lv<64> > grp_fu_160_p2;
    sc_signal< sc_lv<64> > p_402_reg_887;
    sc_signal< sc_lv<64> > grp_fu_165_p2;
    sc_signal< sc_lv<64> > p_411_reg_892;
    sc_signal< sc_lv<1> > p_Result_s_reg_897;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_p_Result_s_reg_897;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_p_Result_s_reg_897;
    sc_signal< sc_lv<52> > loc_V_2_fu_237_p1;
    sc_signal< sc_lv<52> > loc_V_2_reg_902;
    sc_signal< sc_lv<1> > isNeg_fu_251_p3;
    sc_signal< sc_lv<1> > isNeg_reg_907;
    sc_signal< sc_lv<12> > sh_assign_2_fu_269_p3;
    sc_signal< sc_lv<12> > sh_assign_2_reg_912;
    sc_signal< sc_lv<1> > p_Result_4_reg_917;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_p_Result_4_reg_917;
    sc_signal< sc_lv<52> > loc_V_4_fu_298_p1;
    sc_signal< sc_lv<52> > loc_V_4_reg_922;
    sc_signal< sc_lv<1> > isNeg_1_fu_312_p3;
    sc_signal< sc_lv<1> > isNeg_1_reg_927;
    sc_signal< sc_lv<12> > sh_assign_4_fu_330_p3;
    sc_signal< sc_lv<12> > sh_assign_4_reg_932;
    sc_signal< sc_lv<64> > p_Val2_17_fu_338_p1;
    sc_signal< sc_lv<64> > p_Val2_17_reg_937;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter23_p_Val2_17_reg_937;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter24_p_Val2_17_reg_937;
    sc_signal< sc_lv<52> > loc_V_6_fu_351_p1;
    sc_signal< sc_lv<52> > loc_V_6_reg_942;
    sc_signal< sc_lv<1> > isNeg_2_fu_365_p3;
    sc_signal< sc_lv<1> > isNeg_2_reg_947;
    sc_signal< sc_lv<12> > sh_assign_6_fu_383_p3;
    sc_signal< sc_lv<12> > sh_assign_6_reg_952;
    sc_signal< sc_lv<64> > p_Val2_21_fu_391_p1;
    sc_signal< sc_lv<64> > p_Val2_21_reg_957;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter23_p_Val2_21_reg_957;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter24_p_Val2_21_reg_957;
    sc_signal< sc_lv<52> > loc_V_8_fu_404_p1;
    sc_signal< sc_lv<52> > loc_V_8_reg_962;
    sc_signal< sc_lv<1> > isNeg_3_fu_418_p3;
    sc_signal< sc_lv<1> > isNeg_3_reg_967;
    sc_signal< sc_lv<12> > sh_assign_8_fu_436_p3;
    sc_signal< sc_lv<12> > sh_assign_8_reg_972;
    sc_signal< sc_lv<31> > p_Val2_7_fu_502_p3;
    sc_signal< sc_lv<31> > p_Val2_7_reg_977;
    sc_signal< sc_lv<30> > tmp_27_fu_574_p1;
    sc_signal< sc_lv<30> > tmp_27_reg_982;
    sc_signal< sc_lv<30> > tmp_28_fu_578_p1;
    sc_signal< sc_lv<30> > tmp_28_reg_987;
    sc_signal< sc_lv<31> > p_Val2_19_fu_640_p3;
    sc_signal< sc_lv<31> > p_Val2_19_reg_992;
    sc_signal< sc_lv<31> > ap_reg_pp0_iter24_p_Val2_19_reg_992;
    sc_signal< sc_lv<31> > p_Val2_23_fu_705_p3;
    sc_signal< sc_lv<31> > p_Val2_23_reg_998;
    sc_signal< sc_lv<32> > tmp_13_i_i_fu_712_p1;
    sc_signal< sc_lv<32> > tmp_13_i_i_reg_1003;
    sc_signal< sc_lv<32> > tmp_16_i_i_fu_715_p2;
    sc_signal< sc_lv<32> > tmp_16_i_i_reg_1008;
    sc_signal< sc_lv<30> > tmp_3_fu_726_p3;
    sc_signal< sc_lv<30> > tmp_3_reg_1013;
    sc_signal< sc_lv<30> > ap_reg_pp0_iter25_tmp_3_reg_1013;
    sc_signal< sc_lv<31> > tmp_16_i_i2_fu_732_p2;
    sc_signal< sc_lv<31> > tmp_16_i_i2_reg_1018;
    sc_signal< sc_lv<32> > tmp_13_i_i3_fu_737_p1;
    sc_signal< sc_lv<32> > tmp_13_i_i3_reg_1023;
    sc_signal< sc_lv<32> > tmp_16_i_i3_fu_740_p2;
    sc_signal< sc_lv<32> > tmp_16_i_i3_reg_1028;
    sc_signal< sc_lv<32> > p_Val2_26_fu_746_p3;
    sc_signal< sc_lv<32> > p_Val2_26_reg_1033;
    sc_signal< sc_lv<32> > tmp5_fu_785_p2;
    sc_signal< sc_lv<32> > tmp5_reg_1038;
    sc_signal< sc_lv<32> > p_415_fu_803_p2;
    sc_signal< sc_lv<32> > p_415_reg_1043;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<64> > p_Val2_5_fu_216_p1;
    sc_signal< sc_lv<11> > loc_V_fu_227_p4;
    sc_signal< sc_lv<12> > tmp_i_i_cast_i_fu_241_p1;
    sc_signal< sc_lv<12> > sh_assign_fu_245_p2;
    sc_signal< sc_lv<11> > tmp_8_i_i_fu_259_p2;
    sc_signal< sc_lv<12> > tmp_8_i_cast_i_fu_265_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_277_p1;
    sc_signal< sc_lv<11> > loc_V_3_fu_288_p4;
    sc_signal< sc_lv<12> > tmp_i_i_cast_i9_fu_302_p1;
    sc_signal< sc_lv<12> > sh_assign_3_fu_306_p2;
    sc_signal< sc_lv<11> > tmp_8_i_i1_fu_320_p2;
    sc_signal< sc_lv<12> > tmp_8_i_cast_i1_fu_326_p1;
    sc_signal< sc_lv<11> > loc_V_5_fu_341_p4;
    sc_signal< sc_lv<12> > tmp_i_i_cast_i1_fu_355_p1;
    sc_signal< sc_lv<12> > sh_assign_5_fu_359_p2;
    sc_signal< sc_lv<11> > tmp_8_i_i2_fu_373_p2;
    sc_signal< sc_lv<12> > tmp_8_i_cast_i2_fu_379_p1;
    sc_signal< sc_lv<11> > loc_V_7_fu_394_p4;
    sc_signal< sc_lv<12> > tmp_i_i_cast_i2_fu_408_p1;
    sc_signal< sc_lv<12> > sh_assign_7_fu_412_p2;
    sc_signal< sc_lv<11> > tmp_8_i_i3_fu_426_p2;
    sc_signal< sc_lv<12> > tmp_8_i_cast_i3_fu_432_p1;
    sc_signal< sc_lv<54> > tmp_i_i_fu_444_p4;
    sc_signal< sc_lv<32> > sh_assign_2_i_cast_i_fu_457_p1;
    sc_signal< sc_lv<54> > tmp_9_i_cast_i_fu_464_p1;
    sc_signal< sc_lv<137> > tmp_i_cast_i_fu_453_p1;
    sc_signal< sc_lv<137> > tmp_9_i_i_fu_460_p1;
    sc_signal< sc_lv<54> > tmp_10_i_i_fu_468_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_480_p3;
    sc_signal< sc_lv<137> > tmp_11_i_i_fu_474_p2;
    sc_signal< sc_lv<31> > tmp_7_fu_488_p1;
    sc_signal< sc_lv<31> > tmp_8_fu_492_p4;
    sc_signal< sc_lv<54> > tmp_i_i7_fu_509_p4;
    sc_signal< sc_lv<32> > sh_assign_2_i_cast_i_1_fu_522_p1;
    sc_signal< sc_lv<54> > tmp_9_i_cast_i1_fu_529_p1;
    sc_signal< sc_lv<137> > tmp_i_cast_i8_fu_518_p1;
    sc_signal< sc_lv<137> > tmp_9_i_i1_fu_525_p1;
    sc_signal< sc_lv<54> > tmp_10_i_i1_fu_533_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_545_p3;
    sc_signal< sc_lv<137> > tmp_11_i_i1_fu_539_p2;
    sc_signal< sc_lv<31> > tmp_s_fu_553_p1;
    sc_signal< sc_lv<31> > tmp_2_fu_557_p4;
    sc_signal< sc_lv<31> > p_Val2_15_fu_567_p3;
    sc_signal< sc_lv<54> > tmp_i_i1_fu_582_p4;
    sc_signal< sc_lv<32> > sh_assign_2_i_cast_i_2_fu_595_p1;
    sc_signal< sc_lv<54> > tmp_9_i_cast_i2_fu_602_p1;
    sc_signal< sc_lv<137> > tmp_i_cast_i1_fu_591_p1;
    sc_signal< sc_lv<137> > tmp_9_i_i2_fu_598_p1;
    sc_signal< sc_lv<54> > tmp_10_i_i2_fu_606_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_618_p3;
    sc_signal< sc_lv<137> > tmp_11_i_i2_fu_612_p2;
    sc_signal< sc_lv<31> > tmp_4_fu_626_p1;
    sc_signal< sc_lv<31> > tmp_5_fu_630_p4;
    sc_signal< sc_lv<54> > tmp_i_i2_fu_647_p4;
    sc_signal< sc_lv<32> > sh_assign_2_i_cast_i_3_fu_660_p1;
    sc_signal< sc_lv<54> > tmp_9_i_cast_i3_fu_667_p1;
    sc_signal< sc_lv<137> > tmp_i_cast_i2_fu_656_p1;
    sc_signal< sc_lv<137> > tmp_9_i_i3_fu_663_p1;
    sc_signal< sc_lv<54> > tmp_10_i_i3_fu_671_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_683_p3;
    sc_signal< sc_lv<137> > tmp_11_i_i3_fu_677_p2;
    sc_signal< sc_lv<31> > tmp_9_fu_691_p1;
    sc_signal< sc_lv<31> > tmp_10_fu_695_p4;
    sc_signal< sc_lv<30> > tmp_16_i_i1_fu_721_p2;
    sc_signal< sc_lv<1> > p_Result_5_fu_751_p3;
    sc_signal< sc_lv<31> > tmp_6_fu_758_p3;
    sc_signal< sc_lv<1> > p_Result_6_fu_772_p3;
    sc_signal< sc_lv<32> > p_405_fu_764_p3;
    sc_signal< sc_lv<32> > p_Val2_27_fu_779_p3;
    sc_signal< sc_lv<32> > p_396_fu_791_p3;
    sc_signal< sc_lv<32> > tmp_fu_798_p2;
    sc_signal< sc_logic > grp_fu_126_ce;
    sc_signal< sc_logic > grp_fu_129_ce;
    sc_signal< sc_logic > grp_fu_132_ce;
    sc_signal< sc_logic > grp_fu_135_ce;
    sc_signal< sc_logic > grp_fu_138_ce;
    sc_signal< sc_logic > grp_fu_141_ce;
    sc_signal< sc_logic > grp_fu_144_ce;
    sc_signal< sc_logic > grp_fu_147_ce;
    sc_signal< sc_logic > grp_fu_150_ce;
    sc_signal< sc_logic > grp_fu_155_ce;
    sc_signal< sc_logic > grp_fu_160_ce;
    sc_signal< sc_logic > grp_fu_165_ce;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state30;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<64> ap_const_lv64_3FB0000000000000;
    static const sc_lv<21> ap_const_lv21_1F80E1;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state30();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_170_p2();
    void thread_grp_fu_126_ce();
    void thread_grp_fu_129_ce();
    void thread_grp_fu_132_ce();
    void thread_grp_fu_135_ce();
    void thread_grp_fu_138_ce();
    void thread_grp_fu_141_ce();
    void thread_grp_fu_144_ce();
    void thread_grp_fu_147_ce();
    void thread_grp_fu_150_ce();
    void thread_grp_fu_155_ce();
    void thread_grp_fu_160_ce();
    void thread_grp_fu_165_ce();
    void thread_indvar_flatten_next_fu_176_p2();
    void thread_internal_ap_ready();
    void thread_isNeg_1_fu_312_p3();
    void thread_isNeg_2_fu_365_p3();
    void thread_isNeg_3_fu_418_p3();
    void thread_isNeg_fu_251_p3();
    void thread_loc_V_2_fu_237_p1();
    void thread_loc_V_3_fu_288_p4();
    void thread_loc_V_4_fu_298_p1();
    void thread_loc_V_5_fu_341_p4();
    void thread_loc_V_6_fu_351_p1();
    void thread_loc_V_7_fu_394_p4();
    void thread_loc_V_8_fu_404_p1();
    void thread_loc_V_fu_227_p4();
    void thread_p_381_fu_182_p1();
    void thread_p_396_fu_791_p3();
    void thread_p_405_fu_764_p3();
    void thread_p_415_fu_803_p2();
    void thread_p_Result_5_fu_751_p3();
    void thread_p_Result_6_fu_772_p3();
    void thread_p_Val2_15_fu_567_p3();
    void thread_p_Val2_17_fu_338_p1();
    void thread_p_Val2_19_fu_640_p3();
    void thread_p_Val2_21_fu_391_p1();
    void thread_p_Val2_23_fu_705_p3();
    void thread_p_Val2_26_fu_746_p3();
    void thread_p_Val2_27_fu_779_p3();
    void thread_p_Val2_5_fu_216_p1();
    void thread_p_Val2_7_fu_502_p3();
    void thread_p_Val2_s_fu_277_p1();
    void thread_p_mul_stencil_stream_V_value_V_blk_n();
    void thread_p_mul_stencil_stream_V_value_V_read();
    void thread_p_p2_mul1_stencil_stream_V_value_V_blk_n();
    void thread_p_p2_mul1_stencil_stream_V_value_V_din();
    void thread_p_p2_mul1_stencil_stream_V_value_V_write();
    void thread_real_start();
    void thread_sh_assign_2_fu_269_p3();
    void thread_sh_assign_2_i_cast_i_1_fu_522_p1();
    void thread_sh_assign_2_i_cast_i_2_fu_595_p1();
    void thread_sh_assign_2_i_cast_i_3_fu_660_p1();
    void thread_sh_assign_2_i_cast_i_fu_457_p1();
    void thread_sh_assign_3_fu_306_p2();
    void thread_sh_assign_4_fu_330_p3();
    void thread_sh_assign_5_fu_359_p2();
    void thread_sh_assign_6_fu_383_p3();
    void thread_sh_assign_7_fu_412_p2();
    void thread_sh_assign_8_fu_436_p3();
    void thread_sh_assign_fu_245_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp5_fu_785_p2();
    void thread_tmp_10_fu_695_p4();
    void thread_tmp_10_i_i1_fu_533_p2();
    void thread_tmp_10_i_i2_fu_606_p2();
    void thread_tmp_10_i_i3_fu_671_p2();
    void thread_tmp_10_i_i_fu_468_p2();
    void thread_tmp_11_i_i1_fu_539_p2();
    void thread_tmp_11_i_i2_fu_612_p2();
    void thread_tmp_11_i_i3_fu_677_p2();
    void thread_tmp_11_i_i_fu_474_p2();
    void thread_tmp_13_i_i3_fu_737_p1();
    void thread_tmp_13_i_i_fu_712_p1();
    void thread_tmp_16_i_i1_fu_721_p2();
    void thread_tmp_16_i_i2_fu_732_p2();
    void thread_tmp_16_i_i3_fu_740_p2();
    void thread_tmp_16_i_i_fu_715_p2();
    void thread_tmp_17_fu_480_p3();
    void thread_tmp_26_fu_545_p3();
    void thread_tmp_27_fu_574_p1();
    void thread_tmp_28_fu_578_p1();
    void thread_tmp_2_fu_557_p4();
    void thread_tmp_32_fu_618_p3();
    void thread_tmp_36_fu_683_p3();
    void thread_tmp_3_fu_726_p3();
    void thread_tmp_4_fu_626_p1();
    void thread_tmp_5_fu_630_p4();
    void thread_tmp_6_fu_758_p3();
    void thread_tmp_7_fu_488_p1();
    void thread_tmp_8_fu_492_p4();
    void thread_tmp_8_i_cast_i1_fu_326_p1();
    void thread_tmp_8_i_cast_i2_fu_379_p1();
    void thread_tmp_8_i_cast_i3_fu_432_p1();
    void thread_tmp_8_i_cast_i_fu_265_p1();
    void thread_tmp_8_i_i1_fu_320_p2();
    void thread_tmp_8_i_i2_fu_373_p2();
    void thread_tmp_8_i_i3_fu_426_p2();
    void thread_tmp_8_i_i_fu_259_p2();
    void thread_tmp_9_fu_691_p1();
    void thread_tmp_9_i_cast_i1_fu_529_p1();
    void thread_tmp_9_i_cast_i2_fu_602_p1();
    void thread_tmp_9_i_cast_i3_fu_667_p1();
    void thread_tmp_9_i_cast_i_fu_464_p1();
    void thread_tmp_9_i_i1_fu_525_p1();
    void thread_tmp_9_i_i2_fu_598_p1();
    void thread_tmp_9_i_i3_fu_663_p1();
    void thread_tmp_9_i_i_fu_460_p1();
    void thread_tmp_fu_798_p2();
    void thread_tmp_i_cast_i1_fu_591_p1();
    void thread_tmp_i_cast_i2_fu_656_p1();
    void thread_tmp_i_cast_i8_fu_518_p1();
    void thread_tmp_i_cast_i_fu_453_p1();
    void thread_tmp_i_i1_fu_582_p4();
    void thread_tmp_i_i2_fu_647_p4();
    void thread_tmp_i_i7_fu_509_p4();
    void thread_tmp_i_i_cast_i1_fu_355_p1();
    void thread_tmp_i_i_cast_i2_fu_408_p1();
    void thread_tmp_i_i_cast_i9_fu_302_p1();
    void thread_tmp_i_i_cast_i_fu_241_p1();
    void thread_tmp_i_i_fu_444_p4();
    void thread_tmp_s_fu_553_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
