

================================================================
== Vitis HLS Report for 'dft_Pipeline_DFT_Loop5'
================================================================
* Date:           Sun Nov 13 21:43:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.254 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.561 us|  0.561 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      166|      166|        40|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    178|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|    3346|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3346|    603|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_896_p2                   |         +|   0|  0|  13|          10|           3|
    |add_ln74_10_fu_828_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln74_11_fu_854_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln74_12_fu_880_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln74_fu_802_p2                   |         +|   0|  0|  13|          10|          10|
    |add_ln75_10_fu_917_p2                |         +|   0|  0|  13|          10|           6|
    |add_ln75_11_fu_932_p2                |         +|   0|  0|  13|          10|           6|
    |add_ln75_12_fu_947_p2                |         +|   0|  0|  13|          10|           6|
    |add_ln75_fu_902_p2                   |         +|   0|  0|  13|          10|           6|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state39_pp0_iter38_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state40_pp0_iter39_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_766_p2                  |      icmp|   0|  0|  11|          10|          11|
    |or_ln68_11_fu_818_p2                 |        or|   0|  0|   9|           9|           1|
    |or_ln68_12_fu_844_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln68_13_fu_870_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln68_18_fu_1008_p2                |        or|   0|  0|   5|           5|           2|
    |or_ln68_19_fu_1032_p2                |        or|   0|  0|   5|           5|           2|
    |or_ln68_fu_984_p2                    |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 178|         146|          93|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10_0_load  |  14|          3|   10|         30|
    |i_10_0_fu_96                  |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  41|          9|   22|         54|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |W_imag_load_10_reg_1318             |  32|   0|   32|          0|
    |W_imag_load_11_reg_1342             |  32|   0|   32|          0|
    |W_imag_load_8_reg_1270              |  32|   0|   32|          0|
    |W_imag_load_9_reg_1294              |  32|   0|   32|          0|
    |W_real_load_10_reg_1312             |  32|   0|   32|          0|
    |W_real_load_11_reg_1336             |  32|   0|   32|          0|
    |W_real_load_8_reg_1264              |  32|   0|   32|          0|
    |W_real_load_9_reg_1288              |  32|   0|   32|          0|
    |add33_i5_1_reg_1630                 |  32|   0|   32|          0|
    |add33_i5_1_reg_1630_pp0_iter38_reg  |  32|   0|   32|          0|
    |add33_i5_2_reg_1650                 |  32|   0|   32|          0|
    |add33_i5_2_reg_1650_pp0_iter38_reg  |  32|   0|   32|          0|
    |add33_i5_3_reg_1670                 |  32|   0|   32|          0|
    |add33_i5_3_reg_1670_pp0_iter38_reg  |  32|   0|   32|          0|
    |add33_i5_reg_1610                   |  32|   0|   32|          0|
    |add33_i5_reg_1610_pp0_iter38_reg    |  32|   0|   32|          0|
    |add36_i5_1_reg_1635                 |  32|   0|   32|          0|
    |add36_i5_1_reg_1635_pp0_iter38_reg  |  32|   0|   32|          0|
    |add36_i5_2_reg_1655                 |  32|   0|   32|          0|
    |add36_i5_2_reg_1655_pp0_iter38_reg  |  32|   0|   32|          0|
    |add36_i5_3_reg_1675                 |  32|   0|   32|          0|
    |add36_i5_3_reg_1675_pp0_iter38_reg  |  32|   0|   32|          0|
    |add36_i5_reg_1615                   |  32|   0|   32|          0|
    |add36_i5_reg_1615_pp0_iter38_reg    |  32|   0|   32|          0|
    |add_ln68_reg_1135                   |  10|   0|   10|          0|
    |add_ln74_10_reg_1105                |   9|   0|   10|          1|
    |add_ln74_11_reg_1115                |  10|   0|   10|          0|
    |add_ln74_12_reg_1125                |   8|   0|   10|          2|
    |add_ln74_reg_1095                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |buf1_I_1_load_3_reg_1306            |  32|   0|   32|          0|
    |buf1_I_1_load_reg_1534              |  32|   0|   32|          0|
    |buf1_I_2_load_3_reg_1330            |  32|   0|   32|          0|
    |buf1_I_2_load_reg_1558              |  32|   0|   32|          0|
    |buf1_I_3_load_3_reg_1354            |  32|   0|   32|          0|
    |buf1_I_3_load_reg_1582              |  32|   0|   32|          0|
    |buf1_I_load_3_reg_1282              |  32|   0|   32|          0|
    |buf1_I_load_reg_1510                |  32|   0|   32|          0|
    |buf1_R_1_load_3_reg_1300            |  32|   0|   32|          0|
    |buf1_R_1_load_reg_1528              |  32|   0|   32|          0|
    |buf1_R_2_load_3_reg_1324            |  32|   0|   32|          0|
    |buf1_R_2_load_reg_1552              |  32|   0|   32|          0|
    |buf1_R_3_load_3_reg_1348            |  32|   0|   32|          0|
    |buf1_R_3_load_reg_1576              |  32|   0|   32|          0|
    |buf1_R_load_3_reg_1276              |  32|   0|   32|          0|
    |buf1_R_load_reg_1504                |  32|   0|   32|          0|
    |empty_28_reg_1087                   |   5|   0|    5|          0|
    |empty_28_reg_1087_pp0_iter1_reg     |   5|   0|    5|          0|
    |i_10_0_fu_96                        |  10|   0|   10|          0|
    |lshr_ln77_11_reg_1110               |   8|   0|    8|          0|
    |lshr_ln77_12_reg_1120               |   8|   0|    8|          0|
    |lshr_ln77_13_reg_1130               |   8|   0|    8|          0|
    |lshr_ln77_s_reg_1100                |   8|   0|    8|          0|
    |lshr_ln79_10_reg_1145               |   8|   0|    8|          0|
    |lshr_ln79_11_reg_1150               |   8|   0|    8|          0|
    |lshr_ln79_12_reg_1155               |   8|   0|    8|          0|
    |lshr_ln79_s_reg_1140                |   8|   0|    8|          0|
    |mul22_i4_1_reg_1380                 |  32|   0|   32|          0|
    |mul22_i4_2_reg_1400                 |  32|   0|   32|          0|
    |mul22_i4_3_reg_1420                 |  32|   0|   32|          0|
    |mul22_i4_reg_1360                   |  32|   0|   32|          0|
    |mul23_i5_1_reg_1385                 |  32|   0|   32|          0|
    |mul23_i5_2_reg_1405                 |  32|   0|   32|          0|
    |mul23_i5_3_reg_1425                 |  32|   0|   32|          0|
    |mul23_i5_reg_1365                   |  32|   0|   32|          0|
    |mul24_i4_1_reg_1390                 |  32|   0|   32|          0|
    |mul24_i4_2_reg_1410                 |  32|   0|   32|          0|
    |mul24_i4_3_reg_1430                 |  32|   0|   32|          0|
    |mul24_i4_reg_1370                   |  32|   0|   32|          0|
    |mul25_i5_1_reg_1395                 |  32|   0|   32|          0|
    |mul25_i5_2_reg_1415                 |  32|   0|   32|          0|
    |mul25_i5_3_reg_1435                 |  32|   0|   32|          0|
    |mul25_i5_reg_1375                   |  32|   0|   32|          0|
    |sub27_i5_1_reg_1620                 |  32|   0|   32|          0|
    |sub27_i5_2_reg_1640                 |  32|   0|   32|          0|
    |sub27_i5_3_reg_1660                 |  32|   0|   32|          0|
    |sub27_i5_reg_1600                   |  32|   0|   32|          0|
    |sub30_i5_1_reg_1625                 |  32|   0|   32|          0|
    |sub30_i5_2_reg_1645                 |  32|   0|   32|          0|
    |sub30_i5_3_reg_1665                 |  32|   0|   32|          0|
    |sub30_i5_reg_1605                   |  32|   0|   32|          0|
    |t_I_5_1_reg_1546                    |  32|   0|   32|          0|
    |t_I_5_2_reg_1570                    |  32|   0|   32|          0|
    |t_I_5_3_reg_1594                    |  32|   0|   32|          0|
    |t_I_5_reg_1522                      |  32|   0|   32|          0|
    |t_R_5_1_reg_1540                    |  32|   0|   32|          0|
    |t_R_5_2_reg_1564                    |  32|   0|   32|          0|
    |t_R_5_3_reg_1588                    |  32|   0|   32|          0|
    |t_R_5_reg_1516                      |  32|   0|   32|          0|
    |zext_ln77_11_reg_1456               |   8|   0|   64|         56|
    |zext_ln77_12_reg_1472               |   8|   0|   64|         56|
    |zext_ln77_13_reg_1488               |   8|   0|   64|         56|
    |zext_ln77_reg_1440                  |   8|   0|   64|         56|
    |zext_ln79_11_reg_1196               |   8|   0|   64|         56|
    |zext_ln79_12_reg_1222               |   8|   0|   64|         56|
    |zext_ln79_13_reg_1248               |   8|   0|   64|         56|
    |zext_ln79_reg_1170                  |   8|   0|   64|         56|
    |lshr_ln77_11_reg_1110               |  64|  32|    8|          0|
    |lshr_ln77_12_reg_1120               |  64|  32|    8|          0|
    |lshr_ln77_13_reg_1130               |  64|  32|    8|          0|
    |lshr_ln77_s_reg_1100                |  64|  32|    8|          0|
    |zext_ln77_11_reg_1456               |  64|  32|   64|         56|
    |zext_ln77_12_reg_1472               |  64|  32|   64|         56|
    |zext_ln77_13_reg_1488               |  64|  32|   64|         56|
    |zext_ln77_reg_1440                  |  64|  32|   64|         56|
    |zext_ln79_11_reg_1196               |  64|  32|   64|         56|
    |zext_ln79_12_reg_1222               |  64|  32|   64|         56|
    |zext_ln79_13_reg_1248               |  64|  32|   64|         56|
    |zext_ln79_reg_1170                  |  64|  32|   64|         56|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |3346| 384| 3573|        899|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_404_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_404_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_404_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_404_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_404_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_408_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_408_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_408_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_408_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_408_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_412_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_412_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_412_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_412_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_412_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_416_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_416_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_416_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_416_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_416_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_420_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_420_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_420_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_420_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_420_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_424_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_424_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_424_p_opcode  |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_424_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_424_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_428_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_428_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_428_p_opcode  |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_428_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_428_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_432_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_432_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_432_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_432_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_432_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_436_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_436_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_436_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_436_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_436_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_440_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_440_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_440_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_440_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_440_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_444_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_444_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_444_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_444_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_444_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_448_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_448_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_448_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_448_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_448_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_452_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_452_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_452_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_452_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_452_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_456_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_456_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_456_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_456_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_456_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_460_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_460_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_460_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_460_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_460_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_464_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_464_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_464_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_464_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_464_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_468_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_468_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_468_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_468_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_468_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_472_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_472_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_472_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_472_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_472_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_476_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_476_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_476_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_476_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_476_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_480_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_480_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_480_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_480_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_480_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_484_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_484_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_484_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_484_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_484_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_488_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_488_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_488_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_488_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_488_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_492_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_492_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_492_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_492_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_492_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_496_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_496_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_496_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_496_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_496_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_500_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_500_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_500_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_500_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_504_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_504_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_504_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_504_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_508_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_508_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_508_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_508_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_512_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_512_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_512_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_512_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_516_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_516_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_516_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_516_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_520_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_520_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_520_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_520_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_524_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_524_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_524_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_524_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_528_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_528_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_528_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_528_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_532_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_532_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_532_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_532_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_536_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_536_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_536_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_536_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_540_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_540_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_540_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_540_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_544_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_544_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_544_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_544_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_548_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_548_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_548_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_548_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_552_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_552_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_552_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_552_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_556_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_556_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_556_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_556_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_560_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_560_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_560_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|grp_fu_560_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop5|  return value|
|buf0_I_3_address0    |  out|    8|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_ce0         |  out|    1|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_we0         |  out|    1|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_d0          |  out|   32|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_address1    |  out|    8|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_ce1         |  out|    1|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_we1         |  out|    1|   ap_memory|                buf0_I_3|         array|
|buf0_I_3_d1          |  out|   32|   ap_memory|                buf0_I_3|         array|
|buf0_I_2_address0    |  out|    8|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_ce0         |  out|    1|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_we0         |  out|    1|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_d0          |  out|   32|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_address1    |  out|    8|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_ce1         |  out|    1|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_we1         |  out|    1|   ap_memory|                buf0_I_2|         array|
|buf0_I_2_d1          |  out|   32|   ap_memory|                buf0_I_2|         array|
|buf0_I_1_address0    |  out|    8|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_ce0         |  out|    1|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_we0         |  out|    1|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_d0          |  out|   32|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_address1    |  out|    8|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_ce1         |  out|    1|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_we1         |  out|    1|   ap_memory|                buf0_I_1|         array|
|buf0_I_1_d1          |  out|   32|   ap_memory|                buf0_I_1|         array|
|buf0_I_address0      |  out|    8|   ap_memory|                  buf0_I|         array|
|buf0_I_ce0           |  out|    1|   ap_memory|                  buf0_I|         array|
|buf0_I_we0           |  out|    1|   ap_memory|                  buf0_I|         array|
|buf0_I_d0            |  out|   32|   ap_memory|                  buf0_I|         array|
|buf0_I_address1      |  out|    8|   ap_memory|                  buf0_I|         array|
|buf0_I_ce1           |  out|    1|   ap_memory|                  buf0_I|         array|
|buf0_I_we1           |  out|    1|   ap_memory|                  buf0_I|         array|
|buf0_I_d1            |  out|   32|   ap_memory|                  buf0_I|         array|
|buf0_R_3_address0    |  out|    8|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_ce0         |  out|    1|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_we0         |  out|    1|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_d0          |  out|   32|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_address1    |  out|    8|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_ce1         |  out|    1|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_we1         |  out|    1|   ap_memory|                buf0_R_3|         array|
|buf0_R_3_d1          |  out|   32|   ap_memory|                buf0_R_3|         array|
|buf0_R_2_address0    |  out|    8|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_ce0         |  out|    1|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_we0         |  out|    1|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_d0          |  out|   32|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_address1    |  out|    8|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_ce1         |  out|    1|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_we1         |  out|    1|   ap_memory|                buf0_R_2|         array|
|buf0_R_2_d1          |  out|   32|   ap_memory|                buf0_R_2|         array|
|buf0_R_1_address0    |  out|    8|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_ce0         |  out|    1|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_we0         |  out|    1|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_d0          |  out|   32|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_address1    |  out|    8|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_ce1         |  out|    1|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_we1         |  out|    1|   ap_memory|                buf0_R_1|         array|
|buf0_R_1_d1          |  out|   32|   ap_memory|                buf0_R_1|         array|
|buf0_R_address0      |  out|    8|   ap_memory|                  buf0_R|         array|
|buf0_R_ce0           |  out|    1|   ap_memory|                  buf0_R|         array|
|buf0_R_we0           |  out|    1|   ap_memory|                  buf0_R|         array|
|buf0_R_d0            |  out|   32|   ap_memory|                  buf0_R|         array|
|buf0_R_address1      |  out|    8|   ap_memory|                  buf0_R|         array|
|buf0_R_ce1           |  out|    1|   ap_memory|                  buf0_R|         array|
|buf0_R_we1           |  out|    1|   ap_memory|                  buf0_R|         array|
|buf0_R_d1            |  out|   32|   ap_memory|                  buf0_R|         array|
|buf1_R_address0      |  out|    8|   ap_memory|                  buf1_R|         array|
|buf1_R_ce0           |  out|    1|   ap_memory|                  buf1_R|         array|
|buf1_R_q0            |   in|   32|   ap_memory|                  buf1_R|         array|
|buf1_R_address1      |  out|    8|   ap_memory|                  buf1_R|         array|
|buf1_R_ce1           |  out|    1|   ap_memory|                  buf1_R|         array|
|buf1_R_q1            |   in|   32|   ap_memory|                  buf1_R|         array|
|buf1_I_address0      |  out|    8|   ap_memory|                  buf1_I|         array|
|buf1_I_ce0           |  out|    1|   ap_memory|                  buf1_I|         array|
|buf1_I_q0            |   in|   32|   ap_memory|                  buf1_I|         array|
|buf1_I_address1      |  out|    8|   ap_memory|                  buf1_I|         array|
|buf1_I_ce1           |  out|    1|   ap_memory|                  buf1_I|         array|
|buf1_I_q1            |   in|   32|   ap_memory|                  buf1_I|         array|
|buf1_R_1_address0    |  out|    8|   ap_memory|                buf1_R_1|         array|
|buf1_R_1_ce0         |  out|    1|   ap_memory|                buf1_R_1|         array|
|buf1_R_1_q0          |   in|   32|   ap_memory|                buf1_R_1|         array|
|buf1_R_1_address1    |  out|    8|   ap_memory|                buf1_R_1|         array|
|buf1_R_1_ce1         |  out|    1|   ap_memory|                buf1_R_1|         array|
|buf1_R_1_q1          |   in|   32|   ap_memory|                buf1_R_1|         array|
|buf1_I_1_address0    |  out|    8|   ap_memory|                buf1_I_1|         array|
|buf1_I_1_ce0         |  out|    1|   ap_memory|                buf1_I_1|         array|
|buf1_I_1_q0          |   in|   32|   ap_memory|                buf1_I_1|         array|
|buf1_I_1_address1    |  out|    8|   ap_memory|                buf1_I_1|         array|
|buf1_I_1_ce1         |  out|    1|   ap_memory|                buf1_I_1|         array|
|buf1_I_1_q1          |   in|   32|   ap_memory|                buf1_I_1|         array|
|buf1_R_2_address0    |  out|    8|   ap_memory|                buf1_R_2|         array|
|buf1_R_2_ce0         |  out|    1|   ap_memory|                buf1_R_2|         array|
|buf1_R_2_q0          |   in|   32|   ap_memory|                buf1_R_2|         array|
|buf1_R_2_address1    |  out|    8|   ap_memory|                buf1_R_2|         array|
|buf1_R_2_ce1         |  out|    1|   ap_memory|                buf1_R_2|         array|
|buf1_R_2_q1          |   in|   32|   ap_memory|                buf1_R_2|         array|
|buf1_I_2_address0    |  out|    8|   ap_memory|                buf1_I_2|         array|
|buf1_I_2_ce0         |  out|    1|   ap_memory|                buf1_I_2|         array|
|buf1_I_2_q0          |   in|   32|   ap_memory|                buf1_I_2|         array|
|buf1_I_2_address1    |  out|    8|   ap_memory|                buf1_I_2|         array|
|buf1_I_2_ce1         |  out|    1|   ap_memory|                buf1_I_2|         array|
|buf1_I_2_q1          |   in|   32|   ap_memory|                buf1_I_2|         array|
|buf1_R_3_address0    |  out|    8|   ap_memory|                buf1_R_3|         array|
|buf1_R_3_ce0         |  out|    1|   ap_memory|                buf1_R_3|         array|
|buf1_R_3_q0          |   in|   32|   ap_memory|                buf1_R_3|         array|
|buf1_R_3_address1    |  out|    8|   ap_memory|                buf1_R_3|         array|
|buf1_R_3_ce1         |  out|    1|   ap_memory|                buf1_R_3|         array|
|buf1_R_3_q1          |   in|   32|   ap_memory|                buf1_R_3|         array|
|buf1_I_3_address0    |  out|    8|   ap_memory|                buf1_I_3|         array|
|buf1_I_3_ce0         |  out|    1|   ap_memory|                buf1_I_3|         array|
|buf1_I_3_q0          |   in|   32|   ap_memory|                buf1_I_3|         array|
|buf1_I_3_address1    |  out|    8|   ap_memory|                buf1_I_3|         array|
|buf1_I_3_ce1         |  out|    1|   ap_memory|                buf1_I_3|         array|
|buf1_I_3_q1          |   in|   32|   ap_memory|                buf1_I_3|         array|
|W_real_address0      |  out|    9|   ap_memory|                  W_real|         array|
|W_real_ce0           |  out|    1|   ap_memory|                  W_real|         array|
|W_real_q0            |   in|   32|   ap_memory|                  W_real|         array|
|W_real_address1      |  out|    9|   ap_memory|                  W_real|         array|
|W_real_ce1           |  out|    1|   ap_memory|                  W_real|         array|
|W_real_q1            |   in|   32|   ap_memory|                  W_real|         array|
|W_real_address2      |  out|    9|   ap_memory|                  W_real|         array|
|W_real_ce2           |  out|    1|   ap_memory|                  W_real|         array|
|W_real_q2            |   in|   32|   ap_memory|                  W_real|         array|
|W_real_address3      |  out|    9|   ap_memory|                  W_real|         array|
|W_real_ce3           |  out|    1|   ap_memory|                  W_real|         array|
|W_real_q3            |   in|   32|   ap_memory|                  W_real|         array|
|W_imag_address0      |  out|    9|   ap_memory|                  W_imag|         array|
|W_imag_ce0           |  out|    1|   ap_memory|                  W_imag|         array|
|W_imag_q0            |   in|   32|   ap_memory|                  W_imag|         array|
|W_imag_address1      |  out|    9|   ap_memory|                  W_imag|         array|
|W_imag_ce1           |  out|    1|   ap_memory|                  W_imag|         array|
|W_imag_q1            |   in|   32|   ap_memory|                  W_imag|         array|
|W_imag_address2      |  out|    9|   ap_memory|                  W_imag|         array|
|W_imag_ce2           |  out|    1|   ap_memory|                  W_imag|         array|
|W_imag_q2            |   in|   32|   ap_memory|                  W_imag|         array|
|W_imag_address3      |  out|    9|   ap_memory|                  W_imag|         array|
|W_imag_ce3           |  out|    1|   ap_memory|                  W_imag|         array|
|W_imag_q3            |   in|   32|   ap_memory|                  W_imag|         array|
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_10_0 = alloca i32 1"   --->   Operation 43 'alloca' 'i_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_10_0"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i198.0"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_10_0_load = load i10 %i_10_0"   --->   Operation 46 'load' 'i_10_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.77ns)   --->   "%icmp_ln68 = icmp_eq  i10 %i_10_0_load, i10 512" [fft.cpp:68]   --->   Operation 48 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.i198.split.0, void %_Z9fft_stageILi6EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:68]   --->   Operation 49 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_27 = trunc i10 %i_10_0_load"   --->   Operation 50 'trunc' 'empty_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_28 = trunc i10 %i_10_0_load"   --->   Operation 51 'trunc' 'empty_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %i_10_0_load, i32 5, i32 8" [fft.cpp:74]   --->   Operation 52 'partselect' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%and_ln74_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %tmp_6, i5 0" [fft.cpp:74]   --->   Operation 53 'bitconcatenate' 'and_ln74_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i9 %and_ln74_3" [fft.cpp:74]   --->   Operation 54 'zext' 'zext_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %zext_ln74, i10 %i_10_0_load" [fft.cpp:74]   --->   Operation 55 'add' 'add_ln74' <Predicate = (!icmp_ln68)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74, i32 2, i32 9" [fft.cpp:77]   --->   Operation 56 'partselect' 'lshr_ln77_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_10)   --->   "%or_ln68_11 = or i9 %empty_27, i9 1" [fft.cpp:68]   --->   Operation 57 'or' 'or_ln68_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_10)   --->   "%zext_ln68 = zext i9 %or_ln68_11" [fft.cpp:68]   --->   Operation 58 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln74_10 = add i10 %zext_ln74, i10 %zext_ln68" [fft.cpp:74]   --->   Operation 59 'add' 'add_ln74_10' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln77_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_10, i32 2, i32 9" [fft.cpp:77]   --->   Operation 60 'partselect' 'lshr_ln77_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_11)   --->   "%or_ln68_12 = or i9 %empty_27, i9 2" [fft.cpp:68]   --->   Operation 61 'or' 'or_ln68_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_11)   --->   "%zext_ln68_7 = zext i9 %or_ln68_12" [fft.cpp:68]   --->   Operation 62 'zext' 'zext_ln68_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln74_11 = add i10 %zext_ln74, i10 %zext_ln68_7" [fft.cpp:74]   --->   Operation 63 'add' 'add_ln74_11' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln77_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_11, i32 2, i32 9" [fft.cpp:77]   --->   Operation 64 'partselect' 'lshr_ln77_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_12)   --->   "%or_ln68_13 = or i9 %empty_27, i9 3" [fft.cpp:68]   --->   Operation 65 'or' 'or_ln68_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln74_12)   --->   "%zext_ln68_8 = zext i9 %or_ln68_13" [fft.cpp:68]   --->   Operation 66 'zext' 'zext_ln68_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln74_12 = add i10 %zext_ln74, i10 %zext_ln68_8" [fft.cpp:74]   --->   Operation 67 'add' 'add_ln74_12' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln77_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_12, i32 2, i32 9" [fft.cpp:77]   --->   Operation 68 'partselect' 'lshr_ln77_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln68 = add i10 %i_10_0_load, i10 4" [fft.cpp:68]   --->   Operation 69 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln75 = add i10 %add_ln74, i10 32" [fft.cpp:75]   --->   Operation 70 'add' 'add_ln75' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln79_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75, i32 2, i32 9" [fft.cpp:79]   --->   Operation 71 'partselect' 'lshr_ln79_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln75_10 = add i10 %add_ln74_10, i10 32" [fft.cpp:75]   --->   Operation 72 'add' 'add_ln75_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln79_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_10, i32 2, i32 9" [fft.cpp:79]   --->   Operation 73 'partselect' 'lshr_ln79_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln75_11 = add i10 %add_ln74_11, i10 32" [fft.cpp:75]   --->   Operation 74 'add' 'add_ln75_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln79_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_11, i32 2, i32 9" [fft.cpp:79]   --->   Operation 75 'partselect' 'lshr_ln79_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln75_12 = add i10 %add_ln74_12, i10 32" [fft.cpp:75]   --->   Operation 76 'add' 'add_ln75_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln79_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_12, i32 2, i32 9" [fft.cpp:79]   --->   Operation 77 'partselect' 'lshr_ln79_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln68 = store i10 %add_ln68, i10 %i_10_0" [fft.cpp:68]   --->   Operation 78 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln72_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_28, i4 0" [fft.cpp:72]   --->   Operation 79 'bitconcatenate' 'shl_ln72_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i9 %shl_ln72_8" [fft.cpp:72]   --->   Operation 80 'zext' 'zext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%W_real_addr_8 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_8" [fft.cpp:72]   --->   Operation 81 'getelementptr' 'W_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:72]   --->   Operation 82 'load' 'W_real_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%W_imag_addr_8 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_8" [fft.cpp:73]   --->   Operation 83 'getelementptr' 'W_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:73]   --->   Operation 84 'load' 'W_imag_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %lshr_ln79_s" [fft.cpp:79]   --->   Operation 85 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf1_R_addr_5 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln79" [fft.cpp:79]   --->   Operation 86 'getelementptr' 'buf1_R_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%buf1_R_load_3 = load i8 %buf1_R_addr_5" [fft.cpp:79]   --->   Operation 87 'load' 'buf1_R_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%buf1_I_addr_5 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln79" [fft.cpp:80]   --->   Operation 88 'getelementptr' 'buf1_I_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%buf1_I_load_3 = load i8 %buf1_I_addr_5" [fft.cpp:80]   --->   Operation 89 'load' 'buf1_I_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln68 = or i5 %empty_28, i5 1" [fft.cpp:68]   --->   Operation 90 'or' 'or_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln72_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln68, i4 0" [fft.cpp:72]   --->   Operation 91 'bitconcatenate' 'shl_ln72_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i9 %shl_ln72_9" [fft.cpp:72]   --->   Operation 92 'zext' 'zext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%W_real_addr_9 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_9" [fft.cpp:72]   --->   Operation 93 'getelementptr' 'W_real_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:72]   --->   Operation 94 'load' 'W_real_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%W_imag_addr_9 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_9" [fft.cpp:73]   --->   Operation 95 'getelementptr' 'W_imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:73]   --->   Operation 96 'load' 'W_imag_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln79_11 = zext i8 %lshr_ln79_10" [fft.cpp:79]   --->   Operation 97 'zext' 'zext_ln79_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%buf1_R_1_addr_5 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln79_11" [fft.cpp:79]   --->   Operation 98 'getelementptr' 'buf1_R_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (3.25ns)   --->   "%buf1_R_1_load_3 = load i8 %buf1_R_1_addr_5" [fft.cpp:79]   --->   Operation 99 'load' 'buf1_R_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%buf1_I_1_addr_5 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln79_11" [fft.cpp:80]   --->   Operation 100 'getelementptr' 'buf1_I_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%buf1_I_1_load_3 = load i8 %buf1_I_1_addr_5" [fft.cpp:80]   --->   Operation 101 'load' 'buf1_I_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln68_18 = or i5 %empty_28, i5 2" [fft.cpp:68]   --->   Operation 102 'or' 'or_ln68_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln72_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln68_18, i4 0" [fft.cpp:72]   --->   Operation 103 'bitconcatenate' 'shl_ln72_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i9 %shl_ln72_s" [fft.cpp:72]   --->   Operation 104 'zext' 'zext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%W_real_addr_10 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_10" [fft.cpp:72]   --->   Operation 105 'getelementptr' 'W_real_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (3.25ns)   --->   "%W_real_load_10 = load i9 %W_real_addr_10" [fft.cpp:72]   --->   Operation 106 'load' 'W_real_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%W_imag_addr_10 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_10" [fft.cpp:73]   --->   Operation 107 'getelementptr' 'W_imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (3.25ns)   --->   "%W_imag_load_10 = load i9 %W_imag_addr_10" [fft.cpp:73]   --->   Operation 108 'load' 'W_imag_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln79_12 = zext i8 %lshr_ln79_11" [fft.cpp:79]   --->   Operation 109 'zext' 'zext_ln79_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buf1_R_2_addr_5 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln79_12" [fft.cpp:79]   --->   Operation 110 'getelementptr' 'buf1_R_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%buf1_R_2_load_3 = load i8 %buf1_R_2_addr_5" [fft.cpp:79]   --->   Operation 111 'load' 'buf1_R_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buf1_I_2_addr_5 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln79_12" [fft.cpp:80]   --->   Operation 112 'getelementptr' 'buf1_I_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%buf1_I_2_load_3 = load i8 %buf1_I_2_addr_5" [fft.cpp:80]   --->   Operation 113 'load' 'buf1_I_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln68_19 = or i5 %empty_28, i5 3" [fft.cpp:68]   --->   Operation 114 'or' 'or_ln68_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln72_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln68_19, i4 0" [fft.cpp:72]   --->   Operation 115 'bitconcatenate' 'shl_ln72_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i9 %shl_ln72_10" [fft.cpp:72]   --->   Operation 116 'zext' 'zext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%W_real_addr_11 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_11" [fft.cpp:72]   --->   Operation 117 'getelementptr' 'W_real_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%W_real_load_11 = load i9 %W_real_addr_11" [fft.cpp:72]   --->   Operation 118 'load' 'W_real_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%W_imag_addr_11 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_11" [fft.cpp:73]   --->   Operation 119 'getelementptr' 'W_imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%W_imag_load_11 = load i9 %W_imag_addr_11" [fft.cpp:73]   --->   Operation 120 'load' 'W_imag_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln79_13 = zext i8 %lshr_ln79_12" [fft.cpp:79]   --->   Operation 121 'zext' 'zext_ln79_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%buf1_R_3_addr_5 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln79_13" [fft.cpp:79]   --->   Operation 122 'getelementptr' 'buf1_R_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%buf1_R_3_load_3 = load i8 %buf1_R_3_addr_5" [fft.cpp:79]   --->   Operation 123 'load' 'buf1_R_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%buf1_I_3_addr_5 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln79_13" [fft.cpp:80]   --->   Operation 124 'getelementptr' 'buf1_I_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%buf1_I_3_load_3 = load i8 %buf1_I_3_addr_5" [fft.cpp:80]   --->   Operation 125 'load' 'buf1_I_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 126 [1/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:72]   --->   Operation 126 'load' 'W_real_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 127 [1/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:73]   --->   Operation 127 'load' 'W_imag_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 128 [1/2] (3.25ns)   --->   "%buf1_R_load_3 = load i8 %buf1_R_addr_5" [fft.cpp:79]   --->   Operation 128 'load' 'buf1_R_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 129 [1/2] (3.25ns)   --->   "%buf1_I_load_3 = load i8 %buf1_I_addr_5" [fft.cpp:80]   --->   Operation 129 'load' 'buf1_I_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 130 [1/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:72]   --->   Operation 130 'load' 'W_real_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:73]   --->   Operation 131 'load' 'W_imag_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 132 [1/2] (3.25ns)   --->   "%buf1_R_1_load_3 = load i8 %buf1_R_1_addr_5" [fft.cpp:79]   --->   Operation 132 'load' 'buf1_R_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 133 [1/2] (3.25ns)   --->   "%buf1_I_1_load_3 = load i8 %buf1_I_1_addr_5" [fft.cpp:80]   --->   Operation 133 'load' 'buf1_I_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%W_real_load_10 = load i9 %W_real_addr_10" [fft.cpp:72]   --->   Operation 134 'load' 'W_real_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%W_imag_load_10 = load i9 %W_imag_addr_10" [fft.cpp:73]   --->   Operation 135 'load' 'W_imag_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 136 [1/2] (3.25ns)   --->   "%buf1_R_2_load_3 = load i8 %buf1_R_2_addr_5" [fft.cpp:79]   --->   Operation 136 'load' 'buf1_R_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%buf1_I_2_load_3 = load i8 %buf1_I_2_addr_5" [fft.cpp:80]   --->   Operation 137 'load' 'buf1_I_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 138 [1/2] (3.25ns)   --->   "%W_real_load_11 = load i9 %W_real_addr_11" [fft.cpp:72]   --->   Operation 138 'load' 'W_real_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%W_imag_load_11 = load i9 %W_imag_addr_11" [fft.cpp:73]   --->   Operation 139 'load' 'W_imag_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%buf1_R_3_load_3 = load i8 %buf1_R_3_addr_5" [fft.cpp:79]   --->   Operation 140 'load' 'buf1_R_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 141 [1/2] (3.25ns)   --->   "%buf1_I_3_load_3 = load i8 %buf1_I_3_addr_5" [fft.cpp:80]   --->   Operation 141 'load' 'buf1_I_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 142 [8/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 142 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [8/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 143 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [8/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 144 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [8/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 145 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [8/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 146 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [8/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 147 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [8/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 148 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [8/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 149 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [8/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 150 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [8/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 151 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [8/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 152 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [8/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 153 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [8/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 154 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [8/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 155 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [8/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 156 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [8/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 157 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 158 [7/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 158 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [7/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 159 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [7/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 160 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [7/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 161 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [7/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 162 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [7/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 163 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [7/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 164 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [7/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 165 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [7/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 166 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [7/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 167 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [7/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 168 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [7/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 169 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [7/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 170 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [7/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 171 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [7/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 172 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [7/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 173 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 174 [6/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 174 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [6/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 175 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [6/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 176 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [6/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 177 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [6/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 178 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [6/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 179 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [6/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 180 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [6/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 181 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [6/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 182 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [6/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 183 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [6/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 184 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [6/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 185 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [6/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 186 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [6/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 187 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [6/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 188 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [6/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 189 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 190 [5/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 190 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [5/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 191 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [5/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 192 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [5/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 193 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [5/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 194 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [5/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 195 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [5/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 196 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [5/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 197 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [5/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 198 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [5/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 199 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [5/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 200 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [5/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 201 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [5/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 202 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [5/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 203 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [5/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 204 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [5/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 205 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 206 [4/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 206 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [4/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 207 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [4/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 208 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [4/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 209 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [4/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 210 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [4/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 211 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [4/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 212 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [4/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 213 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [4/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 214 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [4/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 215 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [4/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 216 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [4/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 217 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [4/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 218 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [4/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 219 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [4/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 220 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [4/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 221 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 222 [3/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 222 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [3/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 223 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [3/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 224 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [3/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 225 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [3/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 226 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [3/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 227 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [3/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 228 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [3/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 229 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [3/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 230 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [3/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 231 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [3/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 232 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [3/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 233 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [3/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 234 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [3/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 235 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [3/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 236 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [3/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 237 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 238 [2/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 238 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [2/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 239 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [2/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 240 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [2/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 241 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [2/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 242 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [2/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 243 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [2/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 244 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [2/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 245 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [2/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 246 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [2/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 247 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [2/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 248 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [2/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 249 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [2/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 250 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [2/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 251 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [2/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 252 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [2/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 253 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 254 [1/8] (2.56ns)   --->   "%mul22_i4 = fmul i32 %buf1_R_load_3, i32 %W_real_load_8" [fft.cpp:82]   --->   Operation 254 'fmul' 'mul22_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [1/8] (2.56ns)   --->   "%mul23_i5 = fmul i32 %buf1_I_load_3, i32 %W_imag_load_8" [fft.cpp:82]   --->   Operation 255 'fmul' 'mul23_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/8] (2.56ns)   --->   "%mul24_i4 = fmul i32 %buf1_I_load_3, i32 %W_real_load_8" [fft.cpp:83]   --->   Operation 256 'fmul' 'mul24_i4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/8] (2.56ns)   --->   "%mul25_i5 = fmul i32 %buf1_R_load_3, i32 %W_imag_load_8" [fft.cpp:83]   --->   Operation 257 'fmul' 'mul25_i5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/8] (2.56ns)   --->   "%mul22_i4_1 = fmul i32 %buf1_R_1_load_3, i32 %W_real_load_9" [fft.cpp:82]   --->   Operation 258 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/8] (2.56ns)   --->   "%mul23_i5_1 = fmul i32 %buf1_I_1_load_3, i32 %W_imag_load_9" [fft.cpp:82]   --->   Operation 259 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/8] (2.56ns)   --->   "%mul24_i4_1 = fmul i32 %buf1_I_1_load_3, i32 %W_real_load_9" [fft.cpp:83]   --->   Operation 260 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/8] (2.56ns)   --->   "%mul25_i5_1 = fmul i32 %buf1_R_1_load_3, i32 %W_imag_load_9" [fft.cpp:83]   --->   Operation 261 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/8] (2.56ns)   --->   "%mul22_i4_2 = fmul i32 %buf1_R_2_load_3, i32 %W_real_load_10" [fft.cpp:82]   --->   Operation 262 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/8] (2.56ns)   --->   "%mul23_i5_2 = fmul i32 %buf1_I_2_load_3, i32 %W_imag_load_10" [fft.cpp:82]   --->   Operation 263 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/8] (2.56ns)   --->   "%mul24_i4_2 = fmul i32 %buf1_I_2_load_3, i32 %W_real_load_10" [fft.cpp:83]   --->   Operation 264 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/8] (2.56ns)   --->   "%mul25_i5_2 = fmul i32 %buf1_R_2_load_3, i32 %W_imag_load_10" [fft.cpp:83]   --->   Operation 265 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/8] (2.56ns)   --->   "%mul22_i4_3 = fmul i32 %buf1_R_3_load_3, i32 %W_real_load_11" [fft.cpp:82]   --->   Operation 266 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/8] (2.56ns)   --->   "%mul23_i5_3 = fmul i32 %buf1_I_3_load_3, i32 %W_imag_load_11" [fft.cpp:82]   --->   Operation 267 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/8] (2.56ns)   --->   "%mul24_i4_3 = fmul i32 %buf1_I_3_load_3, i32 %W_real_load_11" [fft.cpp:83]   --->   Operation 268 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/8] (2.56ns)   --->   "%mul25_i5_3 = fmul i32 %buf1_R_3_load_3, i32 %W_imag_load_11" [fft.cpp:83]   --->   Operation 269 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.12>
ST_13 : Operation 270 [13/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 270 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [13/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 271 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [13/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 272 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [13/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 273 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [13/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 274 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [13/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 275 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [13/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 276 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [13/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 277 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.12>
ST_14 : Operation 278 [12/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 278 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [12/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 279 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [12/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 280 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [12/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 281 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [12/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 282 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [12/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 283 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [12/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 284 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [12/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 285 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.12>
ST_15 : Operation 286 [11/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 286 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [11/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 287 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [11/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 288 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [11/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 289 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [11/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 290 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [11/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 291 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [11/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 292 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [11/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 293 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.12>
ST_16 : Operation 294 [10/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 294 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [10/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 295 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [10/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 296 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [10/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 297 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [10/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 298 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [10/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 299 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [10/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 300 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [10/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 301 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.12>
ST_17 : Operation 302 [9/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 302 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [9/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 303 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [9/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 304 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [9/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 305 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [9/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 306 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [9/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 307 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [9/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 308 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [9/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 309 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.12>
ST_18 : Operation 310 [8/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 310 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [8/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 311 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [8/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 312 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [8/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 313 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [8/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 314 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [8/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 315 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [8/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 316 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [8/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 317 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.12>
ST_19 : Operation 318 [7/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 318 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [7/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 319 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [7/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 320 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [7/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 321 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [7/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 322 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [7/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 323 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [7/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 324 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [7/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 325 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.12>
ST_20 : Operation 326 [6/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 326 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [6/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 327 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [6/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 328 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [6/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 329 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [6/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 330 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [6/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 331 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [6/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 332 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [6/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 333 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.12>
ST_21 : Operation 334 [5/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 334 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [5/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 335 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [5/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 336 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [5/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 337 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [5/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 338 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [5/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 339 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [5/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 340 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [5/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 341 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.12>
ST_22 : Operation 342 [4/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 342 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [4/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 343 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [4/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 344 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [4/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 345 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [4/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 346 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [4/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 347 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [4/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 348 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [4/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 349 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.12>
ST_23 : Operation 350 [3/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 350 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [3/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 351 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [3/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 352 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [3/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 353 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [3/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 354 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [3/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 355 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [3/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 356 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [3/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 357 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %lshr_ln77_s" [fft.cpp:77]   --->   Operation 358 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%buf1_R_addr = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 359 'getelementptr' 'buf1_R_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 360 [2/2] (3.25ns)   --->   "%buf1_R_load = load i8 %buf1_R_addr" [fft.cpp:77]   --->   Operation 360 'load' 'buf1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%buf1_I_addr = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 361 'getelementptr' 'buf1_I_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 362 [2/2] (3.25ns)   --->   "%buf1_I_load = load i8 %buf1_I_addr" [fft.cpp:78]   --->   Operation 362 'load' 'buf1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 363 [2/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 363 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [2/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 364 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln77_11 = zext i8 %lshr_ln77_11" [fft.cpp:77]   --->   Operation 365 'zext' 'zext_ln77_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%buf1_R_1_addr = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77_11" [fft.cpp:77]   --->   Operation 366 'getelementptr' 'buf1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 367 [2/2] (3.25ns)   --->   "%buf1_R_1_load = load i8 %buf1_R_1_addr" [fft.cpp:77]   --->   Operation 367 'load' 'buf1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%buf1_I_1_addr = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77_11" [fft.cpp:78]   --->   Operation 368 'getelementptr' 'buf1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 369 [2/2] (3.25ns)   --->   "%buf1_I_1_load = load i8 %buf1_I_1_addr" [fft.cpp:78]   --->   Operation 369 'load' 'buf1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 370 [2/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 370 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [2/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 371 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln77_12 = zext i8 %lshr_ln77_12" [fft.cpp:77]   --->   Operation 372 'zext' 'zext_ln77_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%buf1_R_2_addr = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77_12" [fft.cpp:77]   --->   Operation 373 'getelementptr' 'buf1_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [2/2] (3.25ns)   --->   "%buf1_R_2_load = load i8 %buf1_R_2_addr" [fft.cpp:77]   --->   Operation 374 'load' 'buf1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%buf1_I_2_addr = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77_12" [fft.cpp:78]   --->   Operation 375 'getelementptr' 'buf1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 376 [2/2] (3.25ns)   --->   "%buf1_I_2_load = load i8 %buf1_I_2_addr" [fft.cpp:78]   --->   Operation 376 'load' 'buf1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 377 [2/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 377 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 378 [2/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 378 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln77_13 = zext i8 %lshr_ln77_13" [fft.cpp:77]   --->   Operation 379 'zext' 'zext_ln77_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%buf1_R_3_addr = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77_13" [fft.cpp:77]   --->   Operation 380 'getelementptr' 'buf1_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [2/2] (3.25ns)   --->   "%buf1_R_3_load = load i8 %buf1_R_3_addr" [fft.cpp:77]   --->   Operation 381 'load' 'buf1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%buf1_I_3_addr = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77_13" [fft.cpp:78]   --->   Operation 382 'getelementptr' 'buf1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [2/2] (3.25ns)   --->   "%buf1_I_3_load = load i8 %buf1_I_3_addr" [fft.cpp:78]   --->   Operation 383 'load' 'buf1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 384 [2/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 384 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 385 [2/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 385 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 386 [1/2] (3.25ns)   --->   "%buf1_R_load = load i8 %buf1_R_addr" [fft.cpp:77]   --->   Operation 386 'load' 'buf1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 387 [1/2] (3.25ns)   --->   "%buf1_I_load = load i8 %buf1_I_addr" [fft.cpp:78]   --->   Operation 387 'load' 'buf1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 388 [1/13] (3.12ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:82]   --->   Operation 388 'fsub' 't_R_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [1/13] (3.12ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:83]   --->   Operation 389 'fadd' 't_I_5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [1/2] (3.25ns)   --->   "%buf1_R_1_load = load i8 %buf1_R_1_addr" [fft.cpp:77]   --->   Operation 390 'load' 'buf1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 391 [1/2] (3.25ns)   --->   "%buf1_I_1_load = load i8 %buf1_I_1_addr" [fft.cpp:78]   --->   Operation 391 'load' 'buf1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 392 [1/13] (3.12ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:82]   --->   Operation 392 'fsub' 't_R_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/13] (3.12ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:83]   --->   Operation 393 'fadd' 't_I_5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [1/2] (3.25ns)   --->   "%buf1_R_2_load = load i8 %buf1_R_2_addr" [fft.cpp:77]   --->   Operation 394 'load' 'buf1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 395 [1/2] (3.25ns)   --->   "%buf1_I_2_load = load i8 %buf1_I_2_addr" [fft.cpp:78]   --->   Operation 395 'load' 'buf1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 396 [1/13] (3.12ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:82]   --->   Operation 396 'fsub' 't_R_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [1/13] (3.12ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:83]   --->   Operation 397 'fadd' 't_I_5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 398 [1/2] (3.25ns)   --->   "%buf1_R_3_load = load i8 %buf1_R_3_addr" [fft.cpp:77]   --->   Operation 398 'load' 'buf1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 399 [1/2] (3.25ns)   --->   "%buf1_I_3_load = load i8 %buf1_I_3_addr" [fft.cpp:78]   --->   Operation 399 'load' 'buf1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 400 [1/13] (3.12ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:82]   --->   Operation 400 'fsub' 't_R_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 401 [1/13] (3.12ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:83]   --->   Operation 401 'fadd' 't_I_5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.12>
ST_26 : Operation 402 [13/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 402 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 403 [13/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 403 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 404 [13/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 404 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 405 [13/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 405 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 406 [13/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 406 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 407 [13/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 407 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 408 [13/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 408 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 409 [13/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 409 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 410 [13/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 410 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [13/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 411 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 412 [13/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 412 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 413 [13/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 413 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 414 [13/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 414 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 415 [13/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 415 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 416 [13/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 416 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 417 [13/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 417 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.12>
ST_27 : Operation 418 [12/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 418 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [12/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 419 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 420 [12/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 420 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [12/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 421 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 422 [12/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 422 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 423 [12/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 423 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 424 [12/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 424 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [12/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 425 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 426 [12/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 426 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [12/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 427 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [12/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 428 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [12/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 429 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 430 [12/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 430 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 431 [12/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 431 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [12/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 432 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 433 [12/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 433 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.12>
ST_28 : Operation 434 [11/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 434 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [11/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 435 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [11/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 436 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [11/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 437 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [11/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 438 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [11/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 439 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [11/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 440 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [11/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 441 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [11/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 442 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [11/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 443 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 444 [11/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 444 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [11/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 445 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [11/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 446 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 447 [11/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 447 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 448 [11/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 448 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 449 [11/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 449 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.12>
ST_29 : Operation 450 [10/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 450 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 451 [10/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 451 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 452 [10/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 452 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 453 [10/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 453 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 454 [10/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 454 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 455 [10/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 455 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 456 [10/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 456 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 457 [10/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 457 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 458 [10/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 458 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 459 [10/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 459 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 460 [10/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 460 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 461 [10/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 461 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 462 [10/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 462 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 463 [10/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 463 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 464 [10/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 464 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 465 [10/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 465 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.12>
ST_30 : Operation 466 [9/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 466 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [9/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 467 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 468 [9/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 468 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 469 [9/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 469 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 470 [9/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 470 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 471 [9/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 471 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 472 [9/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 472 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 473 [9/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 473 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 474 [9/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 474 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 475 [9/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 475 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 476 [9/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 476 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 477 [9/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 477 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 478 [9/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 478 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 479 [9/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 479 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 480 [9/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 480 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [9/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 481 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.12>
ST_31 : Operation 482 [8/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 482 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 483 [8/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 483 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 484 [8/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 484 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 485 [8/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 485 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [8/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 486 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [8/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 487 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [8/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 488 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [8/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 489 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 490 [8/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 490 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 491 [8/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 491 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 492 [8/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 492 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 493 [8/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 493 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 494 [8/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 494 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 495 [8/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 495 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 496 [8/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 496 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 497 [8/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 497 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.12>
ST_32 : Operation 498 [7/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 498 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [7/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 499 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 500 [7/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 500 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [7/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 501 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 502 [7/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 502 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [7/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 503 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 504 [7/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 504 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 505 [7/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 505 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 506 [7/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 506 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 507 [7/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 507 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 508 [7/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 508 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [7/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 509 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 510 [7/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 510 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 511 [7/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 511 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 512 [7/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 512 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [7/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 513 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.12>
ST_33 : Operation 514 [6/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 514 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 515 [6/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 515 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 516 [6/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 516 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 517 [6/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 517 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 518 [6/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 518 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 519 [6/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 519 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 520 [6/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 520 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [6/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 521 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 522 [6/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 522 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 523 [6/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 523 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 524 [6/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 524 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 525 [6/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 525 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 526 [6/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 526 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 527 [6/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 527 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 528 [6/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 528 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 529 [6/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 529 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.12>
ST_34 : Operation 530 [5/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 530 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 531 [5/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 531 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 532 [5/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 532 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 533 [5/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 533 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 534 [5/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 534 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [5/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 535 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 536 [5/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 536 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [5/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 537 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [5/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 538 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 539 [5/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 539 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 540 [5/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 540 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 541 [5/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 541 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 542 [5/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 542 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 543 [5/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 543 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 544 [5/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 544 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 545 [5/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 545 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.12>
ST_35 : Operation 546 [4/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 546 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 547 [4/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 547 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 548 [4/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 548 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 549 [4/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 549 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 550 [4/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 550 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 551 [4/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 551 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 552 [4/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 552 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 553 [4/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 553 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 554 [4/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 554 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 555 [4/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 555 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 556 [4/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 556 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 557 [4/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 557 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 558 [4/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 558 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 559 [4/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 559 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 560 [4/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 560 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [4/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 561 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.12>
ST_36 : Operation 562 [3/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 562 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 563 [3/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 563 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 564 [3/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 564 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 565 [3/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 565 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 566 [3/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 566 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 567 [3/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 567 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 568 [3/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 568 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 569 [3/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 569 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [3/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 570 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 571 [3/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 571 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 572 [3/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 572 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 573 [3/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 573 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 574 [3/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 574 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 575 [3/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 575 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 576 [3/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 576 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 577 [3/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 577 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.12>
ST_37 : Operation 578 [2/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 578 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 579 [2/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 579 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 580 [2/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 580 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 581 [2/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 581 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 582 [2/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 582 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 583 [2/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 583 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 584 [2/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 584 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 585 [2/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 585 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 586 [2/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 586 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 587 [2/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 587 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 588 [2/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 588 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 589 [2/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 589 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 590 [2/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 590 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [2/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 591 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 592 [2/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 592 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 593 [2/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 593 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.12>
ST_38 : Operation 594 [1/13] (3.12ns)   --->   "%sub27_i5 = fsub i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:85]   --->   Operation 594 'fsub' 'sub27_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 595 [1/13] (3.12ns)   --->   "%sub30_i5 = fsub i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:86]   --->   Operation 595 'fsub' 'sub30_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 596 [1/13] (3.12ns)   --->   "%add33_i5 = fadd i32 %buf1_R_load, i32 %t_R_5" [fft.cpp:87]   --->   Operation 596 'fadd' 'add33_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 597 [1/13] (3.12ns)   --->   "%add36_i5 = fadd i32 %buf1_I_load, i32 %t_I_5" [fft.cpp:88]   --->   Operation 597 'fadd' 'add36_i5' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 598 [1/13] (3.12ns)   --->   "%sub27_i5_1 = fsub i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:85]   --->   Operation 598 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 599 [1/13] (3.12ns)   --->   "%sub30_i5_1 = fsub i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:86]   --->   Operation 599 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 600 [1/13] (3.12ns)   --->   "%add33_i5_1 = fadd i32 %buf1_R_1_load, i32 %t_R_5_1" [fft.cpp:87]   --->   Operation 600 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 601 [1/13] (3.12ns)   --->   "%add36_i5_1 = fadd i32 %buf1_I_1_load, i32 %t_I_5_1" [fft.cpp:88]   --->   Operation 601 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 602 [1/13] (3.12ns)   --->   "%sub27_i5_2 = fsub i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:85]   --->   Operation 602 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 603 [1/13] (3.12ns)   --->   "%sub30_i5_2 = fsub i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:86]   --->   Operation 603 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 604 [1/13] (3.12ns)   --->   "%add33_i5_2 = fadd i32 %buf1_R_2_load, i32 %t_R_5_2" [fft.cpp:87]   --->   Operation 604 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 605 [1/13] (3.12ns)   --->   "%add36_i5_2 = fadd i32 %buf1_I_2_load, i32 %t_I_5_2" [fft.cpp:88]   --->   Operation 605 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 606 [1/13] (3.12ns)   --->   "%sub27_i5_3 = fsub i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:85]   --->   Operation 606 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 607 [1/13] (3.12ns)   --->   "%sub30_i5_3 = fsub i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:86]   --->   Operation 607 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 608 [1/13] (3.12ns)   --->   "%add33_i5_3 = fadd i32 %buf1_R_3_load, i32 %t_R_5_3" [fft.cpp:87]   --->   Operation 608 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 609 [1/13] (3.12ns)   --->   "%add36_i5_3 = fadd i32 %buf1_I_3_load, i32 %t_I_5_3" [fft.cpp:88]   --->   Operation 609 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 610 [1/1] (0.00ns)   --->   "%buf0_R_addr = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln79" [fft.cpp:85]   --->   Operation 610 'getelementptr' 'buf0_R_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i5, i8 %buf0_R_addr" [fft.cpp:85]   --->   Operation 611 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 612 [1/1] (0.00ns)   --->   "%buf0_I_addr = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln79" [fft.cpp:86]   --->   Operation 612 'getelementptr' 'buf0_I_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i5, i8 %buf0_I_addr" [fft.cpp:86]   --->   Operation 613 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 614 [1/1] (0.00ns)   --->   "%buf0_R_1_addr = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln79_11" [fft.cpp:85]   --->   Operation 614 'getelementptr' 'buf0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i5_1, i8 %buf0_R_1_addr" [fft.cpp:85]   --->   Operation 615 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 616 [1/1] (0.00ns)   --->   "%buf0_I_1_addr = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln79_11" [fft.cpp:86]   --->   Operation 616 'getelementptr' 'buf0_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i5_1, i8 %buf0_I_1_addr" [fft.cpp:86]   --->   Operation 617 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 618 [1/1] (0.00ns)   --->   "%buf0_R_2_addr = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln79_12" [fft.cpp:85]   --->   Operation 618 'getelementptr' 'buf0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i5_2, i8 %buf0_R_2_addr" [fft.cpp:85]   --->   Operation 619 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 620 [1/1] (0.00ns)   --->   "%buf0_I_2_addr = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln79_12" [fft.cpp:86]   --->   Operation 620 'getelementptr' 'buf0_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i5_2, i8 %buf0_I_2_addr" [fft.cpp:86]   --->   Operation 621 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 622 [1/1] (0.00ns)   --->   "%buf0_R_3_addr = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln79_13" [fft.cpp:85]   --->   Operation 622 'getelementptr' 'buf0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i5_3, i8 %buf0_R_3_addr" [fft.cpp:85]   --->   Operation 623 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "%buf0_I_3_addr = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln79_13" [fft.cpp:86]   --->   Operation 624 'getelementptr' 'buf0_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i5_3, i8 %buf0_I_3_addr" [fft.cpp:86]   --->   Operation 625 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 645 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 626 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [fft.cpp:70]   --->   Operation 626 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 627 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fft.cpp:68]   --->   Operation 627 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 628 [1/1] (0.00ns)   --->   "%buf0_R_addr_4 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln77" [fft.cpp:87]   --->   Operation 628 'getelementptr' 'buf0_R_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i5, i8 %buf0_R_addr_4" [fft.cpp:87]   --->   Operation 629 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 630 [1/1] (0.00ns)   --->   "%buf0_I_addr_4 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln77" [fft.cpp:88]   --->   Operation 630 'getelementptr' 'buf0_I_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i5, i8 %buf0_I_addr_4" [fft.cpp:88]   --->   Operation 631 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 632 [1/1] (0.00ns)   --->   "%buf0_R_1_addr_4 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln77_11" [fft.cpp:87]   --->   Operation 632 'getelementptr' 'buf0_R_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 633 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i5_1, i8 %buf0_R_1_addr_4" [fft.cpp:87]   --->   Operation 633 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 634 [1/1] (0.00ns)   --->   "%buf0_I_1_addr_4 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln77_11" [fft.cpp:88]   --->   Operation 634 'getelementptr' 'buf0_I_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 635 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i5_1, i8 %buf0_I_1_addr_4" [fft.cpp:88]   --->   Operation 635 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 636 [1/1] (0.00ns)   --->   "%buf0_R_2_addr_4 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln77_12" [fft.cpp:87]   --->   Operation 636 'getelementptr' 'buf0_R_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 637 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i5_2, i8 %buf0_R_2_addr_4" [fft.cpp:87]   --->   Operation 637 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 638 [1/1] (0.00ns)   --->   "%buf0_I_2_addr_4 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln77_12" [fft.cpp:88]   --->   Operation 638 'getelementptr' 'buf0_I_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 639 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i5_2, i8 %buf0_I_2_addr_4" [fft.cpp:88]   --->   Operation 639 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 640 [1/1] (0.00ns)   --->   "%buf0_R_3_addr_4 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln77_13" [fft.cpp:87]   --->   Operation 640 'getelementptr' 'buf0_R_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i5_3, i8 %buf0_R_3_addr_4" [fft.cpp:87]   --->   Operation 641 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "%buf0_I_3_addr_4 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln77_13" [fft.cpp:88]   --->   Operation 642 'getelementptr' 'buf0_I_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 643 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i5_3, i8 %buf0_I_3_addr_4" [fft.cpp:88]   --->   Operation 643 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i198.0" [fft.cpp:68]   --->   Operation 644 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_10_0            (alloca           ) [ 01100000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000]
i_10_0_load       (load             ) [ 00000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000]
icmp_ln68         (icmp             ) [ 01111111111111111111111111111111111111110]
br_ln68           (br               ) [ 00000000000000000000000000000000000000000]
empty_27          (trunc            ) [ 00000000000000000000000000000000000000000]
empty_28          (trunc            ) [ 01110000000000000000000000000000000000000]
tmp_6             (partselect       ) [ 00000000000000000000000000000000000000000]
and_ln74_3        (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln74         (zext             ) [ 00000000000000000000000000000000000000000]
add_ln74          (add              ) [ 01100000000000000000000000000000000000000]
lshr_ln77_s       (partselect       ) [ 01111111111111111111111110000000000000000]
or_ln68_11        (or               ) [ 00000000000000000000000000000000000000000]
zext_ln68         (zext             ) [ 00000000000000000000000000000000000000000]
add_ln74_10       (add              ) [ 01100000000000000000000000000000000000000]
lshr_ln77_11      (partselect       ) [ 01111111111111111111111110000000000000000]
or_ln68_12        (or               ) [ 00000000000000000000000000000000000000000]
zext_ln68_7       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln74_11       (add              ) [ 01100000000000000000000000000000000000000]
lshr_ln77_12      (partselect       ) [ 01111111111111111111111110000000000000000]
or_ln68_13        (or               ) [ 00000000000000000000000000000000000000000]
zext_ln68_8       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln74_12       (add              ) [ 01100000000000000000000000000000000000000]
lshr_ln77_13      (partselect       ) [ 01111111111111111111111110000000000000000]
add_ln68          (add              ) [ 01100000000000000000000000000000000000000]
add_ln75          (add              ) [ 00000000000000000000000000000000000000000]
lshr_ln79_s       (partselect       ) [ 01010000000000000000000000000000000000000]
add_ln75_10       (add              ) [ 00000000000000000000000000000000000000000]
lshr_ln79_10      (partselect       ) [ 01010000000000000000000000000000000000000]
add_ln75_11       (add              ) [ 00000000000000000000000000000000000000000]
lshr_ln79_11      (partselect       ) [ 01010000000000000000000000000000000000000]
add_ln75_12       (add              ) [ 00000000000000000000000000000000000000000]
lshr_ln79_12      (partselect       ) [ 01010000000000000000000000000000000000000]
store_ln68        (store            ) [ 00000000000000000000000000000000000000000]
shl_ln72_8        (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln72_8       (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_8     (getelementptr    ) [ 01001000000000000000000000000000000000000]
W_imag_addr_8     (getelementptr    ) [ 01001000000000000000000000000000000000000]
zext_ln79         (zext             ) [ 01001111111111111111111111111111111111110]
buf1_R_addr_5     (getelementptr    ) [ 01001000000000000000000000000000000000000]
buf1_I_addr_5     (getelementptr    ) [ 01001000000000000000000000000000000000000]
or_ln68           (or               ) [ 00000000000000000000000000000000000000000]
shl_ln72_9        (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln72_9       (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_9     (getelementptr    ) [ 01001000000000000000000000000000000000000]
W_imag_addr_9     (getelementptr    ) [ 01001000000000000000000000000000000000000]
zext_ln79_11      (zext             ) [ 01001111111111111111111111111111111111110]
buf1_R_1_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
buf1_I_1_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
or_ln68_18        (or               ) [ 00000000000000000000000000000000000000000]
shl_ln72_s        (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln72_10      (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_10    (getelementptr    ) [ 01001000000000000000000000000000000000000]
W_imag_addr_10    (getelementptr    ) [ 01001000000000000000000000000000000000000]
zext_ln79_12      (zext             ) [ 01001111111111111111111111111111111111110]
buf1_R_2_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
buf1_I_2_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
or_ln68_19        (or               ) [ 00000000000000000000000000000000000000000]
shl_ln72_10       (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln72_11      (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_11    (getelementptr    ) [ 01001000000000000000000000000000000000000]
W_imag_addr_11    (getelementptr    ) [ 01001000000000000000000000000000000000000]
zext_ln79_13      (zext             ) [ 01001111111111111111111111111111111111110]
buf1_R_3_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
buf1_I_3_addr_5   (getelementptr    ) [ 01001000000000000000000000000000000000000]
W_real_load_8     (load             ) [ 01000111111110000000000000000000000000000]
W_imag_load_8     (load             ) [ 01000111111110000000000000000000000000000]
buf1_R_load_3     (load             ) [ 01000111111110000000000000000000000000000]
buf1_I_load_3     (load             ) [ 01000111111110000000000000000000000000000]
W_real_load_9     (load             ) [ 01000111111110000000000000000000000000000]
W_imag_load_9     (load             ) [ 01000111111110000000000000000000000000000]
buf1_R_1_load_3   (load             ) [ 01000111111110000000000000000000000000000]
buf1_I_1_load_3   (load             ) [ 01000111111110000000000000000000000000000]
W_real_load_10    (load             ) [ 01000111111110000000000000000000000000000]
W_imag_load_10    (load             ) [ 01000111111110000000000000000000000000000]
buf1_R_2_load_3   (load             ) [ 01000111111110000000000000000000000000000]
buf1_I_2_load_3   (load             ) [ 01000111111110000000000000000000000000000]
W_real_load_11    (load             ) [ 01000111111110000000000000000000000000000]
W_imag_load_11    (load             ) [ 01000111111110000000000000000000000000000]
buf1_R_3_load_3   (load             ) [ 01000111111110000000000000000000000000000]
buf1_I_3_load_3   (load             ) [ 01000111111110000000000000000000000000000]
mul22_i4          (fmul             ) [ 01000000000001111111111111000000000000000]
mul23_i5          (fmul             ) [ 01000000000001111111111111000000000000000]
mul24_i4          (fmul             ) [ 01000000000001111111111111000000000000000]
mul25_i5          (fmul             ) [ 01000000000001111111111111000000000000000]
mul22_i4_1        (fmul             ) [ 01000000000001111111111111000000000000000]
mul23_i5_1        (fmul             ) [ 01000000000001111111111111000000000000000]
mul24_i4_1        (fmul             ) [ 01000000000001111111111111000000000000000]
mul25_i5_1        (fmul             ) [ 01000000000001111111111111000000000000000]
mul22_i4_2        (fmul             ) [ 01000000000001111111111111000000000000000]
mul23_i5_2        (fmul             ) [ 01000000000001111111111111000000000000000]
mul24_i4_2        (fmul             ) [ 01000000000001111111111111000000000000000]
mul25_i5_2        (fmul             ) [ 01000000000001111111111111000000000000000]
mul22_i4_3        (fmul             ) [ 01000000000001111111111111000000000000000]
mul23_i5_3        (fmul             ) [ 01000000000001111111111111000000000000000]
mul24_i4_3        (fmul             ) [ 01000000000001111111111111000000000000000]
mul25_i5_3        (fmul             ) [ 01000000000001111111111111000000000000000]
zext_ln77         (zext             ) [ 01000000000000000000000001111111111111111]
buf1_R_addr       (getelementptr    ) [ 01000000000000000000000001000000000000000]
buf1_I_addr       (getelementptr    ) [ 01000000000000000000000001000000000000000]
zext_ln77_11      (zext             ) [ 01000000000000000000000001111111111111111]
buf1_R_1_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
buf1_I_1_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
zext_ln77_12      (zext             ) [ 01000000000000000000000001111111111111111]
buf1_R_2_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
buf1_I_2_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
zext_ln77_13      (zext             ) [ 01000000000000000000000001111111111111111]
buf1_R_3_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
buf1_I_3_addr     (getelementptr    ) [ 01000000000000000000000001000000000000000]
buf1_R_load       (load             ) [ 01000000000000000000000000111111111111100]
buf1_I_load       (load             ) [ 01000000000000000000000000111111111111100]
t_R_5             (fsub             ) [ 01000000000000000000000000111111111111100]
t_I_5             (fadd             ) [ 01000000000000000000000000111111111111100]
buf1_R_1_load     (load             ) [ 01000000000000000000000000111111111111100]
buf1_I_1_load     (load             ) [ 01000000000000000000000000111111111111100]
t_R_5_1           (fsub             ) [ 01000000000000000000000000111111111111100]
t_I_5_1           (fadd             ) [ 01000000000000000000000000111111111111100]
buf1_R_2_load     (load             ) [ 01000000000000000000000000111111111111100]
buf1_I_2_load     (load             ) [ 01000000000000000000000000111111111111100]
t_R_5_2           (fsub             ) [ 01000000000000000000000000111111111111100]
t_I_5_2           (fadd             ) [ 01000000000000000000000000111111111111100]
buf1_R_3_load     (load             ) [ 01000000000000000000000000111111111111100]
buf1_I_3_load     (load             ) [ 01000000000000000000000000111111111111100]
t_R_5_3           (fsub             ) [ 01000000000000000000000000111111111111100]
t_I_5_3           (fadd             ) [ 01000000000000000000000000111111111111100]
sub27_i5          (fsub             ) [ 01000000000000000000000000000000000000010]
sub30_i5          (fsub             ) [ 01000000000000000000000000000000000000010]
add33_i5          (fadd             ) [ 01000000000000000000000000000000000000011]
add36_i5          (fadd             ) [ 01000000000000000000000000000000000000011]
sub27_i5_1        (fsub             ) [ 01000000000000000000000000000000000000010]
sub30_i5_1        (fsub             ) [ 01000000000000000000000000000000000000010]
add33_i5_1        (fadd             ) [ 01000000000000000000000000000000000000011]
add36_i5_1        (fadd             ) [ 01000000000000000000000000000000000000011]
sub27_i5_2        (fsub             ) [ 01000000000000000000000000000000000000010]
sub30_i5_2        (fsub             ) [ 01000000000000000000000000000000000000010]
add33_i5_2        (fadd             ) [ 01000000000000000000000000000000000000011]
add36_i5_2        (fadd             ) [ 01000000000000000000000000000000000000011]
sub27_i5_3        (fsub             ) [ 01000000000000000000000000000000000000010]
sub30_i5_3        (fsub             ) [ 01000000000000000000000000000000000000010]
add33_i5_3        (fadd             ) [ 01000000000000000000000000000000000000011]
add36_i5_3        (fadd             ) [ 01000000000000000000000000000000000000011]
buf0_R_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_1_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_1_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_2_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_2_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_3_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_3_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
specpipeline_ln70 (specpipeline     ) [ 00000000000000000000000000000000000000000]
specloopname_ln68 (specloopname     ) [ 00000000000000000000000000000000000000000]
buf0_R_addr_4     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_addr_4     (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_1_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_1_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_2_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_2_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
buf0_R_3_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
buf0_I_3_addr_4   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
br_ln68           (br               ) [ 00000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf0_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf0_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf0_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf0_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf0_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf0_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf0_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf0_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf1_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf1_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf1_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf1_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf1_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf1_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf1_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_10_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="W_real_addr_8_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_8/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="0"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="8" bw="9" slack="0"/>
<pin id="117" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="121" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
<pin id="119" dir="1" index="11" bw="32" slack="1"/>
<pin id="123" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load_8/3 W_real_load_9/3 W_real_load_10/3 W_real_load_11/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="W_imag_addr_8_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_8/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="8" bw="9" slack="0"/>
<pin id="142" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="146" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="1"/>
<pin id="140" dir="1" index="7" bw="32" slack="1"/>
<pin id="144" dir="1" index="11" bw="32" slack="1"/>
<pin id="148" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load_8/3 W_imag_load_9/3 W_imag_load_10/3 W_imag_load_11/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buf1_R_addr_5_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr_5/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
<pin id="165" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_load_3/3 buf1_R_load/24 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf1_I_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr_5/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
<pin id="182" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_load_3/3 buf1_I_load/24 "/>
</bind>
</comp>

<comp id="184" class="1004" name="W_real_addr_9_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_9/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="W_imag_addr_9_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_9/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buf1_R_1_addr_5_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr_5/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="1"/>
<pin id="215" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_1_load_3/3 buf1_R_1_load/24 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buf1_I_1_addr_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr_5/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="1"/>
<pin id="232" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_1_load_3/3 buf1_I_1_load/24 "/>
</bind>
</comp>

<comp id="234" class="1004" name="W_real_addr_10_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_10/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="W_imag_addr_10_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_10/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="buf1_R_2_addr_5_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr_5/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="0"/>
<pin id="262" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
<pin id="265" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_2_load_3/3 buf1_R_2_load/24 "/>
</bind>
</comp>

<comp id="267" class="1004" name="buf1_I_2_addr_5_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr_5/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="1"/>
<pin id="282" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_2_load_3/3 buf1_I_2_load/24 "/>
</bind>
</comp>

<comp id="284" class="1004" name="W_real_addr_11_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_11/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="W_imag_addr_11_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_11/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="buf1_R_3_addr_5_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr_5/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="0"/>
<pin id="312" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="1"/>
<pin id="315" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_3_load_3/3 buf1_R_3_load/24 "/>
</bind>
</comp>

<comp id="317" class="1004" name="buf1_I_3_addr_5_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr_5/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="0"/>
<pin id="329" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="1"/>
<pin id="332" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_3_load_3/3 buf1_I_3_load/24 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buf1_R_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr/24 "/>
</bind>
</comp>

<comp id="342" class="1004" name="buf1_I_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr/24 "/>
</bind>
</comp>

<comp id="350" class="1004" name="buf1_R_1_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr/24 "/>
</bind>
</comp>

<comp id="358" class="1004" name="buf1_I_1_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr/24 "/>
</bind>
</comp>

<comp id="366" class="1004" name="buf1_R_2_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr/24 "/>
</bind>
</comp>

<comp id="374" class="1004" name="buf1_I_2_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr/24 "/>
</bind>
</comp>

<comp id="382" class="1004" name="buf1_R_3_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr/24 "/>
</bind>
</comp>

<comp id="390" class="1004" name="buf1_I_3_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr/24 "/>
</bind>
</comp>

<comp id="398" class="1004" name="buf0_R_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="36"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_addr/39 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2"/>
<pin id="408" dir="0" index="2" bw="0" slack="0"/>
<pin id="410" dir="0" index="4" bw="8" slack="1"/>
<pin id="411" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="413" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/39 store_ln87/40 "/>
</bind>
</comp>

<comp id="415" class="1004" name="buf0_I_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="36"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_addr/39 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="2"/>
<pin id="425" dir="0" index="2" bw="0" slack="0"/>
<pin id="427" dir="0" index="4" bw="8" slack="1"/>
<pin id="428" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="430" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/39 store_ln88/40 "/>
</bind>
</comp>

<comp id="432" class="1004" name="buf0_R_1_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="36"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_1_addr/39 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2"/>
<pin id="442" dir="0" index="2" bw="0" slack="0"/>
<pin id="444" dir="0" index="4" bw="8" slack="1"/>
<pin id="445" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/39 store_ln87/40 "/>
</bind>
</comp>

<comp id="449" class="1004" name="buf0_I_1_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="8" slack="36"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_1_addr/39 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2"/>
<pin id="459" dir="0" index="2" bw="0" slack="0"/>
<pin id="461" dir="0" index="4" bw="8" slack="1"/>
<pin id="462" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="464" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/39 store_ln88/40 "/>
</bind>
</comp>

<comp id="466" class="1004" name="buf0_R_2_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="36"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_2_addr/39 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2"/>
<pin id="476" dir="0" index="2" bw="0" slack="0"/>
<pin id="478" dir="0" index="4" bw="8" slack="1"/>
<pin id="479" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="481" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/39 store_ln87/40 "/>
</bind>
</comp>

<comp id="483" class="1004" name="buf0_I_2_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="36"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_2_addr/39 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="0" index="2" bw="0" slack="0"/>
<pin id="495" dir="0" index="4" bw="8" slack="1"/>
<pin id="496" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="498" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/39 store_ln88/40 "/>
</bind>
</comp>

<comp id="500" class="1004" name="buf0_R_3_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="36"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_3_addr/39 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="0" index="2" bw="0" slack="0"/>
<pin id="512" dir="0" index="4" bw="8" slack="1"/>
<pin id="513" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="515" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/39 store_ln87/40 "/>
</bind>
</comp>

<comp id="517" class="1004" name="buf0_I_3_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="36"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_3_addr/39 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2"/>
<pin id="527" dir="0" index="2" bw="0" slack="0"/>
<pin id="529" dir="0" index="4" bw="8" slack="1"/>
<pin id="530" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="532" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/39 store_ln88/40 "/>
</bind>
</comp>

<comp id="534" class="1004" name="buf0_R_addr_4_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="16"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_addr_4/40 "/>
</bind>
</comp>

<comp id="542" class="1004" name="buf0_I_addr_4_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="16"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_addr_4/40 "/>
</bind>
</comp>

<comp id="550" class="1004" name="buf0_R_1_addr_4_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="16"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_1_addr_4/40 "/>
</bind>
</comp>

<comp id="558" class="1004" name="buf0_I_1_addr_4_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="16"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_1_addr_4/40 "/>
</bind>
</comp>

<comp id="566" class="1004" name="buf0_R_2_addr_4_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="16"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_2_addr_4/40 "/>
</bind>
</comp>

<comp id="574" class="1004" name="buf0_I_2_addr_4_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="16"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_2_addr_4/40 "/>
</bind>
</comp>

<comp id="582" class="1004" name="buf0_R_3_addr_4_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="16"/>
<pin id="586" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_3_addr_4/40 "/>
</bind>
</comp>

<comp id="590" class="1004" name="buf0_I_3_addr_4_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="16"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_3_addr_4/40 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_5/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_5/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_5_1/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_5_1/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_5_2/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_5_2/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_5_3/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_5_3/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i5/26 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i5/26 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i5/26 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i5/26 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i5_1/26 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i5_1/26 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i5_1/26 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i5_1/26 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i5_2/26 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i5_2/26 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i5_2/26 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i5_2/26 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i5_3/26 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i5_3/26 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i5_3/26 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="0" index="1" bw="32" slack="1"/>
<pin id="693" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i5_3/26 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i4/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i5/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="32" slack="1"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i4/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i5/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i4_1/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i5_1/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i4_1/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i5_1/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i4_2/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i5_2/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="1"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i4_2/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i5_2/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i4_3/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="1"/>
<pin id="749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i5_3/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="1"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i4_3/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="grp_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="1"/>
<pin id="757" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i5_3/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln0_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="10" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="i_10_0_load_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="0"/>
<pin id="765" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10_0_load/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln68_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="empty_27_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="empty_28_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_6_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="0" index="1" bw="10" slack="0"/>
<pin id="783" dir="0" index="2" bw="4" slack="0"/>
<pin id="784" dir="0" index="3" bw="5" slack="0"/>
<pin id="785" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln74_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln74_3/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln74_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln74_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="9" slack="0"/>
<pin id="804" dir="0" index="1" bw="10" slack="0"/>
<pin id="805" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="lshr_ln77_s_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="10" slack="0"/>
<pin id="811" dir="0" index="2" bw="3" slack="0"/>
<pin id="812" dir="0" index="3" bw="5" slack="0"/>
<pin id="813" dir="1" index="4" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_s/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln68_11_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="0"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_11/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln68_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln74_10_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="9" slack="0"/>
<pin id="830" dir="0" index="1" bw="9" slack="0"/>
<pin id="831" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_10/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="lshr_ln77_11_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="10" slack="0"/>
<pin id="837" dir="0" index="2" bw="3" slack="0"/>
<pin id="838" dir="0" index="3" bw="5" slack="0"/>
<pin id="839" dir="1" index="4" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_11/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln68_12_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="0" index="1" bw="9" slack="0"/>
<pin id="847" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_12/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln68_7_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_7/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln74_11_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="0" index="1" bw="9" slack="0"/>
<pin id="857" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_11/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="lshr_ln77_12_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="10" slack="0"/>
<pin id="863" dir="0" index="2" bw="3" slack="0"/>
<pin id="864" dir="0" index="3" bw="5" slack="0"/>
<pin id="865" dir="1" index="4" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_12/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="or_ln68_13_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="0" index="1" bw="9" slack="0"/>
<pin id="873" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_13/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln68_8_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="0"/>
<pin id="878" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_8/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln74_12_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="0"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_12/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="lshr_ln77_13_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="10" slack="0"/>
<pin id="889" dir="0" index="2" bw="3" slack="0"/>
<pin id="890" dir="0" index="3" bw="5" slack="0"/>
<pin id="891" dir="1" index="4" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_13/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln68_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="0" index="1" bw="4" slack="0"/>
<pin id="899" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln75_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="1"/>
<pin id="904" dir="0" index="1" bw="7" slack="0"/>
<pin id="905" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="lshr_ln79_s_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="10" slack="0"/>
<pin id="910" dir="0" index="2" bw="3" slack="0"/>
<pin id="911" dir="0" index="3" bw="5" slack="0"/>
<pin id="912" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln79_s/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln75_10_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="1"/>
<pin id="919" dir="0" index="1" bw="7" slack="0"/>
<pin id="920" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_10/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="lshr_ln79_10_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="0"/>
<pin id="925" dir="0" index="2" bw="3" slack="0"/>
<pin id="926" dir="0" index="3" bw="5" slack="0"/>
<pin id="927" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln79_10/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln75_11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="1"/>
<pin id="934" dir="0" index="1" bw="7" slack="0"/>
<pin id="935" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_11/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="lshr_ln79_11_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="10" slack="0"/>
<pin id="940" dir="0" index="2" bw="3" slack="0"/>
<pin id="941" dir="0" index="3" bw="5" slack="0"/>
<pin id="942" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln79_11/2 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln75_12_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="1"/>
<pin id="949" dir="0" index="1" bw="7" slack="0"/>
<pin id="950" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_12/2 "/>
</bind>
</comp>

<comp id="952" class="1004" name="lshr_ln79_12_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="10" slack="0"/>
<pin id="955" dir="0" index="2" bw="3" slack="0"/>
<pin id="956" dir="0" index="3" bw="5" slack="0"/>
<pin id="957" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln79_12/2 "/>
</bind>
</comp>

<comp id="962" class="1004" name="store_ln68_store_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="1"/>
<pin id="964" dir="0" index="1" bw="10" slack="1"/>
<pin id="965" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="966" class="1004" name="shl_ln72_8_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="0"/>
<pin id="968" dir="0" index="1" bw="5" slack="2"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_8/3 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln72_8_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="0"/>
<pin id="975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_8/3 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln79_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="984" class="1004" name="or_ln68_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="2"/>
<pin id="986" dir="0" index="1" bw="5" slack="0"/>
<pin id="987" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/3 "/>
</bind>
</comp>

<comp id="989" class="1004" name="shl_ln72_9_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="0"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_9/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln72_9_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_9/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln79_11_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_11/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="or_ln68_18_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="2"/>
<pin id="1010" dir="0" index="1" bw="5" slack="0"/>
<pin id="1011" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_18/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="shl_ln72_s_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="9" slack="0"/>
<pin id="1015" dir="0" index="1" bw="5" slack="0"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_s/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln72_10_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="0"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_10/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln79_12_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_12/3 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="or_ln68_19_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="5" slack="2"/>
<pin id="1034" dir="0" index="1" bw="5" slack="0"/>
<pin id="1035" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_19/3 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="shl_ln72_10_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="0"/>
<pin id="1039" dir="0" index="1" bw="5" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_10/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln72_11_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="9" slack="0"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_11/3 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln79_13_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_13/3 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln77_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="23"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/24 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln77_11_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="23"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_11/24 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln77_12_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="23"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_12/24 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln77_13_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="23"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_13/24 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="i_10_0_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_10_0 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="icmp_ln68_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="38"/>
<pin id="1085" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="empty_28_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="2"/>
<pin id="1089" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln74_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="1"/>
<pin id="1097" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="lshr_ln77_s_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="23"/>
<pin id="1102" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="lshr_ln77_s "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln74_10_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_10 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="lshr_ln77_11_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="23"/>
<pin id="1112" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="lshr_ln77_11 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln74_11_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="1"/>
<pin id="1117" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_11 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="lshr_ln77_12_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="23"/>
<pin id="1122" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="lshr_ln77_12 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln74_12_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="1"/>
<pin id="1127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_12 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="lshr_ln77_13_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="23"/>
<pin id="1132" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="lshr_ln77_13 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="add_ln68_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="1"/>
<pin id="1137" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="lshr_ln79_s_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln79_s "/>
</bind>
</comp>

<comp id="1145" class="1005" name="lshr_ln79_10_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln79_10 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="lshr_ln79_11_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln79_11 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="lshr_ln79_12_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln79_12 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="W_real_addr_8_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="9" slack="1"/>
<pin id="1162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_8 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="W_imag_addr_8_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="1"/>
<pin id="1167" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_8 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="zext_ln79_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="64" slack="36"/>
<pin id="1172" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="buf1_R_addr_5_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_addr_5 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="buf1_I_addr_5_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_addr_5 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="W_real_addr_9_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="9" slack="1"/>
<pin id="1188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_9 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="W_imag_addr_9_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="9" slack="1"/>
<pin id="1193" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_9 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="zext_ln79_11_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="64" slack="36"/>
<pin id="1198" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln79_11 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="buf1_R_1_addr_5_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="1"/>
<pin id="1204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_addr_5 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="buf1_I_1_addr_5_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="1"/>
<pin id="1209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_addr_5 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="W_real_addr_10_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="1"/>
<pin id="1214" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_10 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="W_imag_addr_10_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="9" slack="1"/>
<pin id="1219" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_10 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zext_ln79_12_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="36"/>
<pin id="1224" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln79_12 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="buf1_R_2_addr_5_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="1"/>
<pin id="1230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_addr_5 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="buf1_I_2_addr_5_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="1"/>
<pin id="1235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_addr_5 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="W_real_addr_11_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="9" slack="1"/>
<pin id="1240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_11 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="W_imag_addr_11_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="9" slack="1"/>
<pin id="1245" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_11 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="zext_ln79_13_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="64" slack="36"/>
<pin id="1250" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln79_13 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="buf1_R_3_addr_5_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="1"/>
<pin id="1256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_addr_5 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="buf1_I_3_addr_5_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="1"/>
<pin id="1261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_addr_5 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="W_real_load_8_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_8 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="W_imag_load_8_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_8 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="buf1_R_load_3_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_load_3 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="buf1_I_load_3_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_load_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="W_real_load_9_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_9 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="W_imag_load_9_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_9 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="buf1_R_1_load_3_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_load_3 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="buf1_I_1_load_3_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_load_3 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="W_real_load_10_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_10 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="W_imag_load_10_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_10 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="buf1_R_2_load_3_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_load_3 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="buf1_I_2_load_3_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_load_3 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="W_real_load_11_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_11 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="W_imag_load_11_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_11 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="buf1_R_3_load_3_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_load_3 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="buf1_I_3_load_3_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_load_3 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="mul22_i4_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i4 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="mul23_i5_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i5 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="mul24_i4_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i4 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="mul25_i5_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i5 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="mul22_i4_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i4_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="mul23_i5_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i5_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="mul24_i4_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i4_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="mul25_i5_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i5_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="mul22_i4_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="1"/>
<pin id="1402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i4_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="mul23_i5_2_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i5_2 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="mul24_i4_2_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i4_2 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="mul25_i5_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="32" slack="1"/>
<pin id="1417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i5_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="mul22_i4_3_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="1"/>
<pin id="1422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i4_3 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="mul23_i5_3_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i5_3 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="mul24_i4_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i4_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="mul25_i5_3_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="1"/>
<pin id="1437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i5_3 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="zext_ln77_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="16"/>
<pin id="1442" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="buf1_R_addr_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="1"/>
<pin id="1448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_addr "/>
</bind>
</comp>

<comp id="1451" class="1005" name="buf1_I_addr_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="1"/>
<pin id="1453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_addr "/>
</bind>
</comp>

<comp id="1456" class="1005" name="zext_ln77_11_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="64" slack="16"/>
<pin id="1458" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln77_11 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="buf1_R_1_addr_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="1"/>
<pin id="1464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_addr "/>
</bind>
</comp>

<comp id="1467" class="1005" name="buf1_I_1_addr_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="8" slack="1"/>
<pin id="1469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_addr "/>
</bind>
</comp>

<comp id="1472" class="1005" name="zext_ln77_12_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="64" slack="16"/>
<pin id="1474" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln77_12 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="buf1_R_2_addr_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_addr "/>
</bind>
</comp>

<comp id="1483" class="1005" name="buf1_I_2_addr_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="1"/>
<pin id="1485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_addr "/>
</bind>
</comp>

<comp id="1488" class="1005" name="zext_ln77_13_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="64" slack="16"/>
<pin id="1490" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln77_13 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="buf1_R_3_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="1"/>
<pin id="1496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_addr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="buf1_I_3_addr_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="8" slack="1"/>
<pin id="1501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_addr "/>
</bind>
</comp>

<comp id="1504" class="1005" name="buf1_R_load_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_load "/>
</bind>
</comp>

<comp id="1510" class="1005" name="buf1_I_load_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_load "/>
</bind>
</comp>

<comp id="1516" class="1005" name="t_R_5_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="t_I_5_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_5 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="buf1_R_1_load_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_load "/>
</bind>
</comp>

<comp id="1534" class="1005" name="buf1_I_1_load_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_load "/>
</bind>
</comp>

<comp id="1540" class="1005" name="t_R_5_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_5_1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="t_I_5_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_5_1 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="buf1_R_2_load_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_load "/>
</bind>
</comp>

<comp id="1558" class="1005" name="buf1_I_2_load_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="1"/>
<pin id="1560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_load "/>
</bind>
</comp>

<comp id="1564" class="1005" name="t_R_5_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_5_2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="t_I_5_2_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_5_2 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="buf1_R_3_load_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_load "/>
</bind>
</comp>

<comp id="1582" class="1005" name="buf1_I_3_load_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_load "/>
</bind>
</comp>

<comp id="1588" class="1005" name="t_R_5_3_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="1"/>
<pin id="1590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_5_3 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="t_I_5_3_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_5_3 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="sub27_i5_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i5 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sub30_i5_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i5 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="add33_i5_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="2"/>
<pin id="1612" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i5 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="add36_i5_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="2"/>
<pin id="1617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i5 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="sub27_i5_1_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="1"/>
<pin id="1622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i5_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="sub30_i5_1_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="1"/>
<pin id="1627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i5_1 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="add33_i5_1_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="2"/>
<pin id="1632" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i5_1 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add36_i5_1_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="2"/>
<pin id="1637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i5_1 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="sub27_i5_2_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i5_2 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="sub30_i5_2_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="1"/>
<pin id="1647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i5_2 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="add33_i5_2_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="2"/>
<pin id="1652" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i5_2 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="add36_i5_2_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="2"/>
<pin id="1657" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i5_2 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="sub27_i5_3_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="1"/>
<pin id="1662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i5_3 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="sub30_i5_3_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i5_3 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="add33_i5_3_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="2"/>
<pin id="1672" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i5_3 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="add36_i5_3_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="2"/>
<pin id="1677" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i5_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="76" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="124"><net_src comp="100" pin="3"/><net_sink comp="107" pin=8"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="149"><net_src comp="125" pin="3"/><net_sink comp="132" pin=8"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="107" pin=5"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="132" pin=5"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="200" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="250" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="267" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="300" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="333"><net_src comp="317" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="76" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="414"><net_src comp="398" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="420"><net_src comp="6" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="431"><net_src comp="415" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="448"><net_src comp="432" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="454"><net_src comp="4" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="465"><net_src comp="449" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="482"><net_src comp="466" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="488"><net_src comp="2" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="499"><net_src comp="483" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="505"><net_src comp="8" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="516"><net_src comp="500" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="522"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="533"><net_src comp="517" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="539"><net_src comp="14" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="76" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="547"><net_src comp="6" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="550" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="563"><net_src comp="4" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="571"><net_src comp="10" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="76" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="579"><net_src comp="2" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="587"><net_src comp="8" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="595"><net_src comp="0" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="44" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="763" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="46" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="763" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="48" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="795"><net_src comp="52" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="780" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="54" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="763" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="56" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="58" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="60" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="822"><net_src comp="772" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="62" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="798" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="56" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="58" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="60" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="848"><net_src comp="772" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="64" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="798" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="866"><net_src comp="56" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="58" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="60" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="874"><net_src comp="772" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="66" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="798" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="892"><net_src comp="56" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="58" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="60" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="900"><net_src comp="763" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="68" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="70" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="913"><net_src comp="56" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="902" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="58" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="60" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="921"><net_src comp="70" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="56" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="60" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="936"><net_src comp="70" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="56" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="932" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="58" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="60" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="951"><net_src comp="70" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="56" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="947" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="58" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="60" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="971"><net_src comp="72" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="74" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="976"><net_src comp="966" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="982"><net_src comp="979" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="988"><net_src comp="78" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="72" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="984" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="74" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="989" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1006"><net_src comp="1003" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1012"><net_src comp="80" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="72" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="74" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="1013" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1030"><net_src comp="1027" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1036"><net_src comp="82" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="72" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="74" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="1037" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1054"><net_src comp="1051" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1059"><net_src comp="1056" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1074"><net_src comp="1071" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1079"><net_src comp="96" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1082"><net_src comp="1076" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1086"><net_src comp="766" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="776" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1098"><net_src comp="802" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1103"><net_src comp="808" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1108"><net_src comp="828" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1113"><net_src comp="834" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1118"><net_src comp="854" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1123"><net_src comp="860" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1128"><net_src comp="880" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1133"><net_src comp="886" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1138"><net_src comp="896" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1143"><net_src comp="907" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1148"><net_src comp="922" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1153"><net_src comp="937" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1158"><net_src comp="952" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1163"><net_src comp="100" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="107" pin=8"/></net>

<net id="1168"><net_src comp="125" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="1173"><net_src comp="979" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1179"><net_src comp="150" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1184"><net_src comp="167" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1189"><net_src comp="184" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="107" pin=5"/></net>

<net id="1194"><net_src comp="192" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="1199"><net_src comp="1003" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1205"><net_src comp="200" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1210"><net_src comp="217" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1215"><net_src comp="234" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="1220"><net_src comp="242" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1225"><net_src comp="1027" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1231"><net_src comp="250" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1236"><net_src comp="267" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1241"><net_src comp="284" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1246"><net_src comp="292" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1251"><net_src comp="1051" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1257"><net_src comp="300" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1262"><net_src comp="317" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1267"><net_src comp="107" pin="15"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1273"><net_src comp="132" pin="15"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1279"><net_src comp="157" pin="7"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1285"><net_src comp="174" pin="7"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1291"><net_src comp="107" pin="11"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1297"><net_src comp="132" pin="11"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1303"><net_src comp="207" pin="7"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1309"><net_src comp="224" pin="7"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1315"><net_src comp="107" pin="7"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1321"><net_src comp="132" pin="7"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1327"><net_src comp="257" pin="7"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1333"><net_src comp="274" pin="7"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1339"><net_src comp="107" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1345"><net_src comp="132" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1351"><net_src comp="307" pin="7"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1357"><net_src comp="324" pin="7"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1363"><net_src comp="694" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1368"><net_src comp="698" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1373"><net_src comp="702" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1378"><net_src comp="706" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1383"><net_src comp="710" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1388"><net_src comp="714" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1393"><net_src comp="718" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1398"><net_src comp="722" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1403"><net_src comp="726" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1408"><net_src comp="730" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1413"><net_src comp="734" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1418"><net_src comp="738" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1423"><net_src comp="742" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1428"><net_src comp="746" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1433"><net_src comp="750" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1438"><net_src comp="754" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1443"><net_src comp="1056" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1449"><net_src comp="334" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1454"><net_src comp="342" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1459"><net_src comp="1061" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1465"><net_src comp="350" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1470"><net_src comp="358" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1475"><net_src comp="1066" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1481"><net_src comp="366" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1486"><net_src comp="374" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1491"><net_src comp="1071" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1497"><net_src comp="382" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1502"><net_src comp="390" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1507"><net_src comp="157" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1513"><net_src comp="174" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1519"><net_src comp="598" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1525"><net_src comp="602" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1531"><net_src comp="207" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1537"><net_src comp="224" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1543"><net_src comp="606" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1549"><net_src comp="610" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1555"><net_src comp="257" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1561"><net_src comp="274" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1567"><net_src comp="614" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1573"><net_src comp="618" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1579"><net_src comp="307" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1585"><net_src comp="324" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1591"><net_src comp="622" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1597"><net_src comp="626" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1603"><net_src comp="630" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="405" pin=4"/></net>

<net id="1608"><net_src comp="634" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="1613"><net_src comp="638" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1618"><net_src comp="642" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1623"><net_src comp="646" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="1628"><net_src comp="650" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="456" pin=4"/></net>

<net id="1633"><net_src comp="654" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1638"><net_src comp="658" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1643"><net_src comp="662" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="1648"><net_src comp="666" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="490" pin=4"/></net>

<net id="1653"><net_src comp="670" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1658"><net_src comp="674" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1663"><net_src comp="678" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="1668"><net_src comp="682" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="524" pin=4"/></net>

<net id="1673"><net_src comp="686" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1678"><net_src comp="690" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="524" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf0_I_3 | {39 40 }
	Port: buf0_I_2 | {39 40 }
	Port: buf0_I_1 | {39 40 }
	Port: buf0_I | {39 40 }
	Port: buf0_R_3 | {39 40 }
	Port: buf0_R_2 | {39 40 }
	Port: buf0_R_1 | {39 40 }
	Port: buf0_R | {39 40 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: dft_Pipeline_DFT_Loop5 : buf1_R | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_I | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_R_1 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_I_1 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_R_2 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_I_2 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_R_3 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : buf1_I_3 | {3 4 24 25 }
	Port: dft_Pipeline_DFT_Loop5 : W_real | {3 4 }
	Port: dft_Pipeline_DFT_Loop5 : W_imag | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10_0_load : 1
		icmp_ln68 : 2
		br_ln68 : 3
		empty_27 : 2
		empty_28 : 2
		tmp_6 : 2
		and_ln74_3 : 3
		zext_ln74 : 4
		add_ln74 : 5
		lshr_ln77_s : 6
		or_ln68_11 : 3
		zext_ln68 : 3
		add_ln74_10 : 5
		lshr_ln77_11 : 6
		or_ln68_12 : 3
		zext_ln68_7 : 3
		add_ln74_11 : 5
		lshr_ln77_12 : 6
		or_ln68_13 : 3
		zext_ln68_8 : 3
		add_ln74_12 : 5
		lshr_ln77_13 : 6
		add_ln68 : 2
	State 2
		lshr_ln79_s : 1
		lshr_ln79_10 : 1
		lshr_ln79_11 : 1
		lshr_ln79_12 : 1
	State 3
		zext_ln72_8 : 1
		W_real_addr_8 : 2
		W_real_load_8 : 3
		W_imag_addr_8 : 2
		W_imag_load_8 : 3
		buf1_R_addr_5 : 1
		buf1_R_load_3 : 2
		buf1_I_addr_5 : 1
		buf1_I_load_3 : 2
		zext_ln72_9 : 1
		W_real_addr_9 : 2
		W_real_load_9 : 3
		W_imag_addr_9 : 2
		W_imag_load_9 : 3
		buf1_R_1_addr_5 : 1
		buf1_R_1_load_3 : 2
		buf1_I_1_addr_5 : 1
		buf1_I_1_load_3 : 2
		zext_ln72_10 : 1
		W_real_addr_10 : 2
		W_real_load_10 : 3
		W_imag_addr_10 : 2
		W_imag_load_10 : 3
		buf1_R_2_addr_5 : 1
		buf1_R_2_load_3 : 2
		buf1_I_2_addr_5 : 1
		buf1_I_2_load_3 : 2
		zext_ln72_11 : 1
		W_real_addr_11 : 2
		W_real_load_11 : 3
		W_imag_addr_11 : 2
		W_imag_load_11 : 3
		buf1_R_3_addr_5 : 1
		buf1_R_3_load_3 : 2
		buf1_I_3_addr_5 : 1
		buf1_I_3_load_3 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		buf1_R_addr : 1
		buf1_R_load : 2
		buf1_I_addr : 1
		buf1_I_load : 2
		buf1_R_1_addr : 1
		buf1_R_1_load : 2
		buf1_I_1_addr : 1
		buf1_I_1_load : 2
		buf1_R_2_addr : 1
		buf1_R_2_load : 2
		buf1_I_2_addr : 1
		buf1_I_2_load : 2
		buf1_R_3_addr : 1
		buf1_R_3_load : 2
		buf1_I_3_addr : 1
		buf1_I_3_load : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln85 : 1
		store_ln86 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln85 : 1
		store_ln86 : 1
	State 40
		store_ln87 : 1
		store_ln88 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln87 : 1
		store_ln88 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_598      |    0    |   611   |   594   |
|          |      grp_fu_602      |    0    |   611   |   594   |
|          |      grp_fu_606      |    0    |   611   |   594   |
|          |      grp_fu_610      |    0    |   611   |   594   |
|          |      grp_fu_614      |    0    |   611   |   594   |
|          |      grp_fu_618      |    0    |   611   |   594   |
|          |      grp_fu_622      |    0    |   611   |   594   |
|          |      grp_fu_626      |    0    |   611   |   594   |
|          |      grp_fu_630      |    0    |   611   |   594   |
|          |      grp_fu_634      |    0    |   611   |   594   |
|          |      grp_fu_638      |    0    |   611   |   594   |
|   fadd   |      grp_fu_642      |    0    |   611   |   594   |
|          |      grp_fu_646      |    0    |   611   |   594   |
|          |      grp_fu_650      |    0    |   611   |   594   |
|          |      grp_fu_654      |    0    |   611   |   594   |
|          |      grp_fu_658      |    0    |   611   |   594   |
|          |      grp_fu_662      |    0    |   611   |   594   |
|          |      grp_fu_666      |    0    |   611   |   594   |
|          |      grp_fu_670      |    0    |   611   |   594   |
|          |      grp_fu_674      |    0    |   611   |   594   |
|          |      grp_fu_678      |    0    |   611   |   594   |
|          |      grp_fu_682      |    0    |   611   |   594   |
|          |      grp_fu_686      |    0    |   611   |   594   |
|          |      grp_fu_690      |    0    |   611   |   594   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_694      |    3    |   199   |   324   |
|          |      grp_fu_698      |    3    |   199   |   324   |
|          |      grp_fu_702      |    3    |   199   |   324   |
|          |      grp_fu_706      |    3    |   199   |   324   |
|          |      grp_fu_710      |    3    |   199   |   324   |
|          |      grp_fu_714      |    3    |   199   |   324   |
|          |      grp_fu_718      |    3    |   199   |   324   |
|   fmul   |      grp_fu_722      |    3    |   199   |   324   |
|          |      grp_fu_726      |    3    |   199   |   324   |
|          |      grp_fu_730      |    3    |   199   |   324   |
|          |      grp_fu_734      |    3    |   199   |   324   |
|          |      grp_fu_738      |    3    |   199   |   324   |
|          |      grp_fu_742      |    3    |   199   |   324   |
|          |      grp_fu_746      |    3    |   199   |   324   |
|          |      grp_fu_750      |    3    |   199   |   324   |
|          |      grp_fu_754      |    3    |   199   |   324   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln74_fu_802   |    0    |    0    |    13   |
|          |  add_ln74_10_fu_828  |    0    |    0    |    14   |
|          |  add_ln74_11_fu_854  |    0    |    0    |    14   |
|          |  add_ln74_12_fu_880  |    0    |    0    |    14   |
|    add   |    add_ln68_fu_896   |    0    |    0    |    13   |
|          |    add_ln75_fu_902   |    0    |    0    |    13   |
|          |  add_ln75_10_fu_917  |    0    |    0    |    13   |
|          |  add_ln75_11_fu_932  |    0    |    0    |    13   |
|          |  add_ln75_12_fu_947  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln68_fu_766   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_27_fu_772   |    0    |    0    |    0    |
|          |    empty_28_fu_776   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_6_fu_780     |    0    |    0    |    0    |
|          |  lshr_ln77_s_fu_808  |    0    |    0    |    0    |
|          |  lshr_ln77_11_fu_834 |    0    |    0    |    0    |
|          |  lshr_ln77_12_fu_860 |    0    |    0    |    0    |
|partselect|  lshr_ln77_13_fu_886 |    0    |    0    |    0    |
|          |  lshr_ln79_s_fu_907  |    0    |    0    |    0    |
|          |  lshr_ln79_10_fu_922 |    0    |    0    |    0    |
|          |  lshr_ln79_11_fu_937 |    0    |    0    |    0    |
|          |  lshr_ln79_12_fu_952 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln74_3_fu_790  |    0    |    0    |    0    |
|          |   shl_ln72_8_fu_966  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln72_9_fu_989  |    0    |    0    |    0    |
|          |  shl_ln72_s_fu_1013  |    0    |    0    |    0    |
|          |  shl_ln72_10_fu_1037 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln74_fu_798   |    0    |    0    |    0    |
|          |   zext_ln68_fu_824   |    0    |    0    |    0    |
|          |  zext_ln68_7_fu_850  |    0    |    0    |    0    |
|          |  zext_ln68_8_fu_876  |    0    |    0    |    0    |
|          |  zext_ln72_8_fu_973  |    0    |    0    |    0    |
|          |   zext_ln79_fu_979   |    0    |    0    |    0    |
|          |  zext_ln72_9_fu_997  |    0    |    0    |    0    |
|   zext   | zext_ln79_11_fu_1003 |    0    |    0    |    0    |
|          | zext_ln72_10_fu_1021 |    0    |    0    |    0    |
|          | zext_ln79_12_fu_1027 |    0    |    0    |    0    |
|          | zext_ln72_11_fu_1045 |    0    |    0    |    0    |
|          | zext_ln79_13_fu_1051 |    0    |    0    |    0    |
|          |   zext_ln77_fu_1056  |    0    |    0    |    0    |
|          | zext_ln77_11_fu_1061 |    0    |    0    |    0    |
|          | zext_ln77_12_fu_1066 |    0    |    0    |    0    |
|          | zext_ln77_13_fu_1071 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   or_ln68_11_fu_818  |    0    |    0    |    0    |
|          |   or_ln68_12_fu_844  |    0    |    0    |    0    |
|    or    |   or_ln68_13_fu_870  |    0    |    0    |    0    |
|          |    or_ln68_fu_984    |    0    |    0    |    0    |
|          |  or_ln68_18_fu_1008  |    0    |    0    |    0    |
|          |  or_ln68_19_fu_1032  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    48   |  17848  |  19571  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| W_imag_addr_10_reg_1217|    9   |
| W_imag_addr_11_reg_1243|    9   |
| W_imag_addr_8_reg_1165 |    9   |
| W_imag_addr_9_reg_1191 |    9   |
| W_imag_load_10_reg_1318|   32   |
| W_imag_load_11_reg_1342|   32   |
| W_imag_load_8_reg_1270 |   32   |
| W_imag_load_9_reg_1294 |   32   |
| W_real_addr_10_reg_1212|    9   |
| W_real_addr_11_reg_1238|    9   |
| W_real_addr_8_reg_1160 |    9   |
| W_real_addr_9_reg_1186 |    9   |
| W_real_load_10_reg_1312|   32   |
| W_real_load_11_reg_1336|   32   |
| W_real_load_8_reg_1264 |   32   |
| W_real_load_9_reg_1288 |   32   |
|   add33_i5_1_reg_1630  |   32   |
|   add33_i5_2_reg_1650  |   32   |
|   add33_i5_3_reg_1670  |   32   |
|    add33_i5_reg_1610   |   32   |
|   add36_i5_1_reg_1635  |   32   |
|   add36_i5_2_reg_1655  |   32   |
|   add36_i5_3_reg_1675  |   32   |
|    add36_i5_reg_1615   |   32   |
|    add_ln68_reg_1135   |   10   |
|  add_ln74_10_reg_1105  |   10   |
|  add_ln74_11_reg_1115  |   10   |
|  add_ln74_12_reg_1125  |   10   |
|    add_ln74_reg_1095   |   10   |
|buf1_I_1_addr_5_reg_1207|    8   |
| buf1_I_1_addr_reg_1467 |    8   |
|buf1_I_1_load_3_reg_1306|   32   |
| buf1_I_1_load_reg_1534 |   32   |
|buf1_I_2_addr_5_reg_1233|    8   |
| buf1_I_2_addr_reg_1483 |    8   |
|buf1_I_2_load_3_reg_1330|   32   |
| buf1_I_2_load_reg_1558 |   32   |
|buf1_I_3_addr_5_reg_1259|    8   |
| buf1_I_3_addr_reg_1499 |    8   |
|buf1_I_3_load_3_reg_1354|   32   |
| buf1_I_3_load_reg_1582 |   32   |
| buf1_I_addr_5_reg_1181 |    8   |
|  buf1_I_addr_reg_1451  |    8   |
| buf1_I_load_3_reg_1282 |   32   |
|  buf1_I_load_reg_1510  |   32   |
|buf1_R_1_addr_5_reg_1202|    8   |
| buf1_R_1_addr_reg_1462 |    8   |
|buf1_R_1_load_3_reg_1300|   32   |
| buf1_R_1_load_reg_1528 |   32   |
|buf1_R_2_addr_5_reg_1228|    8   |
| buf1_R_2_addr_reg_1478 |    8   |
|buf1_R_2_load_3_reg_1324|   32   |
| buf1_R_2_load_reg_1552 |   32   |
|buf1_R_3_addr_5_reg_1254|    8   |
| buf1_R_3_addr_reg_1494 |    8   |
|buf1_R_3_load_3_reg_1348|   32   |
| buf1_R_3_load_reg_1576 |   32   |
| buf1_R_addr_5_reg_1176 |    8   |
|  buf1_R_addr_reg_1446  |    8   |
| buf1_R_load_3_reg_1276 |   32   |
|  buf1_R_load_reg_1504  |   32   |
|    empty_28_reg_1087   |    5   |
|     i_10_0_reg_1076    |   10   |
|   icmp_ln68_reg_1083   |    1   |
|  lshr_ln77_11_reg_1110 |    8   |
|  lshr_ln77_12_reg_1120 |    8   |
|  lshr_ln77_13_reg_1130 |    8   |
|  lshr_ln77_s_reg_1100  |    8   |
|  lshr_ln79_10_reg_1145 |    8   |
|  lshr_ln79_11_reg_1150 |    8   |
|  lshr_ln79_12_reg_1155 |    8   |
|  lshr_ln79_s_reg_1140  |    8   |
|   mul22_i4_1_reg_1380  |   32   |
|   mul22_i4_2_reg_1400  |   32   |
|   mul22_i4_3_reg_1420  |   32   |
|    mul22_i4_reg_1360   |   32   |
|   mul23_i5_1_reg_1385  |   32   |
|   mul23_i5_2_reg_1405  |   32   |
|   mul23_i5_3_reg_1425  |   32   |
|    mul23_i5_reg_1365   |   32   |
|   mul24_i4_1_reg_1390  |   32   |
|   mul24_i4_2_reg_1410  |   32   |
|   mul24_i4_3_reg_1430  |   32   |
|    mul24_i4_reg_1370   |   32   |
|   mul25_i5_1_reg_1395  |   32   |
|   mul25_i5_2_reg_1415  |   32   |
|   mul25_i5_3_reg_1435  |   32   |
|    mul25_i5_reg_1375   |   32   |
|   sub27_i5_1_reg_1620  |   32   |
|   sub27_i5_2_reg_1640  |   32   |
|   sub27_i5_3_reg_1660  |   32   |
|    sub27_i5_reg_1600   |   32   |
|   sub30_i5_1_reg_1625  |   32   |
|   sub30_i5_2_reg_1645  |   32   |
|   sub30_i5_3_reg_1665  |   32   |
|    sub30_i5_reg_1605   |   32   |
|    t_I_5_1_reg_1546    |   32   |
|    t_I_5_2_reg_1570    |   32   |
|    t_I_5_3_reg_1594    |   32   |
|     t_I_5_reg_1522     |   32   |
|    t_R_5_1_reg_1540    |   32   |
|    t_R_5_2_reg_1564    |   32   |
|    t_R_5_3_reg_1588    |   32   |
|     t_R_5_reg_1516     |   32   |
|  zext_ln77_11_reg_1456 |   64   |
|  zext_ln77_12_reg_1472 |   64   |
|  zext_ln77_13_reg_1488 |   64   |
|   zext_ln77_reg_1440   |   64   |
|  zext_ln79_11_reg_1196 |   64   |
|  zext_ln79_12_reg_1222 |   64   |
|  zext_ln79_13_reg_1248 |   64   |
|   zext_ln79_reg_1170   |   64   |
+------------------------+--------+
|          Total         |  2890  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_107 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_107 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_132 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_132 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_157 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_174 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_224 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_274 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_307 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_324 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  17848 |  19571 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |  2890  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   38   |  20738 |  19787 |
+-----------+--------+--------+--------+--------+
