5 18 121 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.8.vcd) 2 -o (exclude9.8.cdd) 2 -v (exclude9.8.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude9.8.v 11 35 1
2 1 1 0 0 1 1004 0 0 2 1 a
2 2 29 0 0 1 1008 1 0 1 18 0 1 0 0 0 0
2 3 45 16 70008 3 100a 2 0 1 18 0 1 0 0 0 0
2 4 0 18 40008 1 21004 0 0 2 16 0 0
2 5 1 17 80008 1 1006 0 0 2 1 a
2 6 2d 18 0 1 104a 4 5 1 18 0 1 0 1 0 0
2 7 0 19 40008 0 21010 0 0 2 16 2 0
2 8 2d 19 0 0 1022 7 5 1 18 0 1 0 0 0 0
2 9 30 21 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 10 0 21 130016 0 23010 0 0 1 16 0 1
2 11 1 21 f000f 0 3410 0 0 1 1 b
2 12 37 21 f0016 0 2032 10 11
2 13 0 19 130016 0 21010 0 0 1 16 1 0
2 14 1 19 f000f 0 1410 0 0 1 1 b
2 15 37 19 f0016 0 32 13 14
2 16 0 18 130016 1 21004 0 0 1 16 0 0
2 17 1 18 f000f 0 1410 0 0 1 1 b
2 18 37 18 f0016 1 16 16 17
1 a 1 13 7000a 1 0 1 0 2 17 0 3 0 0 0 0
1 b 2 14 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 3 16 7 1 6 0 3
4 6 18 0 0 18 8 3
4 18 18 15 6 3 3 3
4 8 19 0 0 15 9 3
4 15 19 15 6 3 3 3
4 9 21 0 4 12 3 3
4 12 21 15 26 3 3 3
3 1 main.$u0 "main.$u0" 0 exclude9.8.v 0 33 1
