// Seed: 887269403
module module_0 (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5;
  assign module_1.id_1 = 0;
  localparam [-1 : 1] id_6 = 1 ** 1;
  uwire id_7;
  assign id_7 = -1;
endmodule
module module_0 #(
    parameter id_4 = 32'd99
) (
    input supply0 id_0
    , id_8,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply0 _id_4,
    input wor id_5,
    input supply1 id_6
);
  logic [module_1 : id_4] id_9 = id_2;
  always @(posedge 1) begin : LABEL_0
    wait (id_9);
    id_8 <= -1;
  end
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_3
  );
  generate
    for (id_10 = 1; {1, 1}; id_10 = id_6) begin : LABEL_1
      wire id_11;
    end
  endgenerate
endmodule
