#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18d1f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b4a20 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x18d3390 .functor NOT 1, L_0x18fe100, C4<0>, C4<0>, C4<0>;
L_0x18fdec0 .functor XOR 2, L_0x18fdc00, L_0x18fde20, C4<00>, C4<00>;
L_0x18fe040 .functor XOR 2, L_0x18fdec0, L_0x18fdf30, C4<00>, C4<00>;
L_0x7eff640ce060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18f9de0_0 .net *"_ivl_10", 2 0, L_0x7eff640ce060;  1 drivers
L_0x7eff640ce0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18f9ee0_0 .net *"_ivl_15", 2 0, L_0x7eff640ce0a8;  1 drivers
L_0x7eff640ce0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18f9fc0_0 .net *"_ivl_20", 2 0, L_0x7eff640ce0f0;  1 drivers
L_0x7eff640ce138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18fa080_0 .net *"_ivl_25", 2 0, L_0x7eff640ce138;  1 drivers
L_0x7eff640ce180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18fa160_0 .net *"_ivl_30", 2 0, L_0x7eff640ce180;  1 drivers
L_0x7eff640ce1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18fa290_0 .net *"_ivl_35", 2 0, L_0x7eff640ce1c8;  1 drivers
L_0x7eff640ce210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18fa370_0 .net *"_ivl_40", 2 0, L_0x7eff640ce210;  1 drivers
v0x18fa450_0 .net *"_ivl_42", 1 0, L_0x18fdb60;  1 drivers
v0x18fa530_0 .net *"_ivl_44", 1 0, L_0x18fdc00;  1 drivers
v0x18fa610_0 .net *"_ivl_46", 1 0, L_0x18fde20;  1 drivers
v0x18fa6f0_0 .net *"_ivl_48", 1 0, L_0x18fdec0;  1 drivers
L_0x7eff640ce018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18fa7d0_0 .net *"_ivl_5", 2 0, L_0x7eff640ce018;  1 drivers
v0x18fa8b0_0 .net *"_ivl_50", 1 0, L_0x18fdf30;  1 drivers
v0x18fa990_0 .net *"_ivl_52", 1 0, L_0x18fe040;  1 drivers
v0x18faa70_0 .var "clk", 0 0;
v0x18fab10_0 .net "p1a", 0 0, v0x18f77b0_0;  1 drivers
v0x18fabb0_0 .net "p1b", 0 0, v0x18f7870_0;  1 drivers
v0x18fadb0_0 .net "p1c", 0 0, v0x18f7910_0;  1 drivers
v0x18faea0_0 .net "p1d", 0 0, v0x18f79b0_0;  1 drivers
v0x18faf90_0 .net "p1y_dut", 0 0, L_0x18fcce0;  1 drivers
v0x18fb030_0 .net "p1y_ref", 0 0, L_0x18fba90;  1 drivers
v0x18fb0d0_0 .net "p2a", 0 0, v0x18f7aa0_0;  1 drivers
v0x18fb1c0_0 .net "p2b", 0 0, v0x18f7b70_0;  1 drivers
v0x18fb2b0_0 .net "p2c", 0 0, v0x18f7c40_0;  1 drivers
v0x18fb3a0_0 .net "p2d", 0 0, v0x18f7d10_0;  1 drivers
v0x18fb490_0 .net "p2y_dut", 0 0, L_0x18fcdf0;  1 drivers
v0x18fb530_0 .net "p2y_ref", 0 0, L_0x18fbc70;  1 drivers
v0x18fb5d0_0 .var/2u "stats1", 223 0;
v0x18fb670_0 .var/2u "strobe", 0 0;
v0x18fb710_0 .net "tb_match", 0 0, L_0x18fe100;  1 drivers
v0x18fb7b0_0 .net "tb_mismatch", 0 0, L_0x18d3390;  1 drivers
v0x18fb850_0 .net "wavedrom_enable", 0 0, v0x18f7e70_0;  1 drivers
v0x18fb8f0_0 .net "wavedrom_title", 511 0, v0x18f7f10_0;  1 drivers
L_0x18fcf60 .concat [ 1 3 0 0], v0x18f77b0_0, L_0x7eff640ce018;
L_0x18fd000 .concat [ 1 3 0 0], v0x18f7870_0, L_0x7eff640ce060;
L_0x18fd180 .concat [ 1 3 0 0], v0x18f7910_0, L_0x7eff640ce0a8;
L_0x18fd300 .concat [ 1 3 0 0], v0x18f79b0_0, L_0x7eff640ce0f0;
L_0x18fd480 .concat [ 1 3 0 0], v0x18f7aa0_0, L_0x7eff640ce138;
L_0x18fd650 .concat [ 1 3 0 0], v0x18f7b70_0, L_0x7eff640ce180;
L_0x18fd810 .concat [ 1 3 0 0], v0x18f7c40_0, L_0x7eff640ce1c8;
L_0x18fd990 .concat [ 1 3 0 0], v0x18f7d10_0, L_0x7eff640ce210;
L_0x18fdb60 .concat [ 1 1 0 0], L_0x18fbc70, L_0x18fba90;
L_0x18fdc00 .concat [ 1 1 0 0], L_0x18fbc70, L_0x18fba90;
L_0x18fde20 .concat [ 1 1 0 0], L_0x18fcdf0, L_0x18fcce0;
L_0x18fdf30 .concat [ 1 1 0 0], L_0x18fbc70, L_0x18fba90;
L_0x18fe100 .cmp/eeq 2, L_0x18fdb60, L_0x18fe040;
S_0x18d0530 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x18b4a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x18d3580_0 .net *"_ivl_0", 3 0, L_0x18fb990;  1 drivers
v0x18d3620_0 .net *"_ivl_4", 3 0, L_0x18fbbd0;  1 drivers
v0x18f62e0_0 .net "p1a", 0 0, v0x18f77b0_0;  alias, 1 drivers
v0x18f6380_0 .net "p1b", 0 0, v0x18f7870_0;  alias, 1 drivers
v0x18f6440_0 .net "p1c", 0 0, v0x18f7910_0;  alias, 1 drivers
v0x18f6550_0 .net "p1d", 0 0, v0x18f79b0_0;  alias, 1 drivers
v0x18f6610_0 .net "p1y", 0 0, L_0x18fba90;  alias, 1 drivers
v0x18f66d0_0 .net "p2a", 0 0, v0x18f7aa0_0;  alias, 1 drivers
v0x18f6790_0 .net "p2b", 0 0, v0x18f7b70_0;  alias, 1 drivers
v0x18f6850_0 .net "p2c", 0 0, v0x18f7c40_0;  alias, 1 drivers
v0x18f6910_0 .net "p2d", 0 0, v0x18f7d10_0;  alias, 1 drivers
v0x18f69d0_0 .net "p2y", 0 0, L_0x18fbc70;  alias, 1 drivers
L_0x18fb990 .concat [ 1 1 1 1], v0x18f79b0_0, v0x18f7910_0, v0x18f7870_0, v0x18f77b0_0;
L_0x18fba90 .reduce/nand L_0x18fb990;
L_0x18fbbd0 .concat [ 1 1 1 1], v0x18f7d10_0, v0x18f7c40_0, v0x18f7b70_0, v0x18f7aa0_0;
L_0x18fbc70 .reduce/nand L_0x18fbbd0;
S_0x18f6bd0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x18b4a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x18f76f0_0 .net "clk", 0 0, v0x18faa70_0;  1 drivers
v0x18f77b0_0 .var "p1a", 0 0;
v0x18f7870_0 .var "p1b", 0 0;
v0x18f7910_0 .var "p1c", 0 0;
v0x18f79b0_0 .var "p1d", 0 0;
v0x18f7aa0_0 .var "p2a", 0 0;
v0x18f7b70_0 .var "p2b", 0 0;
v0x18f7c40_0 .var "p2c", 0 0;
v0x18f7d10_0 .var "p2d", 0 0;
v0x18f7e70_0 .var "wavedrom_enable", 0 0;
v0x18f7f10_0 .var "wavedrom_title", 511 0;
S_0x18f6ef0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x18f6bd0;
 .timescale -12 -12;
v0x18f7130_0 .var/2s "count", 31 0;
E_0x18b9a90/0 .event negedge, v0x18f76f0_0;
E_0x18b9a90/1 .event posedge, v0x18f76f0_0;
E_0x18b9a90 .event/or E_0x18b9a90/0, E_0x18b9a90/1;
E_0x18b9ce0 .event posedge, v0x18f76f0_0;
S_0x18f7230 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x18f6bd0;
 .timescale -12 -12;
v0x18f7430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f7510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x18f6bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f8030 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x18b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "p1a";
    .port_info 1 /INPUT 4 "p1b";
    .port_info 2 /INPUT 4 "p1c";
    .port_info 3 /INPUT 4 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 4 "p2a";
    .port_info 6 /INPUT 4 "p2b";
    .port_info 7 /INPUT 4 "p2c";
    .port_info 8 /INPUT 4 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x18c17f0 .functor AND 1, L_0x18fbde0, L_0x18fbe80, C4<1>, C4<1>;
L_0x18d5220 .functor AND 1, L_0x18c17f0, L_0x18fc050, C4<1>, C4<1>;
L_0x18fc290 .functor AND 1, L_0x18d5220, L_0x18fc1c0, C4<1>, C4<1>;
L_0x18fc3d0 .functor NOT 1, L_0x18fc290, C4<0>, C4<0>, C4<0>;
L_0x18fc6a0 .functor AND 1, L_0x18fc4c0, L_0x18fc560, C4<1>, C4<1>;
L_0x18fc850 .functor AND 1, L_0x18fc6a0, L_0x18fc7b0, C4<1>, C4<1>;
L_0x18fcac0 .functor AND 1, L_0x18fc850, L_0x18fc9d0, C4<1>, C4<1>;
L_0x18fcbd0 .functor NOT 1, L_0x18fcac0, C4<0>, C4<0>, C4<0>;
L_0x18fcce0 .functor BUFZ 1, L_0x18fc3d0, C4<0>, C4<0>, C4<0>;
L_0x18fcdf0 .functor BUFZ 1, L_0x18fcbd0, C4<0>, C4<0>, C4<0>;
v0x18f8340_0 .net *"_ivl_1", 0 0, L_0x18fbde0;  1 drivers
v0x18f8420_0 .net *"_ivl_11", 0 0, L_0x18fc1c0;  1 drivers
v0x18f8500_0 .net *"_ivl_12", 0 0, L_0x18fc290;  1 drivers
v0x18f85f0_0 .net *"_ivl_17", 0 0, L_0x18fc4c0;  1 drivers
v0x18f86d0_0 .net *"_ivl_19", 0 0, L_0x18fc560;  1 drivers
v0x18f8800_0 .net *"_ivl_20", 0 0, L_0x18fc6a0;  1 drivers
v0x18f88e0_0 .net *"_ivl_23", 0 0, L_0x18fc7b0;  1 drivers
v0x18f89c0_0 .net *"_ivl_24", 0 0, L_0x18fc850;  1 drivers
v0x18f8aa0_0 .net *"_ivl_27", 0 0, L_0x18fc9d0;  1 drivers
v0x18f8c10_0 .net *"_ivl_28", 0 0, L_0x18fcac0;  1 drivers
v0x18f8cf0_0 .net *"_ivl_3", 0 0, L_0x18fbe80;  1 drivers
v0x18f8dd0_0 .net *"_ivl_4", 0 0, L_0x18c17f0;  1 drivers
v0x18f8eb0_0 .net *"_ivl_7", 0 0, L_0x18fc050;  1 drivers
v0x18f8f90_0 .net *"_ivl_8", 0 0, L_0x18d5220;  1 drivers
v0x18f9070_0 .net "n1_out", 0 0, L_0x18fc3d0;  1 drivers
v0x18f9130_0 .net "n2_out", 0 0, L_0x18fcbd0;  1 drivers
v0x18f91f0_0 .net "p1a", 3 0, L_0x18fcf60;  1 drivers
v0x18f92d0_0 .net "p1b", 3 0, L_0x18fd000;  1 drivers
v0x18f93b0_0 .net "p1c", 3 0, L_0x18fd180;  1 drivers
v0x18f9490_0 .net "p1d", 3 0, L_0x18fd300;  1 drivers
v0x18f9570_0 .net "p1y", 0 0, L_0x18fcce0;  alias, 1 drivers
v0x18f9630_0 .net "p2a", 3 0, L_0x18fd480;  1 drivers
v0x18f9710_0 .net "p2b", 3 0, L_0x18fd650;  1 drivers
v0x18f97f0_0 .net "p2c", 3 0, L_0x18fd810;  1 drivers
v0x18f98d0_0 .net "p2d", 3 0, L_0x18fd990;  1 drivers
v0x18f99b0_0 .net "p2y", 0 0, L_0x18fcdf0;  alias, 1 drivers
L_0x18fbde0 .part L_0x18fcf60, 0, 1;
L_0x18fbe80 .part L_0x18fd000, 0, 1;
L_0x18fc050 .part L_0x18fd180, 0, 1;
L_0x18fc1c0 .part L_0x18fd300, 0, 1;
L_0x18fc4c0 .part L_0x18fd480, 0, 1;
L_0x18fc560 .part L_0x18fd650, 0, 1;
L_0x18fc7b0 .part L_0x18fd810, 0, 1;
L_0x18fc9d0 .part L_0x18fd990, 0, 1;
S_0x18f9c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x18b4a20;
 .timescale -12 -12;
E_0x18b9f30 .event anyedge, v0x18fb670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18fb670_0;
    %nor/r;
    %assign/vec4 v0x18fb670_0, 0;
    %wait E_0x18b9f30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f6bd0;
T_3 ;
    %fork t_1, S_0x18f6ef0;
    %jmp t_0;
    .scope S_0x18f6ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f7130_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f79b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7870_0, 0;
    %assign/vec4 v0x18f77b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7b70_0, 0;
    %assign/vec4 v0x18f7aa0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b9ce0;
    %load/vec4 v0x18f7130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f79b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7870_0, 0;
    %assign/vec4 v0x18f77b0_0, 0;
    %load/vec4 v0x18f7130_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7b70_0, 0;
    %assign/vec4 v0x18f7aa0_0, 0;
    %load/vec4 v0x18f7130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18f7130_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f7510;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b9a90;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x18f7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f79b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7870_0, 0;
    %assign/vec4 v0x18f77b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x18f6bd0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x18b4a20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18faa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fb670_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18b4a20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18faa70_0;
    %inv;
    %store/vec4 v0x18faa70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18b4a20;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f76f0_0, v0x18fb7b0_0, v0x18fab10_0, v0x18fabb0_0, v0x18fadb0_0, v0x18faea0_0, v0x18fb0d0_0, v0x18fb1c0_0, v0x18fb2b0_0, v0x18fb3a0_0, v0x18fb030_0, v0x18faf90_0, v0x18fb530_0, v0x18fb490_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18b4a20;
T_7 ;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18b4a20;
T_8 ;
    %wait E_0x18b9a90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fb5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
    %load/vec4 v0x18fb710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fb5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18fb030_0;
    %load/vec4 v0x18fb030_0;
    %load/vec4 v0x18faf90_0;
    %xor;
    %load/vec4 v0x18fb030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18fb530_0;
    %load/vec4 v0x18fb530_0;
    %load/vec4 v0x18fb490_0;
    %xor;
    %load/vec4 v0x18fb530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18fb5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb5d0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/7420/7420_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/7420/iter5/response0/top_module.sv";
