18:25:28 INFO  : Registering command handlers for SDK TCF services
18:25:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\admin\Documents\pxl\3dejaar\embedded_os\Eindopdracht_EOS\Blokdesign_2\Blokdesign.sdk\temp_xsdb_launch_script.tcl
18:25:37 INFO  : XSCT server has started successfully.
18:25:41 INFO  : Successfully done setting XSCT server connection channel  
18:25:41 INFO  : Processing command line option -hwspec C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper.hdf.
18:25:41 INFO  : Successfully done setting SDK workspace  
18:32:34 ERROR : Failed to closesw "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1_bsp/system.mss'.
Design is not opened in the current session.


18:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:33:42 INFO  : 'fpga -state' command is executed.
18:33:47 INFO  : Memory regions updated for context APU
18:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:33:57 INFO  : FPGA configured successfully with bitstream "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:34:04 INFO  : 'fpga -state' command is executed.
18:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:34:05 INFO  : 'jtag frequency' command is executed.
18:34:05 INFO  : Context for 'APU' is selected.
18:34:05 INFO  : Hardware design information is loaded from 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:06 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1/Debug/freertos_test1.elf
----------------End of Script----------------

18:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:44:25 INFO  : 'fpga -state' command is executed.
18:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:26 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:44:26 INFO  : 'jtag frequency' command is executed.
18:44:26 INFO  : Context for 'APU' is selected.
18:44:26 INFO  : Hardware design information is loaded from 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:27 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1/Debug/freertos_test1.elf
----------------End of Script----------------

18:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:49:28 INFO  : 'fpga -state' command is executed.
18:49:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:49:31 INFO  : 'jtag frequency' command is executed.
18:49:31 INFO  : Context for 'APU' is selected.
18:49:31 INFO  : Hardware design information is loaded from 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:31 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1/Debug/freertos_test1.elf
----------------End of Script----------------

18:51:49 ERROR : (XSDB Server)invalid command name "ps7init"

18:52:09 ERROR : (XSDB Server)invalid command name "ps7_init"

12:41:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\admin\Documents\pxl\3dejaar\embedded_os\Eindopdracht_EOS\Blokdesign_2\Blokdesign.sdk\temp_xsdb_launch_script.tcl
12:41:20 INFO  : XSCT server has started successfully.
12:41:20 INFO  : Successfully done setting XSCT server connection channel  
12:41:30 INFO  : Successfully done setting SDK workspace  
12:41:33 INFO  : Registering command handlers for SDK TCF services
12:41:34 INFO  : Processing command line option -hwspec C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper.hdf.
12:41:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:41:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575805043305,  Project:1575480093958
12:41:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper.hdf.
12:42:01 INFO  : Copied contents of C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:42:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:42:21 INFO  : 
12:42:23 INFO  : Updating hardware inferred compiler options for freertos_test1.
12:42:23 INFO  : Clearing existing target manager status.
12:42:23 INFO  : Closing and re-opening the MSS file of ther project freertos_test1_bsp
12:42:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:42:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:59:39 INFO  : No changes in MSS file content so not generating sources.
13:06:03 INFO  : Registering command handlers for SDK TCF services
13:06:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\admin\Documents\pxl\3dejaar\embedded_os\Eindopdracht_EOS\Blokdesign_2\Blokdesign.sdk\temp_xsdb_launch_script.tcl
13:06:18 INFO  : XSCT server has started successfully.
13:06:18 INFO  : Processing command line option -hwspec C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper.hdf.
13:06:18 INFO  : Successfully done setting XSCT server connection channel  
13:06:18 INFO  : Successfully done setting SDK workspace  
13:06:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:07:48 INFO  : FPGA configured successfully with bitstream "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:08:05 INFO  : 'fpga -state' command is executed.
13:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:08:06 INFO  : 'jtag frequency' command is executed.
13:08:06 INFO  : Context for 'APU' is selected.
13:08:06 INFO  : Hardware design information is loaded from 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
13:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.sdk/freertos_test1/Debug/freertos_test1.elf
----------------End of Script----------------

