#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002d21f4c6de0 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v000002d21f4d0cd0_0 .var "ce", 0 0;
v000002d21f4d0c30_0 .net "ceo1", 0 0, L_000002d21f41b4a0;  1 drivers
v000002d21f4d0d70_0 .net "ceo2", 0 0, L_000002d21f41af60;  1 drivers
v000002d21f4d0af0_0 .var "clk", 0 0;
v000002d21f4d0f50_0 .var "clr", 0 0;
v000002d21f4d0910_0 .net "q", 7 0, L_000002d21f4d11d0;  1 drivers
L_000002d21f4d11d0 .concat8 [ 4 4 0 0], v000002d21f41e440_0, v000002d21f4d1090_0;
S_000002d21f41e2b0 .scope module, "CNT1" "CNT" 2 12, 3 1 0, S_000002d21f4c6de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /OUTPUT 4 "Q";
    .port_info 4 /OUTPUT 1 "CEO";
L_000002d21f41b4a0 .functor AND 1, v000002d21f4d0cd0_0, L_000002d21f4d0ff0, C4<1>, C4<1>;
v000002d21f4c4580_0 .net "CE", 0 0, v000002d21f4d0cd0_0;  1 drivers
v000002d21f416f90_0 .net "CEO", 0 0, L_000002d21f41b4a0;  alias, 1 drivers
v000002d21f4c6f70_0 .net "CLK", 0 0, v000002d21f4d0af0_0;  1 drivers
v000002d21f4c5ad0_0 .net "CLR", 0 0, v000002d21f4d0f50_0;  1 drivers
v000002d21f41e440_0 .var "Q", 3 0;
L_000002d21f524a78 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002d21f41e4e0_0 .net/2u *"_ivl_0", 3 0, L_000002d21f524a78;  1 drivers
v000002d21f41e580_0 .net *"_ivl_2", 0 0, L_000002d21f4d0ff0;  1 drivers
E_000002d21f4c6570 .event posedge, v000002d21f4c5ad0_0, v000002d21f4c6f70_0;
L_000002d21f4d0ff0 .cmp/eq 4, v000002d21f41e440_0, L_000002d21f524a78;
S_000002d21f524840 .scope module, "CNT2" "CNT" 2 13, 3 1 0, S_000002d21f4c6de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /OUTPUT 4 "Q";
    .port_info 4 /OUTPUT 1 "CEO";
L_000002d21f41af60 .functor AND 1, v000002d21f4d0cd0_0, L_000002d21f4d1130, C4<1>, C4<1>;
v000002d21f41e620_0 .net "CE", 0 0, v000002d21f4d0cd0_0;  alias, 1 drivers
v000002d21f5249d0_0 .net "CEO", 0 0, L_000002d21f41af60;  alias, 1 drivers
v000002d21f4d0e10_0 .net "CLK", 0 0, L_000002d21f41b4a0;  alias, 1 drivers
v000002d21f4d13b0_0 .net "CLR", 0 0, v000002d21f4d0f50_0;  alias, 1 drivers
v000002d21f4d1090_0 .var "Q", 3 0;
L_000002d21f524ac0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002d21f4d0eb0_0 .net/2u *"_ivl_0", 3 0, L_000002d21f524ac0;  1 drivers
v000002d21f4d0a50_0 .net *"_ivl_2", 0 0, L_000002d21f4d1130;  1 drivers
E_000002d21f4c5cf0 .event posedge, v000002d21f4c5ad0_0, v000002d21f416f90_0;
L_000002d21f4d1130 .cmp/eq 4, v000002d21f4d1090_0, L_000002d21f524ac0;
    .scope S_000002d21f41e2b0;
T_0 ;
    %wait E_000002d21f4c6570;
    %load/vec4 v000002d21f4c5ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d21f41e440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d21f4c4580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002d21f41e440_0;
    %cmpi/ne 9, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000002d21f41e440_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002d21f41e440_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d21f41e440_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002d21f524840;
T_1 ;
    %wait E_000002d21f4c5cf0;
    %load/vec4 v000002d21f4d13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d21f4d1090_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d21f41e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002d21f4d1090_0;
    %cmpi/ne 9, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000002d21f4d1090_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002d21f4d1090_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d21f4d1090_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d21f4c6de0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d21f4d0af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d21f4d0f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d21f4d0cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d21f4d0f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d21f4d0cd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d21f4d0cd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d21f4d0cd0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002d21f4c6de0;
T_3 ;
T_3.0 ;
    %delay 1000, 0;
    %load/vec4 v000002d21f4d0af0_0;
    %inv;
    %store/vec4 v000002d21f4d0af0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002d21f4c6de0;
T_4 ;
    %vpi_call 2 31 "$display", "Time     clk clr ce  q3q2q1q0 ceo" {0 0 0};
    %vpi_call 2 32 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000000, "ns", 32'sb00000000000000000000000000000110 {0 0 0};
    %vpi_call 2 33 "$monitor", "%t     %b  %b  %b     %b    %b", $time, v000002d21f4d0af0_0, v000002d21f4d0f50_0, v000002d21f4d0cd0_0, v000002d21f4d0910_0, v000002d21f4d0c30_0 {0 0 0};
    %vpi_call 2 34 "$dumpfile", "cnt_bcd_ceo.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d21f4c6de0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "3_licznik_bcd_ceo_tb.v";
    "3_licznik_bcd_ceo.v";
