Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Sun Dec  6 20:53:35 2015
| Host              : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 498 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[9]/C (HIGH)

 There are 22 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.230        0.000                      0                  440        0.106        0.000                      0                  440        3.000        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           1.230        0.000                      0                  429        0.106        0.000                      0                  429        7.192        0.000                       0                   147  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     7.615        0.000                      0                   11        0.197        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.738ns  (logic 6.418ns (46.716%)  route 7.320ns (53.284%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      2.951     7.026 r  o/o9/obstacle_addr1/P[4]
                         net (fo=3, routed)           0.824     7.850    o/o9/O16[2]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.097     7.947 r  o/o9/img_i_1263/O
                         net (fo=1, routed)           0.000     7.947    o/o9/n_2_img_i_1263
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.349 r  o/o9/img_i_1158/CO[3]
                         net (fo=1, routed)           0.000     8.349    o/o9/n_2_img_i_1158
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.586 r  o/o9/img_i_1132/O[3]
                         net (fo=2, routed)           0.444     9.029    o/n_42_o9
    SLICE_X14Y87         LUT2 (Prop_lut2_I1_O)        0.222     9.251 r  o/img_i_1133/O
                         net (fo=1, routed)           0.000     9.251    o/n_2_img_i_1133
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.535 r  o/img_i_875/CO[3]
                         net (fo=1, routed)           0.000     9.535    o/n_2_img_i_875
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.692 r  o/img_i_774/O[0]
                         net (fo=1, routed)           0.458    10.150    o/n_9_img_i_774
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.225    10.375 r  o/img_i_472/O
                         net (fo=1, routed)           0.381    10.757    o/o8/o9_addr[0]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.234    10.991 r  o/o8/img_i_227/O
                         net (fo=1, routed)           0.842    11.832    o/o8/n_2_img_i_227
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.097    11.929 r  o/o8/img_i_92/O
                         net (fo=1, routed)           0.506    12.435    o/o6/I1
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.097    12.532 r  o/o6/img_i_21/O
                         net (fo=1, routed)           0.806    13.339    o/o3/I1
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.097    13.436 f  o/o3/img_i_2/O
                         net (fo=5, routed)           0.845    14.281    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y79         LUT3 (Prop_lut3_I0_O)        0.097    14.378 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.599    14.977    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/I1
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.207    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.389ns  (logic 6.418ns (47.935%)  route 6.971ns (52.065%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 16.609 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      2.951     7.026 r  o/o9/obstacle_addr1/P[4]
                         net (fo=3, routed)           0.824     7.850    o/o9/O16[2]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.097     7.947 r  o/o9/img_i_1263/O
                         net (fo=1, routed)           0.000     7.947    o/o9/n_2_img_i_1263
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.349 r  o/o9/img_i_1158/CO[3]
                         net (fo=1, routed)           0.000     8.349    o/o9/n_2_img_i_1158
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.586 r  o/o9/img_i_1132/O[3]
                         net (fo=2, routed)           0.444     9.029    o/n_42_o9
    SLICE_X14Y87         LUT2 (Prop_lut2_I1_O)        0.222     9.251 r  o/img_i_1133/O
                         net (fo=1, routed)           0.000     9.251    o/n_2_img_i_1133
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.535 r  o/img_i_875/CO[3]
                         net (fo=1, routed)           0.000     9.535    o/n_2_img_i_875
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.692 r  o/img_i_774/O[0]
                         net (fo=1, routed)           0.458    10.150    o/n_9_img_i_774
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.225    10.375 r  o/img_i_472/O
                         net (fo=1, routed)           0.381    10.757    o/o8/o9_addr[0]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.234    10.991 r  o/o8/img_i_227/O
                         net (fo=1, routed)           0.842    11.832    o/o8/n_2_img_i_227
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.097    11.929 r  o/o8/img_i_92/O
                         net (fo=1, routed)           0.506    12.435    o/o6/I1
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.097    12.532 r  o/o6/img_i_21/O
                         net (fo=1, routed)           0.806    13.339    o/o3/I1
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.097    13.436 f  o/o3/img_i_2/O
                         net (fo=5, routed)           0.759    14.194    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y74         LUT3 (Prop_lut3_I1_O)        0.097    14.291 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.336    14.628    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/I1
    RAMB36_X2Y14         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.223    16.609    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.670    
                         clock uncertainty           -0.132    16.538    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.190    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.190    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.376ns  (logic 6.418ns (47.982%)  route 6.958ns (52.018%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      2.951     7.026 r  o/o9/obstacle_addr1/P[4]
                         net (fo=3, routed)           0.824     7.850    o/o9/O16[2]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.097     7.947 r  o/o9/img_i_1263/O
                         net (fo=1, routed)           0.000     7.947    o/o9/n_2_img_i_1263
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.349 r  o/o9/img_i_1158/CO[3]
                         net (fo=1, routed)           0.000     8.349    o/o9/n_2_img_i_1158
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.586 r  o/o9/img_i_1132/O[3]
                         net (fo=2, routed)           0.444     9.029    o/n_42_o9
    SLICE_X14Y87         LUT2 (Prop_lut2_I1_O)        0.222     9.251 r  o/img_i_1133/O
                         net (fo=1, routed)           0.000     9.251    o/n_2_img_i_1133
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.535 r  o/img_i_875/CO[3]
                         net (fo=1, routed)           0.000     9.535    o/n_2_img_i_875
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.692 r  o/img_i_774/O[0]
                         net (fo=1, routed)           0.458    10.150    o/n_9_img_i_774
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.225    10.375 r  o/img_i_472/O
                         net (fo=1, routed)           0.381    10.757    o/o8/o9_addr[0]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.234    10.991 r  o/o8/img_i_227/O
                         net (fo=1, routed)           0.842    11.832    o/o8/n_2_img_i_227
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.097    11.929 r  o/o8/img_i_92/O
                         net (fo=1, routed)           0.506    12.435    o/o6/I1
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.097    12.532 r  o/o6/img_i_21/O
                         net (fo=1, routed)           0.806    13.339    o/o3/I1
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.097    13.436 r  o/o3/img_i_2/O
                         net (fo=5, routed)           0.733    14.169    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y79         LUT3 (Prop_lut3_I1_O)        0.097    14.266 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.348    14.614    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ram_ena
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.679    
                         clock uncertainty           -0.132    16.547    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.199    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.199    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 6.103ns (46.132%)  route 7.126ns (53.868%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT4=2 LUT5=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      2.951     7.026 r  o/o9/obstacle_addr1/P[4]
                         net (fo=3, routed)           0.824     7.850    o/o9/O16[2]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.097     7.947 r  o/o9/img_i_1263/O
                         net (fo=1, routed)           0.000     7.947    o/o9/n_2_img_i_1263
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     8.428 r  o/o9/img_i_1158/O[3]
                         net (fo=2, routed)           0.444     8.871    o/n_38_o9
    SLICE_X14Y86         LUT4 (Prop_lut4_I3_O)        0.222     9.093 r  o/img_i_1159/O
                         net (fo=1, routed)           0.000     9.093    o/n_2_img_i_1159
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.377 r  o/img_i_931/CO[3]
                         net (fo=1, routed)           0.000     9.377    o/n_2_img_i_931
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.614 r  o/img_i_875/O[3]
                         net (fo=1, routed)           0.387    10.002    o/n_6_img_i_875
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.222    10.224 r  o/img_i_513/O
                         net (fo=1, routed)           0.278    10.502    o/o9_addr[11]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.097    10.599 r  o/img_i_244/O
                         net (fo=1, routed)           0.888    11.487    o/n_2_img_i_244
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.097    11.584 r  o/img_i_99/O
                         net (fo=1, routed)           0.605    12.189    o/n_2_img_i_99
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.097    12.286 r  o/img_i_25/O
                         net (fo=1, routed)           0.966    13.252    o/n_2_img_i_25
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.097    13.349 r  o/img_i_3/O
                         net (fo=4, routed)           1.119    14.468    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.156ns  (logic 6.811ns (51.772%)  route 6.345ns (48.228%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.528     3.159    vga1024/vcount[1]
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     3.668 r  vga1024/obstacle_addr1_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.668    vga1024/n_2_obstacle_addr1_i_3__3
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.757 r  vga1024/obstacle_addr1_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     3.757    vga1024/n_2_obstacle_addr1_i_2__3
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.987 r  vga1024/obstacle_addr1_i_1__3/O[1]
                         net (fo=1, routed)           0.390     4.378    o/o5/I4[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.476 r  o/o5/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.478    o/o5/n_108_obstacle_addr1
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     8.585 r  o/o5/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.839     9.423    vga1024/I16[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.097     9.520 r  vga1024/img_i_946/O
                         net (fo=1, routed)           0.000     9.520    vga1024/n_2_img_i_946
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.922 r  vga1024/img_i_608/CO[3]
                         net (fo=1, routed)           0.000     9.922    vga1024/n_2_img_i_608
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.145 r  vga1024/img_i_552/O[1]
                         net (fo=1, routed)           0.677    10.823    o/I74[5]
    SLICE_X31Y71         LUT3 (Prop_lut3_I0_O)        0.230    11.053 r  o/img_i_292/O
                         net (fo=2, routed)           0.451    11.504    o/o5_addr[5]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.239    11.743 r  o/img_i_134/O
                         net (fo=1, routed)           0.644    12.386    o/n_2_img_i_134
    SLICE_X50Y76         LUT5 (Prop_lut5_I0_O)        0.097    12.483 r  o/img_i_49/O
                         net (fo=1, routed)           0.644    13.127    o/n_2_img_i_49
    SLICE_X61Y74         LUT5 (Prop_lut5_I1_O)        0.097    13.224 r  o/img_i_9/O
                         net (fo=4, routed)           1.170    14.394    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 6.935ns (52.830%)  route 6.192ns (47.170%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.173 r  o/o9/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.175    o/o9/n_108_obstacle_addr1
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     8.282 r  o/o9/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.348     8.630    vga1024/I36[1]
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.097     8.727 r  vga1024/img_i_1173/O
                         net (fo=1, routed)           0.000     8.727    vga1024/n_2_img_i_1173
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.139 r  vga1024/img_i_970/CO[3]
                         net (fo=1, routed)           0.000     9.139    vga1024/n_2_img_i_970
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.228 r  vga1024/img_i_930/CO[3]
                         net (fo=1, routed)           0.000     9.228    vga1024/n_2_img_i_930
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.387 r  vga1024/img_i_874/O[0]
                         net (fo=1, routed)           0.730    10.117    o/I137[8]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.227    10.344 r  o/img_i_532/O
                         net (fo=1, routed)           0.423    10.767    o/o9_addr[8]
    SLICE_X14Y89         LUT5 (Prop_lut5_I4_O)        0.234    11.001 r  o/img_i_261/O
                         net (fo=1, routed)           0.874    11.875    o/n_2_img_i_261
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.097    11.972 r  o/img_i_116/O
                         net (fo=1, routed)           0.566    12.538    o/n_2_img_i_116
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.097    12.635 r  o/img_i_37/O
                         net (fo=1, routed)           0.711    13.346    o/n_2_img_i_37
    SLICE_X63Y76         LUT5 (Prop_lut5_I1_O)        0.097    13.443 r  o/img_i_6/O
                         net (fo=4, routed)           0.923    14.365    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 6.867ns (52.313%)  route 6.260ns (47.687%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.173 r  o/o9/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.175    o/o9/n_108_obstacle_addr1
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     8.282 r  o/o9/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.348     8.630    vga1024/I36[1]
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.097     8.727 r  vga1024/img_i_1173/O
                         net (fo=1, routed)           0.000     8.727    vga1024/n_2_img_i_1173
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.139 r  vga1024/img_i_970/CO[3]
                         net (fo=1, routed)           0.000     9.139    vga1024/n_2_img_i_970
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.228 r  vga1024/img_i_930/CO[3]
                         net (fo=1, routed)           0.000     9.228    vga1024/n_2_img_i_930
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.458 r  vga1024/img_i_874/O[1]
                         net (fo=1, routed)           0.571    10.029    o/I137[9]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.225    10.254 r  o/img_i_531/O
                         net (fo=1, routed)           0.459    10.713    o/o9_addr[9]
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.097    10.810 r  o/img_i_259/O
                         net (fo=1, routed)           0.749    11.559    o/n_2_img_i_259
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.097    11.656 r  o/img_i_111/O
                         net (fo=1, routed)           0.599    12.255    o/n_2_img_i_111
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.097    12.352 r  o/img_i_33/O
                         net (fo=1, routed)           0.920    13.272    o/n_2_img_i_33
    SLICE_X62Y74         LUT5 (Prop_lut5_I1_O)        0.097    13.369 r  o/img_i_5/O
                         net (fo=4, routed)           0.997    14.365    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 6.762ns (51.669%)  route 6.325ns (48.331%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.528     3.159    vga1024/vcount[1]
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     3.668 r  vga1024/obstacle_addr1_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.668    vga1024/n_2_obstacle_addr1_i_3__3
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.757 r  vga1024/obstacle_addr1_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     3.757    vga1024/n_2_obstacle_addr1_i_2__3
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.987 r  vga1024/obstacle_addr1_i_1__3/O[1]
                         net (fo=1, routed)           0.390     4.378    o/o5/I4[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.476 r  o/o5/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.478    o/o5/n_108_obstacle_addr1
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     8.585 r  o/o5/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.839     9.423    vga1024/I16[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.097     9.520 r  vga1024/img_i_946/O
                         net (fo=1, routed)           0.000     9.520    vga1024/n_2_img_i_946
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.922 r  vga1024/img_i_608/CO[3]
                         net (fo=1, routed)           0.000     9.922    vga1024/n_2_img_i_608
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.102 r  vga1024/img_i_552/O[2]
                         net (fo=1, routed)           0.592    10.694    o/I74[6]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.223    10.917 r  o/img_i_290/O
                         net (fo=2, routed)           0.564    11.481    o/o5_addr[6]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.240    11.721 r  o/img_i_129/O
                         net (fo=1, routed)           0.522    12.243    o/n_2_img_i_129
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.097    12.340 r  o/img_i_45/O
                         net (fo=1, routed)           0.949    13.289    o/n_2_img_i_45
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.097    13.386 r  o/img_i_8/O
                         net (fo=4, routed)           0.939    14.326    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.147ns  (logic 6.418ns (48.818%)  route 6.729ns (51.182%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 16.614 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      2.951     7.026 r  o/o9/obstacle_addr1/P[4]
                         net (fo=3, routed)           0.824     7.850    o/o9/O16[2]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.097     7.947 r  o/o9/img_i_1263/O
                         net (fo=1, routed)           0.000     7.947    o/o9/n_2_img_i_1263
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.349 r  o/o9/img_i_1158/CO[3]
                         net (fo=1, routed)           0.000     8.349    o/o9/n_2_img_i_1158
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.586 r  o/o9/img_i_1132/O[3]
                         net (fo=2, routed)           0.444     9.029    o/n_42_o9
    SLICE_X14Y87         LUT2 (Prop_lut2_I1_O)        0.222     9.251 r  o/img_i_1133/O
                         net (fo=1, routed)           0.000     9.251    o/n_2_img_i_1133
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.535 r  o/img_i_875/CO[3]
                         net (fo=1, routed)           0.000     9.535    o/n_2_img_i_875
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.692 r  o/img_i_774/O[0]
                         net (fo=1, routed)           0.458    10.150    o/n_9_img_i_774
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.225    10.375 r  o/img_i_472/O
                         net (fo=1, routed)           0.381    10.757    o/o8/o9_addr[0]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.234    10.991 r  o/o8/img_i_227/O
                         net (fo=1, routed)           0.842    11.832    o/o8/n_2_img_i_227
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.097    11.929 r  o/o8/img_i_92/O
                         net (fo=1, routed)           0.506    12.435    o/o6/I1
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.097    12.532 r  o/o6/img_i_21/O
                         net (fo=1, routed)           0.806    13.339    o/o3/I1
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.097    13.436 r  o/o3/img_i_2/O
                         net (fo=5, routed)           0.619    14.055    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y77         LUT3 (Prop_lut3_I1_O)        0.097    14.152 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.234    14.385    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/I2
    RAMB36_X2Y15         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.228    16.614    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y15                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.675    
                         clock uncertainty           -0.132    16.543    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.195    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 6.862ns (52.550%)  route 6.196ns (47.450%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 16.626 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X54Y88                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.393     1.632 f  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          1.225     2.856    vga1024/vcount[1]
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.097     2.953 r  vga1024/obstacle_addr1_i_12__1/O
                         net (fo=1, routed)           0.000     2.953    vga1024/n_2_obstacle_addr1_i_12__1
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.365 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.365    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.454 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.454    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.684 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.075    o/o9/I8[9]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.173 r  o/o9/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.175    o/o9/n_108_obstacle_addr1
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     8.282 r  o/o9/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.348     8.630    vga1024/I36[1]
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.097     8.727 r  vga1024/img_i_1173/O
                         net (fo=1, routed)           0.000     8.727    vga1024/n_2_img_i_1173
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.139 r  vga1024/img_i_970/CO[3]
                         net (fo=1, routed)           0.000     9.139    vga1024/n_2_img_i_970
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.298 r  vga1024/img_i_930/O[0]
                         net (fo=1, routed)           0.598     9.896    o/I137[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.227    10.123 r  o/img_i_594/O
                         net (fo=1, routed)           0.439    10.562    o/o9_addr[4]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.250    10.812 r  o/img_i_295/O
                         net (fo=1, routed)           0.688    11.499    o/n_2_img_i_295
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.097    11.596 r  o/img_i_140/O
                         net (fo=1, routed)           0.520    12.117    o/n_2_img_i_140
    SLICE_X36Y77         LUT5 (Prop_lut5_I1_O)        0.097    12.214 r  o/img_i_53/O
                         net (fo=1, routed)           0.896    13.110    o/n_2_img_i_53
    SLICE_X63Y73         LUT5 (Prop_lut5_I1_O)        0.097    13.207 r  o/img_i_10/O
                         net (fo=4, routed)           1.090    14.296    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         1.240    16.626    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.687    
                         clock uncertainty           -0.132    16.555    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.442    16.113    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  1.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.312%)  route 0.148ns (53.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.148     0.838    a/obstacle_hit
    SLICE_X52Y87         FDSE                                         r  a/hit_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.828     0.830    a/clock_65mhz
    SLICE_X52Y87                                                      r  a/hit_x_reg[10]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y87         FDSE (Hold_fdse_C_CE)       -0.093     0.732    a/hit_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.312%)  route 0.148ns (53.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.148     0.838    a/obstacle_hit
    SLICE_X52Y87         FDRE                                         r  a/hit_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.828     0.830    a/clock_65mhz
    SLICE_X52Y87                                                      r  a/hit_x_reg[8]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y87         FDRE (Hold_fdre_C_CE)       -0.093     0.732    a/hit_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.312%)  route 0.148ns (53.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.148     0.838    a/obstacle_hit
    SLICE_X52Y87         FDRE                                         r  a/hit_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.828     0.830    a/clock_65mhz
    SLICE_X52Y87                                                      r  a/hit_x_reg[9]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y87         FDRE (Hold_fdre_C_CE)       -0.093     0.732    a/hit_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.081%)  route 0.200ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.200     0.889    a/obstacle_hit
    SLICE_X52Y86         FDRE                                         r  a/hit_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.827     0.829    a/clock_65mhz
    SLICE_X52Y86                                                      r  a/hit_x_reg[4]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X52Y86         FDRE (Hold_fdre_C_CE)       -0.093     0.731    a/hit_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.081%)  route 0.200ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.200     0.889    a/obstacle_hit
    SLICE_X52Y86         FDRE                                         r  a/hit_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.827     0.829    a/clock_65mhz
    SLICE_X52Y86                                                      r  a/hit_x_reg[5]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X52Y86         FDRE (Hold_fdre_C_CE)       -0.093     0.731    a/hit_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.081%)  route 0.200ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.200     0.889    a/obstacle_hit
    SLICE_X52Y86         FDRE                                         r  a/hit_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.827     0.829    a/clock_65mhz
    SLICE_X52Y86                                                      r  a/hit_x_reg[6]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X52Y86         FDRE (Hold_fdre_C_CE)       -0.093     0.731    a/hit_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.081%)  route 0.200ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560     0.562    control/clock_65mhz
    SLICE_X51Y87                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.200     0.889    a/obstacle_hit
    SLICE_X52Y86         FDRE                                         r  a/hit_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.827     0.829    a/clock_65mhz
    SLICE_X52Y86                                                      r  a/hit_x_reg[7]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X52Y86         FDRE (Hold_fdre_C_CE)       -0.093     0.731    a/hit_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.070%)  route 0.159ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.556     0.558    o/clock_65mhz
    SLICE_X49Y80                                                      r  o/obstacle_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  o/obstacle_index_reg[3]/Q
                         net (fo=1, routed)           0.159     0.857    control/Q[3]
    SLICE_X50Y80         FDRE                                         r  control/hit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.823     0.825    control/clock_65mhz
    SLICE_X50Y80                                                      r  control/hit_index_reg[3]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.063     0.654    control/hit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.715%)  route 0.167ns (54.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.580     0.582    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y74                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=5, routed)           0.167     0.890    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X72Y76         FDRE                                         r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.850     0.852    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y76                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X72Y76         FDRE (Hold_fdre_C_D)         0.066     0.684    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.070%)  route 0.159ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.556     0.558    o/clock_65mhz
    SLICE_X49Y80                                                      r  o/obstacle_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  o/obstacle_index_reg[1]/Q
                         net (fo=1, routed)           0.159     0.857    control/Q[1]
    SLICE_X50Y80         FDRE                                         r  control/hit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=145, routed)         0.823     0.825    control/clock_65mhz
    SLICE_X50Y80                                                      r  control/hit_index_reg[1]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.059     0.650    control/hit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y14     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y14     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y15     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y15     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X3Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X3Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB18_X2Y37     o/pbt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK      
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB18_X2Y37     o/pbt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK      
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0                                                                                                                            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y88     calc/divider/counter_reg[28]/C                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y88     calc/divider/counter_reg[29]/C                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y88     calc/divider/counter_reg[30]/C                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y88     calc/divider/counter_reg[31]/C                                                                                                                                 
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y78     control/hit_index_reg[0]/C                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y80     control/hit_index_reg[1]/C                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y80     control/hit_index_reg[2]/C                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y80     control/hit_index_reg[3]/C                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X72Y76     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X72Y76     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y83     calc/divider/counter_reg[10]/C                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y83     calc/divider/counter_reg[11]/C                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y83     calc/divider/counter_reg[8]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X62Y83     calc/divider/counter_reg[9]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X72Y76     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X72Y76     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y81     a/divider/counter_reg[0]/C                                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y83     a/divider/counter_reg[10]/C                                                                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y83     a/divider/counter_reg[10]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X50Y83     a/divider/counter_reg[11]/C                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/PWM_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.020ns (43.555%)  route 1.322ns (56.445%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.313     4.355 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.633     4.988    bg_music/pwm_counter_reg[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.215     5.203 r  bg_music/PWM_out_i_10/O
                         net (fo=1, routed)           0.000     5.203    bg_music/n_2_PWM_out_i_10
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.598 f  bg_music/PWM_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.689     6.286    bg_music/n_2_PWM_out_reg_i_2
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.097     6.383 r  bg_music/PWM_out_i_1/O
                         net (fo=1, routed)           0.000     6.383    bg_music/n_2_PWM_out_i_1
    SLICE_X0Y78          FDRE                                         r  bg_music/PWM_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y78                                                       r  bg_music/PWM_out_reg/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.030    13.998    bg_music/PWM_out_reg
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.440ns (36.903%)  route 0.752ns (63.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     4.383 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.630     5.012    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.099     5.111 r  bg_music/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.123     5.234    bg_music/p_0_in[2]
    SLICE_X1Y72          FDRE                                         r  bg_music/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X1Y72                                                       r  bg_music/pwm_counter_reg[2]/C
                         clock pessimism              0.222    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)       -0.182    13.802    bg_music/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.535ns (38.966%)  route 0.838ns (61.034%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     4.383 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.630     5.012    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.097     5.109 r  bg_music/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.208     5.318    bg_music/n_2_pwm_counter[7]_i_2
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.097     5.415 r  bg_music/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.415    bg_music/p_0_in[7]
    SLICE_X0Y73          FDRE                                         r  bg_music/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.206    13.796    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y73                                                       r  bg_music/pwm_counter_reg[7]/C
                         clock pessimism              0.222    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.030    14.012    bg_music/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.535ns (38.974%)  route 0.838ns (61.026%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     4.383 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.630     5.012    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.097     5.109 r  bg_music/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.208     5.317    bg_music/n_2_pwm_counter[7]_i_2
    SLICE_X0Y73          LUT5 (Prop_lut5_I2_O)        0.097     5.414 r  bg_music/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.414    bg_music/p_0_in[6]
    SLICE_X0Y73          FDRE                                         r  bg_music/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.206    13.796    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y73                                                       r  bg_music/pwm_counter_reg[6]/C
                         clock pessimism              0.222    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.032    14.014    bg_music/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.528ns (44.588%)  route 0.656ns (55.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.313     4.355 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.656     5.011    bg_music/pwm_counter_reg[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I2_O)        0.215     5.226 r  bg_music/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.226    bg_music/p_0_in[3]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[3]/C
                         clock pessimism              0.244    14.042    
                         clock uncertainty           -0.035    14.006    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.032    14.038    bg_music/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.528ns (44.588%)  route 0.656ns (55.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.313     4.355 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.656     5.011    bg_music/pwm_counter_reg[1]
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.215     5.226 r  bg_music/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.226    bg_music/p_0_in[4]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[4]/C
                         clock pessimism              0.244    14.042    
                         clock uncertainty           -0.035    14.006    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.064    14.070    bg_music/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.528ns (44.846%)  route 0.649ns (55.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.313     4.355 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.649     5.004    bg_music/pwm_counter_reg[1]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.215     5.219 r  bg_music/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.219    bg_music/p_0_in[1]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
                         clock pessimism              0.244    14.042    
                         clock uncertainty           -0.035    14.006    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.064    14.070    bg_music/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    

Slack (MET) :             8.931ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.438ns (41.077%)  route 0.628ns (58.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.307     4.042    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     4.383 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.628     5.011    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.097     5.108 r  bg_music/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.108    bg_music/p_0_in[5]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[5]/C
                         clock pessimism              0.244    14.042    
                         clock uncertainty           -0.035    14.006    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.033    14.039    bg_music/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  8.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.190ns (59.972%)  route 0.127ns (40.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X1Y72                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.127     1.695    bg_music/pwm_counter_reg[2]
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.049     1.744 r  bg_music/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    bg_music/p_0_in[4]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[4]/C
                         clock pessimism             -0.492     1.440    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.107     1.547    bg_music/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.460%)  route 0.127ns (40.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X1Y72                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.127     1.695    bg_music/pwm_counter_reg[2]
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  bg_music/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.740    bg_music/p_0_in[3]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[3]/C
                         clock pessimism             -0.492     1.440    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.532    bg_music/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.177     1.745    bg_music/pwm_counter_reg[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  bg_music/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    bg_music/p_0_in[7]
    SLICE_X0Y73          FDRE                                         r  bg_music/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.862     1.931    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y73                                                       r  bg_music/pwm_counter_reg[7]/C
                         clock pessimism             -0.492     1.438    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.529    bg_music/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.447%)  route 0.183ns (49.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.183     1.751    bg_music/pwm_counter_reg[3]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  bg_music/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    bg_music/p_0_in[6]
    SLICE_X0Y73          FDRE                                         r  bg_music/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.862     1.931    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y73                                                       r  bg_music/pwm_counter_reg[6]/C
                         clock pessimism             -0.492     1.438    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.092     1.530    bg_music/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.710    clockgen/JB_IBUF[6]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.755    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.738%)  route 0.192ns (51.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.192     1.761    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.042     1.803 r  bg_music/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    bg_music/p_0_in[1]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.107     1.534    bg_music/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.177     1.745    bg_music/pwm_counter_reg[3]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  bg_music/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    bg_music/p_0_in[5]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[5]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.519    bg_music/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.144%)  route 0.192ns (50.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 f  bg_music/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.192     1.761    bg_music/pwm_counter_reg[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.806 r  bg_music/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    bg_music/p_0_in[0]
    SLICE_X0Y72          FDRE                                         r  bg_music/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[0]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091     1.518    bg_music/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.525 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.802    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.395%)  route 0.233ns (50.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.427    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y72                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     1.555 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.177     1.732    bg_music/pwm_counter_reg[1]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.099     1.831 r  bg_music/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.056     1.887    bg_music/p_0_in[2]
    SLICE_X1Y72          FDRE                                         r  bg_music/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.864     1.933    bg_music/CLK100MHZ_BUFG
    SLICE_X1Y72                                                       r  bg_music/pwm_counter_reg[2]/C
                         clock pessimism             -0.492     1.440    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.005     1.445    bg_music/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                            
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y78     bg_music/PWM_out_reg/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y72     bg_music/pwm_counter_reg[0]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y72     bg_music/pwm_counter_reg[1]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y72     bg_music/pwm_counter_reg[2]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y72     bg_music/pwm_counter_reg[3]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y72     bg_music/pwm_counter_reg[4]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y72     bg_music/pwm_counter_reg[5]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y73     bg_music/pwm_counter_reg[6]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y73     bg_music/pwm_counter_reg[7]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y78     bg_music/PWM_out_reg/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y78     bg_music/PWM_out_reg/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[0]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[1]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y72     bg_music/pwm_counter_reg[2]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y73     bg_music/pwm_counter_reg[6]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y73     bg_music/pwm_counter_reg[7]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y78     bg_music/PWM_out_reg/C         
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y78     bg_music/PWM_out_reg/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[1]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y72     bg_music/pwm_counter_reg[2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[4]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y72     bg_music/pwm_counter_reg[5]/C  



