
hello_uart_dma_idle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008670  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  08008800  08008800  00018800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ae4  08008ae4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008ae4  08008ae4  00018ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aec  08008aec  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aec  08008aec  00018aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008af0  08008af0  00018af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c40  20000074  08008b68  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cb4  08008b68  00021cb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021c5e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fdd  00000000  00000000  00041d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  00045ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001708  00000000  00000000  00047560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d94  00000000  00000000  00048c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a098  00000000  00000000  000729fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100105  00000000  00000000  0008ca94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018cb99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006eb4  00000000  00000000  0018cbec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087e8 	.word	0x080087e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080087e8 	.word	0x080087e8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <USER_UART2_IRQHandler>:

// UART2
UARTRingBufferHandle_t xUART2RingBuffer;

void USER_UART2_IRQHandler(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET)
 800057c:	4b07      	ldr	r3, [pc, #28]	; (800059c <USER_UART2_IRQHandler+0x24>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	f003 0310 	and.w	r3, r3, #16
 8000586:	2b10      	cmp	r3, #16
 8000588:	d105      	bne.n	8000596 <USER_UART2_IRQHandler+0x1e>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800058a:	4b04      	ldr	r3, [pc, #16]	; (800059c <USER_UART2_IRQHandler+0x24>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2210      	movs	r2, #16
 8000590:	621a      	str	r2, [r3, #32]

		//printf("UART2 Idle IRQ Detected\r\n");
		USER_UART2_IDLECallback();
 8000592:	f000 f845 	bl	8000620 <USER_UART2_IDLECallback>
	}
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20001b90 	.word	0x20001b90

080005a0 <vInitUARTRingBuffer>:
/* IMPLEMENTATION */
void vInitUARTRingBuffer(UARTRingBufferHandle_t *pxUARTRingBuffer,
		UART_HandleTypeDef *huart,
		uint8_t *dmaRX, uint32_t dmaRXSize,
		uint8_t *dmaTX, uint32_t dmaTXSize)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	603b      	str	r3, [r7, #0]
	// Structure
	pxUARTRingBuffer->huart = huart;
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	68ba      	ldr	r2, [r7, #8]
 80005b2:	601a      	str	r2, [r3, #0]
	pxUARTRingBuffer->xRXBuffer.puDMABuffer = dmaRX;
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	605a      	str	r2, [r3, #4]
	pxUARTRingBuffer->xRXBuffer.uDMABufferSize = dmaRXSize;
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	721a      	strb	r2, [r3, #8]
	pxUARTRingBuffer->xRXBuffer.uHeadIndex = 0;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2200      	movs	r2, #0
 80005c6:	725a      	strb	r2, [r3, #9]
	pxUARTRingBuffer->xRXBuffer.uTailIndex = 0;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	2200      	movs	r2, #0
 80005cc:	729a      	strb	r2, [r3, #10]
	pxUARTRingBuffer->xRXBuffer.uRollOver = 0;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2200      	movs	r2, #0
 80005d2:	72da      	strb	r2, [r3, #11]
	pxUARTRingBuffer->xTXBuffer.puDMABuffer = dmaTX;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	69ba      	ldr	r2, [r7, #24]
 80005d8:	60da      	str	r2, [r3, #12]
	pxUARTRingBuffer->xTXBuffer.uDMABufferSize = dmaTXSize;
 80005da:	69fb      	ldr	r3, [r7, #28]
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	741a      	strb	r2, [r3, #16]
	pxUARTRingBuffer->xTXBuffer.uHeadIndex = 0;
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2200      	movs	r2, #0
 80005e6:	745a      	strb	r2, [r3, #17]
	pxUARTRingBuffer->xTXBuffer.uTailIndex = 0;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2200      	movs	r2, #0
 80005ec:	749a      	strb	r2, [r3, #18]
	pxUARTRingBuffer->xTXBuffer.uRollOver = 0;
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	2200      	movs	r2, #0
 80005f2:	74da      	strb	r2, [r3, #19]

	// Receive DMA Buffer
  __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f042 0210 	orr.w	r2, r2, #16
 8000602:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_DMA(huart, pxUARTRingBuffer->xRXBuffer.puDMABuffer, pxUARTRingBuffer->xRXBuffer.uDMABufferSize);
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	6859      	ldr	r1, [r3, #4]
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	7a1b      	ldrb	r3, [r3, #8]
 800060c:	b29b      	uxth	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	68b8      	ldr	r0, [r7, #8]
 8000612:	f003 fadf 	bl	8003bd4 <HAL_UART_Receive_DMA>

  // Transfer DMA Buffer

}
 8000616:	bf00      	nop
 8000618:	3710      	adds	r7, #16
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
	...

08000620 <USER_UART2_IDLECallback>:


void USER_UART2_IDLECallback(void)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b08f      	sub	sp, #60	; 0x3c
 8000624:	af02      	add	r7, sp, #8
	// Tail catch up to head
	xUART2RingBuffer.xRXBuffer.uHeadIndex = xUART2RingBuffer.xRXBuffer.uDMABufferSize - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8000626:	4b98      	ldr	r3, [pc, #608]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000628:	7a1a      	ldrb	r2, [r3, #8]
 800062a:	4b98      	ldr	r3, [pc, #608]	; (800088c <USER_UART2_IDLECallback+0x26c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	1ad3      	subs	r3, r2, r3
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b94      	ldr	r3, [pc, #592]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000638:	725a      	strb	r2, [r3, #9]

	// Task notification...
	uint16_t uTailIndex = xUART2RingBuffer.xRXBuffer.uTailIndex;
 800063a:	4b93      	ldr	r3, [pc, #588]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800063c:	7a9b      	ldrb	r3, [r3, #10]
 800063e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t uHeadIndex = xUART2RingBuffer.xRXBuffer.uHeadIndex;
 8000640:	4b91      	ldr	r3, [pc, #580]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000642:	7a5b      	ldrb	r3, [r3, #9]
 8000644:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t uRollOver = xUART2RingBuffer.xRXBuffer.uRollOver;
 8000646:	4b90      	ldr	r3, [pc, #576]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000648:	7adb      	ldrb	r3, [r3, #11]
 800064a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	uint16_t uParseIndex = uTailIndex;
 800064e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000650:	85bb      	strh	r3, [r7, #44]	; 0x2c

	//if (uRollOver == 0)

	printf("roll: %d,  tail: %d,  head: %d\r\n", uRollOver, uTailIndex, uHeadIndex);
 8000652:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8000656:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000658:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800065a:	488d      	ldr	r0, [pc, #564]	; (8000890 <USER_UART2_IDLECallback+0x270>)
 800065c:	f007 f8e6 	bl	800782c <iprintf>
	if (uRollOver == 0)
 8000660:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000664:	2b00      	cmp	r3, #0
 8000666:	d133      	bne.n	80006d0 <USER_UART2_IDLECallback+0xb0>
	{
		while (uParseIndex != uHeadIndex)
 8000668:	e02d      	b.n	80006c6 <USER_UART2_IDLECallback+0xa6>
		{
			if (xUART2RingBuffer.xRXBuffer.puDMABuffer[uParseIndex] == '\r')
 800066a:	4b87      	ldr	r3, [pc, #540]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800066c:	685a      	ldr	r2, [r3, #4]
 800066e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000670:	4413      	add	r3, r2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b0d      	cmp	r3, #13
 8000676:	d123      	bne.n	80006c0 <USER_UART2_IDLECallback+0xa0>
			{
				if (uParseIndex - uTailIndex > 0)
 8000678:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800067a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800067c:	1ad3      	subs	r3, r2, r3
 800067e:	2b00      	cmp	r3, #0
 8000680:	dd0d      	ble.n	800069e <USER_UART2_IDLECallback+0x7e>
				{
					char *candidate = (char *)xUART2RingBuffer.xRXBuffer.puDMABuffer + uTailIndex;
 8000682:	4b81      	ldr	r3, [pc, #516]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000684:	685a      	ldr	r2, [r3, #4]
 8000686:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000688:	4413      	add	r3, r2
 800068a:	607b      	str	r3, [r7, #4]
					size_t candidateLength = uParseIndex - uTailIndex;
 800068c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800068e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	603b      	str	r3, [r7, #0]

					vHandleCandidateCommand(candidate, candidateLength);
 8000694:	6839      	ldr	r1, [r7, #0]
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f000 f952 	bl	8000940 <vHandleCandidateCommand>
 800069c:	e002      	b.n	80006a4 <USER_UART2_IDLECallback+0x84>
				}
				else
				{
					printf("NO COMMAND RECEIVED (JUST CR)z\r\n");
 800069e:	487d      	ldr	r0, [pc, #500]	; (8000894 <USER_UART2_IDLECallback+0x274>)
 80006a0:	f007 f94a 	bl	8007938 <puts>
				}

				// Candidate command found, so update tail to the start of next command in line
				uTailIndex = (uParseIndex + 1) % xUART2RingBuffer.xRXBuffer.uDMABufferSize;
 80006a4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80006a6:	3301      	adds	r3, #1
 80006a8:	4a77      	ldr	r2, [pc, #476]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80006aa:	7a12      	ldrb	r2, [r2, #8]
 80006ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80006b0:	fb02 f201 	mul.w	r2, r2, r1
 80006b4:	1a9b      	subs	r3, r3, r2
 80006b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
				xUART2RingBuffer.xRXBuffer.uTailIndex = uTailIndex;
 80006b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	4b72      	ldr	r3, [pc, #456]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80006be:	729a      	strb	r2, [r3, #10]
			}
			uParseIndex++;
 80006c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80006c2:	3301      	adds	r3, #1
 80006c4:	85bb      	strh	r3, [r7, #44]	; 0x2c
		while (uParseIndex != uHeadIndex)
 80006c6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80006c8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d1cd      	bne.n	800066a <USER_UART2_IDLECallback+0x4a>
 80006ce:	e0cd      	b.n	800086c <USER_UART2_IDLECallback+0x24c>
		}
	}
	else if (uRollOver == 1)
 80006d0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	f040 80b0 	bne.w	800083a <USER_UART2_IDLECallback+0x21a>
	{
		if (uParseIndex > uHeadIndex)
 80006da:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80006dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80006de:	429a      	cmp	r2, r3
 80006e0:	f240 8091 	bls.w	8000806 <USER_UART2_IDLECallback+0x1e6>
		{
			while (uParseIndex < xUART2RingBuffer.xRXBuffer.uDMABufferSize)
 80006e4:	e02d      	b.n	8000742 <USER_UART2_IDLECallback+0x122>
			{
				if (xUART2RingBuffer.xRXBuffer.puDMABuffer[uParseIndex] == '\r')
 80006e6:	4b68      	ldr	r3, [pc, #416]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80006e8:	685a      	ldr	r2, [r3, #4]
 80006ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80006ec:	4413      	add	r3, r2
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b0d      	cmp	r3, #13
 80006f2:	d123      	bne.n	800073c <USER_UART2_IDLECallback+0x11c>
				{
					if (uParseIndex - uTailIndex > 0)
 80006f4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80006f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80006f8:	1ad3      	subs	r3, r2, r3
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	dd0d      	ble.n	800071a <USER_UART2_IDLECallback+0xfa>
					{
						char *candidate = (char *)xUART2RingBuffer.xRXBuffer.puDMABuffer + uTailIndex;
 80006fe:	4b62      	ldr	r3, [pc, #392]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000700:	685a      	ldr	r2, [r3, #4]
 8000702:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000704:	4413      	add	r3, r2
 8000706:	60fb      	str	r3, [r7, #12]
						size_t candidateLength = uParseIndex - uTailIndex;
 8000708:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800070a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	60bb      	str	r3, [r7, #8]

						vHandleCandidateCommand(candidate, candidateLength);
 8000710:	68b9      	ldr	r1, [r7, #8]
 8000712:	68f8      	ldr	r0, [r7, #12]
 8000714:	f000 f914 	bl	8000940 <vHandleCandidateCommand>
 8000718:	e002      	b.n	8000720 <USER_UART2_IDLECallback+0x100>
					}
					else
					{
						printf("NO COMMAND RECEIVED (JUST CR)pr\r\n");
 800071a:	485f      	ldr	r0, [pc, #380]	; (8000898 <USER_UART2_IDLECallback+0x278>)
 800071c:	f007 f90c 	bl	8007938 <puts>
					}

					// Candidate command found, so update tail to the start of next command in line
					uTailIndex = (uParseIndex + 1) % xUART2RingBuffer.xRXBuffer.uDMABufferSize;
 8000720:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000722:	3301      	adds	r3, #1
 8000724:	4a58      	ldr	r2, [pc, #352]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000726:	7a12      	ldrb	r2, [r2, #8]
 8000728:	fb93 f1f2 	sdiv	r1, r3, r2
 800072c:	fb02 f201 	mul.w	r2, r2, r1
 8000730:	1a9b      	subs	r3, r3, r2
 8000732:	85fb      	strh	r3, [r7, #46]	; 0x2e
					xUART2RingBuffer.xRXBuffer.uTailIndex = uTailIndex;
 8000734:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000736:	b2da      	uxtb	r2, r3
 8000738:	4b53      	ldr	r3, [pc, #332]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800073a:	729a      	strb	r2, [r3, #10]
				}
				uParseIndex++;
 800073c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800073e:	3301      	adds	r3, #1
 8000740:	85bb      	strh	r3, [r7, #44]	; 0x2c
			while (uParseIndex < xUART2RingBuffer.xRXBuffer.uDMABufferSize)
 8000742:	4b51      	ldr	r3, [pc, #324]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000744:	7a1b      	ldrb	r3, [r3, #8]
 8000746:	b29b      	uxth	r3, r3
 8000748:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800074a:	429a      	cmp	r2, r3
 800074c:	d3cb      	bcc.n	80006e6 <USER_UART2_IDLECallback+0xc6>
			}

			uParseIndex = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	85bb      	strh	r3, [r7, #44]	; 0x2c

			// Look for the next one to complete the firsthalf or just keep going
			while (uParseIndex != uHeadIndex)
 8000752:	e053      	b.n	80007fc <USER_UART2_IDLECallback+0x1dc>
			{
				if (xUART2RingBuffer.xRXBuffer.puDMABuffer[uParseIndex] == '\r')
 8000754:	4b4c      	ldr	r3, [pc, #304]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000756:	685a      	ldr	r2, [r3, #4]
 8000758:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800075a:	4413      	add	r3, r2
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b0d      	cmp	r3, #13
 8000760:	d149      	bne.n	80007f6 <USER_UART2_IDLECallback+0x1d6>
				{
					// if uTailIndex > uHeadIndex, use buffer, else use regular
					if (uTailIndex > uHeadIndex)
 8000762:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000764:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000766:	429a      	cmp	r2, r3
 8000768:	d921      	bls.n	80007ae <USER_UART2_IDLECallback+0x18e>
					{
						// uParseIndex will be less than tialIndex in this wrap-around case. So as long as they don't equal each other, a command was received
						if (uParseIndex - uTailIndex != 0)
 800076a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800076c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800076e:	429a      	cmp	r2, r3
 8000770:	d019      	beq.n	80007a6 <USER_UART2_IDLECallback+0x186>
						{
							char *candidateFirst = (char *)(xUART2RingBuffer.xRXBuffer.puDMABuffer + uTailIndex);
 8000772:	4b45      	ldr	r3, [pc, #276]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000774:	685a      	ldr	r2, [r3, #4]
 8000776:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000778:	4413      	add	r3, r2
 800077a:	61fb      	str	r3, [r7, #28]
							size_t candidateFirstLength = xUART2RingBuffer.xRXBuffer.uDMABufferSize - uTailIndex;
 800077c:	4b42      	ldr	r3, [pc, #264]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800077e:	7a1b      	ldrb	r3, [r3, #8]
 8000780:	461a      	mov	r2, r3
 8000782:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	61bb      	str	r3, [r7, #24]
							char *candidateSecond = (char *)(xUART2RingBuffer.xRXBuffer.puDMABuffer);
 8000788:	4b3f      	ldr	r3, [pc, #252]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	617b      	str	r3, [r7, #20]
							size_t candidateSecondLength = uParseIndex;
 800078e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000790:	613b      	str	r3, [r7, #16]

							vHandleCandidateCommandSplit(candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength);
 8000792:	693b      	ldr	r3, [r7, #16]
 8000794:	697a      	ldr	r2, [r7, #20]
 8000796:	69b9      	ldr	r1, [r7, #24]
 8000798:	69f8      	ldr	r0, [r7, #28]
 800079a:	f000 f8ff 	bl	800099c <vHandleCandidateCommandSplit>

							// Only unroll if tail has been successfully used for a wrap-around
							xUART2RingBuffer.xRXBuffer.uRollOver = 0;
 800079e:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	72da      	strb	r2, [r3, #11]
 80007a4:	e019      	b.n	80007da <USER_UART2_IDLECallback+0x1ba>
						}
						else
						{
							printf("NO COMMAND RECEIVED (JUST CR)in\r\n");
 80007a6:	483d      	ldr	r0, [pc, #244]	; (800089c <USER_UART2_IDLECallback+0x27c>)
 80007a8:	f007 f8c6 	bl	8007938 <puts>
 80007ac:	e015      	b.n	80007da <USER_UART2_IDLECallback+0x1ba>
						}
					}
					// Wraparound found, so treat this as a regular, business as usual
					else
					{
						if (uParseIndex - uTailIndex > 0)
 80007ae:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80007b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80007b2:	1ad3      	subs	r3, r2, r3
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	dd0d      	ble.n	80007d4 <USER_UART2_IDLECallback+0x1b4>
						{
							char *candidate = (char *)xUART2RingBuffer.xRXBuffer.puDMABuffer + uTailIndex;
 80007b8:	4b33      	ldr	r3, [pc, #204]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80007ba:	685a      	ldr	r2, [r3, #4]
 80007bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80007be:	4413      	add	r3, r2
 80007c0:	627b      	str	r3, [r7, #36]	; 0x24
							size_t candidateLength = uParseIndex - uTailIndex;
 80007c2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80007c4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	623b      	str	r3, [r7, #32]

							vHandleCandidateCommand(candidate, candidateLength);
 80007ca:	6a39      	ldr	r1, [r7, #32]
 80007cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80007ce:	f000 f8b7 	bl	8000940 <vHandleCandidateCommand>
 80007d2:	e002      	b.n	80007da <USER_UART2_IDLECallback+0x1ba>
						}
						else
						{
							printf("NO COMMAND RECEIVED (JUST CR)rf\r\n");
 80007d4:	4832      	ldr	r0, [pc, #200]	; (80008a0 <USER_UART2_IDLECallback+0x280>)
 80007d6:	f007 f8af 	bl	8007938 <puts>
						}
					}

					// Candidate command found, so update tail to the start of next command in line
					uTailIndex = (uParseIndex + 1) % xUART2RingBuffer.xRXBuffer.uDMABufferSize;
 80007da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80007dc:	3301      	adds	r3, #1
 80007de:	4a2a      	ldr	r2, [pc, #168]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80007e0:	7a12      	ldrb	r2, [r2, #8]
 80007e2:	fb93 f1f2 	sdiv	r1, r3, r2
 80007e6:	fb02 f201 	mul.w	r2, r2, r1
 80007ea:	1a9b      	subs	r3, r3, r2
 80007ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
					xUART2RingBuffer.xRXBuffer.uTailIndex = uTailIndex;
 80007ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	4b25      	ldr	r3, [pc, #148]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 80007f4:	729a      	strb	r2, [r3, #10]
				}

				uParseIndex++;
 80007f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80007f8:	3301      	adds	r3, #1
 80007fa:	85bb      	strh	r3, [r7, #44]	; 0x2c
			while (uParseIndex != uHeadIndex)
 80007fc:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80007fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000800:	429a      	cmp	r2, r3
 8000802:	d1a7      	bne.n	8000754 <USER_UART2_IDLECallback+0x134>
 8000804:	e032      	b.n	800086c <USER_UART2_IDLECallback+0x24c>
			}
		}
		else
		{
			// Reset due to too overflow rx buffer due to too much data received before it could all process
			printf("TOO MUCH DATA SENT AT ONCE BEFORE IT CAN BE PROCESSED. TRY INCREASING BUFFER SIZE >1\r\n");
 8000806:	4827      	ldr	r0, [pc, #156]	; (80008a4 <USER_UART2_IDLECallback+0x284>)
 8000808:	f007 f896 	bl	8007938 <puts>
			HAL_UART_DMAStop(xUART2RingBuffer.huart);
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f003 fa23 	bl	8003c5c <HAL_UART_DMAStop>
			vInitUARTRingBuffer(&xUART2RingBuffer, xUART2RingBuffer.huart, xUART2RingBuffer.xRXBuffer.puDMABuffer, xUART2RingBuffer.xRXBuffer.uDMABufferSize,
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000818:	6819      	ldr	r1, [r3, #0]
 800081a:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800081c:	685a      	ldr	r2, [r3, #4]
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000820:	7a1b      	ldrb	r3, [r3, #8]
 8000822:	461c      	mov	r4, r3
 8000824:	4b18      	ldr	r3, [pc, #96]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000826:	68db      	ldr	r3, [r3, #12]
					xUART2RingBuffer.xTXBuffer.puDMABuffer, xUART2RingBuffer.xTXBuffer.uDMABufferSize);
 8000828:	4817      	ldr	r0, [pc, #92]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800082a:	7c00      	ldrb	r0, [r0, #16]
			vInitUARTRingBuffer(&xUART2RingBuffer, xUART2RingBuffer.huart, xUART2RingBuffer.xRXBuffer.puDMABuffer, xUART2RingBuffer.xRXBuffer.uDMABufferSize,
 800082c:	9001      	str	r0, [sp, #4]
 800082e:	9300      	str	r3, [sp, #0]
 8000830:	4623      	mov	r3, r4
 8000832:	4815      	ldr	r0, [pc, #84]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000834:	f7ff feb4 	bl	80005a0 <vInitUARTRingBuffer>
 8000838:	e018      	b.n	800086c <USER_UART2_IDLECallback+0x24c>
		}
	}
	else
	{
		// Reset due to too overflow rx buffer due to too much data received before it could all process
		printf("TOO MUCH DATA SENT AT ONCE BEFORE IT CAN BE PROCESSED. TRY INCREASING BUFFER SIZE >2\r\n");
 800083a:	481b      	ldr	r0, [pc, #108]	; (80008a8 <USER_UART2_IDLECallback+0x288>)
 800083c:	f007 f87c 	bl	8007938 <puts>
		HAL_UART_DMAStop(xUART2RingBuffer.huart);
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4618      	mov	r0, r3
 8000846:	f003 fa09 	bl	8003c5c <HAL_UART_DMAStop>
		vInitUARTRingBuffer(&xUART2RingBuffer, xUART2RingBuffer.huart, xUART2RingBuffer.xRXBuffer.puDMABuffer, xUART2RingBuffer.xRXBuffer.uDMABufferSize,
 800084a:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800084c:	6819      	ldr	r1, [r3, #0]
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000850:	685a      	ldr	r2, [r3, #4]
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000854:	7a1b      	ldrb	r3, [r3, #8]
 8000856:	461c      	mov	r4, r3
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800085a:	68db      	ldr	r3, [r3, #12]
				xUART2RingBuffer.xTXBuffer.puDMABuffer, xUART2RingBuffer.xTXBuffer.uDMABufferSize);
 800085c:	480a      	ldr	r0, [pc, #40]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800085e:	7c00      	ldrb	r0, [r0, #16]
		vInitUARTRingBuffer(&xUART2RingBuffer, xUART2RingBuffer.huart, xUART2RingBuffer.xRXBuffer.puDMABuffer, xUART2RingBuffer.xRXBuffer.uDMABufferSize,
 8000860:	9001      	str	r0, [sp, #4]
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	4623      	mov	r3, r4
 8000866:	4808      	ldr	r0, [pc, #32]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000868:	f7ff fe9a 	bl	80005a0 <vInitUARTRingBuffer>
	}

	printf("TailIndex: %u, HeadIndex: %u\r\n", xUART2RingBuffer.xRXBuffer.uTailIndex, xUART2RingBuffer.xRXBuffer.uHeadIndex);
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 800086e:	7a9b      	ldrb	r3, [r3, #10]
 8000870:	4619      	mov	r1, r3
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <USER_UART2_IDLECallback+0x268>)
 8000874:	7a5b      	ldrb	r3, [r3, #9]
 8000876:	461a      	mov	r2, r3
 8000878:	480c      	ldr	r0, [pc, #48]	; (80008ac <USER_UART2_IDLECallback+0x28c>)
 800087a:	f006 ffd7 	bl	800782c <iprintf>

}
 800087e:	bf00      	nop
 8000880:	3734      	adds	r7, #52	; 0x34
 8000882:	46bd      	mov	sp, r7
 8000884:	bd90      	pop	{r4, r7, pc}
 8000886:	bf00      	nop
 8000888:	20001964 	.word	0x20001964
 800088c:	200019f8 	.word	0x200019f8
 8000890:	08008800 	.word	0x08008800
 8000894:	08008824 	.word	0x08008824
 8000898:	08008844 	.word	0x08008844
 800089c:	08008868 	.word	0x08008868
 80008a0:	0800888c 	.word	0x0800888c
 80008a4:	080088b0 	.word	0x080088b0
 80008a8:	08008908 	.word	0x08008908
 80008ac:	08008960 	.word	0x08008960

080008b0 <bCommandMatch>:



uint8_t bCommandMatch(const char *command, const char *candidate, size_t candidateLength)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
	return (strlen(command) == candidateLength) && (strncmp(command, candidate, candidateLength) == 0);
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f7ff fc87 	bl	80001d0 <strlen>
 80008c2:	4602      	mov	r2, r0
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d109      	bne.n	80008de <bCommandMatch+0x2e>
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	68b9      	ldr	r1, [r7, #8]
 80008ce:	68f8      	ldr	r0, [r7, #12]
 80008d0:	f007 f83a 	bl	8007948 <strncmp>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d101      	bne.n	80008de <bCommandMatch+0x2e>
 80008da:	2301      	movs	r3, #1
 80008dc:	e000      	b.n	80008e0 <bCommandMatch+0x30>
 80008de:	2300      	movs	r3, #0
 80008e0:	b2db      	uxtb	r3, r3
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3710      	adds	r7, #16
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <bCommandSplitMatch>:


uint8_t bCommandSplitMatch(const char *command,
		const char *candidateFirst, size_t candidateFirstLength,
		const char *candidateSecond, size_t candidateSecondLength)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b084      	sub	sp, #16
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	60f8      	str	r0, [r7, #12]
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	603b      	str	r3, [r7, #0]
	return (strlen(command) == candidateFirstLength + candidateSecondLength) &&
 80008f8:	68f8      	ldr	r0, [r7, #12]
 80008fa:	f7ff fc69 	bl	80001d0 <strlen>
 80008fe:	4601      	mov	r1, r0
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	69bb      	ldr	r3, [r7, #24]
 8000904:	4413      	add	r3, r2
			(strncmp(command, candidateFirst, candidateFirstLength) == 0) &&
 8000906:	4299      	cmp	r1, r3
 8000908:	d114      	bne.n	8000934 <bCommandSplitMatch+0x4a>
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	68b9      	ldr	r1, [r7, #8]
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f007 f81a 	bl	8007948 <strncmp>
 8000914:	4603      	mov	r3, r0
	return (strlen(command) == candidateFirstLength + candidateSecondLength) &&
 8000916:	2b00      	cmp	r3, #0
 8000918:	d10c      	bne.n	8000934 <bCommandSplitMatch+0x4a>
			(strncmp(command + candidateFirstLength, candidateSecond, candidateSecondLength) == 0);
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4413      	add	r3, r2
 8000920:	69ba      	ldr	r2, [r7, #24]
 8000922:	6839      	ldr	r1, [r7, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f007 f80f 	bl	8007948 <strncmp>
 800092a:	4603      	mov	r3, r0
			(strncmp(command, candidateFirst, candidateFirstLength) == 0) &&
 800092c:	2b00      	cmp	r3, #0
 800092e:	d101      	bne.n	8000934 <bCommandSplitMatch+0x4a>
 8000930:	2301      	movs	r3, #1
 8000932:	e000      	b.n	8000936 <bCommandSplitMatch+0x4c>
 8000934:	2300      	movs	r3, #0
 8000936:	b2db      	uxtb	r3, r3
}
 8000938:	4618      	mov	r0, r3
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <vHandleCandidateCommand>:


void vHandleCandidateCommand(const char *candidate, size_t candidateLength)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
	if (bCommandMatch("ON", candidate, candidateLength))
 800094a:	683a      	ldr	r2, [r7, #0]
 800094c:	6879      	ldr	r1, [r7, #4]
 800094e:	480e      	ldr	r0, [pc, #56]	; (8000988 <vHandleCandidateCommand+0x48>)
 8000950:	f7ff ffae 	bl	80008b0 <bCommandMatch>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d003      	beq.n	8000962 <vHandleCandidateCommand+0x22>
	{
		printf("SET LIGHT\r\n");
 800095a:	480c      	ldr	r0, [pc, #48]	; (800098c <vHandleCandidateCommand+0x4c>)
 800095c:	f006 ffec 	bl	8007938 <puts>
	}
	else
	{
		printf("INVLD\r\n");
	}
}
 8000960:	e00e      	b.n	8000980 <vHandleCandidateCommand+0x40>
	else if (bCommandMatch("OFF", candidate, candidateLength))
 8000962:	683a      	ldr	r2, [r7, #0]
 8000964:	6879      	ldr	r1, [r7, #4]
 8000966:	480a      	ldr	r0, [pc, #40]	; (8000990 <vHandleCandidateCommand+0x50>)
 8000968:	f7ff ffa2 	bl	80008b0 <bCommandMatch>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d003      	beq.n	800097a <vHandleCandidateCommand+0x3a>
		printf("UNSET LIGHT\r\n");
 8000972:	4808      	ldr	r0, [pc, #32]	; (8000994 <vHandleCandidateCommand+0x54>)
 8000974:	f006 ffe0 	bl	8007938 <puts>
}
 8000978:	e002      	b.n	8000980 <vHandleCandidateCommand+0x40>
		printf("INVLD\r\n");
 800097a:	4807      	ldr	r0, [pc, #28]	; (8000998 <vHandleCandidateCommand+0x58>)
 800097c:	f006 ffdc 	bl	8007938 <puts>
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	08008980 	.word	0x08008980
 800098c:	08008984 	.word	0x08008984
 8000990:	08008990 	.word	0x08008990
 8000994:	08008994 	.word	0x08008994
 8000998:	080089a4 	.word	0x080089a4

0800099c <vHandleCandidateCommandSplit>:


void vHandleCandidateCommandSplit(const char *candidateFirst, size_t candidateFirstLength,
		const char *candidateSecond, size_t candidateSecondLength)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af02      	add	r7, sp, #8
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
 80009a8:	603b      	str	r3, [r7, #0]
	if (bCommandSplitMatch("ON", candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength))
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	9300      	str	r3, [sp, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	68ba      	ldr	r2, [r7, #8]
 80009b2:	68f9      	ldr	r1, [r7, #12]
 80009b4:	480f      	ldr	r0, [pc, #60]	; (80009f4 <vHandleCandidateCommandSplit+0x58>)
 80009b6:	f7ff ff98 	bl	80008ea <bCommandSplitMatch>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d003      	beq.n	80009c8 <vHandleCandidateCommandSplit+0x2c>
	{
		printf("SET LIGHT\r\n");
 80009c0:	480d      	ldr	r0, [pc, #52]	; (80009f8 <vHandleCandidateCommandSplit+0x5c>)
 80009c2:	f006 ffb9 	bl	8007938 <puts>
	}
	else
	{
		printf("INVLDsplit\r\n");
	}
}
 80009c6:	e011      	b.n	80009ec <vHandleCandidateCommandSplit+0x50>
	else if (bCommandSplitMatch("OFF", candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength))
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	68f9      	ldr	r1, [r7, #12]
 80009d2:	480a      	ldr	r0, [pc, #40]	; (80009fc <vHandleCandidateCommandSplit+0x60>)
 80009d4:	f7ff ff89 	bl	80008ea <bCommandSplitMatch>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d003      	beq.n	80009e6 <vHandleCandidateCommandSplit+0x4a>
		printf("UNSET LIGHT\r\n");
 80009de:	4808      	ldr	r0, [pc, #32]	; (8000a00 <vHandleCandidateCommandSplit+0x64>)
 80009e0:	f006 ffaa 	bl	8007938 <puts>
}
 80009e4:	e002      	b.n	80009ec <vHandleCandidateCommandSplit+0x50>
		printf("INVLDsplit\r\n");
 80009e6:	4807      	ldr	r0, [pc, #28]	; (8000a04 <vHandleCandidateCommandSplit+0x68>)
 80009e8:	f006 ffa6 	bl	8007938 <puts>
}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	08008980 	.word	0x08008980
 80009f8:	08008984 	.word	0x08008984
 80009fc:	08008990 	.word	0x08008990
 8000a00:	08008994 	.word	0x08008994
 8000a04:	080089ac 	.word	0x080089ac

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a0e:	f000 fc89 	bl	8001324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a12:	f000 f82d 	bl	8000a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a16:	f000 f929 	bl	8000c6c <MX_GPIO_Init>
  MX_DMA_Init();
 8000a1a:	f000 f901 	bl	8000c20 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a1e:	f000 f8cf 	bl	8000bc0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000a22:	f000 f89d 	bl	8000b60 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  vInitUARTRingBuffer(&xUART2RingBuffer,
 8000a26:	2380      	movs	r3, #128	; 0x80
 8000a28:	9301      	str	r3, [sp, #4]
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <main+0x4c>)
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2380      	movs	r3, #128	; 0x80
 8000a30:	4a09      	ldr	r2, [pc, #36]	; (8000a58 <main+0x50>)
 8000a32:	490a      	ldr	r1, [pc, #40]	; (8000a5c <main+0x54>)
 8000a34:	480a      	ldr	r0, [pc, #40]	; (8000a60 <main+0x58>)
 8000a36:	f7ff fdb3 	bl	80005a0 <vInitUARTRingBuffer>
  		(uint8_t *)tx2Buffer, TX2_BUFFER_SIZE);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a3a:	f004 f965 	bl	8004d08 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of uartTask */
  uartTaskHandle = osThreadNew(StartUARTTask, NULL, &uartTask_attributes);
 8000a3e:	4a09      	ldr	r2, [pc, #36]	; (8000a64 <main+0x5c>)
 8000a40:	2100      	movs	r1, #0
 8000a42:	4809      	ldr	r0, [pc, #36]	; (8000a68 <main+0x60>)
 8000a44:	f004 f9aa 	bl	8004d9c <osThreadNew>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	4a08      	ldr	r2, [pc, #32]	; (8000a6c <main+0x64>)
 8000a4c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a4e:	f004 f97f 	bl	8004d50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <main+0x4a>
 8000a54:	20001b10 	.word	0x20001b10
 8000a58:	20001978 	.word	0x20001978
 8000a5c:	20001b90 	.word	0x20001b90
 8000a60:	20001964 	.word	0x20001964
 8000a64:	080089e0 	.word	0x080089e0
 8000a68:	08000d89 	.word	0x08000d89
 8000a6c:	20001a40 	.word	0x20001a40

08000a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b0b8      	sub	sp, #224	; 0xe0
 8000a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a76:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a7a:	2244      	movs	r2, #68	; 0x44
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f006 fecc 	bl	800781c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a84:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	463b      	mov	r3, r7
 8000a96:	2288      	movs	r2, #136	; 0x88
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f006 febe 	bl	800781c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aaa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aae:	2310      	movs	r3, #16
 8000ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aba:	2302      	movs	r3, #2
 8000abc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ac6:	230a      	movs	r3, #10
 8000ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000acc:	2307      	movs	r3, #7
 8000ace:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ade:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 f9e8 	bl	8001eb8 <HAL_RCC_OscConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000aee:	f000 f96b 	bl	8000dc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af8:	2303      	movs	r3, #3
 8000afa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b10:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b14:	2104      	movs	r1, #4
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fdb4 	bl	8002684 <HAL_RCC_ClockConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000b22:	f000 f951 	bl	8000dc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000b26:	2303      	movs	r3, #3
 8000b28:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b32:	463b      	mov	r3, r7
 8000b34:	4618      	mov	r0, r3
 8000b36:	f001 ffdd 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000b40:	f000 f942 	bl	8000dc8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b44:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b48:	f001 f960 	bl	8001e0c <HAL_PWREx_ControlVoltageScaling>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000b52:	f000 f939 	bl	8000dc8 <Error_Handler>
  }
}
 8000b56:	bf00      	nop
 8000b58:	37e0      	adds	r7, #224	; 0xe0
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
	...

08000b60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b66:	4a15      	ldr	r2, [pc, #84]	; (8000bbc <MX_USART1_UART_Init+0x5c>)
 8000b68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b86:	220c      	movs	r2, #12
 8000b88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ba2:	4805      	ldr	r0, [pc, #20]	; (8000bb8 <MX_USART1_UART_Init+0x58>)
 8000ba4:	f002 ff34 	bl	8003a10 <HAL_UART_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000bae:	f000 f90b 	bl	8000dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20001a8c 	.word	0x20001a8c
 8000bbc:	40013800 	.word	0x40013800

08000bc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bc4:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bc6:	4a15      	ldr	r2, [pc, #84]	; (8000c1c <MX_USART2_UART_Init+0x5c>)
 8000bc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bca:	4b13      	ldr	r3, [pc, #76]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bd2:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000be6:	220c      	movs	r2, #12
 8000be8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf0:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bf6:	4b08      	ldr	r3, [pc, #32]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <MX_USART2_UART_Init+0x58>)
 8000c04:	f002 ff04 	bl	8003a10 <HAL_UART_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c0e:	f000 f8db 	bl	8000dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20001b90 	.word	0x20001b90
 8000c1c:	40004400 	.word	0x40004400

08000c20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <MX_DMA_Init+0x48>)
 8000c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c2a:	4a0f      	ldr	r2, [pc, #60]	; (8000c68 <MX_DMA_Init+0x48>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6493      	str	r3, [r2, #72]	; 0x48
 8000c32:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <MX_DMA_Init+0x48>)
 8000c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2105      	movs	r1, #5
 8000c42:	2010      	movs	r0, #16
 8000c44:	f000 fc66 	bl	8001514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000c48:	2010      	movs	r0, #16
 8000c4a:	f000 fc7f 	bl	800154c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2105      	movs	r1, #5
 8000c52:	2011      	movs	r0, #17
 8000c54:	f000 fc5e 	bl	8001514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000c58:	2011      	movs	r0, #17
 8000c5a:	f000 fc77 	bl	800154c <HAL_NVIC_EnableIRQ>

}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40021000 	.word	0x40021000

08000c6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08a      	sub	sp, #40	; 0x28
 8000c70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c72:	f107 0314 	add.w	r3, r7, #20
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c82:	4b23      	ldr	r3, [pc, #140]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c86:	4a22      	ldr	r2, [pc, #136]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000c88:	f043 0304 	orr.w	r3, r3, #4
 8000c8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c8e:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c92:	f003 0304 	and.w	r3, r3, #4
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9a:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9e:	4a1c      	ldr	r2, [pc, #112]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ca4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb6:	4a16      	ldr	r2, [pc, #88]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cce:	4a10      	ldr	r2, [pc, #64]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <MX_GPIO_Init+0xa4>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	480b      	ldr	r0, [pc, #44]	; (8000d14 <MX_GPIO_Init+0xa8>)
 8000ce8:	f001 f86a 	bl	8001dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cec:	2301      	movs	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	4804      	ldr	r0, [pc, #16]	; (8000d14 <MX_GPIO_Init+0xa8>)
 8000d04:	f000 feb2 	bl	8001a6c <HAL_GPIO_Init>

}
 8000d08:	bf00      	nop
 8000d0a:	3728      	adds	r7, #40	; 0x28
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40021000 	.word	0x40021000
 8000d14:	48000400 	.word	0x48000400

08000d18 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000d20:	1d39      	adds	r1, r7, #4
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d26:	2201      	movs	r2, #1
 8000d28:	4803      	ldr	r0, [pc, #12]	; (8000d38 <__io_putchar+0x20>)
 8000d2a:	f002 febf 	bl	8003aac <HAL_UART_Transmit>
	return ch;
 8000d2e:	687b      	ldr	r3, [r7, #4]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20001b90 	.word	0x20001b90

08000d3c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a08      	ldr	r2, [pc, #32]	; (8000d68 <HAL_UART_RxCpltCallback+0x2c>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d106      	bne.n	8000d5a <HAL_UART_RxCpltCallback+0x1e>
	{
		xUART2RingBuffer.xRXBuffer.uRollOver++;
 8000d4c:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <HAL_UART_RxCpltCallback+0x30>)
 8000d4e:	7adb      	ldrb	r3, [r3, #11]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	3301      	adds	r3, #1
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_UART_RxCpltCallback+0x30>)
 8000d58:	72da      	strb	r2, [r3, #11]
	}
}
 8000d5a:	bf00      	nop
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20001b90 	.word	0x20001b90
 8000d6c:	20001964 	.word	0x20001964

08000d70 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	__NOP();
 8000d78:	bf00      	nop
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <StartUARTTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUARTTask */
void StartUARTTask(void *argument)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
  	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
  	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);

  	char *a = "hi";
 8000d90:	4b03      	ldr	r3, [pc, #12]	; (8000da0 <StartUARTTask+0x18>)
 8000d92:	60fb      	str	r3, [r7, #12]
  	//HAL_UART_Transmit_DMA(&huart2, (uint8_t *)a, sizeof(a));
    osDelay(500);
 8000d94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d98:	f004 f892 	bl	8004ec0 <osDelay>
  {
 8000d9c:	e7f8      	b.n	8000d90 <StartUARTTask+0x8>
 8000d9e:	bf00      	nop
 8000da0:	080089c4 	.word	0x080089c4

08000da4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a04      	ldr	r2, [pc, #16]	; (8000dc4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d101      	bne.n	8000dba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000db6:	f000 fad5 	bl	8001364 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40001000 	.word	0x40001000

08000dc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dcc:	b672      	cpsid	i
}
 8000dce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <Error_Handler+0x8>
	...

08000dd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dda:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <HAL_MspInit+0x4c>)
 8000ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dde:	4a10      	ldr	r2, [pc, #64]	; (8000e20 <HAL_MspInit+0x4c>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6613      	str	r3, [r2, #96]	; 0x60
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_MspInit+0x4c>)
 8000de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df2:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <HAL_MspInit+0x4c>)
 8000df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df6:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_MspInit+0x4c>)
 8000df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	6593      	str	r3, [r2, #88]	; 0x58
 8000dfe:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_MspInit+0x4c>)
 8000e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e06:	603b      	str	r3, [r7, #0]
 8000e08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	210f      	movs	r1, #15
 8000e0e:	f06f 0001 	mvn.w	r0, #1
 8000e12:	f000 fb7f 	bl	8001514 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000

08000e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08c      	sub	sp, #48	; 0x30
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a61      	ldr	r2, [pc, #388]	; (8000fc8 <HAL_UART_MspInit+0x1a4>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d132      	bne.n	8000eac <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e46:	4b61      	ldr	r3, [pc, #388]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e4a:	4a60      	ldr	r2, [pc, #384]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e50:	6613      	str	r3, [r2, #96]	; 0x60
 8000e52:	4b5e      	ldr	r3, [pc, #376]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e5a:	61bb      	str	r3, [r7, #24]
 8000e5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5e:	4b5b      	ldr	r3, [pc, #364]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	4a5a      	ldr	r2, [pc, #360]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e6a:	4b58      	ldr	r3, [pc, #352]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e84:	2303      	movs	r3, #3
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e88:	2307      	movs	r3, #7
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8c:	f107 031c 	add.w	r3, r7, #28
 8000e90:	4619      	mov	r1, r3
 8000e92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e96:	f000 fde9 	bl	8001a6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2105      	movs	r1, #5
 8000e9e:	2025      	movs	r0, #37	; 0x25
 8000ea0:	f000 fb38 	bl	8001514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ea4:	2025      	movs	r0, #37	; 0x25
 8000ea6:	f000 fb51 	bl	800154c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000eaa:	e088      	b.n	8000fbe <HAL_UART_MspInit+0x19a>
  else if(huart->Instance==USART2)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a47      	ldr	r2, [pc, #284]	; (8000fd0 <HAL_UART_MspInit+0x1ac>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	f040 8083 	bne.w	8000fbe <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb8:	4b44      	ldr	r3, [pc, #272]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ebc:	4a43      	ldr	r2, [pc, #268]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec2:	6593      	str	r3, [r2, #88]	; 0x58
 8000ec4:	4b41      	ldr	r3, [pc, #260]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b3e      	ldr	r3, [pc, #248]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed4:	4a3d      	ldr	r2, [pc, #244]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000edc:	4b3b      	ldr	r3, [pc, #236]	; (8000fcc <HAL_UART_MspInit+0x1a8>)
 8000ede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee8:	230c      	movs	r3, #12
 8000eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efc:	f107 031c 	add.w	r3, r7, #28
 8000f00:	4619      	mov	r1, r3
 8000f02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f06:	f000 fdb1 	bl	8001a6c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000f0a:	4b32      	ldr	r3, [pc, #200]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f0c:	4a32      	ldr	r2, [pc, #200]	; (8000fd8 <HAL_UART_MspInit+0x1b4>)
 8000f0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8000f10:	4b30      	ldr	r3, [pc, #192]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f12:	2202      	movs	r2, #2
 8000f14:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f16:	4b2f      	ldr	r3, [pc, #188]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f24:	2280      	movs	r2, #128	; 0x80
 8000f26:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f28:	4b2a      	ldr	r3, [pc, #168]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f2e:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000f34:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f36:	2220      	movs	r2, #32
 8000f38:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f3a:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f40:	4824      	ldr	r0, [pc, #144]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f42:	f000 fb11 	bl	8001568 <HAL_DMA_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <HAL_UART_MspInit+0x12c>
      Error_Handler();
 8000f4c:	f7ff ff3c 	bl	8000dc8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a20      	ldr	r2, [pc, #128]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f54:	671a      	str	r2, [r3, #112]	; 0x70
 8000f56:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <HAL_UART_MspInit+0x1b0>)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000f5c:	4b1f      	ldr	r3, [pc, #124]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f5e:	4a20      	ldr	r2, [pc, #128]	; (8000fe0 <HAL_UART_MspInit+0x1bc>)
 8000f60:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f64:	2202      	movs	r2, #2
 8000f66:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f68:	4b1c      	ldr	r3, [pc, #112]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f6a:	2210      	movs	r2, #16
 8000f6c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f74:	4b19      	ldr	r3, [pc, #100]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f76:	2280      	movs	r2, #128	; 0x80
 8000f78:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f80:	4b16      	ldr	r3, [pc, #88]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f8c:	4b13      	ldr	r3, [pc, #76]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000f92:	4812      	ldr	r0, [pc, #72]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000f94:	f000 fae8 	bl	8001568 <HAL_DMA_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8000f9e:	f7ff ff13 	bl	8000dc8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000fa6:	66da      	str	r2, [r3, #108]	; 0x6c
 8000fa8:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <HAL_UART_MspInit+0x1b8>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2105      	movs	r1, #5
 8000fb2:	2026      	movs	r0, #38	; 0x26
 8000fb4:	f000 faae 	bl	8001514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fb8:	2026      	movs	r0, #38	; 0x26
 8000fba:	f000 fac7 	bl	800154c <HAL_NVIC_EnableIRQ>
}
 8000fbe:	bf00      	nop
 8000fc0:	3730      	adds	r7, #48	; 0x30
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40013800 	.word	0x40013800
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	40004400 	.word	0x40004400
 8000fd4:	200019f8 	.word	0x200019f8
 8000fd8:	4002006c 	.word	0x4002006c
 8000fdc:	20001a44 	.word	0x20001a44
 8000fe0:	40020080 	.word	0x40020080

08000fe4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08c      	sub	sp, #48	; 0x30
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	2036      	movs	r0, #54	; 0x36
 8000ffa:	f000 fa8b 	bl	8001514 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ffe:	2036      	movs	r0, #54	; 0x36
 8001000:	f000 faa4 	bl	800154c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <HAL_InitTick+0x9c>)
 8001006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001008:	4a1d      	ldr	r2, [pc, #116]	; (8001080 <HAL_InitTick+0x9c>)
 800100a:	f043 0310 	orr.w	r3, r3, #16
 800100e:	6593      	str	r3, [r2, #88]	; 0x58
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <HAL_InitTick+0x9c>)
 8001012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001014:	f003 0310 	and.w	r3, r3, #16
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800101c:	f107 0210 	add.w	r2, r7, #16
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4611      	mov	r1, r2
 8001026:	4618      	mov	r0, r3
 8001028:	f001 fcd2 	bl	80029d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800102c:	f001 fca4 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8001030:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001034:	4a13      	ldr	r2, [pc, #76]	; (8001084 <HAL_InitTick+0xa0>)
 8001036:	fba2 2303 	umull	r2, r3, r2, r3
 800103a:	0c9b      	lsrs	r3, r3, #18
 800103c:	3b01      	subs	r3, #1
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <HAL_InitTick+0xa4>)
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <HAL_InitTick+0xa8>)
 8001044:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001046:	4b10      	ldr	r3, [pc, #64]	; (8001088 <HAL_InitTick+0xa4>)
 8001048:	f240 32e7 	movw	r2, #999	; 0x3e7
 800104c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800104e:	4a0e      	ldr	r2, [pc, #56]	; (8001088 <HAL_InitTick+0xa4>)
 8001050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001052:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <HAL_InitTick+0xa4>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105a:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <HAL_InitTick+0xa4>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001060:	4809      	ldr	r0, [pc, #36]	; (8001088 <HAL_InitTick+0xa4>)
 8001062:	f002 fa03 	bl	800346c <HAL_TIM_Base_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d104      	bne.n	8001076 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <HAL_InitTick+0xa4>)
 800106e:	f002 fa5f 	bl	8003530 <HAL_TIM_Base_Start_IT>
 8001072:	4603      	mov	r3, r0
 8001074:	e000      	b.n	8001078 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
}
 8001078:	4618      	mov	r0, r3
 800107a:	3730      	adds	r7, #48	; 0x30
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40021000 	.word	0x40021000
 8001084:	431bde83 	.word	0x431bde83
 8001088:	20001c14 	.word	0x20001c14
 800108c:	40001000 	.word	0x40001000

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <NMI_Handler+0x4>

08001096 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109a:	e7fe      	b.n	800109a <HardFault_Handler+0x4>

0800109c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <MemManage_Handler+0x4>

080010a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a6:	e7fe      	b.n	80010a6 <BusFault_Handler+0x4>

080010a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010ac:	e7fe      	b.n	80010ac <UsageFault_Handler+0x4>

080010ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <DMA1_Channel6_IRQHandler+0x10>)
 80010c2:	f000 fbe8 	bl	8001896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200019f8 	.word	0x200019f8

080010d0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80010d4:	4802      	ldr	r0, [pc, #8]	; (80010e0 <DMA1_Channel7_IRQHandler+0x10>)
 80010d6:	f000 fbde 	bl	8001896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20001a44 	.word	0x20001a44

080010e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010e8:	4802      	ldr	r0, [pc, #8]	; (80010f4 <USART1_IRQHandler+0x10>)
 80010ea:	f002 fe25 	bl	8003d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20001a8c 	.word	0x20001a8c

080010f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010fc:	4803      	ldr	r0, [pc, #12]	; (800110c <USART2_IRQHandler+0x14>)
 80010fe:	f002 fe1b 	bl	8003d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  USER_UART2_IRQHandler();
 8001102:	f7ff fa39 	bl	8000578 <USER_UART2_IRQHandler>
	/* USER CODE END USART2_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20001b90 	.word	0x20001b90

08001110 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <TIM6_DAC_IRQHandler+0x10>)
 8001116:	f002 fa7b 	bl	8003610 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20001c14 	.word	0x20001c14

08001124 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	e00a      	b.n	800114c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001136:	f3af 8000 	nop.w
 800113a:	4601      	mov	r1, r0
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	60ba      	str	r2, [r7, #8]
 8001142:	b2ca      	uxtb	r2, r1
 8001144:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3301      	adds	r3, #1
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	697a      	ldr	r2, [r7, #20]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	429a      	cmp	r2, r3
 8001152:	dbf0      	blt.n	8001136 <_read+0x12>
	}

return len;
 8001154:	687b      	ldr	r3, [r7, #4]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b086      	sub	sp, #24
 8001162:	af00      	add	r7, sp, #0
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
 800116e:	e009      	b.n	8001184 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	1c5a      	adds	r2, r3, #1
 8001174:	60ba      	str	r2, [r7, #8]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fdcd 	bl	8000d18 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	429a      	cmp	r2, r3
 800118a:	dbf1      	blt.n	8001170 <_write+0x12>
	}
	return len;
 800118c:	687b      	ldr	r3, [r7, #4]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <_close>:

int _close(int file)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
	return -1;
 800119e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011be:	605a      	str	r2, [r3, #4]
	return 0;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <_isatty>:

int _isatty(int file)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
	return 1;
 80011d6:	2301      	movs	r3, #1
}
 80011d8:	4618      	mov	r0, r3
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
	return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001208:	4a14      	ldr	r2, [pc, #80]	; (800125c <_sbrk+0x5c>)
 800120a:	4b15      	ldr	r3, [pc, #84]	; (8001260 <_sbrk+0x60>)
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001214:	4b13      	ldr	r3, [pc, #76]	; (8001264 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d102      	bne.n	8001222 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <_sbrk+0x64>)
 800121e:	4a12      	ldr	r2, [pc, #72]	; (8001268 <_sbrk+0x68>)
 8001220:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001222:	4b10      	ldr	r3, [pc, #64]	; (8001264 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	429a      	cmp	r2, r3
 800122e:	d207      	bcs.n	8001240 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001230:	f006 fabc 	bl	80077ac <__errno>
 8001234:	4603      	mov	r3, r0
 8001236:	220c      	movs	r2, #12
 8001238:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800123e:	e009      	b.n	8001254 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001240:	4b08      	ldr	r3, [pc, #32]	; (8001264 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001246:	4b07      	ldr	r3, [pc, #28]	; (8001264 <_sbrk+0x64>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	4a05      	ldr	r2, [pc, #20]	; (8001264 <_sbrk+0x64>)
 8001250:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001252:	68fb      	ldr	r3, [r7, #12]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20018000 	.word	0x20018000
 8001260:	00000400 	.word	0x00000400
 8001264:	20000090 	.word	0x20000090
 8001268:	20001cb8 	.word	0x20001cb8

0800126c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001270:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <SystemInit+0x5c>)
 8001272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001276:	4a14      	ldr	r2, [pc, #80]	; (80012c8 <SystemInit+0x5c>)
 8001278:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800127c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <SystemInit+0x60>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a11      	ldr	r2, [pc, #68]	; (80012cc <SystemInit+0x60>)
 8001286:	f043 0301 	orr.w	r3, r3, #1
 800128a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <SystemInit+0x60>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001292:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <SystemInit+0x60>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a0d      	ldr	r2, [pc, #52]	; (80012cc <SystemInit+0x60>)
 8001298:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800129c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80012a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <SystemInit+0x60>)
 80012a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <SystemInit+0x60>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a07      	ldr	r2, [pc, #28]	; (80012cc <SystemInit+0x60>)
 80012b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <SystemInit+0x60>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	e000ed00 	.word	0xe000ed00
 80012cc:	40021000 	.word	0x40021000

080012d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001308 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d4:	f7ff ffca 	bl	800126c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80012d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80012da:	e003      	b.n	80012e4 <LoopCopyDataInit>

080012dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80012de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80012e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80012e2:	3104      	adds	r1, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80012e4:	480a      	ldr	r0, [pc, #40]	; (8001310 <LoopForever+0xa>)
	ldr	r3, =_edata
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <LoopForever+0xe>)
	adds	r2, r0, r1
 80012e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80012ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80012ec:	d3f6      	bcc.n	80012dc <CopyDataInit>
	ldr	r2, =_sbss
 80012ee:	4a0a      	ldr	r2, [pc, #40]	; (8001318 <LoopForever+0x12>)
	b	LoopFillZerobss
 80012f0:	e002      	b.n	80012f8 <LoopFillZerobss>

080012f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80012f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80012f4:	f842 3b04 	str.w	r3, [r2], #4

080012f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <LoopForever+0x16>)
	cmp	r2, r3
 80012fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80012fc:	d3f9      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fe:	f006 fa5b 	bl	80077b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001302:	f7ff fb81 	bl	8000a08 <main>

08001306 <LoopForever>:

LoopForever:
    b LoopForever
 8001306:	e7fe      	b.n	8001306 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001308:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800130c:	08008af4 	.word	0x08008af4
	ldr	r0, =_sdata
 8001310:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001314:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001318:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 800131c:	20001cb4 	.word	0x20001cb4

08001320 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001320:	e7fe      	b.n	8001320 <ADC1_2_IRQHandler>
	...

08001324 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800132a:	2300      	movs	r3, #0
 800132c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_Init+0x3c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <HAL_Init+0x3c>)
 8001334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001338:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800133a:	2003      	movs	r0, #3
 800133c:	f000 f8df 	bl	80014fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff fe4f 	bl	8000fe4 <HAL_InitTick>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	e001      	b.n	8001356 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001352:	f7ff fd3f 	bl	8000dd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001356:	79fb      	ldrb	r3, [r7, #7]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40022000 	.word	0x40022000

08001364 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001368:	4b06      	ldr	r3, [pc, #24]	; (8001384 <HAL_IncTick+0x20>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	461a      	mov	r2, r3
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <HAL_IncTick+0x24>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4413      	add	r3, r2
 8001374:	4a04      	ldr	r2, [pc, #16]	; (8001388 <HAL_IncTick+0x24>)
 8001376:	6013      	str	r3, [r2, #0]
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000008 	.word	0x20000008
 8001388:	20001c60 	.word	0x20001c60

0800138c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return uwTick;
 8001390:	4b03      	ldr	r3, [pc, #12]	; (80013a0 <HAL_GetTick+0x14>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20001c60 	.word	0x20001c60

080013a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c0:	4013      	ands	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d6:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	60d3      	str	r3, [r2, #12]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <__NVIC_GetPriorityGrouping+0x18>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	0a1b      	lsrs	r3, r3, #8
 80013f6:	f003 0307 	and.w	r3, r3, #7
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	db0b      	blt.n	8001432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4907      	ldr	r1, [pc, #28]	; (8001440 <__NVIC_EnableIRQ+0x38>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	095b      	lsrs	r3, r3, #5
 8001428:	2001      	movs	r0, #1
 800142a:	fa00 f202 	lsl.w	r2, r0, r2
 800142e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000e100 	.word	0xe000e100

08001444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	6039      	str	r1, [r7, #0]
 800144e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	2b00      	cmp	r3, #0
 8001456:	db0a      	blt.n	800146e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	b2da      	uxtb	r2, r3
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <__NVIC_SetPriority+0x4c>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	0112      	lsls	r2, r2, #4
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	440b      	add	r3, r1
 8001468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800146c:	e00a      	b.n	8001484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4908      	ldr	r1, [pc, #32]	; (8001494 <__NVIC_SetPriority+0x50>)
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	3b04      	subs	r3, #4
 800147c:	0112      	lsls	r2, r2, #4
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	440b      	add	r3, r1
 8001482:	761a      	strb	r2, [r3, #24]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	e000e100 	.word	0xe000e100
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f1c3 0307 	rsb	r3, r3, #7
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	bf28      	it	cs
 80014b6:	2304      	movcs	r3, #4
 80014b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3304      	adds	r3, #4
 80014be:	2b06      	cmp	r3, #6
 80014c0:	d902      	bls.n	80014c8 <NVIC_EncodePriority+0x30>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3b03      	subs	r3, #3
 80014c6:	e000      	b.n	80014ca <NVIC_EncodePriority+0x32>
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43da      	mvns	r2, r3
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	401a      	ands	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43d9      	mvns	r1, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	4313      	orrs	r3, r2
         );
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff ff4c 	bl	80013a4 <__NVIC_SetPriorityGrouping>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001526:	f7ff ff61 	bl	80013ec <__NVIC_GetPriorityGrouping>
 800152a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	68b9      	ldr	r1, [r7, #8]
 8001530:	6978      	ldr	r0, [r7, #20]
 8001532:	f7ff ffb1 	bl	8001498 <NVIC_EncodePriority>
 8001536:	4602      	mov	r2, r0
 8001538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ff80 	bl	8001444 <__NVIC_SetPriority>
}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff54 	bl	8001408 <__NVIC_EnableIRQ>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e098      	b.n	80016ac <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	4b4d      	ldr	r3, [pc, #308]	; (80016b8 <HAL_DMA_Init+0x150>)
 8001582:	429a      	cmp	r2, r3
 8001584:	d80f      	bhi.n	80015a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	461a      	mov	r2, r3
 800158c:	4b4b      	ldr	r3, [pc, #300]	; (80016bc <HAL_DMA_Init+0x154>)
 800158e:	4413      	add	r3, r2
 8001590:	4a4b      	ldr	r2, [pc, #300]	; (80016c0 <HAL_DMA_Init+0x158>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	091b      	lsrs	r3, r3, #4
 8001598:	009a      	lsls	r2, r3, #2
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a48      	ldr	r2, [pc, #288]	; (80016c4 <HAL_DMA_Init+0x15c>)
 80015a2:	641a      	str	r2, [r3, #64]	; 0x40
 80015a4:	e00e      	b.n	80015c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b46      	ldr	r3, [pc, #280]	; (80016c8 <HAL_DMA_Init+0x160>)
 80015ae:	4413      	add	r3, r2
 80015b0:	4a43      	ldr	r2, [pc, #268]	; (80016c0 <HAL_DMA_Init+0x158>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	091b      	lsrs	r3, r3, #4
 80015b8:	009a      	lsls	r2, r3, #2
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a42      	ldr	r2, [pc, #264]	; (80016cc <HAL_DMA_Init+0x164>)
 80015c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2202      	movs	r2, #2
 80015c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80015da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80015e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001600:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800161e:	d039      	beq.n	8001694 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	4a27      	ldr	r2, [pc, #156]	; (80016c4 <HAL_DMA_Init+0x15c>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d11a      	bne.n	8001660 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800162a:	4b29      	ldr	r3, [pc, #164]	; (80016d0 <HAL_DMA_Init+0x168>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	f003 031c 	and.w	r3, r3, #28
 8001636:	210f      	movs	r1, #15
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	4924      	ldr	r1, [pc, #144]	; (80016d0 <HAL_DMA_Init+0x168>)
 8001640:	4013      	ands	r3, r2
 8001642:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001644:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <HAL_DMA_Init+0x168>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6859      	ldr	r1, [r3, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001650:	f003 031c 	and.w	r3, r3, #28
 8001654:	fa01 f303 	lsl.w	r3, r1, r3
 8001658:	491d      	ldr	r1, [pc, #116]	; (80016d0 <HAL_DMA_Init+0x168>)
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]
 800165e:	e019      	b.n	8001694 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001660:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <HAL_DMA_Init+0x16c>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001668:	f003 031c 	and.w	r3, r3, #28
 800166c:	210f      	movs	r1, #15
 800166e:	fa01 f303 	lsl.w	r3, r1, r3
 8001672:	43db      	mvns	r3, r3
 8001674:	4917      	ldr	r1, [pc, #92]	; (80016d4 <HAL_DMA_Init+0x16c>)
 8001676:	4013      	ands	r3, r2
 8001678:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800167a:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <HAL_DMA_Init+0x16c>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6859      	ldr	r1, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	f003 031c 	and.w	r3, r3, #28
 800168a:	fa01 f303 	lsl.w	r3, r1, r3
 800168e:	4911      	ldr	r1, [pc, #68]	; (80016d4 <HAL_DMA_Init+0x16c>)
 8001690:	4313      	orrs	r3, r2
 8001692:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2201      	movs	r2, #1
 800169e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	40020407 	.word	0x40020407
 80016bc:	bffdfff8 	.word	0xbffdfff8
 80016c0:	cccccccd 	.word	0xcccccccd
 80016c4:	40020000 	.word	0x40020000
 80016c8:	bffdfbf8 	.word	0xbffdfbf8
 80016cc:	40020400 	.word	0x40020400
 80016d0:	400200a8 	.word	0x400200a8
 80016d4:	400204a8 	.word	0x400204a8

080016d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <HAL_DMA_Start_IT+0x20>
 80016f4:	2302      	movs	r3, #2
 80016f6:	e04b      	b.n	8001790 <HAL_DMA_Start_IT+0xb8>
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b01      	cmp	r3, #1
 800170a:	d13a      	bne.n	8001782 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2202      	movs	r2, #2
 8001710:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 0201 	bic.w	r2, r2, #1
 8001728:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	68b9      	ldr	r1, [r7, #8]
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f000 f96b 	bl	8001a0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	2b00      	cmp	r3, #0
 800173c:	d008      	beq.n	8001750 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 020e 	orr.w	r2, r2, #14
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	e00f      	b.n	8001770 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0204 	bic.w	r2, r2, #4
 800175e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 020a 	orr.w	r2, r2, #10
 800176e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f042 0201 	orr.w	r2, r2, #1
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	e005      	b.n	800178e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800178a:	2302      	movs	r3, #2
 800178c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800178e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017a0:	2300      	movs	r3, #0
 80017a2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d008      	beq.n	80017c2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2204      	movs	r2, #4
 80017b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e022      	b.n	8001808 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f022 020e 	bic.w	r2, r2, #14
 80017d0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f022 0201 	bic.w	r2, r2, #1
 80017e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	f003 021c 	and.w	r2, r3, #28
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	2101      	movs	r1, #1
 80017f0:	fa01 f202 	lsl.w	r2, r1, r2
 80017f4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d005      	beq.n	8001838 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2204      	movs	r2, #4
 8001830:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	73fb      	strb	r3, [r7, #15]
 8001836:	e029      	b.n	800188c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 020e 	bic.w	r2, r2, #14
 8001846:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 0201 	bic.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185c:	f003 021c 	and.w	r2, r3, #28
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001864:	2101      	movs	r1, #1
 8001866:	fa01 f202 	lsl.w	r2, r1, r2
 800186a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	4798      	blx	r3
    }
  }
  return status;
 800188c:	7bfb      	ldrb	r3, [r7, #15]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b2:	f003 031c 	and.w	r3, r3, #28
 80018b6:	2204      	movs	r2, #4
 80018b8:	409a      	lsls	r2, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	4013      	ands	r3, r2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d026      	beq.n	8001910 <HAL_DMA_IRQHandler+0x7a>
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d021      	beq.n	8001910 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0320 	and.w	r3, r3, #32
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d107      	bne.n	80018ea <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0204 	bic.w	r2, r2, #4
 80018e8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	f003 021c 	and.w	r2, r3, #28
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	2104      	movs	r1, #4
 80018f8:	fa01 f202 	lsl.w	r2, r1, r2
 80018fc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	2b00      	cmp	r3, #0
 8001904:	d071      	beq.n	80019ea <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800190e:	e06c      	b.n	80019ea <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001914:	f003 031c 	and.w	r3, r3, #28
 8001918:	2202      	movs	r2, #2
 800191a:	409a      	lsls	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	4013      	ands	r3, r2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d02e      	beq.n	8001982 <HAL_DMA_IRQHandler+0xec>
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d029      	beq.n	8001982 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0320 	and.w	r3, r3, #32
 8001938:	2b00      	cmp	r3, #0
 800193a:	d10b      	bne.n	8001954 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 020a 	bic.w	r2, r2, #10
 800194a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2201      	movs	r2, #1
 8001950:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001958:	f003 021c 	and.w	r2, r3, #28
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	2102      	movs	r1, #2
 8001962:	fa01 f202 	lsl.w	r2, r1, r2
 8001966:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001974:	2b00      	cmp	r3, #0
 8001976:	d038      	beq.n	80019ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001980:	e033      	b.n	80019ea <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f003 031c 	and.w	r3, r3, #28
 800198a:	2208      	movs	r2, #8
 800198c:	409a      	lsls	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4013      	ands	r3, r2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d02a      	beq.n	80019ec <HAL_DMA_IRQHandler+0x156>
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	2b00      	cmp	r3, #0
 800199e:	d025      	beq.n	80019ec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 020e 	bic.w	r2, r2, #14
 80019ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b4:	f003 021c 	and.w	r2, r3, #28
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	2101      	movs	r1, #1
 80019be:	fa01 f202 	lsl.w	r2, r1, r2
 80019c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2201      	movs	r2, #1
 80019c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d004      	beq.n	80019ec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
}
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	f003 021c 	and.w	r2, r3, #28
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	2101      	movs	r1, #1
 8001a28:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2b10      	cmp	r3, #16
 8001a3c:	d108      	bne.n	8001a50 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a4e:	e007      	b.n	8001a60 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	60da      	str	r2, [r3, #12]
}
 8001a60:	bf00      	nop
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7a:	e17f      	b.n	8001d7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2101      	movs	r1, #1
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	4013      	ands	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8171 	beq.w	8001d76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d00b      	beq.n	8001ab4 <HAL_GPIO_Init+0x48>
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d007      	beq.n	8001ab4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aa8:	2b11      	cmp	r3, #17
 8001aaa:	d003      	beq.n	8001ab4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	2b12      	cmp	r3, #18
 8001ab2:	d130      	bne.n	8001b16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	2203      	movs	r2, #3
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001aea:	2201      	movs	r2, #1
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43db      	mvns	r3, r3
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4013      	ands	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	091b      	lsrs	r3, r3, #4
 8001b00:	f003 0201 	and.w	r2, r3, #1
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d118      	bne.n	8001b54 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	08db      	lsrs	r3, r3, #3
 8001b3e:	f003 0201 	and.w	r2, r3, #1
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	2203      	movs	r2, #3
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x128>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b12      	cmp	r3, #18
 8001b92:	d123      	bne.n	8001bdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	08da      	lsrs	r2, r3, #3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3208      	adds	r2, #8
 8001b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	220f      	movs	r2, #15
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	08da      	lsrs	r2, r3, #3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3208      	adds	r2, #8
 8001bd6:	6939      	ldr	r1, [r7, #16]
 8001bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	2203      	movs	r2, #3
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 0203 	and.w	r2, r3, #3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f000 80ac 	beq.w	8001d76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	4b5f      	ldr	r3, [pc, #380]	; (8001d9c <HAL_GPIO_Init+0x330>)
 8001c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c22:	4a5e      	ldr	r2, [pc, #376]	; (8001d9c <HAL_GPIO_Init+0x330>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6613      	str	r3, [r2, #96]	; 0x60
 8001c2a:	4b5c      	ldr	r3, [pc, #368]	; (8001d9c <HAL_GPIO_Init+0x330>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c36:	4a5a      	ldr	r2, [pc, #360]	; (8001da0 <HAL_GPIO_Init+0x334>)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	089b      	lsrs	r3, r3, #2
 8001c3c:	3302      	adds	r3, #2
 8001c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f003 0303 	and.w	r3, r3, #3
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	220f      	movs	r2, #15
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c60:	d025      	beq.n	8001cae <HAL_GPIO_Init+0x242>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a4f      	ldr	r2, [pc, #316]	; (8001da4 <HAL_GPIO_Init+0x338>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d01f      	beq.n	8001caa <HAL_GPIO_Init+0x23e>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4e      	ldr	r2, [pc, #312]	; (8001da8 <HAL_GPIO_Init+0x33c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d019      	beq.n	8001ca6 <HAL_GPIO_Init+0x23a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4d      	ldr	r2, [pc, #308]	; (8001dac <HAL_GPIO_Init+0x340>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d013      	beq.n	8001ca2 <HAL_GPIO_Init+0x236>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4c      	ldr	r2, [pc, #304]	; (8001db0 <HAL_GPIO_Init+0x344>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00d      	beq.n	8001c9e <HAL_GPIO_Init+0x232>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4b      	ldr	r2, [pc, #300]	; (8001db4 <HAL_GPIO_Init+0x348>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d007      	beq.n	8001c9a <HAL_GPIO_Init+0x22e>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4a      	ldr	r2, [pc, #296]	; (8001db8 <HAL_GPIO_Init+0x34c>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d101      	bne.n	8001c96 <HAL_GPIO_Init+0x22a>
 8001c92:	2306      	movs	r3, #6
 8001c94:	e00c      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001c96:	2307      	movs	r3, #7
 8001c98:	e00a      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001c9a:	2305      	movs	r3, #5
 8001c9c:	e008      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	e006      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e004      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e002      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <HAL_GPIO_Init+0x244>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	f002 0203 	and.w	r2, r2, #3
 8001cb6:	0092      	lsls	r2, r2, #2
 8001cb8:	4093      	lsls	r3, r2
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cc0:	4937      	ldr	r1, [pc, #220]	; (8001da0 <HAL_GPIO_Init+0x334>)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	089b      	lsrs	r3, r3, #2
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001cce:	4b3b      	ldr	r3, [pc, #236]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cf2:	4a32      	ldr	r2, [pc, #200]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001cf8:	4b30      	ldr	r3, [pc, #192]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d1c:	4a27      	ldr	r2, [pc, #156]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d22:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d46:	4a1d      	ldr	r2, [pc, #116]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d70:	4a12      	ldr	r2, [pc, #72]	; (8001dbc <HAL_GPIO_Init+0x350>)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa22 f303 	lsr.w	r3, r2, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f47f ae78 	bne.w	8001a7c <HAL_GPIO_Init+0x10>
  }
}
 8001d8c:	bf00      	nop
 8001d8e:	bf00      	nop
 8001d90:	371c      	adds	r7, #28
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40010000 	.word	0x40010000
 8001da4:	48000400 	.word	0x48000400
 8001da8:	48000800 	.word	0x48000800
 8001dac:	48000c00 	.word	0x48000c00
 8001db0:	48001000 	.word	0x48001000
 8001db4:	48001400 	.word	0x48001400
 8001db8:	48001800 	.word	0x48001800
 8001dbc:	40010400 	.word	0x40010400

08001dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dd0:	787b      	ldrb	r3, [r7, #1]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ddc:	e002      	b.n	8001de4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dde:	887a      	ldrh	r2, [r7, #2]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <HAL_PWREx_GetVoltageRange+0x18>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40007000 	.word	0x40007000

08001e0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e1a:	d130      	bne.n	8001e7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e1c:	4b23      	ldr	r3, [pc, #140]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e28:	d038      	beq.n	8001e9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e32:	4a1e      	ldr	r2, [pc, #120]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	; (8001eb0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2232      	movs	r2, #50	; 0x32
 8001e40:	fb02 f303 	mul.w	r3, r2, r3
 8001e44:	4a1b      	ldr	r2, [pc, #108]	; (8001eb4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	0c9b      	lsrs	r3, r3, #18
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e50:	e002      	b.n	8001e58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e64:	d102      	bne.n	8001e6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f2      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e6e:	695b      	ldr	r3, [r3, #20]
 8001e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e78:	d110      	bne.n	8001e9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e00f      	b.n	8001e9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e8a:	d007      	beq.n	8001e9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e8c:	4b07      	ldr	r3, [pc, #28]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e94:	4a05      	ldr	r2, [pc, #20]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40007000 	.word	0x40007000
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	431bde83 	.word	0x431bde83

08001eb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b088      	sub	sp, #32
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e3d4      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eca:	4ba1      	ldr	r3, [pc, #644]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ed4:	4b9e      	ldr	r3, [pc, #632]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f003 0303 	and.w	r3, r3, #3
 8001edc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 80e4 	beq.w	80020b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d007      	beq.n	8001f02 <HAL_RCC_OscConfig+0x4a>
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	2b0c      	cmp	r3, #12
 8001ef6:	f040 808b 	bne.w	8002010 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	f040 8087 	bne.w	8002010 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f02:	4b93      	ldr	r3, [pc, #588]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x62>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e3ac      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1a      	ldr	r2, [r3, #32]
 8001f1e:	4b8c      	ldr	r3, [pc, #560]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d004      	beq.n	8001f34 <HAL_RCC_OscConfig+0x7c>
 8001f2a:	4b89      	ldr	r3, [pc, #548]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f32:	e005      	b.n	8001f40 <HAL_RCC_OscConfig+0x88>
 8001f34:	4b86      	ldr	r3, [pc, #536]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f3a:	091b      	lsrs	r3, r3, #4
 8001f3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d223      	bcs.n	8001f8c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fd73 	bl	8002a34 <RCC_SetFlashLatencyFromMSIRange>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e38d      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f58:	4b7d      	ldr	r3, [pc, #500]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a7c      	ldr	r2, [pc, #496]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f5e:	f043 0308 	orr.w	r3, r3, #8
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	4b7a      	ldr	r3, [pc, #488]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	4977      	ldr	r1, [pc, #476]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f76:	4b76      	ldr	r3, [pc, #472]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	4972      	ldr	r1, [pc, #456]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	604b      	str	r3, [r1, #4]
 8001f8a:	e025      	b.n	8001fd8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f8c:	4b70      	ldr	r3, [pc, #448]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a6f      	ldr	r2, [pc, #444]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f92:	f043 0308 	orr.w	r3, r3, #8
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	4b6d      	ldr	r3, [pc, #436]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	496a      	ldr	r1, [pc, #424]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001faa:	4b69      	ldr	r3, [pc, #420]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	021b      	lsls	r3, r3, #8
 8001fb8:	4965      	ldr	r1, [pc, #404]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d109      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f000 fd33 	bl	8002a34 <RCC_SetFlashLatencyFromMSIRange>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e34d      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fd8:	f000 fc36 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b5c      	ldr	r3, [pc, #368]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	495a      	ldr	r1, [pc, #360]	; (8002154 <HAL_RCC_OscConfig+0x29c>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff4:	4a58      	ldr	r2, [pc, #352]	; (8002158 <HAL_RCC_OscConfig+0x2a0>)
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ff8:	4b58      	ldr	r3, [pc, #352]	; (800215c <HAL_RCC_OscConfig+0x2a4>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe fff1 	bl	8000fe4 <HAL_InitTick>
 8002002:	4603      	mov	r3, r0
 8002004:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d052      	beq.n	80020b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	e331      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d032      	beq.n	800207e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002018:	4b4d      	ldr	r3, [pc, #308]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a4c      	ldr	r2, [pc, #304]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002024:	f7ff f9b2 	bl	800138c <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800202c:	f7ff f9ae 	bl	800138c <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e31a      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800203e:	4b44      	ldr	r3, [pc, #272]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800204a:	4b41      	ldr	r3, [pc, #260]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a40      	ldr	r2, [pc, #256]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002050:	f043 0308 	orr.w	r3, r3, #8
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b3e      	ldr	r3, [pc, #248]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	493b      	ldr	r1, [pc, #236]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002064:	4313      	orrs	r3, r2
 8002066:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002068:	4b39      	ldr	r3, [pc, #228]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	4936      	ldr	r1, [pc, #216]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
 800207c:	e01a      	b.n	80020b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800207e:	4b34      	ldr	r3, [pc, #208]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a33      	ldr	r2, [pc, #204]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002084:	f023 0301 	bic.w	r3, r3, #1
 8002088:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800208a:	f7ff f97f 	bl	800138c <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002092:	f7ff f97b 	bl	800138c <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e2e7      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020a4:	4b2a      	ldr	r3, [pc, #168]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d1f0      	bne.n	8002092 <HAL_RCC_OscConfig+0x1da>
 80020b0:	e000      	b.n	80020b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d074      	beq.n	80021aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d005      	beq.n	80020d2 <HAL_RCC_OscConfig+0x21a>
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2b0c      	cmp	r3, #12
 80020ca:	d10e      	bne.n	80020ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d10b      	bne.n	80020ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d2:	4b1f      	ldr	r3, [pc, #124]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d064      	beq.n	80021a8 <HAL_RCC_OscConfig+0x2f0>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d160      	bne.n	80021a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e2c4      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f2:	d106      	bne.n	8002102 <HAL_RCC_OscConfig+0x24a>
 80020f4:	4b16      	ldr	r3, [pc, #88]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a15      	ldr	r2, [pc, #84]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 80020fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020fe:	6013      	str	r3, [r2, #0]
 8002100:	e01d      	b.n	800213e <HAL_RCC_OscConfig+0x286>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800210a:	d10c      	bne.n	8002126 <HAL_RCC_OscConfig+0x26e>
 800210c:	4b10      	ldr	r3, [pc, #64]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002112:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	4b0d      	ldr	r3, [pc, #52]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0c      	ldr	r2, [pc, #48]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800211e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	e00b      	b.n	800213e <HAL_RCC_OscConfig+0x286>
 8002126:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a09      	ldr	r2, [pc, #36]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 800212c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a06      	ldr	r2, [pc, #24]	; (8002150 <HAL_RCC_OscConfig+0x298>)
 8002138:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800213c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d01c      	beq.n	8002180 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002146:	f7ff f921 	bl	800138c <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800214c:	e011      	b.n	8002172 <HAL_RCC_OscConfig+0x2ba>
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	08008a04 	.word	0x08008a04
 8002158:	20000000 	.word	0x20000000
 800215c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002160:	f7ff f914 	bl	800138c <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b64      	cmp	r3, #100	; 0x64
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e280      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002172:	4baf      	ldr	r3, [pc, #700]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0f0      	beq.n	8002160 <HAL_RCC_OscConfig+0x2a8>
 800217e:	e014      	b.n	80021aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002180:	f7ff f904 	bl	800138c <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002188:	f7ff f900 	bl	800138c <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b64      	cmp	r3, #100	; 0x64
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e26c      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800219a:	4ba5      	ldr	r3, [pc, #660]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f0      	bne.n	8002188 <HAL_RCC_OscConfig+0x2d0>
 80021a6:	e000      	b.n	80021aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d060      	beq.n	8002278 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d005      	beq.n	80021c8 <HAL_RCC_OscConfig+0x310>
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	2b0c      	cmp	r3, #12
 80021c0:	d119      	bne.n	80021f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d116      	bne.n	80021f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021c8:	4b99      	ldr	r3, [pc, #612]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <HAL_RCC_OscConfig+0x328>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e249      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e0:	4b93      	ldr	r3, [pc, #588]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	4990      	ldr	r1, [pc, #576]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021f4:	e040      	b.n	8002278 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d023      	beq.n	8002246 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021fe:	4b8c      	ldr	r3, [pc, #560]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a8b      	ldr	r2, [pc, #556]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7ff f8bf 	bl	800138c <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002212:	f7ff f8bb 	bl	800138c <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e227      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002224:	4b82      	ldr	r3, [pc, #520]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002230:	4b7f      	ldr	r3, [pc, #508]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	061b      	lsls	r3, r3, #24
 800223e:	497c      	ldr	r1, [pc, #496]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002240:	4313      	orrs	r3, r2
 8002242:	604b      	str	r3, [r1, #4]
 8002244:	e018      	b.n	8002278 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002246:	4b7a      	ldr	r3, [pc, #488]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a79      	ldr	r2, [pc, #484]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800224c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002250:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002252:	f7ff f89b 	bl	800138c <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800225a:	f7ff f897 	bl	800138c <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e203      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800226c:	4b70      	ldr	r3, [pc, #448]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f0      	bne.n	800225a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b00      	cmp	r3, #0
 8002282:	d03c      	beq.n	80022fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d01c      	beq.n	80022c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800228c:	4b68      	ldr	r3, [pc, #416]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800228e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002292:	4a67      	ldr	r2, [pc, #412]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800229c:	f7ff f876 	bl	800138c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022a4:	f7ff f872 	bl	800138c <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e1de      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022b6:	4b5e      	ldr	r3, [pc, #376]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80022b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0ef      	beq.n	80022a4 <HAL_RCC_OscConfig+0x3ec>
 80022c4:	e01b      	b.n	80022fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c6:	4b5a      	ldr	r3, [pc, #360]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80022c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022cc:	4a58      	ldr	r2, [pc, #352]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d6:	f7ff f859 	bl	800138c <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022de:	f7ff f855 	bl	800138c <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e1c1      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022f0:	4b4f      	ldr	r3, [pc, #316]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80022f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1ef      	bne.n	80022de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80a6 	beq.w	8002458 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002310:	4b47      	ldr	r3, [pc, #284]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10d      	bne.n	8002338 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231c:	4b44      	ldr	r3, [pc, #272]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800231e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002320:	4a43      	ldr	r2, [pc, #268]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002326:	6593      	str	r3, [r2, #88]	; 0x58
 8002328:	4b41      	ldr	r3, [pc, #260]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002334:	2301      	movs	r3, #1
 8002336:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002338:	4b3e      	ldr	r3, [pc, #248]	; (8002434 <HAL_RCC_OscConfig+0x57c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002340:	2b00      	cmp	r3, #0
 8002342:	d118      	bne.n	8002376 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002344:	4b3b      	ldr	r3, [pc, #236]	; (8002434 <HAL_RCC_OscConfig+0x57c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a3a      	ldr	r2, [pc, #232]	; (8002434 <HAL_RCC_OscConfig+0x57c>)
 800234a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800234e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002350:	f7ff f81c 	bl	800138c <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002358:	f7ff f818 	bl	800138c <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e184      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800236a:	4b32      	ldr	r3, [pc, #200]	; (8002434 <HAL_RCC_OscConfig+0x57c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d108      	bne.n	8002390 <HAL_RCC_OscConfig+0x4d8>
 800237e:	4b2c      	ldr	r3, [pc, #176]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002384:	4a2a      	ldr	r2, [pc, #168]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800238e:	e024      	b.n	80023da <HAL_RCC_OscConfig+0x522>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b05      	cmp	r3, #5
 8002396:	d110      	bne.n	80023ba <HAL_RCC_OscConfig+0x502>
 8002398:	4b25      	ldr	r3, [pc, #148]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 800239a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239e:	4a24      	ldr	r2, [pc, #144]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a8:	4b21      	ldr	r3, [pc, #132]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ae:	4a20      	ldr	r2, [pc, #128]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023b8:	e00f      	b.n	80023da <HAL_RCC_OscConfig+0x522>
 80023ba:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c0:	4a1b      	ldr	r2, [pc, #108]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023c2:	f023 0301 	bic.w	r3, r3, #1
 80023c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023ca:	4b19      	ldr	r3, [pc, #100]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d0:	4a17      	ldr	r2, [pc, #92]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 80023d2:	f023 0304 	bic.w	r3, r3, #4
 80023d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d016      	beq.n	8002410 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e2:	f7fe ffd3 	bl	800138c <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023e8:	e00a      	b.n	8002400 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ea:	f7fe ffcf 	bl	800138c <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e139      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_RCC_OscConfig+0x578>)
 8002402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0ed      	beq.n	80023ea <HAL_RCC_OscConfig+0x532>
 800240e:	e01a      	b.n	8002446 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002410:	f7fe ffbc 	bl	800138c <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002416:	e00f      	b.n	8002438 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002418:	f7fe ffb8 	bl	800138c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	f241 3288 	movw	r2, #5000	; 0x1388
 8002426:	4293      	cmp	r3, r2
 8002428:	d906      	bls.n	8002438 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e122      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
 800242e:	bf00      	nop
 8002430:	40021000 	.word	0x40021000
 8002434:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002438:	4b90      	ldr	r3, [pc, #576]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800243a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1e8      	bne.n	8002418 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002446:	7ffb      	ldrb	r3, [r7, #31]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d105      	bne.n	8002458 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800244c:	4b8b      	ldr	r3, [pc, #556]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002450:	4a8a      	ldr	r2, [pc, #552]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002452:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002456:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8108 	beq.w	8002672 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	2b02      	cmp	r3, #2
 8002468:	f040 80d0 	bne.w	800260c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800246c:	4b83      	ldr	r3, [pc, #524]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0203 	and.w	r2, r3, #3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247c:	429a      	cmp	r2, r3
 800247e:	d130      	bne.n	80024e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	3b01      	subs	r3, #1
 800248c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d127      	bne.n	80024e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800249e:	429a      	cmp	r2, r3
 80024a0:	d11f      	bne.n	80024e2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024ac:	2a07      	cmp	r2, #7
 80024ae:	bf14      	ite	ne
 80024b0:	2201      	movne	r2, #1
 80024b2:	2200      	moveq	r2, #0
 80024b4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d113      	bne.n	80024e2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c4:	085b      	lsrs	r3, r3, #1
 80024c6:	3b01      	subs	r3, #1
 80024c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d109      	bne.n	80024e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	085b      	lsrs	r3, r3, #1
 80024da:	3b01      	subs	r3, #1
 80024dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024de:	429a      	cmp	r2, r3
 80024e0:	d06e      	beq.n	80025c0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	2b0c      	cmp	r3, #12
 80024e6:	d069      	beq.n	80025bc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024e8:	4b64      	ldr	r3, [pc, #400]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d105      	bne.n	8002500 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80024f4:	4b61      	ldr	r3, [pc, #388]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0b7      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002504:	4b5d      	ldr	r3, [pc, #372]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a5c      	ldr	r2, [pc, #368]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800250a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800250e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002510:	f7fe ff3c 	bl	800138c <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7fe ff38 	bl	800138c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e0a4      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800252a:	4b54      	ldr	r3, [pc, #336]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002536:	4b51      	ldr	r3, [pc, #324]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	4b51      	ldr	r3, [pc, #324]	; (8002680 <HAL_RCC_OscConfig+0x7c8>)
 800253c:	4013      	ands	r3, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002546:	3a01      	subs	r2, #1
 8002548:	0112      	lsls	r2, r2, #4
 800254a:	4311      	orrs	r1, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002550:	0212      	lsls	r2, r2, #8
 8002552:	4311      	orrs	r1, r2
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002558:	0852      	lsrs	r2, r2, #1
 800255a:	3a01      	subs	r2, #1
 800255c:	0552      	lsls	r2, r2, #21
 800255e:	4311      	orrs	r1, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002564:	0852      	lsrs	r2, r2, #1
 8002566:	3a01      	subs	r2, #1
 8002568:	0652      	lsls	r2, r2, #25
 800256a:	4311      	orrs	r1, r2
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002570:	0912      	lsrs	r2, r2, #4
 8002572:	0452      	lsls	r2, r2, #17
 8002574:	430a      	orrs	r2, r1
 8002576:	4941      	ldr	r1, [pc, #260]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002578:	4313      	orrs	r3, r2
 800257a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800257c:	4b3f      	ldr	r3, [pc, #252]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a3e      	ldr	r2, [pc, #248]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002582:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002586:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002588:	4b3c      	ldr	r3, [pc, #240]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	4a3b      	ldr	r2, [pc, #236]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800258e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002592:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002594:	f7fe fefa 	bl	800138c <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259c:	f7fe fef6 	bl	800138c <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e062      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ae:	4b33      	ldr	r3, [pc, #204]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0f0      	beq.n	800259c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025ba:	e05a      	b.n	8002672 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e059      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025c0:	4b2e      	ldr	r3, [pc, #184]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d152      	bne.n	8002672 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025cc:	4b2b      	ldr	r3, [pc, #172]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a2a      	ldr	r2, [pc, #168]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025d8:	4b28      	ldr	r3, [pc, #160]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	4a27      	ldr	r2, [pc, #156]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 80025de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025e4:	f7fe fed2 	bl	800138c <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ec:	f7fe fece 	bl	800138c <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e03a      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025fe:	4b1f      	ldr	r3, [pc, #124]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0x734>
 800260a:	e032      	b.n	8002672 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d02d      	beq.n	800266e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	4b1a      	ldr	r3, [pc, #104]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a19      	ldr	r2, [pc, #100]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002618:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800261c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800261e:	4b17      	ldr	r3, [pc, #92]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d105      	bne.n	8002636 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800262a:	4b14      	ldr	r3, [pc, #80]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	4a13      	ldr	r2, [pc, #76]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002630:	f023 0303 	bic.w	r3, r3, #3
 8002634:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002636:	4b11      	ldr	r3, [pc, #68]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	4a10      	ldr	r2, [pc, #64]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 800263c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002644:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002646:	f7fe fea1 	bl	800138c <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264e:	f7fe fe9d 	bl	800138c <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e009      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002660:	4b06      	ldr	r3, [pc, #24]	; (800267c <HAL_RCC_OscConfig+0x7c4>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1f0      	bne.n	800264e <HAL_RCC_OscConfig+0x796>
 800266c:	e001      	b.n	8002672 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40021000 	.word	0x40021000
 8002680:	f99d808c 	.word	0xf99d808c

08002684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e0c8      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002698:	4b66      	ldr	r3, [pc, #408]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d910      	bls.n	80026c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b63      	ldr	r3, [pc, #396]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 0207 	bic.w	r2, r3, #7
 80026ae:	4961      	ldr	r1, [pc, #388]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b6:	4b5f      	ldr	r3, [pc, #380]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d001      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e0b0      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d04c      	beq.n	800276e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	d107      	bne.n	80026ec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026dc:	4b56      	ldr	r3, [pc, #344]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d121      	bne.n	800272c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e09e      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026f4:	4b50      	ldr	r3, [pc, #320]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d115      	bne.n	800272c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e092      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d107      	bne.n	800271c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800270c:	4b4a      	ldr	r3, [pc, #296]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d109      	bne.n	800272c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e086      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800271c:	4b46      	ldr	r3, [pc, #280]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e07e      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800272c:	4b42      	ldr	r3, [pc, #264]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f023 0203 	bic.w	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	493f      	ldr	r1, [pc, #252]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800273a:	4313      	orrs	r3, r2
 800273c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800273e:	f7fe fe25 	bl	800138c <HAL_GetTick>
 8002742:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002744:	e00a      	b.n	800275c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002746:	f7fe fe21 	bl	800138c <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	f241 3288 	movw	r2, #5000	; 0x1388
 8002754:	4293      	cmp	r3, r2
 8002756:	d901      	bls.n	800275c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e066      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275c:	4b36      	ldr	r3, [pc, #216]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 020c 	and.w	r2, r3, #12
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	429a      	cmp	r2, r3
 800276c:	d1eb      	bne.n	8002746 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800277a:	4b2f      	ldr	r3, [pc, #188]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	492c      	ldr	r1, [pc, #176]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800278c:	4b29      	ldr	r3, [pc, #164]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d210      	bcs.n	80027bc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b26      	ldr	r3, [pc, #152]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 0207 	bic.w	r2, r3, #7
 80027a2:	4924      	ldr	r1, [pc, #144]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027aa:	4b22      	ldr	r3, [pc, #136]	; (8002834 <HAL_RCC_ClockConfig+0x1b0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d001      	beq.n	80027bc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e036      	b.n	800282a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d008      	beq.n	80027da <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c8:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	4918      	ldr	r1, [pc, #96]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027e6:	4b14      	ldr	r3, [pc, #80]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	4910      	ldr	r1, [pc, #64]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027fa:	f000 f825 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 80027fe:	4602      	mov	r2, r0
 8002800:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <HAL_RCC_ClockConfig+0x1b4>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	091b      	lsrs	r3, r3, #4
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	490c      	ldr	r1, [pc, #48]	; (800283c <HAL_RCC_ClockConfig+0x1b8>)
 800280c:	5ccb      	ldrb	r3, [r1, r3]
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	fa22 f303 	lsr.w	r3, r2, r3
 8002816:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe fbe0 	bl	8000fe4 <HAL_InitTick>
 8002824:	4603      	mov	r3, r0
 8002826:	72fb      	strb	r3, [r7, #11]

  return status;
 8002828:	7afb      	ldrb	r3, [r7, #11]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40022000 	.word	0x40022000
 8002838:	40021000 	.word	0x40021000
 800283c:	08008a04 	.word	0x08008a04
 8002840:	20000000 	.word	0x20000000
 8002844:	20000004 	.word	0x20000004

08002848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	; 0x24
 800284c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	2300      	movs	r3, #0
 8002854:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002856:	4b3e      	ldr	r3, [pc, #248]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002860:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x34>
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	2b0c      	cmp	r3, #12
 8002874:	d121      	bne.n	80028ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d11e      	bne.n	80028ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800287c:	4b34      	ldr	r3, [pc, #208]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d107      	bne.n	8002898 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002888:	4b31      	ldr	r3, [pc, #196]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 800288a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800288e:	0a1b      	lsrs	r3, r3, #8
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	e005      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002898:	4b2d      	ldr	r3, [pc, #180]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028a4:	4a2b      	ldr	r2, [pc, #172]	; (8002954 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10d      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028b8:	e00a      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d102      	bne.n	80028c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028c0:	4b25      	ldr	r3, [pc, #148]	; (8002958 <HAL_RCC_GetSysClockFreq+0x110>)
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	e004      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d101      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028cc:	4b23      	ldr	r3, [pc, #140]	; (800295c <HAL_RCC_GetSysClockFreq+0x114>)
 80028ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	2b0c      	cmp	r3, #12
 80028d4:	d134      	bne.n	8002940 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028d6:	4b1e      	ldr	r3, [pc, #120]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d003      	beq.n	80028ee <HAL_RCC_GetSysClockFreq+0xa6>
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d003      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0xac>
 80028ec:	e005      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028ee:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <HAL_RCC_GetSysClockFreq+0x110>)
 80028f0:	617b      	str	r3, [r7, #20]
      break;
 80028f2:	e005      	b.n	8002900 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028f4:	4b19      	ldr	r3, [pc, #100]	; (800295c <HAL_RCC_GetSysClockFreq+0x114>)
 80028f6:	617b      	str	r3, [r7, #20]
      break;
 80028f8:	e002      	b.n	8002900 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	617b      	str	r3, [r7, #20]
      break;
 80028fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002900:	4b13      	ldr	r3, [pc, #76]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	3301      	adds	r3, #1
 800290c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800290e:	4b10      	ldr	r3, [pc, #64]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	fb02 f203 	mul.w	r2, r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	fbb2 f3f3 	udiv	r3, r2, r3
 8002924:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	0e5b      	lsrs	r3, r3, #25
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	3301      	adds	r3, #1
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	fbb2 f3f3 	udiv	r3, r2, r3
 800293e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002940:	69bb      	ldr	r3, [r7, #24]
}
 8002942:	4618      	mov	r0, r3
 8002944:	3724      	adds	r7, #36	; 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40021000 	.word	0x40021000
 8002954:	08008a1c 	.word	0x08008a1c
 8002958:	00f42400 	.word	0x00f42400
 800295c:	007a1200 	.word	0x007a1200

08002960 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002964:	4b03      	ldr	r3, [pc, #12]	; (8002974 <HAL_RCC_GetHCLKFreq+0x14>)
 8002966:	681b      	ldr	r3, [r3, #0]
}
 8002968:	4618      	mov	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	20000000 	.word	0x20000000

08002978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800297c:	f7ff fff0 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	0a1b      	lsrs	r3, r3, #8
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	4904      	ldr	r1, [pc, #16]	; (80029a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000
 80029a0:	08008a14 	.word	0x08008a14

080029a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029a8:	f7ff ffda 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 80029ac:	4602      	mov	r2, r0
 80029ae:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	0adb      	lsrs	r3, r3, #11
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	4904      	ldr	r1, [pc, #16]	; (80029cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80029ba:	5ccb      	ldrb	r3, [r1, r3]
 80029bc:	f003 031f 	and.w	r3, r3, #31
 80029c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40021000 	.word	0x40021000
 80029cc:	08008a14 	.word	0x08008a14

080029d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	220f      	movs	r2, #15
 80029de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80029e0:	4b12      	ldr	r3, [pc, #72]	; (8002a2c <HAL_RCC_GetClockConfig+0x5c>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0203 	and.w	r2, r3, #3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80029ec:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <HAL_RCC_GetClockConfig+0x5c>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <HAL_RCC_GetClockConfig+0x5c>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002a04:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <HAL_RCC_GetClockConfig+0x5c>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	08db      	lsrs	r3, r3, #3
 8002a0a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002a12:	4b07      	ldr	r3, [pc, #28]	; (8002a30 <HAL_RCC_GetClockConfig+0x60>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0207 	and.w	r2, r3, #7
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	601a      	str	r2, [r3, #0]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40022000 	.word	0x40022000

08002a34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a40:	4b2a      	ldr	r3, [pc, #168]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a4c:	f7ff f9d0 	bl	8001df0 <HAL_PWREx_GetVoltageRange>
 8002a50:	6178      	str	r0, [r7, #20]
 8002a52:	e014      	b.n	8002a7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a54:	4b25      	ldr	r3, [pc, #148]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	4a24      	ldr	r2, [pc, #144]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a60:	4b22      	ldr	r3, [pc, #136]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a6c:	f7ff f9c0 	bl	8001df0 <HAL_PWREx_GetVoltageRange>
 8002a70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a72:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a76:	4a1d      	ldr	r2, [pc, #116]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a84:	d10b      	bne.n	8002a9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b80      	cmp	r3, #128	; 0x80
 8002a8a:	d919      	bls.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2ba0      	cmp	r3, #160	; 0xa0
 8002a90:	d902      	bls.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a92:	2302      	movs	r3, #2
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	e013      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a98:	2301      	movs	r3, #1
 8002a9a:	613b      	str	r3, [r7, #16]
 8002a9c:	e010      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b80      	cmp	r3, #128	; 0x80
 8002aa2:	d902      	bls.n	8002aaa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	e00a      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b80      	cmp	r3, #128	; 0x80
 8002aae:	d102      	bne.n	8002ab6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	e004      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b70      	cmp	r3, #112	; 0x70
 8002aba:	d101      	bne.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002abc:	2301      	movs	r3, #1
 8002abe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 0207 	bic.w	r2, r3, #7
 8002ac8:	4909      	ldr	r1, [pc, #36]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40022000 	.word	0x40022000

08002af4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002afc:	2300      	movs	r3, #0
 8002afe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b00:	2300      	movs	r3, #0
 8002b02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d041      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b14:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b18:	d02a      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b1a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b1e:	d824      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b24:	d008      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b2a:	d81e      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b34:	d010      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b36:	e018      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b38:	4b86      	ldr	r3, [pc, #536]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a85      	ldr	r2, [pc, #532]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b42:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b44:	e015      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f000 fabb 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8002b52:	4603      	mov	r3, r0
 8002b54:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b56:	e00c      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3320      	adds	r3, #32
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fba6 	bl	80032b0 <RCCEx_PLLSAI2_Config>
 8002b64:	4603      	mov	r3, r0
 8002b66:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b68:	e003      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	74fb      	strb	r3, [r7, #19]
      break;
 8002b6e:	e000      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002b70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b72:	7cfb      	ldrb	r3, [r7, #19]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10b      	bne.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b78:	4b76      	ldr	r3, [pc, #472]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b86:	4973      	ldr	r1, [pc, #460]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b8e:	e001      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b90:	7cfb      	ldrb	r3, [r7, #19]
 8002b92:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d041      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ba4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ba8:	d02a      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002baa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002bae:	d824      	bhi.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bb0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bb4:	d008      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002bb6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bba:	d81e      	bhi.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00a      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002bc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bc4:	d010      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002bc6:	e018      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bc8:	4b62      	ldr	r3, [pc, #392]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4a61      	ldr	r2, [pc, #388]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bd4:	e015      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	3304      	adds	r3, #4
 8002bda:	2100      	movs	r1, #0
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 fa73 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8002be2:	4603      	mov	r3, r0
 8002be4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002be6:	e00c      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3320      	adds	r3, #32
 8002bec:	2100      	movs	r1, #0
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fb5e 	bl	80032b0 <RCCEx_PLLSAI2_Config>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bf8:	e003      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	74fb      	strb	r3, [r7, #19]
      break;
 8002bfe:	e000      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c02:	7cfb      	ldrb	r3, [r7, #19]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10b      	bne.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c08:	4b52      	ldr	r3, [pc, #328]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c0e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c16:	494f      	ldr	r1, [pc, #316]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c1e:	e001      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 80a0 	beq.w	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c32:	2300      	movs	r3, #0
 8002c34:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c36:	4b47      	ldr	r3, [pc, #284]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c46:	2300      	movs	r3, #0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00d      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c4c:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	4a40      	ldr	r2, [pc, #256]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c56:	6593      	str	r3, [r2, #88]	; 0x58
 8002c58:	4b3e      	ldr	r3, [pc, #248]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c64:	2301      	movs	r3, #1
 8002c66:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c68:	4b3b      	ldr	r3, [pc, #236]	; (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a3a      	ldr	r2, [pc, #232]	; (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c74:	f7fe fb8a 	bl	800138c <HAL_GetTick>
 8002c78:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c7a:	e009      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7c:	f7fe fb86 	bl	800138c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d902      	bls.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	74fb      	strb	r3, [r7, #19]
        break;
 8002c8e:	e005      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c90:	4b31      	ldr	r3, [pc, #196]	; (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0ef      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d15c      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ca2:	4b2c      	ldr	r3, [pc, #176]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01f      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d019      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002cc0:	4b24      	ldr	r3, [pc, #144]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ccc:	4b21      	ldr	r3, [pc, #132]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd2:	4a20      	ldr	r2, [pc, #128]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cdc:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	4a1c      	ldr	r2, [pc, #112]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cec:	4a19      	ldr	r2, [pc, #100]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d016      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfe:	f7fe fb45 	bl	800138c <HAL_GetTick>
 8002d02:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d04:	e00b      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d06:	f7fe fb41 	bl	800138c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d902      	bls.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	74fb      	strb	r3, [r7, #19]
            break;
 8002d1c:	e006      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0ec      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d2c:	7cfb      	ldrb	r3, [r7, #19]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d42:	4904      	ldr	r1, [pc, #16]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d4a:	e009      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d4c:	7cfb      	ldrb	r3, [r7, #19]
 8002d4e:	74bb      	strb	r3, [r7, #18]
 8002d50:	e006      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d52:	bf00      	nop
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d5c:	7cfb      	ldrb	r3, [r7, #19]
 8002d5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d60:	7c7b      	ldrb	r3, [r7, #17]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d105      	bne.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d66:	4b9e      	ldr	r3, [pc, #632]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6a:	4a9d      	ldr	r2, [pc, #628]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d7e:	4b98      	ldr	r3, [pc, #608]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d84:	f023 0203 	bic.w	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8c:	4994      	ldr	r1, [pc, #592]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00a      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002da0:	4b8f      	ldr	r3, [pc, #572]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da6:	f023 020c 	bic.w	r2, r3, #12
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dae:	498c      	ldr	r1, [pc, #560]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0304 	and.w	r3, r3, #4
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dc2:	4b87      	ldr	r3, [pc, #540]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	4983      	ldr	r1, [pc, #524]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0308 	and.w	r3, r3, #8
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002de4:	4b7e      	ldr	r3, [pc, #504]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df2:	497b      	ldr	r1, [pc, #492]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0310 	and.w	r3, r3, #16
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e06:	4b76      	ldr	r3, [pc, #472]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e14:	4972      	ldr	r1, [pc, #456]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0320 	and.w	r3, r3, #32
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e28:	4b6d      	ldr	r3, [pc, #436]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e36:	496a      	ldr	r1, [pc, #424]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00a      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e4a:	4b65      	ldr	r3, [pc, #404]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e58:	4961      	ldr	r1, [pc, #388]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e6c:	4b5c      	ldr	r3, [pc, #368]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e7a:	4959      	ldr	r1, [pc, #356]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e8e:	4b54      	ldr	r3, [pc, #336]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e94:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e9c:	4950      	ldr	r1, [pc, #320]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00a      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002eb0:	4b4b      	ldr	r3, [pc, #300]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebe:	4948      	ldr	r1, [pc, #288]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00a      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ed2:	4b43      	ldr	r3, [pc, #268]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee0:	493f      	ldr	r1, [pc, #252]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d028      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ef4:	4b3a      	ldr	r3, [pc, #232]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f02:	4937      	ldr	r1, [pc, #220]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f12:	d106      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f14:	4b32      	ldr	r3, [pc, #200]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	4a31      	ldr	r2, [pc, #196]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f1e:	60d3      	str	r3, [r2, #12]
 8002f20:	e011      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f2a:	d10c      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	2101      	movs	r1, #1
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 f8c8 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f3c:	7cfb      	ldrb	r3, [r7, #19]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d028      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f52:	4b23      	ldr	r3, [pc, #140]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f60:	491f      	ldr	r1, [pc, #124]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f70:	d106      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f72:	4b1b      	ldr	r3, [pc, #108]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	4a1a      	ldr	r2, [pc, #104]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f7c:	60d3      	str	r3, [r2, #12]
 8002f7e:	e011      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 f899 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8002f96:	4603      	mov	r3, r0
 8002f98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f9a:	7cfb      	ldrb	r3, [r7, #19]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002fa0:	7cfb      	ldrb	r3, [r7, #19]
 8002fa2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d02b      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fbe:	4908      	ldr	r1, [pc, #32]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fce:	d109      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	4a02      	ldr	r2, [pc, #8]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fda:	60d3      	str	r3, [r2, #12]
 8002fdc:	e014      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002fde:	bf00      	nop
 8002fe0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fe8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fec:	d10c      	bne.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 f867 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ffe:	7cfb      	ldrb	r3, [r7, #19]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d02f      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003014:	4b2b      	ldr	r3, [pc, #172]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003022:	4928      	ldr	r1, [pc, #160]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003024:	4313      	orrs	r3, r2
 8003026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800302e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003032:	d10d      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	3304      	adds	r3, #4
 8003038:	2102      	movs	r1, #2
 800303a:	4618      	mov	r0, r3
 800303c:	f000 f844 	bl	80030c8 <RCCEx_PLLSAI1_Config>
 8003040:	4603      	mov	r3, r0
 8003042:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d014      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800304a:	7cfb      	ldrb	r3, [r7, #19]
 800304c:	74bb      	strb	r3, [r7, #18]
 800304e:	e011      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003054:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003058:	d10c      	bne.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3320      	adds	r3, #32
 800305e:	2102      	movs	r1, #2
 8003060:	4618      	mov	r0, r3
 8003062:	f000 f925 	bl	80032b0 <RCCEx_PLLSAI2_Config>
 8003066:	4603      	mov	r3, r0
 8003068:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800306a:	7cfb      	ldrb	r3, [r7, #19]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003070:	7cfb      	ldrb	r3, [r7, #19]
 8003072:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003080:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003086:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800308e:	490d      	ldr	r1, [pc, #52]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030a2:	4b08      	ldr	r3, [pc, #32]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030b2:	4904      	ldr	r1, [pc, #16]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40021000 	.word	0x40021000

080030c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030d6:	4b75      	ldr	r3, [pc, #468]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0303 	and.w	r3, r3, #3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d018      	beq.n	8003114 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80030e2:	4b72      	ldr	r3, [pc, #456]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f003 0203 	and.w	r2, r3, #3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d10d      	bne.n	800310e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
       ||
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d009      	beq.n	800310e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80030fa:	4b6c      	ldr	r3, [pc, #432]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	091b      	lsrs	r3, r3, #4
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	1c5a      	adds	r2, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
       ||
 800310a:	429a      	cmp	r2, r3
 800310c:	d047      	beq.n	800319e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
 8003112:	e044      	b.n	800319e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b03      	cmp	r3, #3
 800311a:	d018      	beq.n	800314e <RCCEx_PLLSAI1_Config+0x86>
 800311c:	2b03      	cmp	r3, #3
 800311e:	d825      	bhi.n	800316c <RCCEx_PLLSAI1_Config+0xa4>
 8003120:	2b01      	cmp	r3, #1
 8003122:	d002      	beq.n	800312a <RCCEx_PLLSAI1_Config+0x62>
 8003124:	2b02      	cmp	r3, #2
 8003126:	d009      	beq.n	800313c <RCCEx_PLLSAI1_Config+0x74>
 8003128:	e020      	b.n	800316c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800312a:	4b60      	ldr	r3, [pc, #384]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d11d      	bne.n	8003172 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800313a:	e01a      	b.n	8003172 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800313c:	4b5b      	ldr	r3, [pc, #364]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003144:	2b00      	cmp	r3, #0
 8003146:	d116      	bne.n	8003176 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800314c:	e013      	b.n	8003176 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800314e:	4b57      	ldr	r3, [pc, #348]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10f      	bne.n	800317a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800315a:	4b54      	ldr	r3, [pc, #336]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800316a:	e006      	b.n	800317a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	73fb      	strb	r3, [r7, #15]
      break;
 8003170:	e004      	b.n	800317c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003172:	bf00      	nop
 8003174:	e002      	b.n	800317c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003176:	bf00      	nop
 8003178:	e000      	b.n	800317c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800317a:	bf00      	nop
    }

    if(status == HAL_OK)
 800317c:	7bfb      	ldrb	r3, [r7, #15]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10d      	bne.n	800319e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003182:	4b4a      	ldr	r3, [pc, #296]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	3b01      	subs	r3, #1
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	430b      	orrs	r3, r1
 8003198:	4944      	ldr	r1, [pc, #272]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800319a:	4313      	orrs	r3, r2
 800319c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d17d      	bne.n	80032a0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80031a4:	4b41      	ldr	r3, [pc, #260]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a40      	ldr	r2, [pc, #256]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80031aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031b0:	f7fe f8ec 	bl	800138c <HAL_GetTick>
 80031b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031b6:	e009      	b.n	80031cc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031b8:	f7fe f8e8 	bl	800138c <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d902      	bls.n	80031cc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	73fb      	strb	r3, [r7, #15]
        break;
 80031ca:	e005      	b.n	80031d8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031cc:	4b37      	ldr	r3, [pc, #220]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1ef      	bne.n	80031b8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d160      	bne.n	80032a0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d111      	bne.n	8003208 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031e4:	4b31      	ldr	r3, [pc, #196]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6892      	ldr	r2, [r2, #8]
 80031f4:	0211      	lsls	r1, r2, #8
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	68d2      	ldr	r2, [r2, #12]
 80031fa:	0912      	lsrs	r2, r2, #4
 80031fc:	0452      	lsls	r2, r2, #17
 80031fe:	430a      	orrs	r2, r1
 8003200:	492a      	ldr	r1, [pc, #168]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003202:	4313      	orrs	r3, r2
 8003204:	610b      	str	r3, [r1, #16]
 8003206:	e027      	b.n	8003258 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d112      	bne.n	8003234 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800320e:	4b27      	ldr	r3, [pc, #156]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003216:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6892      	ldr	r2, [r2, #8]
 800321e:	0211      	lsls	r1, r2, #8
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6912      	ldr	r2, [r2, #16]
 8003224:	0852      	lsrs	r2, r2, #1
 8003226:	3a01      	subs	r2, #1
 8003228:	0552      	lsls	r2, r2, #21
 800322a:	430a      	orrs	r2, r1
 800322c:	491f      	ldr	r1, [pc, #124]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800322e:	4313      	orrs	r3, r2
 8003230:	610b      	str	r3, [r1, #16]
 8003232:	e011      	b.n	8003258 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003234:	4b1d      	ldr	r3, [pc, #116]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800323c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6892      	ldr	r2, [r2, #8]
 8003244:	0211      	lsls	r1, r2, #8
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6952      	ldr	r2, [r2, #20]
 800324a:	0852      	lsrs	r2, r2, #1
 800324c:	3a01      	subs	r2, #1
 800324e:	0652      	lsls	r2, r2, #25
 8003250:	430a      	orrs	r2, r1
 8003252:	4916      	ldr	r1, [pc, #88]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003254:	4313      	orrs	r3, r2
 8003256:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003258:	4b14      	ldr	r3, [pc, #80]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a13      	ldr	r2, [pc, #76]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800325e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003262:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003264:	f7fe f892 	bl	800138c <HAL_GetTick>
 8003268:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800326a:	e009      	b.n	8003280 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800326c:	f7fe f88e 	bl	800138c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d902      	bls.n	8003280 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	73fb      	strb	r3, [r7, #15]
          break;
 800327e:	e005      	b.n	800328c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003280:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0ef      	beq.n	800326c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d106      	bne.n	80032a0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003292:	4b06      	ldr	r3, [pc, #24]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003294:	691a      	ldr	r2, [r3, #16]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	4904      	ldr	r1, [pc, #16]	; (80032ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800329c:	4313      	orrs	r3, r2
 800329e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000

080032b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032ba:	2300      	movs	r3, #0
 80032bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032be:	4b6a      	ldr	r3, [pc, #424]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d018      	beq.n	80032fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80032ca:	4b67      	ldr	r3, [pc, #412]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	f003 0203 	and.w	r2, r3, #3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d10d      	bne.n	80032f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
       ||
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80032e2:	4b61      	ldr	r3, [pc, #388]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	091b      	lsrs	r3, r3, #4
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	1c5a      	adds	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
       ||
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d047      	beq.n	8003386 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
 80032fa:	e044      	b.n	8003386 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b03      	cmp	r3, #3
 8003302:	d018      	beq.n	8003336 <RCCEx_PLLSAI2_Config+0x86>
 8003304:	2b03      	cmp	r3, #3
 8003306:	d825      	bhi.n	8003354 <RCCEx_PLLSAI2_Config+0xa4>
 8003308:	2b01      	cmp	r3, #1
 800330a:	d002      	beq.n	8003312 <RCCEx_PLLSAI2_Config+0x62>
 800330c:	2b02      	cmp	r3, #2
 800330e:	d009      	beq.n	8003324 <RCCEx_PLLSAI2_Config+0x74>
 8003310:	e020      	b.n	8003354 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003312:	4b55      	ldr	r3, [pc, #340]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d11d      	bne.n	800335a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003322:	e01a      	b.n	800335a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003324:	4b50      	ldr	r3, [pc, #320]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d116      	bne.n	800335e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003334:	e013      	b.n	800335e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003336:	4b4c      	ldr	r3, [pc, #304]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10f      	bne.n	8003362 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003342:	4b49      	ldr	r3, [pc, #292]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d109      	bne.n	8003362 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003352:	e006      	b.n	8003362 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      break;
 8003358:	e004      	b.n	8003364 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800335a:	bf00      	nop
 800335c:	e002      	b.n	8003364 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800335e:	bf00      	nop
 8003360:	e000      	b.n	8003364 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003362:	bf00      	nop
    }

    if(status == HAL_OK)
 8003364:	7bfb      	ldrb	r3, [r7, #15]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10d      	bne.n	8003386 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800336a:	4b3f      	ldr	r3, [pc, #252]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6819      	ldr	r1, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	430b      	orrs	r3, r1
 8003380:	4939      	ldr	r1, [pc, #228]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003382:	4313      	orrs	r3, r2
 8003384:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d167      	bne.n	800345c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800338c:	4b36      	ldr	r3, [pc, #216]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a35      	ldr	r2, [pc, #212]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003392:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003396:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003398:	f7fd fff8 	bl	800138c <HAL_GetTick>
 800339c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800339e:	e009      	b.n	80033b4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033a0:	f7fd fff4 	bl	800138c <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d902      	bls.n	80033b4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	73fb      	strb	r3, [r7, #15]
        break;
 80033b2:	e005      	b.n	80033c0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033b4:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1ef      	bne.n	80033a0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d14a      	bne.n	800345c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d111      	bne.n	80033f0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033cc:	4b26      	ldr	r3, [pc, #152]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6892      	ldr	r2, [r2, #8]
 80033dc:	0211      	lsls	r1, r2, #8
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68d2      	ldr	r2, [r2, #12]
 80033e2:	0912      	lsrs	r2, r2, #4
 80033e4:	0452      	lsls	r2, r2, #17
 80033e6:	430a      	orrs	r2, r1
 80033e8:	491f      	ldr	r1, [pc, #124]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	614b      	str	r3, [r1, #20]
 80033ee:	e011      	b.n	8003414 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033f0:	4b1d      	ldr	r3, [pc, #116]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033f8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6892      	ldr	r2, [r2, #8]
 8003400:	0211      	lsls	r1, r2, #8
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6912      	ldr	r2, [r2, #16]
 8003406:	0852      	lsrs	r2, r2, #1
 8003408:	3a01      	subs	r2, #1
 800340a:	0652      	lsls	r2, r2, #25
 800340c:	430a      	orrs	r2, r1
 800340e:	4916      	ldr	r1, [pc, #88]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003410:	4313      	orrs	r3, r2
 8003412:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003414:	4b14      	ldr	r3, [pc, #80]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a13      	ldr	r2, [pc, #76]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 800341a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800341e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003420:	f7fd ffb4 	bl	800138c <HAL_GetTick>
 8003424:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003426:	e009      	b.n	800343c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003428:	f7fd ffb0 	bl	800138c <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b02      	cmp	r3, #2
 8003434:	d902      	bls.n	800343c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	73fb      	strb	r3, [r7, #15]
          break;
 800343a:	e005      	b.n	8003448 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800343c:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0ef      	beq.n	8003428 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003448:	7bfb      	ldrb	r3, [r7, #15]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d106      	bne.n	800345c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	4904      	ldr	r1, [pc, #16]	; (8003468 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003458:	4313      	orrs	r3, r2
 800345a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800345c:	7bfb      	ldrb	r3, [r7, #15]
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000

0800346c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e049      	b.n	8003512 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d106      	bne.n	8003498 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f841 	bl	800351a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2202      	movs	r2, #2
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3304      	adds	r3, #4
 80034a8:	4619      	mov	r1, r3
 80034aa:	4610      	mov	r0, r2
 80034ac:	f000 f9f8 	bl	80038a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
	...

08003530 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e04f      	b.n	80035e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2202      	movs	r2, #2
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a23      	ldr	r2, [pc, #140]	; (80035f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d01d      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003572:	d018      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a1f      	ldr	r2, [pc, #124]	; (80035f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d013      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a1e      	ldr	r2, [pc, #120]	; (80035fc <HAL_TIM_Base_Start_IT+0xcc>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00e      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a1c      	ldr	r2, [pc, #112]	; (8003600 <HAL_TIM_Base_Start_IT+0xd0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d009      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a1b      	ldr	r2, [pc, #108]	; (8003604 <HAL_TIM_Base_Start_IT+0xd4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d004      	beq.n	80035a6 <HAL_TIM_Base_Start_IT+0x76>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a19      	ldr	r2, [pc, #100]	; (8003608 <HAL_TIM_Base_Start_IT+0xd8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d115      	bne.n	80035d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	4b17      	ldr	r3, [pc, #92]	; (800360c <HAL_TIM_Base_Start_IT+0xdc>)
 80035ae:	4013      	ands	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2b06      	cmp	r3, #6
 80035b6:	d015      	beq.n	80035e4 <HAL_TIM_Base_Start_IT+0xb4>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035be:	d011      	beq.n	80035e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f042 0201 	orr.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d0:	e008      	b.n	80035e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f042 0201 	orr.w	r2, r2, #1
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	e000      	b.n	80035e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40012c00 	.word	0x40012c00
 80035f8:	40000400 	.word	0x40000400
 80035fc:	40000800 	.word	0x40000800
 8003600:	40000c00 	.word	0x40000c00
 8003604:	40013400 	.word	0x40013400
 8003608:	40014000 	.word	0x40014000
 800360c:	00010007 	.word	0x00010007

08003610 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b02      	cmp	r3, #2
 8003624:	d122      	bne.n	800366c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b02      	cmp	r3, #2
 8003632:	d11b      	bne.n	800366c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0202 	mvn.w	r2, #2
 800363c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f905 	bl	8003862 <HAL_TIM_IC_CaptureCallback>
 8003658:	e005      	b.n	8003666 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8f7 	bl	800384e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f908 	bl	8003876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b04      	cmp	r3, #4
 8003678:	d122      	bne.n	80036c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b04      	cmp	r3, #4
 8003686:	d11b      	bne.n	80036c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0204 	mvn.w	r2, #4
 8003690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2202      	movs	r2, #2
 8003696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8db 	bl	8003862 <HAL_TIM_IC_CaptureCallback>
 80036ac:	e005      	b.n	80036ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8cd 	bl	800384e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f8de 	bl	8003876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d122      	bne.n	8003714 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d11b      	bne.n	8003714 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0208 	mvn.w	r2, #8
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2204      	movs	r2, #4
 80036ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f8b1 	bl	8003862 <HAL_TIM_IC_CaptureCallback>
 8003700:	e005      	b.n	800370e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f8a3 	bl	800384e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f8b4 	bl	8003876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	f003 0310 	and.w	r3, r3, #16
 800371e:	2b10      	cmp	r3, #16
 8003720:	d122      	bne.n	8003768 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b10      	cmp	r3, #16
 800372e:	d11b      	bne.n	8003768 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0210 	mvn.w	r2, #16
 8003738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2208      	movs	r2, #8
 800373e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f887 	bl	8003862 <HAL_TIM_IC_CaptureCallback>
 8003754:	e005      	b.n	8003762 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f879 	bl	800384e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f88a 	bl	8003876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d10e      	bne.n	8003794 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b01      	cmp	r3, #1
 8003782:	d107      	bne.n	8003794 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f06f 0201 	mvn.w	r2, #1
 800378c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7fd fb08 	bl	8000da4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800379e:	2b80      	cmp	r3, #128	; 0x80
 80037a0:	d10e      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ac:	2b80      	cmp	r3, #128	; 0x80
 80037ae:	d107      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f914 	bl	80039e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ce:	d10e      	bne.n	80037ee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037da:	2b80      	cmp	r3, #128	; 0x80
 80037dc:	d107      	bne.n	80037ee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80037e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f907 	bl	80039fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f8:	2b40      	cmp	r3, #64	; 0x40
 80037fa:	d10e      	bne.n	800381a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003806:	2b40      	cmp	r3, #64	; 0x40
 8003808:	d107      	bne.n	800381a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 f838 	bl	800388a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	2b20      	cmp	r3, #32
 8003826:	d10e      	bne.n	8003846 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f003 0320 	and.w	r3, r3, #32
 8003832:	2b20      	cmp	r3, #32
 8003834:	d107      	bne.n	8003846 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f06f 0220 	mvn.w	r2, #32
 800383e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 f8c7 	bl	80039d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800388a:	b480      	push	{r7}
 800388c:	b083      	sub	sp, #12
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
	...

080038a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a40      	ldr	r2, [pc, #256]	; (80039b4 <TIM_Base_SetConfig+0x114>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d013      	beq.n	80038e0 <TIM_Base_SetConfig+0x40>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038be:	d00f      	beq.n	80038e0 <TIM_Base_SetConfig+0x40>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a3d      	ldr	r2, [pc, #244]	; (80039b8 <TIM_Base_SetConfig+0x118>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d00b      	beq.n	80038e0 <TIM_Base_SetConfig+0x40>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a3c      	ldr	r2, [pc, #240]	; (80039bc <TIM_Base_SetConfig+0x11c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d007      	beq.n	80038e0 <TIM_Base_SetConfig+0x40>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a3b      	ldr	r2, [pc, #236]	; (80039c0 <TIM_Base_SetConfig+0x120>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_Base_SetConfig+0x40>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a3a      	ldr	r2, [pc, #232]	; (80039c4 <TIM_Base_SetConfig+0x124>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d108      	bne.n	80038f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a2f      	ldr	r2, [pc, #188]	; (80039b4 <TIM_Base_SetConfig+0x114>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01f      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003900:	d01b      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a2c      	ldr	r2, [pc, #176]	; (80039b8 <TIM_Base_SetConfig+0x118>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d017      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a2b      	ldr	r2, [pc, #172]	; (80039bc <TIM_Base_SetConfig+0x11c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d013      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a2a      	ldr	r2, [pc, #168]	; (80039c0 <TIM_Base_SetConfig+0x120>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00f      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a29      	ldr	r2, [pc, #164]	; (80039c4 <TIM_Base_SetConfig+0x124>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00b      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a28      	ldr	r2, [pc, #160]	; (80039c8 <TIM_Base_SetConfig+0x128>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a27      	ldr	r2, [pc, #156]	; (80039cc <TIM_Base_SetConfig+0x12c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d003      	beq.n	800393a <TIM_Base_SetConfig+0x9a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a26      	ldr	r2, [pc, #152]	; (80039d0 <TIM_Base_SetConfig+0x130>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d108      	bne.n	800394c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a10      	ldr	r2, [pc, #64]	; (80039b4 <TIM_Base_SetConfig+0x114>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d00f      	beq.n	8003998 <TIM_Base_SetConfig+0xf8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a12      	ldr	r2, [pc, #72]	; (80039c4 <TIM_Base_SetConfig+0x124>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00b      	beq.n	8003998 <TIM_Base_SetConfig+0xf8>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a11      	ldr	r2, [pc, #68]	; (80039c8 <TIM_Base_SetConfig+0x128>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d007      	beq.n	8003998 <TIM_Base_SetConfig+0xf8>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a10      	ldr	r2, [pc, #64]	; (80039cc <TIM_Base_SetConfig+0x12c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d003      	beq.n	8003998 <TIM_Base_SetConfig+0xf8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a0f      	ldr	r2, [pc, #60]	; (80039d0 <TIM_Base_SetConfig+0x130>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d103      	bne.n	80039a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	615a      	str	r2, [r3, #20]
}
 80039a6:	bf00      	nop
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40012c00 	.word	0x40012c00
 80039b8:	40000400 	.word	0x40000400
 80039bc:	40000800 	.word	0x40000800
 80039c0:	40000c00 	.word	0x40000c00
 80039c4:	40013400 	.word	0x40013400
 80039c8:	40014000 	.word	0x40014000
 80039cc:	40014400 	.word	0x40014400
 80039d0:	40014800 	.word	0x40014800

080039d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e040      	b.n	8003aa4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7fd f9f6 	bl	8000e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2224      	movs	r2, #36	; 0x24
 8003a3c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0201 	bic.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 fb94 	bl	800417c <UART_SetConfig>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d101      	bne.n	8003a5e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e022      	b.n	8003aa4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d002      	beq.n	8003a6c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 fe12 	bl	8004690 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 fe99 	bl	80047d4 <UART_CheckIdleState>
 8003aa2:	4603      	mov	r3, r0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	f040 8082 	bne.w	8003bca <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <HAL_UART_Transmit+0x26>
 8003acc:	88fb      	ldrh	r3, [r7, #6]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e07a      	b.n	8003bcc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_UART_Transmit+0x38>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e073      	b.n	8003bcc <HAL_UART_Transmit+0x120>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2221      	movs	r2, #33	; 0x21
 8003af8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003afa:	f7fd fc47 	bl	800138c <HAL_GetTick>
 8003afe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	88fa      	ldrh	r2, [r7, #6]
 8003b04:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	88fa      	ldrh	r2, [r7, #6]
 8003b0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b18:	d108      	bne.n	8003b2c <HAL_UART_Transmit+0x80>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d104      	bne.n	8003b2c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	e003      	b.n	8003b34 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b30:	2300      	movs	r3, #0
 8003b32:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003b3c:	e02d      	b.n	8003b9a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2200      	movs	r2, #0
 8003b46:	2180      	movs	r1, #128	; 0x80
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 fe8c 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e039      	b.n	8003bcc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10b      	bne.n	8003b76 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	881a      	ldrh	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b6a:	b292      	uxth	r2, r2
 8003b6c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	3302      	adds	r3, #2
 8003b72:	61bb      	str	r3, [r7, #24]
 8003b74:	e008      	b.n	8003b88 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	781a      	ldrb	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	b292      	uxth	r2, r2
 8003b80:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	3301      	adds	r3, #1
 8003b86:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1cb      	bne.n	8003b3e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2200      	movs	r2, #0
 8003bae:	2140      	movs	r1, #64	; 0x40
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 fe58 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e005      	b.n	8003bcc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	e000      	b.n	8003bcc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003bca:	2302      	movs	r3, #2
  }
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3720      	adds	r7, #32
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	4613      	mov	r3, r2
 8003be0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003be6:	2b20      	cmp	r3, #32
 8003be8:	d131      	bne.n	8003c4e <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d002      	beq.n	8003bf6 <HAL_UART_Receive_DMA+0x22>
 8003bf0:	88fb      	ldrh	r3, [r7, #6]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e02a      	b.n	8003c50 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d101      	bne.n	8003c08 <HAL_UART_Receive_DMA+0x34>
 8003c04:	2302      	movs	r3, #2
 8003c06:	e023      	b.n	8003c50 <HAL_UART_Receive_DMA+0x7c>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a0f      	ldr	r2, [pc, #60]	; (8003c58 <HAL_UART_Receive_DMA+0x84>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d00e      	beq.n	8003c3e <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c3c:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003c3e:	88fb      	ldrh	r3, [r7, #6]
 8003c40:	461a      	mov	r2, r3
 8003c42:	68b9      	ldr	r1, [r7, #8]
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 fe8b 	bl	8004960 <UART_Start_Receive_DMA>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	e000      	b.n	8003c50 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8003c4e:	2302      	movs	r3, #2
  }
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40008000 	.word	0x40008000

08003c5c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c68:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c6e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c7a:	2b80      	cmp	r3, #128	; 0x80
 8003c7c:	d127      	bne.n	8003cce <HAL_UART_DMAStop+0x72>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2b21      	cmp	r3, #33	; 0x21
 8003c82:	d124      	bne.n	8003cce <HAL_UART_DMAStop+0x72>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689a      	ldr	r2, [r3, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c92:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d015      	beq.n	8003cc8 <HAL_UART_DMAStop+0x6c>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fd fd79 	bl	8001798 <HAL_DMA_Abort>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00d      	beq.n	8003cc8 <HAL_UART_DMAStop+0x6c>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fd fe9f 	bl	80019f4 <HAL_DMA_GetError>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d105      	bne.n	8003cc8 <HAL_UART_DMAStop+0x6c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2210      	movs	r2, #16
 8003cc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e032      	b.n	8003d2e <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 feb5 	bl	8004a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b40      	cmp	r3, #64	; 0x40
 8003cda:	d127      	bne.n	8003d2c <HAL_UART_DMAStop+0xd0>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b22      	cmp	r3, #34	; 0x22
 8003ce0:	d124      	bne.n	8003d2c <HAL_UART_DMAStop+0xd0>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cf0:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d015      	beq.n	8003d26 <HAL_UART_DMAStop+0xca>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fd fd4a 	bl	8001798 <HAL_DMA_Abort>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <HAL_UART_DMAStop+0xca>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fd fe70 	bl	80019f4 <HAL_DMA_GetError>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	d105      	bne.n	8003d26 <HAL_UART_DMAStop+0xca>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e003      	b.n	8003d2e <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fe9b 	bl	8004a62 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	f640 030f 	movw	r3, #2063	; 0x80f
 8003d5e:	4013      	ands	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d113      	bne.n	8003d90 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	f003 0320 	and.w	r3, r3, #32
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d009      	beq.n	8003d90 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 81ce 	beq.w	8004122 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	4798      	blx	r3
      }
      return;
 8003d8e:	e1c8      	b.n	8004122 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f000 80e3 	beq.w	8003f5e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d105      	bne.n	8003dae <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4ba6      	ldr	r3, [pc, #664]	; (8004040 <HAL_UART_IRQHandler+0x308>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80d8 	beq.w	8003f5e <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d010      	beq.n	8003dda <HAL_UART_IRQHandler+0xa2>
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00b      	beq.n	8003dda <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dd0:	f043 0201 	orr.w	r2, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d010      	beq.n	8003e06 <HAL_UART_IRQHandler+0xce>
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00b      	beq.n	8003e06 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2202      	movs	r2, #2
 8003df4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dfc:	f043 0204 	orr.w	r2, r3, #4
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d010      	beq.n	8003e32 <HAL_UART_IRQHandler+0xfa>
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2204      	movs	r2, #4
 8003e20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e28:	f043 0202 	orr.w	r2, r3, #2
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d015      	beq.n	8003e68 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d104      	bne.n	8003e50 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00b      	beq.n	8003e68 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2208      	movs	r2, #8
 8003e56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e5e:	f043 0208 	orr.w	r2, r3, #8
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d011      	beq.n	8003e96 <HAL_UART_IRQHandler+0x15e>
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00c      	beq.n	8003e96 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e8c:	f043 0220 	orr.w	r2, r3, #32
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8142 	beq.w	8004126 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f003 0320 	and.w	r3, r3, #32
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00c      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	f003 0320 	and.w	r3, r3, #32
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ecc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed8:	2b40      	cmp	r3, #64	; 0x40
 8003eda:	d004      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d031      	beq.n	8003f4a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fdbb 	bl	8004a62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d123      	bne.n	8003f42 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f08:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d013      	beq.n	8003f3a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f16:	4a4b      	ldr	r2, [pc, #300]	; (8004044 <HAL_UART_IRQHandler+0x30c>)
 8003f18:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fd fc78 	bl	8001814 <HAL_DMA_Abort_IT>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d017      	beq.n	8003f5a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003f34:	4610      	mov	r0, r2
 8003f36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f38:	e00f      	b.n	8003f5a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f908 	bl	8004150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f40:	e00b      	b.n	8003f5a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f904 	bl	8004150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	e007      	b.n	8003f5a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f900 	bl	8004150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003f58:	e0e5      	b.n	8004126 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f5a:	bf00      	nop
    return;
 8003f5c:	e0e3      	b.n	8004126 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	f040 80a9 	bne.w	80040ba <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 80a3 	beq.w	80040ba <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	f003 0310 	and.w	r3, r3, #16
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 809d 	beq.w	80040ba <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2210      	movs	r2, #16
 8003f86:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b40      	cmp	r3, #64	; 0x40
 8003f94:	d158      	bne.n	8004048 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8003fa0:	893b      	ldrh	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 80c1 	beq.w	800412a <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003fae:	893a      	ldrh	r2, [r7, #8]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	f080 80ba 	bcs.w	800412a <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	893a      	ldrh	r2, [r7, #8]
 8003fba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d12a      	bne.n	8004024 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fdc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0201 	bic.w	r2, r2, #1
 8003fec:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ffc:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0210 	bic.w	r2, r2, #16
 8004018:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800401e:	4618      	mov	r0, r3
 8004020:	f7fd fbba 	bl	8001798 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004030:	b29b      	uxth	r3, r3
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	b29b      	uxth	r3, r3
 8004036:	4619      	mov	r1, r3
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f893 	bl	8004164 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800403e:	e074      	b.n	800412a <HAL_UART_IRQHandler+0x3f2>
 8004040:	04000120 	.word	0x04000120
 8004044:	08004c0d 	.word	0x08004c0d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004054:	b29b      	uxth	r3, r3
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d063      	beq.n	800412e <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d060      	beq.n	800412e <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800407a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689a      	ldr	r2, [r3, #8]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0201 	bic.w	r2, r2, #1
 800408a:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2220      	movs	r2, #32
 8004090:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0210 	bic.w	r2, r2, #16
 80040ac:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040ae:	897b      	ldrh	r3, [r7, #10]
 80040b0:	4619      	mov	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f856 	bl	8004164 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80040b8:	e039      	b.n	800412e <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00d      	beq.n	80040e0 <HAL_UART_IRQHandler+0x3a8>
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d008      	beq.n	80040e0 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80040d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fdc6 	bl	8004c6a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040de:	e029      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00d      	beq.n	8004106 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d01a      	beq.n	8004132 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	4798      	blx	r3
    }
    return;
 8004104:	e015      	b.n	8004132 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800410c:	2b00      	cmp	r3, #0
 800410e:	d011      	beq.n	8004134 <HAL_UART_IRQHandler+0x3fc>
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00c      	beq.n	8004134 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fd8c 	bl	8004c38 <UART_EndTransmit_IT>
    return;
 8004120:	e008      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
      return;
 8004122:	bf00      	nop
 8004124:	e006      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
    return;
 8004126:	bf00      	nop
 8004128:	e004      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
      return;
 800412a:	bf00      	nop
 800412c:	e002      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
      return;
 800412e:	bf00      	nop
 8004130:	e000      	b.n	8004134 <HAL_UART_IRQHandler+0x3fc>
    return;
 8004132:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004134:	3720      	adds	r7, #32
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop

0800413c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800417c:	b5b0      	push	{r4, r5, r7, lr}
 800417e:	b088      	sub	sp, #32
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	4313      	orrs	r3, r2
 800419e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	4bad      	ldr	r3, [pc, #692]	; (800445c <UART_SetConfig+0x2e0>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	69f9      	ldr	r1, [r7, #28]
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4aa2      	ldr	r2, [pc, #648]	; (8004460 <UART_SetConfig+0x2e4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d004      	beq.n	80041e4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a99      	ldr	r2, [pc, #612]	; (8004464 <UART_SetConfig+0x2e8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d121      	bne.n	8004246 <UART_SetConfig+0xca>
 8004202:	4b99      	ldr	r3, [pc, #612]	; (8004468 <UART_SetConfig+0x2ec>)
 8004204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004208:	f003 0303 	and.w	r3, r3, #3
 800420c:	2b03      	cmp	r3, #3
 800420e:	d817      	bhi.n	8004240 <UART_SetConfig+0xc4>
 8004210:	a201      	add	r2, pc, #4	; (adr r2, 8004218 <UART_SetConfig+0x9c>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	08004229 	.word	0x08004229
 800421c:	08004235 	.word	0x08004235
 8004220:	0800422f 	.word	0x0800422f
 8004224:	0800423b 	.word	0x0800423b
 8004228:	2301      	movs	r3, #1
 800422a:	76fb      	strb	r3, [r7, #27]
 800422c:	e0e7      	b.n	80043fe <UART_SetConfig+0x282>
 800422e:	2302      	movs	r3, #2
 8004230:	76fb      	strb	r3, [r7, #27]
 8004232:	e0e4      	b.n	80043fe <UART_SetConfig+0x282>
 8004234:	2304      	movs	r3, #4
 8004236:	76fb      	strb	r3, [r7, #27]
 8004238:	e0e1      	b.n	80043fe <UART_SetConfig+0x282>
 800423a:	2308      	movs	r3, #8
 800423c:	76fb      	strb	r3, [r7, #27]
 800423e:	e0de      	b.n	80043fe <UART_SetConfig+0x282>
 8004240:	2310      	movs	r3, #16
 8004242:	76fb      	strb	r3, [r7, #27]
 8004244:	e0db      	b.n	80043fe <UART_SetConfig+0x282>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a88      	ldr	r2, [pc, #544]	; (800446c <UART_SetConfig+0x2f0>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d132      	bne.n	80042b6 <UART_SetConfig+0x13a>
 8004250:	4b85      	ldr	r3, [pc, #532]	; (8004468 <UART_SetConfig+0x2ec>)
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004256:	f003 030c 	and.w	r3, r3, #12
 800425a:	2b0c      	cmp	r3, #12
 800425c:	d828      	bhi.n	80042b0 <UART_SetConfig+0x134>
 800425e:	a201      	add	r2, pc, #4	; (adr r2, 8004264 <UART_SetConfig+0xe8>)
 8004260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004264:	08004299 	.word	0x08004299
 8004268:	080042b1 	.word	0x080042b1
 800426c:	080042b1 	.word	0x080042b1
 8004270:	080042b1 	.word	0x080042b1
 8004274:	080042a5 	.word	0x080042a5
 8004278:	080042b1 	.word	0x080042b1
 800427c:	080042b1 	.word	0x080042b1
 8004280:	080042b1 	.word	0x080042b1
 8004284:	0800429f 	.word	0x0800429f
 8004288:	080042b1 	.word	0x080042b1
 800428c:	080042b1 	.word	0x080042b1
 8004290:	080042b1 	.word	0x080042b1
 8004294:	080042ab 	.word	0x080042ab
 8004298:	2300      	movs	r3, #0
 800429a:	76fb      	strb	r3, [r7, #27]
 800429c:	e0af      	b.n	80043fe <UART_SetConfig+0x282>
 800429e:	2302      	movs	r3, #2
 80042a0:	76fb      	strb	r3, [r7, #27]
 80042a2:	e0ac      	b.n	80043fe <UART_SetConfig+0x282>
 80042a4:	2304      	movs	r3, #4
 80042a6:	76fb      	strb	r3, [r7, #27]
 80042a8:	e0a9      	b.n	80043fe <UART_SetConfig+0x282>
 80042aa:	2308      	movs	r3, #8
 80042ac:	76fb      	strb	r3, [r7, #27]
 80042ae:	e0a6      	b.n	80043fe <UART_SetConfig+0x282>
 80042b0:	2310      	movs	r3, #16
 80042b2:	76fb      	strb	r3, [r7, #27]
 80042b4:	e0a3      	b.n	80043fe <UART_SetConfig+0x282>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a6d      	ldr	r2, [pc, #436]	; (8004470 <UART_SetConfig+0x2f4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d120      	bne.n	8004302 <UART_SetConfig+0x186>
 80042c0:	4b69      	ldr	r3, [pc, #420]	; (8004468 <UART_SetConfig+0x2ec>)
 80042c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042ca:	2b30      	cmp	r3, #48	; 0x30
 80042cc:	d013      	beq.n	80042f6 <UART_SetConfig+0x17a>
 80042ce:	2b30      	cmp	r3, #48	; 0x30
 80042d0:	d814      	bhi.n	80042fc <UART_SetConfig+0x180>
 80042d2:	2b20      	cmp	r3, #32
 80042d4:	d009      	beq.n	80042ea <UART_SetConfig+0x16e>
 80042d6:	2b20      	cmp	r3, #32
 80042d8:	d810      	bhi.n	80042fc <UART_SetConfig+0x180>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d002      	beq.n	80042e4 <UART_SetConfig+0x168>
 80042de:	2b10      	cmp	r3, #16
 80042e0:	d006      	beq.n	80042f0 <UART_SetConfig+0x174>
 80042e2:	e00b      	b.n	80042fc <UART_SetConfig+0x180>
 80042e4:	2300      	movs	r3, #0
 80042e6:	76fb      	strb	r3, [r7, #27]
 80042e8:	e089      	b.n	80043fe <UART_SetConfig+0x282>
 80042ea:	2302      	movs	r3, #2
 80042ec:	76fb      	strb	r3, [r7, #27]
 80042ee:	e086      	b.n	80043fe <UART_SetConfig+0x282>
 80042f0:	2304      	movs	r3, #4
 80042f2:	76fb      	strb	r3, [r7, #27]
 80042f4:	e083      	b.n	80043fe <UART_SetConfig+0x282>
 80042f6:	2308      	movs	r3, #8
 80042f8:	76fb      	strb	r3, [r7, #27]
 80042fa:	e080      	b.n	80043fe <UART_SetConfig+0x282>
 80042fc:	2310      	movs	r3, #16
 80042fe:	76fb      	strb	r3, [r7, #27]
 8004300:	e07d      	b.n	80043fe <UART_SetConfig+0x282>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a5b      	ldr	r2, [pc, #364]	; (8004474 <UART_SetConfig+0x2f8>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d120      	bne.n	800434e <UART_SetConfig+0x1d2>
 800430c:	4b56      	ldr	r3, [pc, #344]	; (8004468 <UART_SetConfig+0x2ec>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004312:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004316:	2bc0      	cmp	r3, #192	; 0xc0
 8004318:	d013      	beq.n	8004342 <UART_SetConfig+0x1c6>
 800431a:	2bc0      	cmp	r3, #192	; 0xc0
 800431c:	d814      	bhi.n	8004348 <UART_SetConfig+0x1cc>
 800431e:	2b80      	cmp	r3, #128	; 0x80
 8004320:	d009      	beq.n	8004336 <UART_SetConfig+0x1ba>
 8004322:	2b80      	cmp	r3, #128	; 0x80
 8004324:	d810      	bhi.n	8004348 <UART_SetConfig+0x1cc>
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <UART_SetConfig+0x1b4>
 800432a:	2b40      	cmp	r3, #64	; 0x40
 800432c:	d006      	beq.n	800433c <UART_SetConfig+0x1c0>
 800432e:	e00b      	b.n	8004348 <UART_SetConfig+0x1cc>
 8004330:	2300      	movs	r3, #0
 8004332:	76fb      	strb	r3, [r7, #27]
 8004334:	e063      	b.n	80043fe <UART_SetConfig+0x282>
 8004336:	2302      	movs	r3, #2
 8004338:	76fb      	strb	r3, [r7, #27]
 800433a:	e060      	b.n	80043fe <UART_SetConfig+0x282>
 800433c:	2304      	movs	r3, #4
 800433e:	76fb      	strb	r3, [r7, #27]
 8004340:	e05d      	b.n	80043fe <UART_SetConfig+0x282>
 8004342:	2308      	movs	r3, #8
 8004344:	76fb      	strb	r3, [r7, #27]
 8004346:	e05a      	b.n	80043fe <UART_SetConfig+0x282>
 8004348:	2310      	movs	r3, #16
 800434a:	76fb      	strb	r3, [r7, #27]
 800434c:	e057      	b.n	80043fe <UART_SetConfig+0x282>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a49      	ldr	r2, [pc, #292]	; (8004478 <UART_SetConfig+0x2fc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d125      	bne.n	80043a4 <UART_SetConfig+0x228>
 8004358:	4b43      	ldr	r3, [pc, #268]	; (8004468 <UART_SetConfig+0x2ec>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800435e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004362:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004366:	d017      	beq.n	8004398 <UART_SetConfig+0x21c>
 8004368:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800436c:	d817      	bhi.n	800439e <UART_SetConfig+0x222>
 800436e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004372:	d00b      	beq.n	800438c <UART_SetConfig+0x210>
 8004374:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004378:	d811      	bhi.n	800439e <UART_SetConfig+0x222>
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <UART_SetConfig+0x20a>
 800437e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004382:	d006      	beq.n	8004392 <UART_SetConfig+0x216>
 8004384:	e00b      	b.n	800439e <UART_SetConfig+0x222>
 8004386:	2300      	movs	r3, #0
 8004388:	76fb      	strb	r3, [r7, #27]
 800438a:	e038      	b.n	80043fe <UART_SetConfig+0x282>
 800438c:	2302      	movs	r3, #2
 800438e:	76fb      	strb	r3, [r7, #27]
 8004390:	e035      	b.n	80043fe <UART_SetConfig+0x282>
 8004392:	2304      	movs	r3, #4
 8004394:	76fb      	strb	r3, [r7, #27]
 8004396:	e032      	b.n	80043fe <UART_SetConfig+0x282>
 8004398:	2308      	movs	r3, #8
 800439a:	76fb      	strb	r3, [r7, #27]
 800439c:	e02f      	b.n	80043fe <UART_SetConfig+0x282>
 800439e:	2310      	movs	r3, #16
 80043a0:	76fb      	strb	r3, [r7, #27]
 80043a2:	e02c      	b.n	80043fe <UART_SetConfig+0x282>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a2d      	ldr	r2, [pc, #180]	; (8004460 <UART_SetConfig+0x2e4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d125      	bne.n	80043fa <UART_SetConfig+0x27e>
 80043ae:	4b2e      	ldr	r3, [pc, #184]	; (8004468 <UART_SetConfig+0x2ec>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043bc:	d017      	beq.n	80043ee <UART_SetConfig+0x272>
 80043be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043c2:	d817      	bhi.n	80043f4 <UART_SetConfig+0x278>
 80043c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043c8:	d00b      	beq.n	80043e2 <UART_SetConfig+0x266>
 80043ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043ce:	d811      	bhi.n	80043f4 <UART_SetConfig+0x278>
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <UART_SetConfig+0x260>
 80043d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d8:	d006      	beq.n	80043e8 <UART_SetConfig+0x26c>
 80043da:	e00b      	b.n	80043f4 <UART_SetConfig+0x278>
 80043dc:	2300      	movs	r3, #0
 80043de:	76fb      	strb	r3, [r7, #27]
 80043e0:	e00d      	b.n	80043fe <UART_SetConfig+0x282>
 80043e2:	2302      	movs	r3, #2
 80043e4:	76fb      	strb	r3, [r7, #27]
 80043e6:	e00a      	b.n	80043fe <UART_SetConfig+0x282>
 80043e8:	2304      	movs	r3, #4
 80043ea:	76fb      	strb	r3, [r7, #27]
 80043ec:	e007      	b.n	80043fe <UART_SetConfig+0x282>
 80043ee:	2308      	movs	r3, #8
 80043f0:	76fb      	strb	r3, [r7, #27]
 80043f2:	e004      	b.n	80043fe <UART_SetConfig+0x282>
 80043f4:	2310      	movs	r3, #16
 80043f6:	76fb      	strb	r3, [r7, #27]
 80043f8:	e001      	b.n	80043fe <UART_SetConfig+0x282>
 80043fa:	2310      	movs	r3, #16
 80043fc:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a17      	ldr	r2, [pc, #92]	; (8004460 <UART_SetConfig+0x2e4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	f040 8087 	bne.w	8004518 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800440a:	7efb      	ldrb	r3, [r7, #27]
 800440c:	2b08      	cmp	r3, #8
 800440e:	d837      	bhi.n	8004480 <UART_SetConfig+0x304>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <UART_SetConfig+0x29c>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	0800443d 	.word	0x0800443d
 800441c:	08004481 	.word	0x08004481
 8004420:	08004445 	.word	0x08004445
 8004424:	08004481 	.word	0x08004481
 8004428:	0800444b 	.word	0x0800444b
 800442c:	08004481 	.word	0x08004481
 8004430:	08004481 	.word	0x08004481
 8004434:	08004481 	.word	0x08004481
 8004438:	08004453 	.word	0x08004453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800443c:	f7fe fa9c 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004440:	6178      	str	r0, [r7, #20]
        break;
 8004442:	e022      	b.n	800448a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004444:	4b0d      	ldr	r3, [pc, #52]	; (800447c <UART_SetConfig+0x300>)
 8004446:	617b      	str	r3, [r7, #20]
        break;
 8004448:	e01f      	b.n	800448a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800444a:	f7fe f9fd 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800444e:	6178      	str	r0, [r7, #20]
        break;
 8004450:	e01b      	b.n	800448a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004456:	617b      	str	r3, [r7, #20]
        break;
 8004458:	e017      	b.n	800448a <UART_SetConfig+0x30e>
 800445a:	bf00      	nop
 800445c:	efff69f3 	.word	0xefff69f3
 8004460:	40008000 	.word	0x40008000
 8004464:	40013800 	.word	0x40013800
 8004468:	40021000 	.word	0x40021000
 800446c:	40004400 	.word	0x40004400
 8004470:	40004800 	.word	0x40004800
 8004474:	40004c00 	.word	0x40004c00
 8004478:	40005000 	.word	0x40005000
 800447c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	76bb      	strb	r3, [r7, #26]
        break;
 8004488:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 80f1 	beq.w	8004674 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685a      	ldr	r2, [r3, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	4413      	add	r3, r2
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d305      	bcc.n	80044ae <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d902      	bls.n	80044b4 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	76bb      	strb	r3, [r7, #26]
 80044b2:	e0df      	b.n	8004674 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f04f 0100 	mov.w	r1, #0
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	020b      	lsls	r3, r1, #8
 80044c6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80044ca:	0202      	lsls	r2, r0, #8
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	6849      	ldr	r1, [r1, #4]
 80044d0:	0849      	lsrs	r1, r1, #1
 80044d2:	4608      	mov	r0, r1
 80044d4:	f04f 0100 	mov.w	r1, #0
 80044d8:	1814      	adds	r4, r2, r0
 80044da:	eb43 0501 	adc.w	r5, r3, r1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	461a      	mov	r2, r3
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	4620      	mov	r0, r4
 80044ea:	4629      	mov	r1, r5
 80044ec:	f7fb fec8 	bl	8000280 <__aeabi_uldivmod>
 80044f0:	4602      	mov	r2, r0
 80044f2:	460b      	mov	r3, r1
 80044f4:	4613      	mov	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044fe:	d308      	bcc.n	8004512 <UART_SetConfig+0x396>
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004506:	d204      	bcs.n	8004512 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	60da      	str	r2, [r3, #12]
 8004510:	e0b0      	b.n	8004674 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	76bb      	strb	r3, [r7, #26]
 8004516:	e0ad      	b.n	8004674 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004520:	d15c      	bne.n	80045dc <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004522:	7efb      	ldrb	r3, [r7, #27]
 8004524:	2b08      	cmp	r3, #8
 8004526:	d828      	bhi.n	800457a <UART_SetConfig+0x3fe>
 8004528:	a201      	add	r2, pc, #4	; (adr r2, 8004530 <UART_SetConfig+0x3b4>)
 800452a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452e:	bf00      	nop
 8004530:	08004555 	.word	0x08004555
 8004534:	0800455d 	.word	0x0800455d
 8004538:	08004565 	.word	0x08004565
 800453c:	0800457b 	.word	0x0800457b
 8004540:	0800456b 	.word	0x0800456b
 8004544:	0800457b 	.word	0x0800457b
 8004548:	0800457b 	.word	0x0800457b
 800454c:	0800457b 	.word	0x0800457b
 8004550:	08004573 	.word	0x08004573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004554:	f7fe fa10 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004558:	6178      	str	r0, [r7, #20]
        break;
 800455a:	e013      	b.n	8004584 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800455c:	f7fe fa22 	bl	80029a4 <HAL_RCC_GetPCLK2Freq>
 8004560:	6178      	str	r0, [r7, #20]
        break;
 8004562:	e00f      	b.n	8004584 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004564:	4b49      	ldr	r3, [pc, #292]	; (800468c <UART_SetConfig+0x510>)
 8004566:	617b      	str	r3, [r7, #20]
        break;
 8004568:	e00c      	b.n	8004584 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800456a:	f7fe f96d 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800456e:	6178      	str	r0, [r7, #20]
        break;
 8004570:	e008      	b.n	8004584 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004576:	617b      	str	r3, [r7, #20]
        break;
 8004578:	e004      	b.n	8004584 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	76bb      	strb	r3, [r7, #26]
        break;
 8004582:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d074      	beq.n	8004674 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	005a      	lsls	r2, r3, #1
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	085b      	lsrs	r3, r3, #1
 8004594:	441a      	add	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	fbb2 f3f3 	udiv	r3, r2, r3
 800459e:	b29b      	uxth	r3, r3
 80045a0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2b0f      	cmp	r3, #15
 80045a6:	d916      	bls.n	80045d6 <UART_SetConfig+0x45a>
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ae:	d212      	bcs.n	80045d6 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	f023 030f 	bic.w	r3, r3, #15
 80045b8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	085b      	lsrs	r3, r3, #1
 80045be:	b29b      	uxth	r3, r3
 80045c0:	f003 0307 	and.w	r3, r3, #7
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	89fb      	ldrh	r3, [r7, #14]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	89fa      	ldrh	r2, [r7, #14]
 80045d2:	60da      	str	r2, [r3, #12]
 80045d4:	e04e      	b.n	8004674 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	76bb      	strb	r3, [r7, #26]
 80045da:	e04b      	b.n	8004674 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045dc:	7efb      	ldrb	r3, [r7, #27]
 80045de:	2b08      	cmp	r3, #8
 80045e0:	d827      	bhi.n	8004632 <UART_SetConfig+0x4b6>
 80045e2:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <UART_SetConfig+0x46c>)
 80045e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e8:	0800460d 	.word	0x0800460d
 80045ec:	08004615 	.word	0x08004615
 80045f0:	0800461d 	.word	0x0800461d
 80045f4:	08004633 	.word	0x08004633
 80045f8:	08004623 	.word	0x08004623
 80045fc:	08004633 	.word	0x08004633
 8004600:	08004633 	.word	0x08004633
 8004604:	08004633 	.word	0x08004633
 8004608:	0800462b 	.word	0x0800462b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800460c:	f7fe f9b4 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004610:	6178      	str	r0, [r7, #20]
        break;
 8004612:	e013      	b.n	800463c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004614:	f7fe f9c6 	bl	80029a4 <HAL_RCC_GetPCLK2Freq>
 8004618:	6178      	str	r0, [r7, #20]
        break;
 800461a:	e00f      	b.n	800463c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800461c:	4b1b      	ldr	r3, [pc, #108]	; (800468c <UART_SetConfig+0x510>)
 800461e:	617b      	str	r3, [r7, #20]
        break;
 8004620:	e00c      	b.n	800463c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004622:	f7fe f911 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8004626:	6178      	str	r0, [r7, #20]
        break;
 8004628:	e008      	b.n	800463c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800462a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800462e:	617b      	str	r3, [r7, #20]
        break;
 8004630:	e004      	b.n	800463c <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	76bb      	strb	r3, [r7, #26]
        break;
 800463a:	bf00      	nop
    }

    if (pclk != 0U)
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d018      	beq.n	8004674 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	085a      	lsrs	r2, r3, #1
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	441a      	add	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	fbb2 f3f3 	udiv	r3, r2, r3
 8004654:	b29b      	uxth	r3, r3
 8004656:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	2b0f      	cmp	r3, #15
 800465c:	d908      	bls.n	8004670 <UART_SetConfig+0x4f4>
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004664:	d204      	bcs.n	8004670 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	60da      	str	r2, [r3, #12]
 800466e:	e001      	b.n	8004674 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004680:	7ebb      	ldrb	r3, [r7, #26]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3720      	adds	r7, #32
 8004686:	46bd      	mov	sp, r7
 8004688:	bdb0      	pop	{r4, r5, r7, pc}
 800468a:	bf00      	nop
 800468c:	00f42400 	.word	0x00f42400

08004690 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	f003 0310 	and.w	r3, r3, #16
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d01a      	beq.n	80047a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800478e:	d10a      	bne.n	80047a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	605a      	str	r2, [r3, #4]
  }
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af02      	add	r7, sp, #8
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047e4:	f7fc fdd2 	bl	800138c <HAL_GetTick>
 80047e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d10e      	bne.n	8004816 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f82d 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e023      	b.n	800485e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b04      	cmp	r3, #4
 8004822:	d10e      	bne.n	8004842 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f817 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e00d      	b.n	800485e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b084      	sub	sp, #16
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	4613      	mov	r3, r2
 8004874:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004876:	e05e      	b.n	8004936 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800487e:	d05a      	beq.n	8004936 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004880:	f7fc fd84 	bl	800138c <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	429a      	cmp	r2, r3
 800488e:	d302      	bcc.n	8004896 <UART_WaitOnFlagUntilTimeout+0x30>
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d11b      	bne.n	80048ce <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048a4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2220      	movs	r2, #32
 80048ba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2220      	movs	r2, #32
 80048c0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e043      	b.n	8004956 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d02c      	beq.n	8004936 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ea:	d124      	bne.n	8004936 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048f4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004904:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2220      	movs	r2, #32
 800491a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2220      	movs	r2, #32
 8004920:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2220      	movs	r2, #32
 8004926:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e00f      	b.n	8004956 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69da      	ldr	r2, [r3, #28]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4013      	ands	r3, r2
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	429a      	cmp	r2, r3
 8004944:	bf0c      	ite	eq
 8004946:	2301      	moveq	r3, #1
 8004948:	2300      	movne	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	461a      	mov	r2, r3
 800494e:	79fb      	ldrb	r3, [r7, #7]
 8004950:	429a      	cmp	r2, r3
 8004952:	d091      	beq.n	8004878 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
	...

08004960 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	4613      	mov	r3, r2
 800496c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	88fa      	ldrh	r2, [r7, #6]
 8004978:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2222      	movs	r2, #34	; 0x22
 8004988:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498e:	2b00      	cmp	r3, #0
 8004990:	d02b      	beq.n	80049ea <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004996:	4a25      	ldr	r2, [pc, #148]	; (8004a2c <UART_Start_Receive_DMA+0xcc>)
 8004998:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499e:	4a24      	ldr	r2, [pc, #144]	; (8004a30 <UART_Start_Receive_DMA+0xd0>)
 80049a0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a6:	4a23      	ldr	r2, [pc, #140]	; (8004a34 <UART_Start_Receive_DMA+0xd4>)
 80049a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ae:	2200      	movs	r2, #0
 80049b0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3324      	adds	r3, #36	; 0x24
 80049bc:	4619      	mov	r1, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	461a      	mov	r2, r3
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	f7fc fe87 	bl	80016d8 <HAL_DMA_Start_IT>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00c      	beq.n	80049ea <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2210      	movs	r2, #16
 80049d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e01c      	b.n	8004a24 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a00:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0201 	orr.w	r2, r2, #1
 8004a10:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a20:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	08004ac1 	.word	0x08004ac1
 8004a30:	08004b59 	.word	0x08004b59
 8004a34:	08004b91 	.word	0x08004b91

08004a38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004a4e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2220      	movs	r2, #32
 8004a54:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a78:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 0201 	bic.w	r2, r2, #1
 8004a88:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d107      	bne.n	8004aa2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 0210 	bic.w	r2, r2, #16
 8004aa0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004acc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d12a      	bne.n	8004b32 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004af2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 0201 	bic.w	r2, r2, #1
 8004b02:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b12:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2220      	movs	r2, #32
 8004b18:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d107      	bne.n	8004b32 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0210 	bic.w	r2, r2, #16
 8004b30:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d107      	bne.n	8004b4a <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b40:	4619      	mov	r1, r3
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f7ff fb0e 	bl	8004164 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b48:	e002      	b.n	8004b50 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f7fc f8f6 	bl	8000d3c <HAL_UART_RxCpltCallback>
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d109      	bne.n	8004b82 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b74:	085b      	lsrs	r3, r3, #1
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	4619      	mov	r1, r3
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f7ff faf2 	bl	8004164 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b80:	e002      	b.n	8004b88 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f7ff fada 	bl	800413c <HAL_UART_RxHalfCpltCallback>
}
 8004b88:	bf00      	nop
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ba2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb4:	2b80      	cmp	r3, #128	; 0x80
 8004bb6:	d109      	bne.n	8004bcc <UART_DMAError+0x3c>
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	2b21      	cmp	r3, #33	; 0x21
 8004bbc:	d106      	bne.n	8004bcc <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004bc6:	6978      	ldr	r0, [r7, #20]
 8004bc8:	f7ff ff36 	bl	8004a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b40      	cmp	r3, #64	; 0x40
 8004bd8:	d109      	bne.n	8004bee <UART_DMAError+0x5e>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2b22      	cmp	r3, #34	; 0x22
 8004bde:	d106      	bne.n	8004bee <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004be8:	6978      	ldr	r0, [r7, #20]
 8004bea:	f7ff ff3a 	bl	8004a62 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bf4:	f043 0210 	orr.w	r2, r3, #16
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bfe:	6978      	ldr	r0, [r7, #20]
 8004c00:	f7ff faa6 	bl	8004150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c04:	bf00      	nop
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f7ff fa90 	bl	8004150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c30:	bf00      	nop
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c4e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7fc f887 	bl	8000d70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c62:	bf00      	nop
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
	...

08004c80 <__NVIC_SetPriority>:
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	6039      	str	r1, [r7, #0]
 8004c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	db0a      	blt.n	8004caa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	490c      	ldr	r1, [pc, #48]	; (8004ccc <__NVIC_SetPriority+0x4c>)
 8004c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9e:	0112      	lsls	r2, r2, #4
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004ca8:	e00a      	b.n	8004cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	b2da      	uxtb	r2, r3
 8004cae:	4908      	ldr	r1, [pc, #32]	; (8004cd0 <__NVIC_SetPriority+0x50>)
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	f003 030f 	and.w	r3, r3, #15
 8004cb6:	3b04      	subs	r3, #4
 8004cb8:	0112      	lsls	r2, r2, #4
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	761a      	strb	r2, [r3, #24]
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	e000e100 	.word	0xe000e100
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004cd8:	4b05      	ldr	r3, [pc, #20]	; (8004cf0 <SysTick_Handler+0x1c>)
 8004cda:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004cdc:	f001 fcfe 	bl	80066dc <xTaskGetSchedulerState>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d001      	beq.n	8004cea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004ce6:	f002 fae7 	bl	80072b8 <xPortSysTickHandler>
  }
}
 8004cea:	bf00      	nop
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	e000e010 	.word	0xe000e010

08004cf4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	f06f 0004 	mvn.w	r0, #4
 8004cfe:	f7ff ffbf 	bl	8004c80 <__NVIC_SetPriority>
#endif
}
 8004d02:	bf00      	nop
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d0e:	f3ef 8305 	mrs	r3, IPSR
 8004d12:	603b      	str	r3, [r7, #0]
  return(result);
 8004d14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004d1a:	f06f 0305 	mvn.w	r3, #5
 8004d1e:	607b      	str	r3, [r7, #4]
 8004d20:	e00c      	b.n	8004d3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d22:	4b0a      	ldr	r3, [pc, #40]	; (8004d4c <osKernelInitialize+0x44>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d105      	bne.n	8004d36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004d2a:	4b08      	ldr	r3, [pc, #32]	; (8004d4c <osKernelInitialize+0x44>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	607b      	str	r3, [r7, #4]
 8004d34:	e002      	b.n	8004d3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d3c:	687b      	ldr	r3, [r7, #4]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000094 	.word	0x20000094

08004d50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d56:	f3ef 8305 	mrs	r3, IPSR
 8004d5a:	603b      	str	r3, [r7, #0]
  return(result);
 8004d5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004d62:	f06f 0305 	mvn.w	r3, #5
 8004d66:	607b      	str	r3, [r7, #4]
 8004d68:	e010      	b.n	8004d8c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <osKernelStart+0x48>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d109      	bne.n	8004d86 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004d72:	f7ff ffbf 	bl	8004cf4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004d76:	4b08      	ldr	r3, [pc, #32]	; (8004d98 <osKernelStart+0x48>)
 8004d78:	2202      	movs	r2, #2
 8004d7a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004d7c:	f001 f866 	bl	8005e4c <vTaskStartScheduler>
      stat = osOK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	607b      	str	r3, [r7, #4]
 8004d84:	e002      	b.n	8004d8c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004d86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d8c:	687b      	ldr	r3, [r7, #4]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000094 	.word	0x20000094

08004d9c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08e      	sub	sp, #56	; 0x38
 8004da0:	af04      	add	r7, sp, #16
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dac:	f3ef 8305 	mrs	r3, IPSR
 8004db0:	617b      	str	r3, [r7, #20]
  return(result);
 8004db2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d17e      	bne.n	8004eb6 <osThreadNew+0x11a>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d07b      	beq.n	8004eb6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004dbe:	2380      	movs	r3, #128	; 0x80
 8004dc0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004dc2:	2318      	movs	r3, #24
 8004dc4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004dce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d045      	beq.n	8004e62 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <osThreadNew+0x48>
        name = attr->name;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d008      	beq.n	8004e0a <osThreadNew+0x6e>
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2b38      	cmp	r3, #56	; 0x38
 8004dfc:	d805      	bhi.n	8004e0a <osThreadNew+0x6e>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <osThreadNew+0x72>
        return (NULL);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	e054      	b.n	8004eb8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00e      	beq.n	8004e44 <osThreadNew+0xa8>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	2b5b      	cmp	r3, #91	; 0x5b
 8004e2c:	d90a      	bls.n	8004e44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d006      	beq.n	8004e44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <osThreadNew+0xa8>
        mem = 1;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	61bb      	str	r3, [r7, #24]
 8004e42:	e010      	b.n	8004e66 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10c      	bne.n	8004e66 <osThreadNew+0xca>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d108      	bne.n	8004e66 <osThreadNew+0xca>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d104      	bne.n	8004e66 <osThreadNew+0xca>
          mem = 0;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	61bb      	str	r3, [r7, #24]
 8004e60:	e001      	b.n	8004e66 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004e62:	2300      	movs	r3, #0
 8004e64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d110      	bne.n	8004e8e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e74:	9202      	str	r2, [sp, #8]
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	6a3a      	ldr	r2, [r7, #32]
 8004e80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fe0c 	bl	8005aa0 <xTaskCreateStatic>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	e013      	b.n	8004eb6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d110      	bne.n	8004eb6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	f107 0310 	add.w	r3, r7, #16
 8004e9c:	9301      	str	r3, [sp, #4]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f000 fe57 	bl	8005b5a <xTaskCreate>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d001      	beq.n	8004eb6 <osThreadNew+0x11a>
            hTask = NULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004eb6:	693b      	ldr	r3, [r7, #16]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3728      	adds	r7, #40	; 0x28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ec8:	f3ef 8305 	mrs	r3, IPSR
 8004ecc:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ece:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <osDelay+0x1c>
    stat = osErrorISR;
 8004ed4:	f06f 0305 	mvn.w	r3, #5
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	e007      	b.n	8004eec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <osDelay+0x2c>
      vTaskDelay(ticks);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 ff7c 	bl	8005de4 <vTaskDelay>
    }
  }

  return (stat);
 8004eec:	68fb      	ldr	r3, [r7, #12]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
	...

08004ef8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4a07      	ldr	r2, [pc, #28]	; (8004f24 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	4a06      	ldr	r2, [pc, #24]	; (8004f28 <vApplicationGetIdleTaskMemory+0x30>)
 8004f0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2280      	movs	r2, #128	; 0x80
 8004f14:	601a      	str	r2, [r3, #0]
}
 8004f16:	bf00      	nop
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	20000098 	.word	0x20000098
 8004f28:	200000f4 	.word	0x200000f4

08004f2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	4a07      	ldr	r2, [pc, #28]	; (8004f58 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	4a06      	ldr	r2, [pc, #24]	; (8004f5c <vApplicationGetTimerTaskMemory+0x30>)
 8004f42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f4a:	601a      	str	r2, [r3, #0]
}
 8004f4c:	bf00      	nop
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	200002f4 	.word	0x200002f4
 8004f5c:	20000350 	.word	0x20000350

08004f60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f103 0208 	add.w	r2, r3, #8
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f103 0208 	add.w	r2, r3, #8
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f103 0208 	add.w	r2, r3, #8
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
 8004fc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	1c5a      	adds	r2, r3, #1
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	601a      	str	r2, [r3, #0]
}
 8004ff6:	bf00      	nop
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005002:	b480      	push	{r7}
 8005004:	b085      	sub	sp, #20
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005018:	d103      	bne.n	8005022 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e00c      	b.n	800503c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3308      	adds	r3, #8
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	e002      	b.n	8005030 <vListInsert+0x2e>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	429a      	cmp	r2, r3
 800503a:	d2f6      	bcs.n	800502a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	601a      	str	r2, [r3, #0]
}
 8005068:	bf00      	nop
 800506a:	3714      	adds	r7, #20
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6892      	ldr	r2, [r2, #8]
 800508a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	6852      	ldr	r2, [r2, #4]
 8005094:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	d103      	bne.n	80050a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	1e5a      	subs	r2, r3, #1
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10a      	bne.n	80050f2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80050ee:	bf00      	nop
 80050f0:	e7fe      	b.n	80050f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80050f2:	f002 f84f 	bl	8007194 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fe:	68f9      	ldr	r1, [r7, #12]
 8005100:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005102:	fb01 f303 	mul.w	r3, r1, r3
 8005106:	441a      	add	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005122:	3b01      	subs	r3, #1
 8005124:	68f9      	ldr	r1, [r7, #12]
 8005126:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005128:	fb01 f303 	mul.w	r3, r1, r3
 800512c:	441a      	add	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	22ff      	movs	r2, #255	; 0xff
 8005136:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	22ff      	movs	r2, #255	; 0xff
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d114      	bne.n	8005172 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d01a      	beq.n	8005186 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3310      	adds	r3, #16
 8005154:	4618      	mov	r0, r3
 8005156:	f001 f903 	bl	8006360 <xTaskRemoveFromEventList>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d012      	beq.n	8005186 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005160:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <xQueueGenericReset+0xcc>)
 8005162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	f3bf 8f6f 	isb	sy
 8005170:	e009      	b.n	8005186 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	3310      	adds	r3, #16
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff fef2 	bl	8004f60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	3324      	adds	r3, #36	; 0x24
 8005180:	4618      	mov	r0, r3
 8005182:	f7ff feed 	bl	8004f60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005186:	f002 f835 	bl	80071f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800518a:	2301      	movs	r3, #1
}
 800518c:	4618      	mov	r0, r3
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08e      	sub	sp, #56	; 0x38
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10a      	bne.n	80051c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051be:	bf00      	nop
 80051c0:	e7fe      	b.n	80051c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10a      	bne.n	80051de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051da:	bf00      	nop
 80051dc:	e7fe      	b.n	80051dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d002      	beq.n	80051ea <xQueueGenericCreateStatic+0x52>
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <xQueueGenericCreateStatic+0x56>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e000      	b.n	80051f0 <xQueueGenericCreateStatic+0x58>
 80051ee:	2300      	movs	r3, #0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f8:	f383 8811 	msr	BASEPRI, r3
 80051fc:	f3bf 8f6f 	isb	sy
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	623b      	str	r3, [r7, #32]
}
 8005206:	bf00      	nop
 8005208:	e7fe      	b.n	8005208 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d102      	bne.n	8005216 <xQueueGenericCreateStatic+0x7e>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <xQueueGenericCreateStatic+0x82>
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <xQueueGenericCreateStatic+0x84>
 800521a:	2300      	movs	r3, #0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	61fb      	str	r3, [r7, #28]
}
 8005232:	bf00      	nop
 8005234:	e7fe      	b.n	8005234 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005236:	2350      	movs	r3, #80	; 0x50
 8005238:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2b50      	cmp	r3, #80	; 0x50
 800523e:	d00a      	beq.n	8005256 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	61bb      	str	r3, [r7, #24]
}
 8005252:	bf00      	nop
 8005254:	e7fe      	b.n	8005254 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005256:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800525c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00d      	beq.n	800527e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800526a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800526e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	4613      	mov	r3, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 f805 	bl	8005288 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800527e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005280:	4618      	mov	r0, r3
 8005282:	3730      	adds	r7, #48	; 0x30
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d103      	bne.n	80052a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	e002      	b.n	80052aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80052b6:	2101      	movs	r1, #1
 80052b8:	69b8      	ldr	r0, [r7, #24]
 80052ba:	f7ff ff05 	bl	80050c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	78fa      	ldrb	r2, [r7, #3]
 80052c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80052c6:	bf00      	nop
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08e      	sub	sp, #56	; 0x38
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80052de:	2300      	movs	r3, #0
 80052e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80052e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d10a      	bne.n	8005302 <xQueueGenericSend+0x32>
	__asm volatile
 80052ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f0:	f383 8811 	msr	BASEPRI, r3
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80052fe:	bf00      	nop
 8005300:	e7fe      	b.n	8005300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d103      	bne.n	8005310 <xQueueGenericSend+0x40>
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <xQueueGenericSend+0x44>
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <xQueueGenericSend+0x46>
 8005314:	2300      	movs	r3, #0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10a      	bne.n	8005330 <xQueueGenericSend+0x60>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800532c:	bf00      	nop
 800532e:	e7fe      	b.n	800532e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	2b02      	cmp	r3, #2
 8005334:	d103      	bne.n	800533e <xQueueGenericSend+0x6e>
 8005336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800533a:	2b01      	cmp	r3, #1
 800533c:	d101      	bne.n	8005342 <xQueueGenericSend+0x72>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <xQueueGenericSend+0x74>
 8005342:	2300      	movs	r3, #0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10a      	bne.n	800535e <xQueueGenericSend+0x8e>
	__asm volatile
 8005348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534c:	f383 8811 	msr	BASEPRI, r3
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	623b      	str	r3, [r7, #32]
}
 800535a:	bf00      	nop
 800535c:	e7fe      	b.n	800535c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800535e:	f001 f9bd 	bl	80066dc <xTaskGetSchedulerState>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d102      	bne.n	800536e <xQueueGenericSend+0x9e>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d101      	bne.n	8005372 <xQueueGenericSend+0xa2>
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <xQueueGenericSend+0xa4>
 8005372:	2300      	movs	r3, #0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d10a      	bne.n	800538e <xQueueGenericSend+0xbe>
	__asm volatile
 8005378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800537c:	f383 8811 	msr	BASEPRI, r3
 8005380:	f3bf 8f6f 	isb	sy
 8005384:	f3bf 8f4f 	dsb	sy
 8005388:	61fb      	str	r3, [r7, #28]
}
 800538a:	bf00      	nop
 800538c:	e7fe      	b.n	800538c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800538e:	f001 ff01 	bl	8007194 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005394:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539a:	429a      	cmp	r2, r3
 800539c:	d302      	bcc.n	80053a4 <xQueueGenericSend+0xd4>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d129      	bne.n	80053f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	68b9      	ldr	r1, [r7, #8]
 80053a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053aa:	f000 fa0b 	bl	80057c4 <prvCopyDataToQueue>
 80053ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d010      	beq.n	80053da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ba:	3324      	adds	r3, #36	; 0x24
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 ffcf 	bl	8006360 <xTaskRemoveFromEventList>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d013      	beq.n	80053f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053c8:	4b3f      	ldr	r3, [pc, #252]	; (80054c8 <xQueueGenericSend+0x1f8>)
 80053ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	f3bf 8f4f 	dsb	sy
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	e00a      	b.n	80053f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80053da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d007      	beq.n	80053f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053e0:	4b39      	ldr	r3, [pc, #228]	; (80054c8 <xQueueGenericSend+0x1f8>)
 80053e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053e6:	601a      	str	r2, [r3, #0]
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053f0:	f001 ff00 	bl	80071f4 <vPortExitCritical>
				return pdPASS;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e063      	b.n	80054c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d103      	bne.n	8005406 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053fe:	f001 fef9 	bl	80071f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005402:	2300      	movs	r3, #0
 8005404:	e05c      	b.n	80054c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005408:	2b00      	cmp	r3, #0
 800540a:	d106      	bne.n	800541a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800540c:	f107 0314 	add.w	r3, r7, #20
 8005410:	4618      	mov	r0, r3
 8005412:	f001 f809 	bl	8006428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005416:	2301      	movs	r3, #1
 8005418:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800541a:	f001 feeb 	bl	80071f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800541e:	f000 fd7b 	bl	8005f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005422:	f001 feb7 	bl	8007194 <vPortEnterCritical>
 8005426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005428:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800542c:	b25b      	sxtb	r3, r3
 800542e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005432:	d103      	bne.n	800543c <xQueueGenericSend+0x16c>
 8005434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005442:	b25b      	sxtb	r3, r3
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005448:	d103      	bne.n	8005452 <xQueueGenericSend+0x182>
 800544a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005452:	f001 fecf 	bl	80071f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005456:	1d3a      	adds	r2, r7, #4
 8005458:	f107 0314 	add.w	r3, r7, #20
 800545c:	4611      	mov	r1, r2
 800545e:	4618      	mov	r0, r3
 8005460:	f000 fff8 	bl	8006454 <xTaskCheckForTimeOut>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d124      	bne.n	80054b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800546a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800546c:	f000 faa2 	bl	80059b4 <prvIsQueueFull>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d018      	beq.n	80054a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005478:	3310      	adds	r3, #16
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	4611      	mov	r1, r2
 800547e:	4618      	mov	r0, r3
 8005480:	f000 ff1e 	bl	80062c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005484:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005486:	f000 fa2d 	bl	80058e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800548a:	f000 fd53 	bl	8005f34 <xTaskResumeAll>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	f47f af7c 	bne.w	800538e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005496:	4b0c      	ldr	r3, [pc, #48]	; (80054c8 <xQueueGenericSend+0x1f8>)
 8005498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	e772      	b.n	800538e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80054a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054aa:	f000 fa1b 	bl	80058e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054ae:	f000 fd41 	bl	8005f34 <xTaskResumeAll>
 80054b2:	e76c      	b.n	800538e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054b6:	f000 fa15 	bl	80058e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054ba:	f000 fd3b 	bl	8005f34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3738      	adds	r7, #56	; 0x38
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	e000ed04 	.word	0xe000ed04

080054cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b090      	sub	sp, #64	; 0x40
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
 80054d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80054de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d10a      	bne.n	80054fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80054e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e8:	f383 8811 	msr	BASEPRI, r3
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80054f6:	bf00      	nop
 80054f8:	e7fe      	b.n	80054f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d103      	bne.n	8005508 <xQueueGenericSendFromISR+0x3c>
 8005500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <xQueueGenericSendFromISR+0x40>
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <xQueueGenericSendFromISR+0x42>
 800550c:	2300      	movs	r3, #0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10a      	bne.n	8005528 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005516:	f383 8811 	msr	BASEPRI, r3
 800551a:	f3bf 8f6f 	isb	sy
 800551e:	f3bf 8f4f 	dsb	sy
 8005522:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005524:	bf00      	nop
 8005526:	e7fe      	b.n	8005526 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	2b02      	cmp	r3, #2
 800552c:	d103      	bne.n	8005536 <xQueueGenericSendFromISR+0x6a>
 800552e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005532:	2b01      	cmp	r3, #1
 8005534:	d101      	bne.n	800553a <xQueueGenericSendFromISR+0x6e>
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <xQueueGenericSendFromISR+0x70>
 800553a:	2300      	movs	r3, #0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d10a      	bne.n	8005556 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	623b      	str	r3, [r7, #32]
}
 8005552:	bf00      	nop
 8005554:	e7fe      	b.n	8005554 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005556:	f001 feff 	bl	8007358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800555a:	f3ef 8211 	mrs	r2, BASEPRI
 800555e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005562:	f383 8811 	msr	BASEPRI, r3
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	f3bf 8f4f 	dsb	sy
 800556e:	61fa      	str	r2, [r7, #28]
 8005570:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005572:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005574:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800557a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800557c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800557e:	429a      	cmp	r2, r3
 8005580:	d302      	bcc.n	8005588 <xQueueGenericSendFromISR+0xbc>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b02      	cmp	r3, #2
 8005586:	d12f      	bne.n	80055e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800558a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800558e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005596:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	68b9      	ldr	r1, [r7, #8]
 800559c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800559e:	f000 f911 	bl	80057c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80055a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80055a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055aa:	d112      	bne.n	80055d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d016      	beq.n	80055e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b6:	3324      	adds	r3, #36	; 0x24
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fed1 	bl	8006360 <xTaskRemoveFromEventList>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00e      	beq.n	80055e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00b      	beq.n	80055e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	e007      	b.n	80055e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80055d6:	3301      	adds	r3, #1
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	b25a      	sxtb	r2, r3
 80055dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80055e2:	2301      	movs	r3, #1
 80055e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80055e6:	e001      	b.n	80055ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055e8:	2300      	movs	r3, #0
 80055ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80055f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3740      	adds	r7, #64	; 0x40
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
	...

08005604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b08c      	sub	sp, #48	; 0x30
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005610:	2300      	movs	r3, #0
 8005612:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10a      	bne.n	8005634 <xQueueReceive+0x30>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	623b      	str	r3, [r7, #32]
}
 8005630:	bf00      	nop
 8005632:	e7fe      	b.n	8005632 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d103      	bne.n	8005642 <xQueueReceive+0x3e>
 800563a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <xQueueReceive+0x42>
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <xQueueReceive+0x44>
 8005646:	2300      	movs	r3, #0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10a      	bne.n	8005662 <xQueueReceive+0x5e>
	__asm volatile
 800564c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005650:	f383 8811 	msr	BASEPRI, r3
 8005654:	f3bf 8f6f 	isb	sy
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	61fb      	str	r3, [r7, #28]
}
 800565e:	bf00      	nop
 8005660:	e7fe      	b.n	8005660 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005662:	f001 f83b 	bl	80066dc <xTaskGetSchedulerState>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d102      	bne.n	8005672 <xQueueReceive+0x6e>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <xQueueReceive+0x72>
 8005672:	2301      	movs	r3, #1
 8005674:	e000      	b.n	8005678 <xQueueReceive+0x74>
 8005676:	2300      	movs	r3, #0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d10a      	bne.n	8005692 <xQueueReceive+0x8e>
	__asm volatile
 800567c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005680:	f383 8811 	msr	BASEPRI, r3
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	f3bf 8f4f 	dsb	sy
 800568c:	61bb      	str	r3, [r7, #24]
}
 800568e:	bf00      	nop
 8005690:	e7fe      	b.n	8005690 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005692:	f001 fd7f 	bl	8007194 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d01f      	beq.n	80056e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056a2:	68b9      	ldr	r1, [r7, #8]
 80056a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056a6:	f000 f8f7 	bl	8005898 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ac:	1e5a      	subs	r2, r3, #1
 80056ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00f      	beq.n	80056da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056bc:	3310      	adds	r3, #16
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 fe4e 	bl	8006360 <xTaskRemoveFromEventList>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d007      	beq.n	80056da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056ca:	4b3d      	ldr	r3, [pc, #244]	; (80057c0 <xQueueReceive+0x1bc>)
 80056cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056d0:	601a      	str	r2, [r3, #0]
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056da:	f001 fd8b 	bl	80071f4 <vPortExitCritical>
				return pdPASS;
 80056de:	2301      	movs	r3, #1
 80056e0:	e069      	b.n	80057b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d103      	bne.n	80056f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056e8:	f001 fd84 	bl	80071f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056ec:	2300      	movs	r3, #0
 80056ee:	e062      	b.n	80057b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d106      	bne.n	8005704 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056f6:	f107 0310 	add.w	r3, r7, #16
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fe94 	bl	8006428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005700:	2301      	movs	r3, #1
 8005702:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005704:	f001 fd76 	bl	80071f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005708:	f000 fc06 	bl	8005f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800570c:	f001 fd42 	bl	8007194 <vPortEnterCritical>
 8005710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005716:	b25b      	sxtb	r3, r3
 8005718:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800571c:	d103      	bne.n	8005726 <xQueueReceive+0x122>
 800571e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800572c:	b25b      	sxtb	r3, r3
 800572e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005732:	d103      	bne.n	800573c <xQueueReceive+0x138>
 8005734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005736:	2200      	movs	r2, #0
 8005738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800573c:	f001 fd5a 	bl	80071f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005740:	1d3a      	adds	r2, r7, #4
 8005742:	f107 0310 	add.w	r3, r7, #16
 8005746:	4611      	mov	r1, r2
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fe83 	bl	8006454 <xTaskCheckForTimeOut>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d123      	bne.n	800579c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005754:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005756:	f000 f917 	bl	8005988 <prvIsQueueEmpty>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d017      	beq.n	8005790 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005762:	3324      	adds	r3, #36	; 0x24
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	4611      	mov	r1, r2
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fda9 	bl	80062c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800576e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005770:	f000 f8b8 	bl	80058e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005774:	f000 fbde 	bl	8005f34 <xTaskResumeAll>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d189      	bne.n	8005692 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800577e:	4b10      	ldr	r3, [pc, #64]	; (80057c0 <xQueueReceive+0x1bc>)
 8005780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005784:	601a      	str	r2, [r3, #0]
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	e780      	b.n	8005692 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005792:	f000 f8a7 	bl	80058e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005796:	f000 fbcd 	bl	8005f34 <xTaskResumeAll>
 800579a:	e77a      	b.n	8005692 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800579c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800579e:	f000 f8a1 	bl	80058e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057a2:	f000 fbc7 	bl	8005f34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057a8:	f000 f8ee 	bl	8005988 <prvIsQueueEmpty>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f43f af6f 	beq.w	8005692 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3730      	adds	r7, #48	; 0x30
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	e000ed04 	.word	0xe000ed04

080057c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80057d0:	2300      	movs	r3, #0
 80057d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10d      	bne.n	80057fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d14d      	bne.n	8005886 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 ff92 	bl	8006718 <xTaskPriorityDisinherit>
 80057f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	609a      	str	r2, [r3, #8]
 80057fc:	e043      	b.n	8005886 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d119      	bne.n	8005838 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6858      	ldr	r0, [r3, #4]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580c:	461a      	mov	r2, r3
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	f001 fff6 	bl	8007800 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581c:	441a      	add	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	429a      	cmp	r2, r3
 800582c:	d32b      	bcc.n	8005886 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	605a      	str	r2, [r3, #4]
 8005836:	e026      	b.n	8005886 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	68d8      	ldr	r0, [r3, #12]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	461a      	mov	r2, r3
 8005842:	68b9      	ldr	r1, [r7, #8]
 8005844:	f001 ffdc 	bl	8007800 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	425b      	negs	r3, r3
 8005852:	441a      	add	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	68da      	ldr	r2, [r3, #12]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d207      	bcs.n	8005874 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	425b      	negs	r3, r3
 800586e:	441a      	add	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b02      	cmp	r3, #2
 8005878:	d105      	bne.n	8005886 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	3b01      	subs	r3, #1
 8005884:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	1c5a      	adds	r2, r3, #1
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800588e:	697b      	ldr	r3, [r7, #20]
}
 8005890:	4618      	mov	r0, r3
 8005892:	3718      	adds	r7, #24
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d018      	beq.n	80058dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b2:	441a      	add	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d303      	bcc.n	80058cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68d9      	ldr	r1, [r3, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d4:	461a      	mov	r2, r3
 80058d6:	6838      	ldr	r0, [r7, #0]
 80058d8:	f001 ff92 	bl	8007800 <memcpy>
	}
}
 80058dc:	bf00      	nop
 80058de:	3708      	adds	r7, #8
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80058ec:	f001 fc52 	bl	8007194 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058f8:	e011      	b.n	800591e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d012      	beq.n	8005928 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	3324      	adds	r3, #36	; 0x24
 8005906:	4618      	mov	r0, r3
 8005908:	f000 fd2a 	bl	8006360 <xTaskRemoveFromEventList>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005912:	f000 fe01 	bl	8006518 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005916:	7bfb      	ldrb	r3, [r7, #15]
 8005918:	3b01      	subs	r3, #1
 800591a:	b2db      	uxtb	r3, r3
 800591c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800591e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005922:	2b00      	cmp	r3, #0
 8005924:	dce9      	bgt.n	80058fa <prvUnlockQueue+0x16>
 8005926:	e000      	b.n	800592a <prvUnlockQueue+0x46>
					break;
 8005928:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	22ff      	movs	r2, #255	; 0xff
 800592e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005932:	f001 fc5f 	bl	80071f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005936:	f001 fc2d 	bl	8007194 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005940:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005942:	e011      	b.n	8005968 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d012      	beq.n	8005972 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	3310      	adds	r3, #16
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fd05 	bl	8006360 <xTaskRemoveFromEventList>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800595c:	f000 fddc 	bl	8006518 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005960:	7bbb      	ldrb	r3, [r7, #14]
 8005962:	3b01      	subs	r3, #1
 8005964:	b2db      	uxtb	r3, r3
 8005966:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005968:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800596c:	2b00      	cmp	r3, #0
 800596e:	dce9      	bgt.n	8005944 <prvUnlockQueue+0x60>
 8005970:	e000      	b.n	8005974 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005972:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	22ff      	movs	r2, #255	; 0xff
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800597c:	f001 fc3a 	bl	80071f4 <vPortExitCritical>
}
 8005980:	bf00      	nop
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005990:	f001 fc00 	bl	8007194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005998:	2b00      	cmp	r3, #0
 800599a:	d102      	bne.n	80059a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800599c:	2301      	movs	r3, #1
 800599e:	60fb      	str	r3, [r7, #12]
 80059a0:	e001      	b.n	80059a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80059a2:	2300      	movs	r3, #0
 80059a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059a6:	f001 fc25 	bl	80071f4 <vPortExitCritical>

	return xReturn;
 80059aa:	68fb      	ldr	r3, [r7, #12]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059bc:	f001 fbea 	bl	8007194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d102      	bne.n	80059d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80059cc:	2301      	movs	r3, #1
 80059ce:	60fb      	str	r3, [r7, #12]
 80059d0:	e001      	b.n	80059d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80059d2:	2300      	movs	r3, #0
 80059d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059d6:	f001 fc0d 	bl	80071f4 <vPortExitCritical>

	return xReturn;
 80059da:	68fb      	ldr	r3, [r7, #12]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059ee:	2300      	movs	r3, #0
 80059f0:	60fb      	str	r3, [r7, #12]
 80059f2:	e014      	b.n	8005a1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80059f4:	4a0f      	ldr	r2, [pc, #60]	; (8005a34 <vQueueAddToRegistry+0x50>)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10b      	bne.n	8005a18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a00:	490c      	ldr	r1, [pc, #48]	; (8005a34 <vQueueAddToRegistry+0x50>)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a0a:	4a0a      	ldr	r2, [pc, #40]	; (8005a34 <vQueueAddToRegistry+0x50>)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	4413      	add	r3, r2
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a16:	e006      	b.n	8005a26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2b07      	cmp	r3, #7
 8005a22:	d9e7      	bls.n	80059f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005a24:	bf00      	nop
 8005a26:	bf00      	nop
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	20001c64 	.word	0x20001c64

08005a38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a48:	f001 fba4 	bl	8007194 <vPortEnterCritical>
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a52:	b25b      	sxtb	r3, r3
 8005a54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a58:	d103      	bne.n	8005a62 <vQueueWaitForMessageRestricted+0x2a>
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a68:	b25b      	sxtb	r3, r3
 8005a6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a6e:	d103      	bne.n	8005a78 <vQueueWaitForMessageRestricted+0x40>
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a78:	f001 fbbc 	bl	80071f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d106      	bne.n	8005a92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	3324      	adds	r3, #36	; 0x24
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f000 fc3b 	bl	8006308 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a92:	6978      	ldr	r0, [r7, #20]
 8005a94:	f7ff ff26 	bl	80058e4 <prvUnlockQueue>
	}
 8005a98:	bf00      	nop
 8005a9a:	3718      	adds	r7, #24
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08e      	sub	sp, #56	; 0x38
 8005aa4:	af04      	add	r7, sp, #16
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
 8005aac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10a      	bne.n	8005aca <xTaskCreateStatic+0x2a>
	__asm volatile
 8005ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	623b      	str	r3, [r7, #32]
}
 8005ac6:	bf00      	nop
 8005ac8:	e7fe      	b.n	8005ac8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10a      	bne.n	8005ae6 <xTaskCreateStatic+0x46>
	__asm volatile
 8005ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad4:	f383 8811 	msr	BASEPRI, r3
 8005ad8:	f3bf 8f6f 	isb	sy
 8005adc:	f3bf 8f4f 	dsb	sy
 8005ae0:	61fb      	str	r3, [r7, #28]
}
 8005ae2:	bf00      	nop
 8005ae4:	e7fe      	b.n	8005ae4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ae6:	235c      	movs	r3, #92	; 0x5c
 8005ae8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	2b5c      	cmp	r3, #92	; 0x5c
 8005aee:	d00a      	beq.n	8005b06 <xTaskCreateStatic+0x66>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	61bb      	str	r3, [r7, #24]
}
 8005b02:	bf00      	nop
 8005b04:	e7fe      	b.n	8005b04 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d01e      	beq.n	8005b4c <xTaskCreateStatic+0xac>
 8005b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01b      	beq.n	8005b4c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b16:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b1c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	2202      	movs	r2, #2
 8005b22:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b26:	2300      	movs	r3, #0
 8005b28:	9303      	str	r3, [sp, #12]
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2c:	9302      	str	r3, [sp, #8]
 8005b2e:	f107 0314 	add.w	r3, r7, #20
 8005b32:	9301      	str	r3, [sp, #4]
 8005b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	68b9      	ldr	r1, [r7, #8]
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f850 	bl	8005be4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b46:	f000 f8dd 	bl	8005d04 <prvAddNewTaskToReadyList>
 8005b4a:	e001      	b.n	8005b50 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b50:	697b      	ldr	r3, [r7, #20]
	}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3728      	adds	r7, #40	; 0x28
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b08c      	sub	sp, #48	; 0x30
 8005b5e:	af04      	add	r7, sp, #16
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	603b      	str	r3, [r7, #0]
 8005b66:	4613      	mov	r3, r2
 8005b68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b6a:	88fb      	ldrh	r3, [r7, #6]
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f001 fc32 	bl	80073d8 <pvPortMalloc>
 8005b74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00e      	beq.n	8005b9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b7c:	205c      	movs	r0, #92	; 0x5c
 8005b7e:	f001 fc2b 	bl	80073d8 <pvPortMalloc>
 8005b82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	631a      	str	r2, [r3, #48]	; 0x30
 8005b90:	e005      	b.n	8005b9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b92:	6978      	ldr	r0, [r7, #20]
 8005b94:	f001 fcec 	bl	8007570 <vPortFree>
 8005b98:	e001      	b.n	8005b9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d017      	beq.n	8005bd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005bac:	88fa      	ldrh	r2, [r7, #6]
 8005bae:	2300      	movs	r3, #0
 8005bb0:	9303      	str	r3, [sp, #12]
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	9302      	str	r3, [sp, #8]
 8005bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb8:	9301      	str	r3, [sp, #4]
 8005bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68b9      	ldr	r1, [r7, #8]
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 f80e 	bl	8005be4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bc8:	69f8      	ldr	r0, [r7, #28]
 8005bca:	f000 f89b 	bl	8005d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	e002      	b.n	8005bda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005bd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005bd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bda:	69bb      	ldr	r3, [r7, #24]
	}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3720      	adds	r7, #32
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bf4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	21a5      	movs	r1, #165	; 0xa5
 8005bfe:	f001 fe0d 	bl	800781c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	f023 0307 	bic.w	r3, r3, #7
 8005c1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	f003 0307 	and.w	r3, r3, #7
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00a      	beq.n	8005c3c <prvInitialiseNewTask+0x58>
	__asm volatile
 8005c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2a:	f383 8811 	msr	BASEPRI, r3
 8005c2e:	f3bf 8f6f 	isb	sy
 8005c32:	f3bf 8f4f 	dsb	sy
 8005c36:	617b      	str	r3, [r7, #20]
}
 8005c38:	bf00      	nop
 8005c3a:	e7fe      	b.n	8005c3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d01f      	beq.n	8005c82 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c42:	2300      	movs	r3, #0
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	e012      	b.n	8005c6e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c48:	68ba      	ldr	r2, [r7, #8]
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	7819      	ldrb	r1, [r3, #0]
 8005c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	4413      	add	r3, r2
 8005c56:	3334      	adds	r3, #52	; 0x34
 8005c58:	460a      	mov	r2, r1
 8005c5a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	4413      	add	r3, r2
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d006      	beq.n	8005c76 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	2b0f      	cmp	r3, #15
 8005c72:	d9e9      	bls.n	8005c48 <prvInitialiseNewTask+0x64>
 8005c74:	e000      	b.n	8005c78 <prvInitialiseNewTask+0x94>
			{
				break;
 8005c76:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c80:	e003      	b.n	8005c8a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8c:	2b37      	cmp	r3, #55	; 0x37
 8005c8e:	d901      	bls.n	8005c94 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c90:	2337      	movs	r3, #55	; 0x37
 8005c92:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c98:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c9e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca8:	3304      	adds	r3, #4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7ff f978 	bl	8004fa0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb2:	3318      	adds	r3, #24
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff f973 	bl	8004fa0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ccc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	68f9      	ldr	r1, [r7, #12]
 8005ce2:	69b8      	ldr	r0, [r7, #24]
 8005ce4:	f001 f928 	bl	8006f38 <pxPortInitialiseStack>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d002      	beq.n	8005cfa <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cfa:	bf00      	nop
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
	...

08005d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d0c:	f001 fa42 	bl	8007194 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d10:	4b2d      	ldr	r3, [pc, #180]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	4a2c      	ldr	r2, [pc, #176]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d1a:	4b2c      	ldr	r3, [pc, #176]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d109      	bne.n	8005d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d22:	4a2a      	ldr	r2, [pc, #168]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d28:	4b27      	ldr	r3, [pc, #156]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d110      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d30:	f000 fc16 	bl	8006560 <prvInitialiseTaskLists>
 8005d34:	e00d      	b.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d36:	4b26      	ldr	r3, [pc, #152]	; (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d3e:	4b23      	ldr	r3, [pc, #140]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d802      	bhi.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d4c:	4a1f      	ldr	r2, [pc, #124]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d52:	4b20      	ldr	r3, [pc, #128]	; (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3301      	adds	r3, #1
 8005d58:	4a1e      	ldr	r2, [pc, #120]	; (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005d5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d5c:	4b1d      	ldr	r3, [pc, #116]	; (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d68:	4b1b      	ldr	r3, [pc, #108]	; (8005dd8 <prvAddNewTaskToReadyList+0xd4>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d903      	bls.n	8005d78 <prvAddNewTaskToReadyList+0x74>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d74:	4a18      	ldr	r2, [pc, #96]	; (8005dd8 <prvAddNewTaskToReadyList+0xd4>)
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	4413      	add	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	4a15      	ldr	r2, [pc, #84]	; (8005ddc <prvAddNewTaskToReadyList+0xd8>)
 8005d86:	441a      	add	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	f7ff f913 	bl	8004fba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d94:	f001 fa2e 	bl	80071f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d98:	4b0d      	ldr	r3, [pc, #52]	; (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00e      	beq.n	8005dbe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005da0:	4b0a      	ldr	r3, [pc, #40]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d207      	bcs.n	8005dbe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005dae:	4b0c      	ldr	r3, [pc, #48]	; (8005de0 <prvAddNewTaskToReadyList+0xdc>)
 8005db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dbe:	bf00      	nop
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000c24 	.word	0x20000c24
 8005dcc:	20000750 	.word	0x20000750
 8005dd0:	20000c30 	.word	0x20000c30
 8005dd4:	20000c40 	.word	0x20000c40
 8005dd8:	20000c2c 	.word	0x20000c2c
 8005ddc:	20000754 	.word	0x20000754
 8005de0:	e000ed04 	.word	0xe000ed04

08005de4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005dec:	2300      	movs	r3, #0
 8005dee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d017      	beq.n	8005e26 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005df6:	4b13      	ldr	r3, [pc, #76]	; (8005e44 <vTaskDelay+0x60>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00a      	beq.n	8005e14 <vTaskDelay+0x30>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	60bb      	str	r3, [r7, #8]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e14:	f000 f880 	bl	8005f18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e18:	2100      	movs	r1, #0
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fcea 	bl	80067f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e20:	f000 f888 	bl	8005f34 <xTaskResumeAll>
 8005e24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d107      	bne.n	8005e3c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005e2c:	4b06      	ldr	r3, [pc, #24]	; (8005e48 <vTaskDelay+0x64>)
 8005e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e3c:	bf00      	nop
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20000c4c 	.word	0x20000c4c
 8005e48:	e000ed04 	.word	0xe000ed04

08005e4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b08a      	sub	sp, #40	; 0x28
 8005e50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e5a:	463a      	mov	r2, r7
 8005e5c:	1d39      	adds	r1, r7, #4
 8005e5e:	f107 0308 	add.w	r3, r7, #8
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff f848 	bl	8004ef8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e68:	6839      	ldr	r1, [r7, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	9202      	str	r2, [sp, #8]
 8005e70:	9301      	str	r3, [sp, #4]
 8005e72:	2300      	movs	r3, #0
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	2300      	movs	r3, #0
 8005e78:	460a      	mov	r2, r1
 8005e7a:	4921      	ldr	r1, [pc, #132]	; (8005f00 <vTaskStartScheduler+0xb4>)
 8005e7c:	4821      	ldr	r0, [pc, #132]	; (8005f04 <vTaskStartScheduler+0xb8>)
 8005e7e:	f7ff fe0f 	bl	8005aa0 <xTaskCreateStatic>
 8005e82:	4603      	mov	r3, r0
 8005e84:	4a20      	ldr	r2, [pc, #128]	; (8005f08 <vTaskStartScheduler+0xbc>)
 8005e86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e88:	4b1f      	ldr	r3, [pc, #124]	; (8005f08 <vTaskStartScheduler+0xbc>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e90:	2301      	movs	r3, #1
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	e001      	b.n	8005e9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d102      	bne.n	8005ea6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ea0:	f000 fcfc 	bl	800689c <xTimerCreateTimerTask>
 8005ea4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d116      	bne.n	8005eda <vTaskStartScheduler+0x8e>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	613b      	str	r3, [r7, #16]
}
 8005ebe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ec0:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <vTaskStartScheduler+0xc0>)
 8005ec2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ec6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ec8:	4b11      	ldr	r3, [pc, #68]	; (8005f10 <vTaskStartScheduler+0xc4>)
 8005eca:	2201      	movs	r2, #1
 8005ecc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ece:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <vTaskStartScheduler+0xc8>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ed4:	f001 f8bc 	bl	8007050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ed8:	e00e      	b.n	8005ef8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ee0:	d10a      	bne.n	8005ef8 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	60fb      	str	r3, [r7, #12]
}
 8005ef4:	bf00      	nop
 8005ef6:	e7fe      	b.n	8005ef6 <vTaskStartScheduler+0xaa>
}
 8005ef8:	bf00      	nop
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	080089c8 	.word	0x080089c8
 8005f04:	08006531 	.word	0x08006531
 8005f08:	20000c48 	.word	0x20000c48
 8005f0c:	20000c44 	.word	0x20000c44
 8005f10:	20000c30 	.word	0x20000c30
 8005f14:	20000c28 	.word	0x20000c28

08005f18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f18:	b480      	push	{r7}
 8005f1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f1c:	4b04      	ldr	r3, [pc, #16]	; (8005f30 <vTaskSuspendAll+0x18>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	3301      	adds	r3, #1
 8005f22:	4a03      	ldr	r2, [pc, #12]	; (8005f30 <vTaskSuspendAll+0x18>)
 8005f24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f26:	bf00      	nop
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	20000c4c 	.word	0x20000c4c

08005f34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f42:	4b42      	ldr	r3, [pc, #264]	; (800604c <xTaskResumeAll+0x118>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10a      	bne.n	8005f60 <xTaskResumeAll+0x2c>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	603b      	str	r3, [r7, #0]
}
 8005f5c:	bf00      	nop
 8005f5e:	e7fe      	b.n	8005f5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f60:	f001 f918 	bl	8007194 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f64:	4b39      	ldr	r3, [pc, #228]	; (800604c <xTaskResumeAll+0x118>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	4a38      	ldr	r2, [pc, #224]	; (800604c <xTaskResumeAll+0x118>)
 8005f6c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6e:	4b37      	ldr	r3, [pc, #220]	; (800604c <xTaskResumeAll+0x118>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d162      	bne.n	800603c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f76:	4b36      	ldr	r3, [pc, #216]	; (8006050 <xTaskResumeAll+0x11c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d05e      	beq.n	800603c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f7e:	e02f      	b.n	8005fe0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f80:	4b34      	ldr	r3, [pc, #208]	; (8006054 <xTaskResumeAll+0x120>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	3318      	adds	r3, #24
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7ff f871 	bl	8005074 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3304      	adds	r3, #4
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff f86c 	bl	8005074 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fa0:	4b2d      	ldr	r3, [pc, #180]	; (8006058 <xTaskResumeAll+0x124>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d903      	bls.n	8005fb0 <xTaskResumeAll+0x7c>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fac:	4a2a      	ldr	r2, [pc, #168]	; (8006058 <xTaskResumeAll+0x124>)
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4a27      	ldr	r2, [pc, #156]	; (800605c <xTaskResumeAll+0x128>)
 8005fbe:	441a      	add	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	f7fe fff7 	bl	8004fba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd0:	4b23      	ldr	r3, [pc, #140]	; (8006060 <xTaskResumeAll+0x12c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d302      	bcc.n	8005fe0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fda:	4b22      	ldr	r3, [pc, #136]	; (8006064 <xTaskResumeAll+0x130>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fe0:	4b1c      	ldr	r3, [pc, #112]	; (8006054 <xTaskResumeAll+0x120>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1cb      	bne.n	8005f80 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fee:	f000 fb55 	bl	800669c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ff2:	4b1d      	ldr	r3, [pc, #116]	; (8006068 <xTaskResumeAll+0x134>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d010      	beq.n	8006020 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ffe:	f000 f847 	bl	8006090 <xTaskIncrementTick>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d002      	beq.n	800600e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006008:	4b16      	ldr	r3, [pc, #88]	; (8006064 <xTaskResumeAll+0x130>)
 800600a:	2201      	movs	r2, #1
 800600c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	3b01      	subs	r3, #1
 8006012:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1f1      	bne.n	8005ffe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800601a:	4b13      	ldr	r3, [pc, #76]	; (8006068 <xTaskResumeAll+0x134>)
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006020:	4b10      	ldr	r3, [pc, #64]	; (8006064 <xTaskResumeAll+0x130>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d009      	beq.n	800603c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006028:	2301      	movs	r3, #1
 800602a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800602c:	4b0f      	ldr	r3, [pc, #60]	; (800606c <xTaskResumeAll+0x138>)
 800602e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800603c:	f001 f8da 	bl	80071f4 <vPortExitCritical>

	return xAlreadyYielded;
 8006040:	68bb      	ldr	r3, [r7, #8]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	20000c4c 	.word	0x20000c4c
 8006050:	20000c24 	.word	0x20000c24
 8006054:	20000be4 	.word	0x20000be4
 8006058:	20000c2c 	.word	0x20000c2c
 800605c:	20000754 	.word	0x20000754
 8006060:	20000750 	.word	0x20000750
 8006064:	20000c38 	.word	0x20000c38
 8006068:	20000c34 	.word	0x20000c34
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006076:	4b05      	ldr	r3, [pc, #20]	; (800608c <xTaskGetTickCount+0x1c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800607c:	687b      	ldr	r3, [r7, #4]
}
 800607e:	4618      	mov	r0, r3
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	20000c28 	.word	0x20000c28

08006090 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006096:	2300      	movs	r3, #0
 8006098:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800609a:	4b4f      	ldr	r3, [pc, #316]	; (80061d8 <xTaskIncrementTick+0x148>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f040 808f 	bne.w	80061c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060a4:	4b4d      	ldr	r3, [pc, #308]	; (80061dc <xTaskIncrementTick+0x14c>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3301      	adds	r3, #1
 80060aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060ac:	4a4b      	ldr	r2, [pc, #300]	; (80061dc <xTaskIncrementTick+0x14c>)
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d120      	bne.n	80060fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80060b8:	4b49      	ldr	r3, [pc, #292]	; (80061e0 <xTaskIncrementTick+0x150>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00a      	beq.n	80060d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	603b      	str	r3, [r7, #0]
}
 80060d4:	bf00      	nop
 80060d6:	e7fe      	b.n	80060d6 <xTaskIncrementTick+0x46>
 80060d8:	4b41      	ldr	r3, [pc, #260]	; (80061e0 <xTaskIncrementTick+0x150>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	4b41      	ldr	r3, [pc, #260]	; (80061e4 <xTaskIncrementTick+0x154>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a3f      	ldr	r2, [pc, #252]	; (80061e0 <xTaskIncrementTick+0x150>)
 80060e4:	6013      	str	r3, [r2, #0]
 80060e6:	4a3f      	ldr	r2, [pc, #252]	; (80061e4 <xTaskIncrementTick+0x154>)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	4b3e      	ldr	r3, [pc, #248]	; (80061e8 <xTaskIncrementTick+0x158>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3301      	adds	r3, #1
 80060f2:	4a3d      	ldr	r2, [pc, #244]	; (80061e8 <xTaskIncrementTick+0x158>)
 80060f4:	6013      	str	r3, [r2, #0]
 80060f6:	f000 fad1 	bl	800669c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060fa:	4b3c      	ldr	r3, [pc, #240]	; (80061ec <xTaskIncrementTick+0x15c>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	429a      	cmp	r2, r3
 8006102:	d349      	bcc.n	8006198 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006104:	4b36      	ldr	r3, [pc, #216]	; (80061e0 <xTaskIncrementTick+0x150>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d104      	bne.n	8006118 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800610e:	4b37      	ldr	r3, [pc, #220]	; (80061ec <xTaskIncrementTick+0x15c>)
 8006110:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006114:	601a      	str	r2, [r3, #0]
					break;
 8006116:	e03f      	b.n	8006198 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006118:	4b31      	ldr	r3, [pc, #196]	; (80061e0 <xTaskIncrementTick+0x150>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	429a      	cmp	r2, r3
 800612e:	d203      	bcs.n	8006138 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006130:	4a2e      	ldr	r2, [pc, #184]	; (80061ec <xTaskIncrementTick+0x15c>)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006136:	e02f      	b.n	8006198 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	3304      	adds	r3, #4
 800613c:	4618      	mov	r0, r3
 800613e:	f7fe ff99 	bl	8005074 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006146:	2b00      	cmp	r3, #0
 8006148:	d004      	beq.n	8006154 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	3318      	adds	r3, #24
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe ff90 	bl	8005074 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006158:	4b25      	ldr	r3, [pc, #148]	; (80061f0 <xTaskIncrementTick+0x160>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	429a      	cmp	r2, r3
 800615e:	d903      	bls.n	8006168 <xTaskIncrementTick+0xd8>
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	4a22      	ldr	r2, [pc, #136]	; (80061f0 <xTaskIncrementTick+0x160>)
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800616c:	4613      	mov	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	4a1f      	ldr	r2, [pc, #124]	; (80061f4 <xTaskIncrementTick+0x164>)
 8006176:	441a      	add	r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	3304      	adds	r3, #4
 800617c:	4619      	mov	r1, r3
 800617e:	4610      	mov	r0, r2
 8006180:	f7fe ff1b 	bl	8004fba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006188:	4b1b      	ldr	r3, [pc, #108]	; (80061f8 <xTaskIncrementTick+0x168>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618e:	429a      	cmp	r2, r3
 8006190:	d3b8      	bcc.n	8006104 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006192:	2301      	movs	r3, #1
 8006194:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006196:	e7b5      	b.n	8006104 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006198:	4b17      	ldr	r3, [pc, #92]	; (80061f8 <xTaskIncrementTick+0x168>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800619e:	4915      	ldr	r1, [pc, #84]	; (80061f4 <xTaskIncrementTick+0x164>)
 80061a0:	4613      	mov	r3, r2
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	4413      	add	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d901      	bls.n	80061b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80061b0:	2301      	movs	r3, #1
 80061b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061b4:	4b11      	ldr	r3, [pc, #68]	; (80061fc <xTaskIncrementTick+0x16c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d007      	beq.n	80061cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80061bc:	2301      	movs	r3, #1
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	e004      	b.n	80061cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061c2:	4b0f      	ldr	r3, [pc, #60]	; (8006200 <xTaskIncrementTick+0x170>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3301      	adds	r3, #1
 80061c8:	4a0d      	ldr	r2, [pc, #52]	; (8006200 <xTaskIncrementTick+0x170>)
 80061ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061cc:	697b      	ldr	r3, [r7, #20]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	20000c4c 	.word	0x20000c4c
 80061dc:	20000c28 	.word	0x20000c28
 80061e0:	20000bdc 	.word	0x20000bdc
 80061e4:	20000be0 	.word	0x20000be0
 80061e8:	20000c3c 	.word	0x20000c3c
 80061ec:	20000c44 	.word	0x20000c44
 80061f0:	20000c2c 	.word	0x20000c2c
 80061f4:	20000754 	.word	0x20000754
 80061f8:	20000750 	.word	0x20000750
 80061fc:	20000c38 	.word	0x20000c38
 8006200:	20000c34 	.word	0x20000c34

08006204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800620a:	4b28      	ldr	r3, [pc, #160]	; (80062ac <vTaskSwitchContext+0xa8>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006212:	4b27      	ldr	r3, [pc, #156]	; (80062b0 <vTaskSwitchContext+0xac>)
 8006214:	2201      	movs	r2, #1
 8006216:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006218:	e041      	b.n	800629e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800621a:	4b25      	ldr	r3, [pc, #148]	; (80062b0 <vTaskSwitchContext+0xac>)
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006220:	4b24      	ldr	r3, [pc, #144]	; (80062b4 <vTaskSwitchContext+0xb0>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	60fb      	str	r3, [r7, #12]
 8006226:	e010      	b.n	800624a <vTaskSwitchContext+0x46>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10a      	bne.n	8006244 <vTaskSwitchContext+0x40>
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	607b      	str	r3, [r7, #4]
}
 8006240:	bf00      	nop
 8006242:	e7fe      	b.n	8006242 <vTaskSwitchContext+0x3e>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	3b01      	subs	r3, #1
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	491b      	ldr	r1, [pc, #108]	; (80062b8 <vTaskSwitchContext+0xb4>)
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4613      	mov	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	4413      	add	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	440b      	add	r3, r1
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d0e4      	beq.n	8006228 <vTaskSwitchContext+0x24>
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4a13      	ldr	r2, [pc, #76]	; (80062b8 <vTaskSwitchContext+0xb4>)
 800626a:	4413      	add	r3, r2
 800626c:	60bb      	str	r3, [r7, #8]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	605a      	str	r2, [r3, #4]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	685a      	ldr	r2, [r3, #4]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	3308      	adds	r3, #8
 8006280:	429a      	cmp	r2, r3
 8006282:	d104      	bne.n	800628e <vTaskSwitchContext+0x8a>
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	605a      	str	r2, [r3, #4]
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	4a09      	ldr	r2, [pc, #36]	; (80062bc <vTaskSwitchContext+0xb8>)
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	4a06      	ldr	r2, [pc, #24]	; (80062b4 <vTaskSwitchContext+0xb0>)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6013      	str	r3, [r2, #0]
}
 800629e:	bf00      	nop
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	20000c4c 	.word	0x20000c4c
 80062b0:	20000c38 	.word	0x20000c38
 80062b4:	20000c2c 	.word	0x20000c2c
 80062b8:	20000754 	.word	0x20000754
 80062bc:	20000750 	.word	0x20000750

080062c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d10a      	bne.n	80062e6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80062d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d4:	f383 8811 	msr	BASEPRI, r3
 80062d8:	f3bf 8f6f 	isb	sy
 80062dc:	f3bf 8f4f 	dsb	sy
 80062e0:	60fb      	str	r3, [r7, #12]
}
 80062e2:	bf00      	nop
 80062e4:	e7fe      	b.n	80062e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062e6:	4b07      	ldr	r3, [pc, #28]	; (8006304 <vTaskPlaceOnEventList+0x44>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3318      	adds	r3, #24
 80062ec:	4619      	mov	r1, r3
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7fe fe87 	bl	8005002 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062f4:	2101      	movs	r1, #1
 80062f6:	6838      	ldr	r0, [r7, #0]
 80062f8:	f000 fa7c 	bl	80067f4 <prvAddCurrentTaskToDelayedList>
}
 80062fc:	bf00      	nop
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	20000750 	.word	0x20000750

08006308 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10a      	bne.n	8006330 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800631a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	617b      	str	r3, [r7, #20]
}
 800632c:	bf00      	nop
 800632e:	e7fe      	b.n	800632e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006330:	4b0a      	ldr	r3, [pc, #40]	; (800635c <vTaskPlaceOnEventListRestricted+0x54>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3318      	adds	r3, #24
 8006336:	4619      	mov	r1, r3
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f7fe fe3e 	bl	8004fba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d002      	beq.n	800634a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006344:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006348:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800634a:	6879      	ldr	r1, [r7, #4]
 800634c:	68b8      	ldr	r0, [r7, #8]
 800634e:	f000 fa51 	bl	80067f4 <prvAddCurrentTaskToDelayedList>
	}
 8006352:	bf00      	nop
 8006354:	3718      	adds	r7, #24
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	20000750 	.word	0x20000750

08006360 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10a      	bne.n	800638c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	60fb      	str	r3, [r7, #12]
}
 8006388:	bf00      	nop
 800638a:	e7fe      	b.n	800638a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	3318      	adds	r3, #24
 8006390:	4618      	mov	r0, r3
 8006392:	f7fe fe6f 	bl	8005074 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006396:	4b1e      	ldr	r3, [pc, #120]	; (8006410 <xTaskRemoveFromEventList+0xb0>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d11d      	bne.n	80063da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	3304      	adds	r3, #4
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7fe fe66 	bl	8005074 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ac:	4b19      	ldr	r3, [pc, #100]	; (8006414 <xTaskRemoveFromEventList+0xb4>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d903      	bls.n	80063bc <xTaskRemoveFromEventList+0x5c>
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b8:	4a16      	ldr	r2, [pc, #88]	; (8006414 <xTaskRemoveFromEventList+0xb4>)
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c0:	4613      	mov	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	4a13      	ldr	r2, [pc, #76]	; (8006418 <xTaskRemoveFromEventList+0xb8>)
 80063ca:	441a      	add	r2, r3
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	3304      	adds	r3, #4
 80063d0:	4619      	mov	r1, r3
 80063d2:	4610      	mov	r0, r2
 80063d4:	f7fe fdf1 	bl	8004fba <vListInsertEnd>
 80063d8:	e005      	b.n	80063e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	3318      	adds	r3, #24
 80063de:	4619      	mov	r1, r3
 80063e0:	480e      	ldr	r0, [pc, #56]	; (800641c <xTaskRemoveFromEventList+0xbc>)
 80063e2:	f7fe fdea 	bl	8004fba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ea:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <xTaskRemoveFromEventList+0xc0>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d905      	bls.n	8006400 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063f4:	2301      	movs	r3, #1
 80063f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80063f8:	4b0a      	ldr	r3, [pc, #40]	; (8006424 <xTaskRemoveFromEventList+0xc4>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e001      	b.n	8006404 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006400:	2300      	movs	r3, #0
 8006402:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006404:	697b      	ldr	r3, [r7, #20]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20000c4c 	.word	0x20000c4c
 8006414:	20000c2c 	.word	0x20000c2c
 8006418:	20000754 	.word	0x20000754
 800641c:	20000be4 	.word	0x20000be4
 8006420:	20000750 	.word	0x20000750
 8006424:	20000c38 	.word	0x20000c38

08006428 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006430:	4b06      	ldr	r3, [pc, #24]	; (800644c <vTaskInternalSetTimeOutState+0x24>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006438:	4b05      	ldr	r3, [pc, #20]	; (8006450 <vTaskInternalSetTimeOutState+0x28>)
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	605a      	str	r2, [r3, #4]
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	20000c3c 	.word	0x20000c3c
 8006450:	20000c28 	.word	0x20000c28

08006454 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10a      	bne.n	800647a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	613b      	str	r3, [r7, #16]
}
 8006476:	bf00      	nop
 8006478:	e7fe      	b.n	8006478 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10a      	bne.n	8006496 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	60fb      	str	r3, [r7, #12]
}
 8006492:	bf00      	nop
 8006494:	e7fe      	b.n	8006494 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006496:	f000 fe7d 	bl	8007194 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800649a:	4b1d      	ldr	r3, [pc, #116]	; (8006510 <xTaskCheckForTimeOut+0xbc>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064b2:	d102      	bne.n	80064ba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80064b4:	2300      	movs	r3, #0
 80064b6:	61fb      	str	r3, [r7, #28]
 80064b8:	e023      	b.n	8006502 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b15      	ldr	r3, [pc, #84]	; (8006514 <xTaskCheckForTimeOut+0xc0>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d007      	beq.n	80064d6 <xTaskCheckForTimeOut+0x82>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d302      	bcc.n	80064d6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80064d0:	2301      	movs	r3, #1
 80064d2:	61fb      	str	r3, [r7, #28]
 80064d4:	e015      	b.n	8006502 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d20b      	bcs.n	80064f8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	1ad2      	subs	r2, r2, r3
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f7ff ff9b 	bl	8006428 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80064f2:	2300      	movs	r3, #0
 80064f4:	61fb      	str	r3, [r7, #28]
 80064f6:	e004      	b.n	8006502 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80064fe:	2301      	movs	r3, #1
 8006500:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006502:	f000 fe77 	bl	80071f4 <vPortExitCritical>

	return xReturn;
 8006506:	69fb      	ldr	r3, [r7, #28]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3720      	adds	r7, #32
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20000c28 	.word	0x20000c28
 8006514:	20000c3c 	.word	0x20000c3c

08006518 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800651c:	4b03      	ldr	r3, [pc, #12]	; (800652c <vTaskMissedYield+0x14>)
 800651e:	2201      	movs	r2, #1
 8006520:	601a      	str	r2, [r3, #0]
}
 8006522:	bf00      	nop
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	20000c38 	.word	0x20000c38

08006530 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006538:	f000 f852 	bl	80065e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800653c:	4b06      	ldr	r3, [pc, #24]	; (8006558 <prvIdleTask+0x28>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d9f9      	bls.n	8006538 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006544:	4b05      	ldr	r3, [pc, #20]	; (800655c <prvIdleTask+0x2c>)
 8006546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006554:	e7f0      	b.n	8006538 <prvIdleTask+0x8>
 8006556:	bf00      	nop
 8006558:	20000754 	.word	0x20000754
 800655c:	e000ed04 	.word	0xe000ed04

08006560 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006566:	2300      	movs	r3, #0
 8006568:	607b      	str	r3, [r7, #4]
 800656a:	e00c      	b.n	8006586 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4a12      	ldr	r2, [pc, #72]	; (80065c0 <prvInitialiseTaskLists+0x60>)
 8006578:	4413      	add	r3, r2
 800657a:	4618      	mov	r0, r3
 800657c:	f7fe fcf0 	bl	8004f60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3301      	adds	r3, #1
 8006584:	607b      	str	r3, [r7, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2b37      	cmp	r3, #55	; 0x37
 800658a:	d9ef      	bls.n	800656c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800658c:	480d      	ldr	r0, [pc, #52]	; (80065c4 <prvInitialiseTaskLists+0x64>)
 800658e:	f7fe fce7 	bl	8004f60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006592:	480d      	ldr	r0, [pc, #52]	; (80065c8 <prvInitialiseTaskLists+0x68>)
 8006594:	f7fe fce4 	bl	8004f60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006598:	480c      	ldr	r0, [pc, #48]	; (80065cc <prvInitialiseTaskLists+0x6c>)
 800659a:	f7fe fce1 	bl	8004f60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800659e:	480c      	ldr	r0, [pc, #48]	; (80065d0 <prvInitialiseTaskLists+0x70>)
 80065a0:	f7fe fcde 	bl	8004f60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065a4:	480b      	ldr	r0, [pc, #44]	; (80065d4 <prvInitialiseTaskLists+0x74>)
 80065a6:	f7fe fcdb 	bl	8004f60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065aa:	4b0b      	ldr	r3, [pc, #44]	; (80065d8 <prvInitialiseTaskLists+0x78>)
 80065ac:	4a05      	ldr	r2, [pc, #20]	; (80065c4 <prvInitialiseTaskLists+0x64>)
 80065ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065b0:	4b0a      	ldr	r3, [pc, #40]	; (80065dc <prvInitialiseTaskLists+0x7c>)
 80065b2:	4a05      	ldr	r2, [pc, #20]	; (80065c8 <prvInitialiseTaskLists+0x68>)
 80065b4:	601a      	str	r2, [r3, #0]
}
 80065b6:	bf00      	nop
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	20000754 	.word	0x20000754
 80065c4:	20000bb4 	.word	0x20000bb4
 80065c8:	20000bc8 	.word	0x20000bc8
 80065cc:	20000be4 	.word	0x20000be4
 80065d0:	20000bf8 	.word	0x20000bf8
 80065d4:	20000c10 	.word	0x20000c10
 80065d8:	20000bdc 	.word	0x20000bdc
 80065dc:	20000be0 	.word	0x20000be0

080065e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065e6:	e019      	b.n	800661c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065e8:	f000 fdd4 	bl	8007194 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ec:	4b10      	ldr	r3, [pc, #64]	; (8006630 <prvCheckTasksWaitingTermination+0x50>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	3304      	adds	r3, #4
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7fe fd3b 	bl	8005074 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065fe:	4b0d      	ldr	r3, [pc, #52]	; (8006634 <prvCheckTasksWaitingTermination+0x54>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3b01      	subs	r3, #1
 8006604:	4a0b      	ldr	r2, [pc, #44]	; (8006634 <prvCheckTasksWaitingTermination+0x54>)
 8006606:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006608:	4b0b      	ldr	r3, [pc, #44]	; (8006638 <prvCheckTasksWaitingTermination+0x58>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3b01      	subs	r3, #1
 800660e:	4a0a      	ldr	r2, [pc, #40]	; (8006638 <prvCheckTasksWaitingTermination+0x58>)
 8006610:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006612:	f000 fdef 	bl	80071f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f810 	bl	800663c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800661c:	4b06      	ldr	r3, [pc, #24]	; (8006638 <prvCheckTasksWaitingTermination+0x58>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e1      	bne.n	80065e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	20000bf8 	.word	0x20000bf8
 8006634:	20000c24 	.word	0x20000c24
 8006638:	20000c0c 	.word	0x20000c0c

0800663c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800664a:	2b00      	cmp	r3, #0
 800664c:	d108      	bne.n	8006660 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	4618      	mov	r0, r3
 8006654:	f000 ff8c 	bl	8007570 <vPortFree>
				vPortFree( pxTCB );
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 ff89 	bl	8007570 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800665e:	e018      	b.n	8006692 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006666:	2b01      	cmp	r3, #1
 8006668:	d103      	bne.n	8006672 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 ff80 	bl	8007570 <vPortFree>
	}
 8006670:	e00f      	b.n	8006692 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006678:	2b02      	cmp	r3, #2
 800667a:	d00a      	beq.n	8006692 <prvDeleteTCB+0x56>
	__asm volatile
 800667c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006680:	f383 8811 	msr	BASEPRI, r3
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	f3bf 8f4f 	dsb	sy
 800668c:	60fb      	str	r3, [r7, #12]
}
 800668e:	bf00      	nop
 8006690:	e7fe      	b.n	8006690 <prvDeleteTCB+0x54>
	}
 8006692:	bf00      	nop
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
	...

0800669c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066a2:	4b0c      	ldr	r3, [pc, #48]	; (80066d4 <prvResetNextTaskUnblockTime+0x38>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d104      	bne.n	80066b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066ac:	4b0a      	ldr	r3, [pc, #40]	; (80066d8 <prvResetNextTaskUnblockTime+0x3c>)
 80066ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80066b4:	e008      	b.n	80066c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066b6:	4b07      	ldr	r3, [pc, #28]	; (80066d4 <prvResetNextTaskUnblockTime+0x38>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	4a04      	ldr	r2, [pc, #16]	; (80066d8 <prvResetNextTaskUnblockTime+0x3c>)
 80066c6:	6013      	str	r3, [r2, #0]
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	20000bdc 	.word	0x20000bdc
 80066d8:	20000c44 	.word	0x20000c44

080066dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066e2:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <xTaskGetSchedulerState+0x34>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d102      	bne.n	80066f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066ea:	2301      	movs	r3, #1
 80066ec:	607b      	str	r3, [r7, #4]
 80066ee:	e008      	b.n	8006702 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066f0:	4b08      	ldr	r3, [pc, #32]	; (8006714 <xTaskGetSchedulerState+0x38>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066f8:	2302      	movs	r3, #2
 80066fa:	607b      	str	r3, [r7, #4]
 80066fc:	e001      	b.n	8006702 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066fe:	2300      	movs	r3, #0
 8006700:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006702:	687b      	ldr	r3, [r7, #4]
	}
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr
 8006710:	20000c30 	.word	0x20000c30
 8006714:	20000c4c 	.word	0x20000c4c

08006718 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006718:	b580      	push	{r7, lr}
 800671a:	b086      	sub	sp, #24
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006724:	2300      	movs	r3, #0
 8006726:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d056      	beq.n	80067dc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800672e:	4b2e      	ldr	r3, [pc, #184]	; (80067e8 <xTaskPriorityDisinherit+0xd0>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	429a      	cmp	r2, r3
 8006736:	d00a      	beq.n	800674e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	60fb      	str	r3, [r7, #12]
}
 800674a:	bf00      	nop
 800674c:	e7fe      	b.n	800674c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10a      	bne.n	800676c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675a:	f383 8811 	msr	BASEPRI, r3
 800675e:	f3bf 8f6f 	isb	sy
 8006762:	f3bf 8f4f 	dsb	sy
 8006766:	60bb      	str	r3, [r7, #8]
}
 8006768:	bf00      	nop
 800676a:	e7fe      	b.n	800676a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006770:	1e5a      	subs	r2, r3, #1
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800677e:	429a      	cmp	r2, r3
 8006780:	d02c      	beq.n	80067dc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006786:	2b00      	cmp	r3, #0
 8006788:	d128      	bne.n	80067dc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	3304      	adds	r3, #4
 800678e:	4618      	mov	r0, r3
 8006790:	f7fe fc70 	bl	8005074 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ac:	4b0f      	ldr	r3, [pc, #60]	; (80067ec <xTaskPriorityDisinherit+0xd4>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d903      	bls.n	80067bc <xTaskPriorityDisinherit+0xa4>
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b8:	4a0c      	ldr	r2, [pc, #48]	; (80067ec <xTaskPriorityDisinherit+0xd4>)
 80067ba:	6013      	str	r3, [r2, #0]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067c0:	4613      	mov	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4a09      	ldr	r2, [pc, #36]	; (80067f0 <xTaskPriorityDisinherit+0xd8>)
 80067ca:	441a      	add	r2, r3
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	3304      	adds	r3, #4
 80067d0:	4619      	mov	r1, r3
 80067d2:	4610      	mov	r0, r2
 80067d4:	f7fe fbf1 	bl	8004fba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80067d8:	2301      	movs	r3, #1
 80067da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067dc:	697b      	ldr	r3, [r7, #20]
	}
 80067de:	4618      	mov	r0, r3
 80067e0:	3718      	adds	r7, #24
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	20000750 	.word	0x20000750
 80067ec:	20000c2c 	.word	0x20000c2c
 80067f0:	20000754 	.word	0x20000754

080067f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067fe:	4b21      	ldr	r3, [pc, #132]	; (8006884 <prvAddCurrentTaskToDelayedList+0x90>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006804:	4b20      	ldr	r3, [pc, #128]	; (8006888 <prvAddCurrentTaskToDelayedList+0x94>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3304      	adds	r3, #4
 800680a:	4618      	mov	r0, r3
 800680c:	f7fe fc32 	bl	8005074 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006816:	d10a      	bne.n	800682e <prvAddCurrentTaskToDelayedList+0x3a>
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d007      	beq.n	800682e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800681e:	4b1a      	ldr	r3, [pc, #104]	; (8006888 <prvAddCurrentTaskToDelayedList+0x94>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	3304      	adds	r3, #4
 8006824:	4619      	mov	r1, r3
 8006826:	4819      	ldr	r0, [pc, #100]	; (800688c <prvAddCurrentTaskToDelayedList+0x98>)
 8006828:	f7fe fbc7 	bl	8004fba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800682c:	e026      	b.n	800687c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4413      	add	r3, r2
 8006834:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006836:	4b14      	ldr	r3, [pc, #80]	; (8006888 <prvAddCurrentTaskToDelayedList+0x94>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	429a      	cmp	r2, r3
 8006844:	d209      	bcs.n	800685a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006846:	4b12      	ldr	r3, [pc, #72]	; (8006890 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	4b0f      	ldr	r3, [pc, #60]	; (8006888 <prvAddCurrentTaskToDelayedList+0x94>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3304      	adds	r3, #4
 8006850:	4619      	mov	r1, r3
 8006852:	4610      	mov	r0, r2
 8006854:	f7fe fbd5 	bl	8005002 <vListInsert>
}
 8006858:	e010      	b.n	800687c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800685a:	4b0e      	ldr	r3, [pc, #56]	; (8006894 <prvAddCurrentTaskToDelayedList+0xa0>)
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	4b0a      	ldr	r3, [pc, #40]	; (8006888 <prvAddCurrentTaskToDelayedList+0x94>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3304      	adds	r3, #4
 8006864:	4619      	mov	r1, r3
 8006866:	4610      	mov	r0, r2
 8006868:	f7fe fbcb 	bl	8005002 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800686c:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <prvAddCurrentTaskToDelayedList+0xa4>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	68ba      	ldr	r2, [r7, #8]
 8006872:	429a      	cmp	r2, r3
 8006874:	d202      	bcs.n	800687c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006876:	4a08      	ldr	r2, [pc, #32]	; (8006898 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	6013      	str	r3, [r2, #0]
}
 800687c:	bf00      	nop
 800687e:	3710      	adds	r7, #16
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	20000c28 	.word	0x20000c28
 8006888:	20000750 	.word	0x20000750
 800688c:	20000c10 	.word	0x20000c10
 8006890:	20000be0 	.word	0x20000be0
 8006894:	20000bdc 	.word	0x20000bdc
 8006898:	20000c44 	.word	0x20000c44

0800689c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b08a      	sub	sp, #40	; 0x28
 80068a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068a2:	2300      	movs	r3, #0
 80068a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068a6:	f000 fb07 	bl	8006eb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068aa:	4b1c      	ldr	r3, [pc, #112]	; (800691c <xTimerCreateTimerTask+0x80>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d021      	beq.n	80068f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068b6:	2300      	movs	r3, #0
 80068b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068ba:	1d3a      	adds	r2, r7, #4
 80068bc:	f107 0108 	add.w	r1, r7, #8
 80068c0:	f107 030c 	add.w	r3, r7, #12
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7fe fb31 	bl	8004f2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80068ca:	6879      	ldr	r1, [r7, #4]
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	9202      	str	r2, [sp, #8]
 80068d2:	9301      	str	r3, [sp, #4]
 80068d4:	2302      	movs	r3, #2
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	2300      	movs	r3, #0
 80068da:	460a      	mov	r2, r1
 80068dc:	4910      	ldr	r1, [pc, #64]	; (8006920 <xTimerCreateTimerTask+0x84>)
 80068de:	4811      	ldr	r0, [pc, #68]	; (8006924 <xTimerCreateTimerTask+0x88>)
 80068e0:	f7ff f8de 	bl	8005aa0 <xTaskCreateStatic>
 80068e4:	4603      	mov	r3, r0
 80068e6:	4a10      	ldr	r2, [pc, #64]	; (8006928 <xTimerCreateTimerTask+0x8c>)
 80068e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068ea:	4b0f      	ldr	r3, [pc, #60]	; (8006928 <xTimerCreateTimerTask+0x8c>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80068f2:	2301      	movs	r3, #1
 80068f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d10a      	bne.n	8006912 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80068fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	613b      	str	r3, [r7, #16]
}
 800690e:	bf00      	nop
 8006910:	e7fe      	b.n	8006910 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006912:	697b      	ldr	r3, [r7, #20]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3718      	adds	r7, #24
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20000c80 	.word	0x20000c80
 8006920:	080089d0 	.word	0x080089d0
 8006924:	08006a61 	.word	0x08006a61
 8006928:	20000c84 	.word	0x20000c84

0800692c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	; 0x28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800693a:	2300      	movs	r3, #0
 800693c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10a      	bne.n	800695a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	623b      	str	r3, [r7, #32]
}
 8006956:	bf00      	nop
 8006958:	e7fe      	b.n	8006958 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800695a:	4b1a      	ldr	r3, [pc, #104]	; (80069c4 <xTimerGenericCommand+0x98>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d02a      	beq.n	80069b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2b05      	cmp	r3, #5
 8006972:	dc18      	bgt.n	80069a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006974:	f7ff feb2 	bl	80066dc <xTaskGetSchedulerState>
 8006978:	4603      	mov	r3, r0
 800697a:	2b02      	cmp	r3, #2
 800697c:	d109      	bne.n	8006992 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800697e:	4b11      	ldr	r3, [pc, #68]	; (80069c4 <xTimerGenericCommand+0x98>)
 8006980:	6818      	ldr	r0, [r3, #0]
 8006982:	f107 0110 	add.w	r1, r7, #16
 8006986:	2300      	movs	r3, #0
 8006988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800698a:	f7fe fca1 	bl	80052d0 <xQueueGenericSend>
 800698e:	6278      	str	r0, [r7, #36]	; 0x24
 8006990:	e012      	b.n	80069b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006992:	4b0c      	ldr	r3, [pc, #48]	; (80069c4 <xTimerGenericCommand+0x98>)
 8006994:	6818      	ldr	r0, [r3, #0]
 8006996:	f107 0110 	add.w	r1, r7, #16
 800699a:	2300      	movs	r3, #0
 800699c:	2200      	movs	r2, #0
 800699e:	f7fe fc97 	bl	80052d0 <xQueueGenericSend>
 80069a2:	6278      	str	r0, [r7, #36]	; 0x24
 80069a4:	e008      	b.n	80069b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069a6:	4b07      	ldr	r3, [pc, #28]	; (80069c4 <xTimerGenericCommand+0x98>)
 80069a8:	6818      	ldr	r0, [r3, #0]
 80069aa:	f107 0110 	add.w	r1, r7, #16
 80069ae:	2300      	movs	r3, #0
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	f7fe fd8b 	bl	80054cc <xQueueGenericSendFromISR>
 80069b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3728      	adds	r7, #40	; 0x28
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000c80 	.word	0x20000c80

080069c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af02      	add	r7, sp, #8
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069d2:	4b22      	ldr	r3, [pc, #136]	; (8006a5c <prvProcessExpiredTimer+0x94>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	3304      	adds	r3, #4
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fe fb47 	bl	8005074 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d022      	beq.n	8006a3a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	699a      	ldr	r2, [r3, #24]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	18d1      	adds	r1, r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	6978      	ldr	r0, [r7, #20]
 8006a02:	f000 f8d1 	bl	8006ba8 <prvInsertTimerInActiveList>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01f      	beq.n	8006a4c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	2300      	movs	r3, #0
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	2100      	movs	r1, #0
 8006a16:	6978      	ldr	r0, [r7, #20]
 8006a18:	f7ff ff88 	bl	800692c <xTimerGenericCommand>
 8006a1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d113      	bne.n	8006a4c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	60fb      	str	r3, [r7, #12]
}
 8006a36:	bf00      	nop
 8006a38:	e7fe      	b.n	8006a38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a40:	f023 0301 	bic.w	r3, r3, #1
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	6978      	ldr	r0, [r7, #20]
 8006a52:	4798      	blx	r3
}
 8006a54:	bf00      	nop
 8006a56:	3718      	adds	r7, #24
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20000c78 	.word	0x20000c78

08006a60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a68:	f107 0308 	add.w	r3, r7, #8
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 f857 	bl	8006b20 <prvGetNextExpireTime>
 8006a72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4619      	mov	r1, r3
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f803 	bl	8006a84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a7e:	f000 f8d5 	bl	8006c2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a82:	e7f1      	b.n	8006a68 <prvTimerTask+0x8>

08006a84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a8e:	f7ff fa43 	bl	8005f18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a92:	f107 0308 	add.w	r3, r7, #8
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f866 	bl	8006b68 <prvSampleTimeNow>
 8006a9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d130      	bne.n	8006b06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10a      	bne.n	8006ac0 <prvProcessTimerOrBlockTask+0x3c>
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d806      	bhi.n	8006ac0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ab2:	f7ff fa3f 	bl	8005f34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ab6:	68f9      	ldr	r1, [r7, #12]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7ff ff85 	bl	80069c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006abe:	e024      	b.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d008      	beq.n	8006ad8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ac6:	4b13      	ldr	r3, [pc, #76]	; (8006b14 <prvProcessTimerOrBlockTask+0x90>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <prvProcessTimerOrBlockTask+0x50>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e000      	b.n	8006ad6 <prvProcessTimerOrBlockTask+0x52>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ad8:	4b0f      	ldr	r3, [pc, #60]	; (8006b18 <prvProcessTimerOrBlockTask+0x94>)
 8006ada:	6818      	ldr	r0, [r3, #0]
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	f7fe ffa7 	bl	8005a38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006aea:	f7ff fa23 	bl	8005f34 <xTaskResumeAll>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10a      	bne.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006af4:	4b09      	ldr	r3, [pc, #36]	; (8006b1c <prvProcessTimerOrBlockTask+0x98>)
 8006af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	f3bf 8f6f 	isb	sy
}
 8006b04:	e001      	b.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b06:	f7ff fa15 	bl	8005f34 <xTaskResumeAll>
}
 8006b0a:	bf00      	nop
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	20000c7c 	.word	0x20000c7c
 8006b18:	20000c80 	.word	0x20000c80
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b28:	4b0e      	ldr	r3, [pc, #56]	; (8006b64 <prvGetNextExpireTime+0x44>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <prvGetNextExpireTime+0x16>
 8006b32:	2201      	movs	r2, #1
 8006b34:	e000      	b.n	8006b38 <prvGetNextExpireTime+0x18>
 8006b36:	2200      	movs	r2, #0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d105      	bne.n	8006b50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b44:	4b07      	ldr	r3, [pc, #28]	; (8006b64 <prvGetNextExpireTime+0x44>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	60fb      	str	r3, [r7, #12]
 8006b4e:	e001      	b.n	8006b54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b54:	68fb      	ldr	r3, [r7, #12]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	20000c78 	.word	0x20000c78

08006b68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b70:	f7ff fa7e 	bl	8006070 <xTaskGetTickCount>
 8006b74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b76:	4b0b      	ldr	r3, [pc, #44]	; (8006ba4 <prvSampleTimeNow+0x3c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d205      	bcs.n	8006b8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b80:	f000 f936 	bl	8006df0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	e002      	b.n	8006b92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b92:	4a04      	ldr	r2, [pc, #16]	; (8006ba4 <prvSampleTimeNow+0x3c>)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b98:	68fb      	ldr	r3, [r7, #12]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000c88 	.word	0x20000c88

08006ba8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d812      	bhi.n	8006bf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d302      	bcc.n	8006be2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	617b      	str	r3, [r7, #20]
 8006be0:	e01b      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006be2:	4b10      	ldr	r3, [pc, #64]	; (8006c24 <prvInsertTimerInActiveList+0x7c>)
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	3304      	adds	r3, #4
 8006bea:	4619      	mov	r1, r3
 8006bec:	4610      	mov	r0, r2
 8006bee:	f7fe fa08 	bl	8005002 <vListInsert>
 8006bf2:	e012      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d206      	bcs.n	8006c0a <prvInsertTimerInActiveList+0x62>
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d302      	bcc.n	8006c0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e007      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c0a:	4b07      	ldr	r3, [pc, #28]	; (8006c28 <prvInsertTimerInActiveList+0x80>)
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3304      	adds	r3, #4
 8006c12:	4619      	mov	r1, r3
 8006c14:	4610      	mov	r0, r2
 8006c16:	f7fe f9f4 	bl	8005002 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c1a:	697b      	ldr	r3, [r7, #20]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	20000c7c 	.word	0x20000c7c
 8006c28:	20000c78 	.word	0x20000c78

08006c2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08e      	sub	sp, #56	; 0x38
 8006c30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c32:	e0ca      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	da18      	bge.n	8006c6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c3a:	1d3b      	adds	r3, r7, #4
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	61fb      	str	r3, [r7, #28]
}
 8006c58:	bf00      	nop
 8006c5a:	e7fe      	b.n	8006c5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c62:	6850      	ldr	r0, [r2, #4]
 8006c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c66:	6892      	ldr	r2, [r2, #8]
 8006c68:	4611      	mov	r1, r2
 8006c6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f2c0 80aa 	blt.w	8006dc8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d004      	beq.n	8006c8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c82:	3304      	adds	r3, #4
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7fe f9f5 	bl	8005074 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff ff6b 	bl	8006b68 <prvSampleTimeNow>
 8006c92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b09      	cmp	r3, #9
 8006c98:	f200 8097 	bhi.w	8006dca <prvProcessReceivedCommands+0x19e>
 8006c9c:	a201      	add	r2, pc, #4	; (adr r2, 8006ca4 <prvProcessReceivedCommands+0x78>)
 8006c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca2:	bf00      	nop
 8006ca4:	08006ccd 	.word	0x08006ccd
 8006ca8:	08006ccd 	.word	0x08006ccd
 8006cac:	08006ccd 	.word	0x08006ccd
 8006cb0:	08006d41 	.word	0x08006d41
 8006cb4:	08006d55 	.word	0x08006d55
 8006cb8:	08006d9f 	.word	0x08006d9f
 8006cbc:	08006ccd 	.word	0x08006ccd
 8006cc0:	08006ccd 	.word	0x08006ccd
 8006cc4:	08006d41 	.word	0x08006d41
 8006cc8:	08006d55 	.word	0x08006d55
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006cd2:	f043 0301 	orr.w	r3, r3, #1
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	18d1      	adds	r1, r2, r3
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cec:	f7ff ff5c 	bl	8006ba8 <prvInsertTimerInActiveList>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d069      	beq.n	8006dca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cfc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d05e      	beq.n	8006dca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d10:	699b      	ldr	r3, [r3, #24]
 8006d12:	441a      	add	r2, r3
 8006d14:	2300      	movs	r3, #0
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d1e:	f7ff fe05 	bl	800692c <xTimerGenericCommand>
 8006d22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d14f      	bne.n	8006dca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	61bb      	str	r3, [r7, #24]
}
 8006d3c:	bf00      	nop
 8006d3e:	e7fe      	b.n	8006d3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d46:	f023 0301 	bic.w	r3, r3, #1
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006d52:	e03a      	b.n	8006dca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d5a:	f043 0301 	orr.w	r3, r3, #1
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10a      	bne.n	8006d8a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	617b      	str	r3, [r7, #20]
}
 8006d86:	bf00      	nop
 8006d88:	e7fe      	b.n	8006d88 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8c:	699a      	ldr	r2, [r3, #24]
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d90:	18d1      	adds	r1, r2, r3
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d98:	f7ff ff06 	bl	8006ba8 <prvInsertTimerInActiveList>
					break;
 8006d9c:	e015      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d103      	bne.n	8006db4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dae:	f000 fbdf 	bl	8007570 <vPortFree>
 8006db2:	e00a      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dba:	f023 0301 	bic.w	r3, r3, #1
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dc6:	e000      	b.n	8006dca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006dc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006dca:	4b08      	ldr	r3, [pc, #32]	; (8006dec <prvProcessReceivedCommands+0x1c0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	1d39      	adds	r1, r7, #4
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe fc16 	bl	8005604 <xQueueReceive>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f47f af2a 	bne.w	8006c34 <prvProcessReceivedCommands+0x8>
	}
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	3730      	adds	r7, #48	; 0x30
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	20000c80 	.word	0x20000c80

08006df0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b088      	sub	sp, #32
 8006df4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006df6:	e048      	b.n	8006e8a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006df8:	4b2d      	ldr	r3, [pc, #180]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e02:	4b2b      	ldr	r3, [pc, #172]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3304      	adds	r3, #4
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7fe f92f 	bl	8005074 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e24:	f003 0304 	and.w	r3, r3, #4
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d02e      	beq.n	8006e8a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	4413      	add	r3, r2
 8006e34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d90e      	bls.n	8006e5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e4a:	4b19      	ldr	r3, [pc, #100]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3304      	adds	r3, #4
 8006e52:	4619      	mov	r1, r3
 8006e54:	4610      	mov	r0, r2
 8006e56:	f7fe f8d4 	bl	8005002 <vListInsert>
 8006e5a:	e016      	b.n	8006e8a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	2300      	movs	r3, #0
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	2100      	movs	r1, #0
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f7ff fd60 	bl	800692c <xTimerGenericCommand>
 8006e6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10a      	bne.n	8006e8a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e78:	f383 8811 	msr	BASEPRI, r3
 8006e7c:	f3bf 8f6f 	isb	sy
 8006e80:	f3bf 8f4f 	dsb	sy
 8006e84:	603b      	str	r3, [r7, #0]
}
 8006e86:	bf00      	nop
 8006e88:	e7fe      	b.n	8006e88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e8a:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1b1      	bne.n	8006df8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e94:	4b06      	ldr	r3, [pc, #24]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e9a:	4b06      	ldr	r3, [pc, #24]	; (8006eb4 <prvSwitchTimerLists+0xc4>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a04      	ldr	r2, [pc, #16]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006ea0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ea2:	4a04      	ldr	r2, [pc, #16]	; (8006eb4 <prvSwitchTimerLists+0xc4>)
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	6013      	str	r3, [r2, #0]
}
 8006ea8:	bf00      	nop
 8006eaa:	3718      	adds	r7, #24
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	20000c78 	.word	0x20000c78
 8006eb4:	20000c7c 	.word	0x20000c7c

08006eb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ebe:	f000 f969 	bl	8007194 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ec2:	4b15      	ldr	r3, [pc, #84]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d120      	bne.n	8006f0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006eca:	4814      	ldr	r0, [pc, #80]	; (8006f1c <prvCheckForValidListAndQueue+0x64>)
 8006ecc:	f7fe f848 	bl	8004f60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ed0:	4813      	ldr	r0, [pc, #76]	; (8006f20 <prvCheckForValidListAndQueue+0x68>)
 8006ed2:	f7fe f845 	bl	8004f60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ed6:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <prvCheckForValidListAndQueue+0x6c>)
 8006ed8:	4a10      	ldr	r2, [pc, #64]	; (8006f1c <prvCheckForValidListAndQueue+0x64>)
 8006eda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006edc:	4b12      	ldr	r3, [pc, #72]	; (8006f28 <prvCheckForValidListAndQueue+0x70>)
 8006ede:	4a10      	ldr	r2, [pc, #64]	; (8006f20 <prvCheckForValidListAndQueue+0x68>)
 8006ee0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	4b11      	ldr	r3, [pc, #68]	; (8006f2c <prvCheckForValidListAndQueue+0x74>)
 8006ee8:	4a11      	ldr	r2, [pc, #68]	; (8006f30 <prvCheckForValidListAndQueue+0x78>)
 8006eea:	2110      	movs	r1, #16
 8006eec:	200a      	movs	r0, #10
 8006eee:	f7fe f953 	bl	8005198 <xQueueGenericCreateStatic>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	4a08      	ldr	r2, [pc, #32]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006ef6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ef8:	4b07      	ldr	r3, [pc, #28]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f00:	4b05      	ldr	r3, [pc, #20]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	490b      	ldr	r1, [pc, #44]	; (8006f34 <prvCheckForValidListAndQueue+0x7c>)
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fe fd6c 	bl	80059e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f0c:	f000 f972 	bl	80071f4 <vPortExitCritical>
}
 8006f10:	bf00      	nop
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20000c80 	.word	0x20000c80
 8006f1c:	20000c50 	.word	0x20000c50
 8006f20:	20000c64 	.word	0x20000c64
 8006f24:	20000c78 	.word	0x20000c78
 8006f28:	20000c7c 	.word	0x20000c7c
 8006f2c:	20000d2c 	.word	0x20000d2c
 8006f30:	20000c8c 	.word	0x20000c8c
 8006f34:	080089d8 	.word	0x080089d8

08006f38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	3b04      	subs	r3, #4
 8006f48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3b04      	subs	r3, #4
 8006f56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f023 0201 	bic.w	r2, r3, #1
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	3b04      	subs	r3, #4
 8006f66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f68:	4a0c      	ldr	r2, [pc, #48]	; (8006f9c <pxPortInitialiseStack+0x64>)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3b14      	subs	r3, #20
 8006f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	3b04      	subs	r3, #4
 8006f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f06f 0202 	mvn.w	r2, #2
 8006f86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	3b20      	subs	r3, #32
 8006f8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	08006fa1 	.word	0x08006fa1

08006fa0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006faa:	4b12      	ldr	r3, [pc, #72]	; (8006ff4 <prvTaskExitError+0x54>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fb2:	d00a      	beq.n	8006fca <prvTaskExitError+0x2a>
	__asm volatile
 8006fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	60fb      	str	r3, [r7, #12]
}
 8006fc6:	bf00      	nop
 8006fc8:	e7fe      	b.n	8006fc8 <prvTaskExitError+0x28>
	__asm volatile
 8006fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fce:	f383 8811 	msr	BASEPRI, r3
 8006fd2:	f3bf 8f6f 	isb	sy
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	60bb      	str	r3, [r7, #8]
}
 8006fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006fde:	bf00      	nop
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0fc      	beq.n	8006fe0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	2000000c 	.word	0x2000000c
	...

08007000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007000:	4b07      	ldr	r3, [pc, #28]	; (8007020 <pxCurrentTCBConst2>)
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	6808      	ldr	r0, [r1, #0]
 8007006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700a:	f380 8809 	msr	PSP, r0
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f04f 0000 	mov.w	r0, #0
 8007016:	f380 8811 	msr	BASEPRI, r0
 800701a:	4770      	bx	lr
 800701c:	f3af 8000 	nop.w

08007020 <pxCurrentTCBConst2>:
 8007020:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007024:	bf00      	nop
 8007026:	bf00      	nop

08007028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007028:	4808      	ldr	r0, [pc, #32]	; (800704c <prvPortStartFirstTask+0x24>)
 800702a:	6800      	ldr	r0, [r0, #0]
 800702c:	6800      	ldr	r0, [r0, #0]
 800702e:	f380 8808 	msr	MSP, r0
 8007032:	f04f 0000 	mov.w	r0, #0
 8007036:	f380 8814 	msr	CONTROL, r0
 800703a:	b662      	cpsie	i
 800703c:	b661      	cpsie	f
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	df00      	svc	0
 8007048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800704a:	bf00      	nop
 800704c:	e000ed08 	.word	0xe000ed08

08007050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007056:	4b46      	ldr	r3, [pc, #280]	; (8007170 <xPortStartScheduler+0x120>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a46      	ldr	r2, [pc, #280]	; (8007174 <xPortStartScheduler+0x124>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d10a      	bne.n	8007076 <xPortStartScheduler+0x26>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	613b      	str	r3, [r7, #16]
}
 8007072:	bf00      	nop
 8007074:	e7fe      	b.n	8007074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007076:	4b3e      	ldr	r3, [pc, #248]	; (8007170 <xPortStartScheduler+0x120>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a3f      	ldr	r2, [pc, #252]	; (8007178 <xPortStartScheduler+0x128>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d10a      	bne.n	8007096 <xPortStartScheduler+0x46>
	__asm volatile
 8007080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007084:	f383 8811 	msr	BASEPRI, r3
 8007088:	f3bf 8f6f 	isb	sy
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	60fb      	str	r3, [r7, #12]
}
 8007092:	bf00      	nop
 8007094:	e7fe      	b.n	8007094 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007096:	4b39      	ldr	r3, [pc, #228]	; (800717c <xPortStartScheduler+0x12c>)
 8007098:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	22ff      	movs	r2, #255	; 0xff
 80070a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070b0:	78fb      	ldrb	r3, [r7, #3]
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	4b31      	ldr	r3, [pc, #196]	; (8007180 <xPortStartScheduler+0x130>)
 80070bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070be:	4b31      	ldr	r3, [pc, #196]	; (8007184 <xPortStartScheduler+0x134>)
 80070c0:	2207      	movs	r2, #7
 80070c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070c4:	e009      	b.n	80070da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80070c6:	4b2f      	ldr	r3, [pc, #188]	; (8007184 <xPortStartScheduler+0x134>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3b01      	subs	r3, #1
 80070cc:	4a2d      	ldr	r2, [pc, #180]	; (8007184 <xPortStartScheduler+0x134>)
 80070ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070d0:	78fb      	ldrb	r3, [r7, #3]
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	005b      	lsls	r3, r3, #1
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070da:	78fb      	ldrb	r3, [r7, #3]
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e2:	2b80      	cmp	r3, #128	; 0x80
 80070e4:	d0ef      	beq.n	80070c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070e6:	4b27      	ldr	r3, [pc, #156]	; (8007184 <xPortStartScheduler+0x134>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f1c3 0307 	rsb	r3, r3, #7
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	d00a      	beq.n	8007108 <xPortStartScheduler+0xb8>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	60bb      	str	r3, [r7, #8]
}
 8007104:	bf00      	nop
 8007106:	e7fe      	b.n	8007106 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007108:	4b1e      	ldr	r3, [pc, #120]	; (8007184 <xPortStartScheduler+0x134>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	021b      	lsls	r3, r3, #8
 800710e:	4a1d      	ldr	r2, [pc, #116]	; (8007184 <xPortStartScheduler+0x134>)
 8007110:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007112:	4b1c      	ldr	r3, [pc, #112]	; (8007184 <xPortStartScheduler+0x134>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800711a:	4a1a      	ldr	r2, [pc, #104]	; (8007184 <xPortStartScheduler+0x134>)
 800711c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	b2da      	uxtb	r2, r3
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007126:	4b18      	ldr	r3, [pc, #96]	; (8007188 <xPortStartScheduler+0x138>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a17      	ldr	r2, [pc, #92]	; (8007188 <xPortStartScheduler+0x138>)
 800712c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007130:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007132:	4b15      	ldr	r3, [pc, #84]	; (8007188 <xPortStartScheduler+0x138>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a14      	ldr	r2, [pc, #80]	; (8007188 <xPortStartScheduler+0x138>)
 8007138:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800713c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800713e:	f000 f8dd 	bl	80072fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007142:	4b12      	ldr	r3, [pc, #72]	; (800718c <xPortStartScheduler+0x13c>)
 8007144:	2200      	movs	r2, #0
 8007146:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007148:	f000 f8fc 	bl	8007344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800714c:	4b10      	ldr	r3, [pc, #64]	; (8007190 <xPortStartScheduler+0x140>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a0f      	ldr	r2, [pc, #60]	; (8007190 <xPortStartScheduler+0x140>)
 8007152:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007156:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007158:	f7ff ff66 	bl	8007028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800715c:	f7ff f852 	bl	8006204 <vTaskSwitchContext>
	prvTaskExitError();
 8007160:	f7ff ff1e 	bl	8006fa0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007164:	2300      	movs	r3, #0
}
 8007166:	4618      	mov	r0, r3
 8007168:	3718      	adds	r7, #24
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	e000ed00 	.word	0xe000ed00
 8007174:	410fc271 	.word	0x410fc271
 8007178:	410fc270 	.word	0x410fc270
 800717c:	e000e400 	.word	0xe000e400
 8007180:	20000d7c 	.word	0x20000d7c
 8007184:	20000d80 	.word	0x20000d80
 8007188:	e000ed20 	.word	0xe000ed20
 800718c:	2000000c 	.word	0x2000000c
 8007190:	e000ef34 	.word	0xe000ef34

08007194 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	607b      	str	r3, [r7, #4]
}
 80071ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071ae:	4b0f      	ldr	r3, [pc, #60]	; (80071ec <vPortEnterCritical+0x58>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3301      	adds	r3, #1
 80071b4:	4a0d      	ldr	r2, [pc, #52]	; (80071ec <vPortEnterCritical+0x58>)
 80071b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071b8:	4b0c      	ldr	r3, [pc, #48]	; (80071ec <vPortEnterCritical+0x58>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d10f      	bne.n	80071e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071c0:	4b0b      	ldr	r3, [pc, #44]	; (80071f0 <vPortEnterCritical+0x5c>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80071ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ce:	f383 8811 	msr	BASEPRI, r3
 80071d2:	f3bf 8f6f 	isb	sy
 80071d6:	f3bf 8f4f 	dsb	sy
 80071da:	603b      	str	r3, [r7, #0]
}
 80071dc:	bf00      	nop
 80071de:	e7fe      	b.n	80071de <vPortEnterCritical+0x4a>
	}
}
 80071e0:	bf00      	nop
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr
 80071ec:	2000000c 	.word	0x2000000c
 80071f0:	e000ed04 	.word	0xe000ed04

080071f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071fa:	4b12      	ldr	r3, [pc, #72]	; (8007244 <vPortExitCritical+0x50>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10a      	bne.n	8007218 <vPortExitCritical+0x24>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	607b      	str	r3, [r7, #4]
}
 8007214:	bf00      	nop
 8007216:	e7fe      	b.n	8007216 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007218:	4b0a      	ldr	r3, [pc, #40]	; (8007244 <vPortExitCritical+0x50>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3b01      	subs	r3, #1
 800721e:	4a09      	ldr	r2, [pc, #36]	; (8007244 <vPortExitCritical+0x50>)
 8007220:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007222:	4b08      	ldr	r3, [pc, #32]	; (8007244 <vPortExitCritical+0x50>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d105      	bne.n	8007236 <vPortExitCritical+0x42>
 800722a:	2300      	movs	r3, #0
 800722c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	f383 8811 	msr	BASEPRI, r3
}
 8007234:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007236:	bf00      	nop
 8007238:	370c      	adds	r7, #12
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	2000000c 	.word	0x2000000c
	...

08007250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007250:	f3ef 8009 	mrs	r0, PSP
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	4b15      	ldr	r3, [pc, #84]	; (80072b0 <pxCurrentTCBConst>)
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	f01e 0f10 	tst.w	lr, #16
 8007260:	bf08      	it	eq
 8007262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800726a:	6010      	str	r0, [r2, #0]
 800726c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007270:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007274:	f380 8811 	msr	BASEPRI, r0
 8007278:	f3bf 8f4f 	dsb	sy
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f7fe ffc0 	bl	8006204 <vTaskSwitchContext>
 8007284:	f04f 0000 	mov.w	r0, #0
 8007288:	f380 8811 	msr	BASEPRI, r0
 800728c:	bc09      	pop	{r0, r3}
 800728e:	6819      	ldr	r1, [r3, #0]
 8007290:	6808      	ldr	r0, [r1, #0]
 8007292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007296:	f01e 0f10 	tst.w	lr, #16
 800729a:	bf08      	it	eq
 800729c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072a0:	f380 8809 	msr	PSP, r0
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	f3af 8000 	nop.w

080072b0 <pxCurrentTCBConst>:
 80072b0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072b4:	bf00      	nop
 80072b6:	bf00      	nop

080072b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
	__asm volatile
 80072be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	607b      	str	r3, [r7, #4]
}
 80072d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072d2:	f7fe fedd 	bl	8006090 <xTaskIncrementTick>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072dc:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <xPortSysTickHandler+0x40>)
 80072de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	2300      	movs	r3, #0
 80072e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	f383 8811 	msr	BASEPRI, r3
}
 80072ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072f0:	bf00      	nop
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	e000ed04 	.word	0xe000ed04

080072fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072fc:	b480      	push	{r7}
 80072fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007300:	4b0b      	ldr	r3, [pc, #44]	; (8007330 <vPortSetupTimerInterrupt+0x34>)
 8007302:	2200      	movs	r2, #0
 8007304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007306:	4b0b      	ldr	r3, [pc, #44]	; (8007334 <vPortSetupTimerInterrupt+0x38>)
 8007308:	2200      	movs	r2, #0
 800730a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800730c:	4b0a      	ldr	r3, [pc, #40]	; (8007338 <vPortSetupTimerInterrupt+0x3c>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a0a      	ldr	r2, [pc, #40]	; (800733c <vPortSetupTimerInterrupt+0x40>)
 8007312:	fba2 2303 	umull	r2, r3, r2, r3
 8007316:	099b      	lsrs	r3, r3, #6
 8007318:	4a09      	ldr	r2, [pc, #36]	; (8007340 <vPortSetupTimerInterrupt+0x44>)
 800731a:	3b01      	subs	r3, #1
 800731c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800731e:	4b04      	ldr	r3, [pc, #16]	; (8007330 <vPortSetupTimerInterrupt+0x34>)
 8007320:	2207      	movs	r2, #7
 8007322:	601a      	str	r2, [r3, #0]
}
 8007324:	bf00      	nop
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	e000e010 	.word	0xe000e010
 8007334:	e000e018 	.word	0xe000e018
 8007338:	20000000 	.word	0x20000000
 800733c:	10624dd3 	.word	0x10624dd3
 8007340:	e000e014 	.word	0xe000e014

08007344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007354 <vPortEnableVFP+0x10>
 8007348:	6801      	ldr	r1, [r0, #0]
 800734a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800734e:	6001      	str	r1, [r0, #0]
 8007350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007352:	bf00      	nop
 8007354:	e000ed88 	.word	0xe000ed88

08007358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007358:	b480      	push	{r7}
 800735a:	b085      	sub	sp, #20
 800735c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800735e:	f3ef 8305 	mrs	r3, IPSR
 8007362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b0f      	cmp	r3, #15
 8007368:	d914      	bls.n	8007394 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800736a:	4a17      	ldr	r2, [pc, #92]	; (80073c8 <vPortValidateInterruptPriority+0x70>)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	4413      	add	r3, r2
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007374:	4b15      	ldr	r3, [pc, #84]	; (80073cc <vPortValidateInterruptPriority+0x74>)
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	7afa      	ldrb	r2, [r7, #11]
 800737a:	429a      	cmp	r2, r3
 800737c:	d20a      	bcs.n	8007394 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	607b      	str	r3, [r7, #4]
}
 8007390:	bf00      	nop
 8007392:	e7fe      	b.n	8007392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007394:	4b0e      	ldr	r3, [pc, #56]	; (80073d0 <vPortValidateInterruptPriority+0x78>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800739c:	4b0d      	ldr	r3, [pc, #52]	; (80073d4 <vPortValidateInterruptPriority+0x7c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d90a      	bls.n	80073ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80073a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a8:	f383 8811 	msr	BASEPRI, r3
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	603b      	str	r3, [r7, #0]
}
 80073b6:	bf00      	nop
 80073b8:	e7fe      	b.n	80073b8 <vPortValidateInterruptPriority+0x60>
	}
 80073ba:	bf00      	nop
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
 80073c6:	bf00      	nop
 80073c8:	e000e3f0 	.word	0xe000e3f0
 80073cc:	20000d7c 	.word	0x20000d7c
 80073d0:	e000ed0c 	.word	0xe000ed0c
 80073d4:	20000d80 	.word	0x20000d80

080073d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b08a      	sub	sp, #40	; 0x28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80073e0:	2300      	movs	r3, #0
 80073e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80073e4:	f7fe fd98 	bl	8005f18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073e8:	4b5b      	ldr	r3, [pc, #364]	; (8007558 <pvPortMalloc+0x180>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073f0:	f000 f920 	bl	8007634 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073f4:	4b59      	ldr	r3, [pc, #356]	; (800755c <pvPortMalloc+0x184>)
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4013      	ands	r3, r2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f040 8093 	bne.w	8007528 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d01d      	beq.n	8007444 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007408:	2208      	movs	r2, #8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4413      	add	r3, r2
 800740e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f003 0307 	and.w	r3, r3, #7
 8007416:	2b00      	cmp	r3, #0
 8007418:	d014      	beq.n	8007444 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f023 0307 	bic.w	r3, r3, #7
 8007420:	3308      	adds	r3, #8
 8007422:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00a      	beq.n	8007444 <pvPortMalloc+0x6c>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	617b      	str	r3, [r7, #20]
}
 8007440:	bf00      	nop
 8007442:	e7fe      	b.n	8007442 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d06e      	beq.n	8007528 <pvPortMalloc+0x150>
 800744a:	4b45      	ldr	r3, [pc, #276]	; (8007560 <pvPortMalloc+0x188>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	429a      	cmp	r2, r3
 8007452:	d869      	bhi.n	8007528 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007454:	4b43      	ldr	r3, [pc, #268]	; (8007564 <pvPortMalloc+0x18c>)
 8007456:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007458:	4b42      	ldr	r3, [pc, #264]	; (8007564 <pvPortMalloc+0x18c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800745e:	e004      	b.n	800746a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800746a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	429a      	cmp	r2, r3
 8007472:	d903      	bls.n	800747c <pvPortMalloc+0xa4>
 8007474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1f1      	bne.n	8007460 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800747c:	4b36      	ldr	r3, [pc, #216]	; (8007558 <pvPortMalloc+0x180>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007482:	429a      	cmp	r2, r3
 8007484:	d050      	beq.n	8007528 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2208      	movs	r2, #8
 800748c:	4413      	add	r3, r2
 800748e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749a:	685a      	ldr	r2, [r3, #4]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	1ad2      	subs	r2, r2, r3
 80074a0:	2308      	movs	r3, #8
 80074a2:	005b      	lsls	r3, r3, #1
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d91f      	bls.n	80074e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4413      	add	r3, r2
 80074ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	f003 0307 	and.w	r3, r3, #7
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <pvPortMalloc+0xf8>
	__asm volatile
 80074ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074be:	f383 8811 	msr	BASEPRI, r3
 80074c2:	f3bf 8f6f 	isb	sy
 80074c6:	f3bf 8f4f 	dsb	sy
 80074ca:	613b      	str	r3, [r7, #16]
}
 80074cc:	bf00      	nop
 80074ce:	e7fe      	b.n	80074ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	685a      	ldr	r2, [r3, #4]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	1ad2      	subs	r2, r2, r3
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80074dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074e2:	69b8      	ldr	r0, [r7, #24]
 80074e4:	f000 f908 	bl	80076f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074e8:	4b1d      	ldr	r3, [pc, #116]	; (8007560 <pvPortMalloc+0x188>)
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	4a1b      	ldr	r2, [pc, #108]	; (8007560 <pvPortMalloc+0x188>)
 80074f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074f6:	4b1a      	ldr	r3, [pc, #104]	; (8007560 <pvPortMalloc+0x188>)
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	4b1b      	ldr	r3, [pc, #108]	; (8007568 <pvPortMalloc+0x190>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d203      	bcs.n	800750a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007502:	4b17      	ldr	r3, [pc, #92]	; (8007560 <pvPortMalloc+0x188>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a18      	ldr	r2, [pc, #96]	; (8007568 <pvPortMalloc+0x190>)
 8007508:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750c:	685a      	ldr	r2, [r3, #4]
 800750e:	4b13      	ldr	r3, [pc, #76]	; (800755c <pvPortMalloc+0x184>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	431a      	orrs	r2, r3
 8007514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007516:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751a:	2200      	movs	r2, #0
 800751c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800751e:	4b13      	ldr	r3, [pc, #76]	; (800756c <pvPortMalloc+0x194>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3301      	adds	r3, #1
 8007524:	4a11      	ldr	r2, [pc, #68]	; (800756c <pvPortMalloc+0x194>)
 8007526:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007528:	f7fe fd04 	bl	8005f34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	f003 0307 	and.w	r3, r3, #7
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00a      	beq.n	800754c <pvPortMalloc+0x174>
	__asm volatile
 8007536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753a:	f383 8811 	msr	BASEPRI, r3
 800753e:	f3bf 8f6f 	isb	sy
 8007542:	f3bf 8f4f 	dsb	sy
 8007546:	60fb      	str	r3, [r7, #12]
}
 8007548:	bf00      	nop
 800754a:	e7fe      	b.n	800754a <pvPortMalloc+0x172>
	return pvReturn;
 800754c:	69fb      	ldr	r3, [r7, #28]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3728      	adds	r7, #40	; 0x28
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	20001944 	.word	0x20001944
 800755c:	20001958 	.word	0x20001958
 8007560:	20001948 	.word	0x20001948
 8007564:	2000193c 	.word	0x2000193c
 8007568:	2000194c 	.word	0x2000194c
 800756c:	20001950 	.word	0x20001950

08007570 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d04d      	beq.n	800761e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007582:	2308      	movs	r3, #8
 8007584:	425b      	negs	r3, r3
 8007586:	697a      	ldr	r2, [r7, #20]
 8007588:	4413      	add	r3, r2
 800758a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	685a      	ldr	r2, [r3, #4]
 8007594:	4b24      	ldr	r3, [pc, #144]	; (8007628 <vPortFree+0xb8>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4013      	ands	r3, r2
 800759a:	2b00      	cmp	r3, #0
 800759c:	d10a      	bne.n	80075b4 <vPortFree+0x44>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	e7fe      	b.n	80075b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00a      	beq.n	80075d2 <vPortFree+0x62>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	60bb      	str	r3, [r7, #8]
}
 80075ce:	bf00      	nop
 80075d0:	e7fe      	b.n	80075d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	4b14      	ldr	r3, [pc, #80]	; (8007628 <vPortFree+0xb8>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4013      	ands	r3, r2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d01e      	beq.n	800761e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d11a      	bne.n	800761e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	4b0e      	ldr	r3, [pc, #56]	; (8007628 <vPortFree+0xb8>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	43db      	mvns	r3, r3
 80075f2:	401a      	ands	r2, r3
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075f8:	f7fe fc8e 	bl	8005f18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	4b0a      	ldr	r3, [pc, #40]	; (800762c <vPortFree+0xbc>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4413      	add	r3, r2
 8007606:	4a09      	ldr	r2, [pc, #36]	; (800762c <vPortFree+0xbc>)
 8007608:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800760a:	6938      	ldr	r0, [r7, #16]
 800760c:	f000 f874 	bl	80076f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007610:	4b07      	ldr	r3, [pc, #28]	; (8007630 <vPortFree+0xc0>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3301      	adds	r3, #1
 8007616:	4a06      	ldr	r2, [pc, #24]	; (8007630 <vPortFree+0xc0>)
 8007618:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800761a:	f7fe fc8b 	bl	8005f34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800761e:	bf00      	nop
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20001958 	.word	0x20001958
 800762c:	20001948 	.word	0x20001948
 8007630:	20001954 	.word	0x20001954

08007634 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800763a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800763e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007640:	4b27      	ldr	r3, [pc, #156]	; (80076e0 <prvHeapInit+0xac>)
 8007642:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00c      	beq.n	8007668 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	3307      	adds	r3, #7
 8007652:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0307 	bic.w	r3, r3, #7
 800765a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	4a1f      	ldr	r2, [pc, #124]	; (80076e0 <prvHeapInit+0xac>)
 8007664:	4413      	add	r3, r2
 8007666:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800766c:	4a1d      	ldr	r2, [pc, #116]	; (80076e4 <prvHeapInit+0xb0>)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007672:	4b1c      	ldr	r3, [pc, #112]	; (80076e4 <prvHeapInit+0xb0>)
 8007674:	2200      	movs	r2, #0
 8007676:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	4413      	add	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007680:	2208      	movs	r2, #8
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	1a9b      	subs	r3, r3, r2
 8007686:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f023 0307 	bic.w	r3, r3, #7
 800768e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4a15      	ldr	r2, [pc, #84]	; (80076e8 <prvHeapInit+0xb4>)
 8007694:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007696:	4b14      	ldr	r3, [pc, #80]	; (80076e8 <prvHeapInit+0xb4>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2200      	movs	r2, #0
 800769c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800769e:	4b12      	ldr	r3, [pc, #72]	; (80076e8 <prvHeapInit+0xb4>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	1ad2      	subs	r2, r2, r3
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076b4:	4b0c      	ldr	r3, [pc, #48]	; (80076e8 <prvHeapInit+0xb4>)
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	4a0a      	ldr	r2, [pc, #40]	; (80076ec <prvHeapInit+0xb8>)
 80076c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	4a09      	ldr	r2, [pc, #36]	; (80076f0 <prvHeapInit+0xbc>)
 80076ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80076cc:	4b09      	ldr	r3, [pc, #36]	; (80076f4 <prvHeapInit+0xc0>)
 80076ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80076d2:	601a      	str	r2, [r3, #0]
}
 80076d4:	bf00      	nop
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	20000d84 	.word	0x20000d84
 80076e4:	2000193c 	.word	0x2000193c
 80076e8:	20001944 	.word	0x20001944
 80076ec:	2000194c 	.word	0x2000194c
 80076f0:	20001948 	.word	0x20001948
 80076f4:	20001958 	.word	0x20001958

080076f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007700:	4b28      	ldr	r3, [pc, #160]	; (80077a4 <prvInsertBlockIntoFreeList+0xac>)
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	e002      	b.n	800770c <prvInsertBlockIntoFreeList+0x14>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	60fb      	str	r3, [r7, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	429a      	cmp	r2, r3
 8007714:	d8f7      	bhi.n	8007706 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	4413      	add	r3, r2
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	429a      	cmp	r2, r3
 8007726:	d108      	bne.n	800773a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	441a      	add	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	441a      	add	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	429a      	cmp	r2, r3
 800774c:	d118      	bne.n	8007780 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	4b15      	ldr	r3, [pc, #84]	; (80077a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	429a      	cmp	r2, r3
 8007758:	d00d      	beq.n	8007776 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	441a      	add	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	e008      	b.n	8007788 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007776:	4b0c      	ldr	r3, [pc, #48]	; (80077a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	e003      	b.n	8007788 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	429a      	cmp	r2, r3
 800778e:	d002      	beq.n	8007796 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007796:	bf00      	nop
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	2000193c 	.word	0x2000193c
 80077a8:	20001944 	.word	0x20001944

080077ac <__errno>:
 80077ac:	4b01      	ldr	r3, [pc, #4]	; (80077b4 <__errno+0x8>)
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	20000010 	.word	0x20000010

080077b8 <__libc_init_array>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	4d0d      	ldr	r5, [pc, #52]	; (80077f0 <__libc_init_array+0x38>)
 80077bc:	4c0d      	ldr	r4, [pc, #52]	; (80077f4 <__libc_init_array+0x3c>)
 80077be:	1b64      	subs	r4, r4, r5
 80077c0:	10a4      	asrs	r4, r4, #2
 80077c2:	2600      	movs	r6, #0
 80077c4:	42a6      	cmp	r6, r4
 80077c6:	d109      	bne.n	80077dc <__libc_init_array+0x24>
 80077c8:	4d0b      	ldr	r5, [pc, #44]	; (80077f8 <__libc_init_array+0x40>)
 80077ca:	4c0c      	ldr	r4, [pc, #48]	; (80077fc <__libc_init_array+0x44>)
 80077cc:	f001 f80c 	bl	80087e8 <_init>
 80077d0:	1b64      	subs	r4, r4, r5
 80077d2:	10a4      	asrs	r4, r4, #2
 80077d4:	2600      	movs	r6, #0
 80077d6:	42a6      	cmp	r6, r4
 80077d8:	d105      	bne.n	80077e6 <__libc_init_array+0x2e>
 80077da:	bd70      	pop	{r4, r5, r6, pc}
 80077dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80077e0:	4798      	blx	r3
 80077e2:	3601      	adds	r6, #1
 80077e4:	e7ee      	b.n	80077c4 <__libc_init_array+0xc>
 80077e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ea:	4798      	blx	r3
 80077ec:	3601      	adds	r6, #1
 80077ee:	e7f2      	b.n	80077d6 <__libc_init_array+0x1e>
 80077f0:	08008aec 	.word	0x08008aec
 80077f4:	08008aec 	.word	0x08008aec
 80077f8:	08008aec 	.word	0x08008aec
 80077fc:	08008af0 	.word	0x08008af0

08007800 <memcpy>:
 8007800:	440a      	add	r2, r1
 8007802:	4291      	cmp	r1, r2
 8007804:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007808:	d100      	bne.n	800780c <memcpy+0xc>
 800780a:	4770      	bx	lr
 800780c:	b510      	push	{r4, lr}
 800780e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007812:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007816:	4291      	cmp	r1, r2
 8007818:	d1f9      	bne.n	800780e <memcpy+0xe>
 800781a:	bd10      	pop	{r4, pc}

0800781c <memset>:
 800781c:	4402      	add	r2, r0
 800781e:	4603      	mov	r3, r0
 8007820:	4293      	cmp	r3, r2
 8007822:	d100      	bne.n	8007826 <memset+0xa>
 8007824:	4770      	bx	lr
 8007826:	f803 1b01 	strb.w	r1, [r3], #1
 800782a:	e7f9      	b.n	8007820 <memset+0x4>

0800782c <iprintf>:
 800782c:	b40f      	push	{r0, r1, r2, r3}
 800782e:	4b0a      	ldr	r3, [pc, #40]	; (8007858 <iprintf+0x2c>)
 8007830:	b513      	push	{r0, r1, r4, lr}
 8007832:	681c      	ldr	r4, [r3, #0]
 8007834:	b124      	cbz	r4, 8007840 <iprintf+0x14>
 8007836:	69a3      	ldr	r3, [r4, #24]
 8007838:	b913      	cbnz	r3, 8007840 <iprintf+0x14>
 800783a:	4620      	mov	r0, r4
 800783c:	f000 fa70 	bl	8007d20 <__sinit>
 8007840:	ab05      	add	r3, sp, #20
 8007842:	9a04      	ldr	r2, [sp, #16]
 8007844:	68a1      	ldr	r1, [r4, #8]
 8007846:	9301      	str	r3, [sp, #4]
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fc41 	bl	80080d0 <_vfiprintf_r>
 800784e:	b002      	add	sp, #8
 8007850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007854:	b004      	add	sp, #16
 8007856:	4770      	bx	lr
 8007858:	20000010 	.word	0x20000010

0800785c <_puts_r>:
 800785c:	b570      	push	{r4, r5, r6, lr}
 800785e:	460e      	mov	r6, r1
 8007860:	4605      	mov	r5, r0
 8007862:	b118      	cbz	r0, 800786c <_puts_r+0x10>
 8007864:	6983      	ldr	r3, [r0, #24]
 8007866:	b90b      	cbnz	r3, 800786c <_puts_r+0x10>
 8007868:	f000 fa5a 	bl	8007d20 <__sinit>
 800786c:	69ab      	ldr	r3, [r5, #24]
 800786e:	68ac      	ldr	r4, [r5, #8]
 8007870:	b913      	cbnz	r3, 8007878 <_puts_r+0x1c>
 8007872:	4628      	mov	r0, r5
 8007874:	f000 fa54 	bl	8007d20 <__sinit>
 8007878:	4b2c      	ldr	r3, [pc, #176]	; (800792c <_puts_r+0xd0>)
 800787a:	429c      	cmp	r4, r3
 800787c:	d120      	bne.n	80078c0 <_puts_r+0x64>
 800787e:	686c      	ldr	r4, [r5, #4]
 8007880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007882:	07db      	lsls	r3, r3, #31
 8007884:	d405      	bmi.n	8007892 <_puts_r+0x36>
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	0598      	lsls	r0, r3, #22
 800788a:	d402      	bmi.n	8007892 <_puts_r+0x36>
 800788c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800788e:	f000 fae5 	bl	8007e5c <__retarget_lock_acquire_recursive>
 8007892:	89a3      	ldrh	r3, [r4, #12]
 8007894:	0719      	lsls	r1, r3, #28
 8007896:	d51d      	bpl.n	80078d4 <_puts_r+0x78>
 8007898:	6923      	ldr	r3, [r4, #16]
 800789a:	b1db      	cbz	r3, 80078d4 <_puts_r+0x78>
 800789c:	3e01      	subs	r6, #1
 800789e:	68a3      	ldr	r3, [r4, #8]
 80078a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078a4:	3b01      	subs	r3, #1
 80078a6:	60a3      	str	r3, [r4, #8]
 80078a8:	bb39      	cbnz	r1, 80078fa <_puts_r+0x9e>
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	da38      	bge.n	8007920 <_puts_r+0xc4>
 80078ae:	4622      	mov	r2, r4
 80078b0:	210a      	movs	r1, #10
 80078b2:	4628      	mov	r0, r5
 80078b4:	f000 f85a 	bl	800796c <__swbuf_r>
 80078b8:	3001      	adds	r0, #1
 80078ba:	d011      	beq.n	80078e0 <_puts_r+0x84>
 80078bc:	250a      	movs	r5, #10
 80078be:	e011      	b.n	80078e4 <_puts_r+0x88>
 80078c0:	4b1b      	ldr	r3, [pc, #108]	; (8007930 <_puts_r+0xd4>)
 80078c2:	429c      	cmp	r4, r3
 80078c4:	d101      	bne.n	80078ca <_puts_r+0x6e>
 80078c6:	68ac      	ldr	r4, [r5, #8]
 80078c8:	e7da      	b.n	8007880 <_puts_r+0x24>
 80078ca:	4b1a      	ldr	r3, [pc, #104]	; (8007934 <_puts_r+0xd8>)
 80078cc:	429c      	cmp	r4, r3
 80078ce:	bf08      	it	eq
 80078d0:	68ec      	ldreq	r4, [r5, #12]
 80078d2:	e7d5      	b.n	8007880 <_puts_r+0x24>
 80078d4:	4621      	mov	r1, r4
 80078d6:	4628      	mov	r0, r5
 80078d8:	f000 f89a 	bl	8007a10 <__swsetup_r>
 80078dc:	2800      	cmp	r0, #0
 80078de:	d0dd      	beq.n	800789c <_puts_r+0x40>
 80078e0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80078e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078e6:	07da      	lsls	r2, r3, #31
 80078e8:	d405      	bmi.n	80078f6 <_puts_r+0x9a>
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	059b      	lsls	r3, r3, #22
 80078ee:	d402      	bmi.n	80078f6 <_puts_r+0x9a>
 80078f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078f2:	f000 fab4 	bl	8007e5e <__retarget_lock_release_recursive>
 80078f6:	4628      	mov	r0, r5
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	da04      	bge.n	8007908 <_puts_r+0xac>
 80078fe:	69a2      	ldr	r2, [r4, #24]
 8007900:	429a      	cmp	r2, r3
 8007902:	dc06      	bgt.n	8007912 <_puts_r+0xb6>
 8007904:	290a      	cmp	r1, #10
 8007906:	d004      	beq.n	8007912 <_puts_r+0xb6>
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	1c5a      	adds	r2, r3, #1
 800790c:	6022      	str	r2, [r4, #0]
 800790e:	7019      	strb	r1, [r3, #0]
 8007910:	e7c5      	b.n	800789e <_puts_r+0x42>
 8007912:	4622      	mov	r2, r4
 8007914:	4628      	mov	r0, r5
 8007916:	f000 f829 	bl	800796c <__swbuf_r>
 800791a:	3001      	adds	r0, #1
 800791c:	d1bf      	bne.n	800789e <_puts_r+0x42>
 800791e:	e7df      	b.n	80078e0 <_puts_r+0x84>
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	250a      	movs	r5, #10
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	6022      	str	r2, [r4, #0]
 8007928:	701d      	strb	r5, [r3, #0]
 800792a:	e7db      	b.n	80078e4 <_puts_r+0x88>
 800792c:	08008a70 	.word	0x08008a70
 8007930:	08008a90 	.word	0x08008a90
 8007934:	08008a50 	.word	0x08008a50

08007938 <puts>:
 8007938:	4b02      	ldr	r3, [pc, #8]	; (8007944 <puts+0xc>)
 800793a:	4601      	mov	r1, r0
 800793c:	6818      	ldr	r0, [r3, #0]
 800793e:	f7ff bf8d 	b.w	800785c <_puts_r>
 8007942:	bf00      	nop
 8007944:	20000010 	.word	0x20000010

08007948 <strncmp>:
 8007948:	b510      	push	{r4, lr}
 800794a:	b16a      	cbz	r2, 8007968 <strncmp+0x20>
 800794c:	3901      	subs	r1, #1
 800794e:	1884      	adds	r4, r0, r2
 8007950:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007954:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007958:	4293      	cmp	r3, r2
 800795a:	d103      	bne.n	8007964 <strncmp+0x1c>
 800795c:	42a0      	cmp	r0, r4
 800795e:	d001      	beq.n	8007964 <strncmp+0x1c>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d1f5      	bne.n	8007950 <strncmp+0x8>
 8007964:	1a98      	subs	r0, r3, r2
 8007966:	bd10      	pop	{r4, pc}
 8007968:	4610      	mov	r0, r2
 800796a:	e7fc      	b.n	8007966 <strncmp+0x1e>

0800796c <__swbuf_r>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	460e      	mov	r6, r1
 8007970:	4614      	mov	r4, r2
 8007972:	4605      	mov	r5, r0
 8007974:	b118      	cbz	r0, 800797e <__swbuf_r+0x12>
 8007976:	6983      	ldr	r3, [r0, #24]
 8007978:	b90b      	cbnz	r3, 800797e <__swbuf_r+0x12>
 800797a:	f000 f9d1 	bl	8007d20 <__sinit>
 800797e:	4b21      	ldr	r3, [pc, #132]	; (8007a04 <__swbuf_r+0x98>)
 8007980:	429c      	cmp	r4, r3
 8007982:	d12b      	bne.n	80079dc <__swbuf_r+0x70>
 8007984:	686c      	ldr	r4, [r5, #4]
 8007986:	69a3      	ldr	r3, [r4, #24]
 8007988:	60a3      	str	r3, [r4, #8]
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	071a      	lsls	r2, r3, #28
 800798e:	d52f      	bpl.n	80079f0 <__swbuf_r+0x84>
 8007990:	6923      	ldr	r3, [r4, #16]
 8007992:	b36b      	cbz	r3, 80079f0 <__swbuf_r+0x84>
 8007994:	6923      	ldr	r3, [r4, #16]
 8007996:	6820      	ldr	r0, [r4, #0]
 8007998:	1ac0      	subs	r0, r0, r3
 800799a:	6963      	ldr	r3, [r4, #20]
 800799c:	b2f6      	uxtb	r6, r6
 800799e:	4283      	cmp	r3, r0
 80079a0:	4637      	mov	r7, r6
 80079a2:	dc04      	bgt.n	80079ae <__swbuf_r+0x42>
 80079a4:	4621      	mov	r1, r4
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 f926 	bl	8007bf8 <_fflush_r>
 80079ac:	bb30      	cbnz	r0, 80079fc <__swbuf_r+0x90>
 80079ae:	68a3      	ldr	r3, [r4, #8]
 80079b0:	3b01      	subs	r3, #1
 80079b2:	60a3      	str	r3, [r4, #8]
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	1c5a      	adds	r2, r3, #1
 80079b8:	6022      	str	r2, [r4, #0]
 80079ba:	701e      	strb	r6, [r3, #0]
 80079bc:	6963      	ldr	r3, [r4, #20]
 80079be:	3001      	adds	r0, #1
 80079c0:	4283      	cmp	r3, r0
 80079c2:	d004      	beq.n	80079ce <__swbuf_r+0x62>
 80079c4:	89a3      	ldrh	r3, [r4, #12]
 80079c6:	07db      	lsls	r3, r3, #31
 80079c8:	d506      	bpl.n	80079d8 <__swbuf_r+0x6c>
 80079ca:	2e0a      	cmp	r6, #10
 80079cc:	d104      	bne.n	80079d8 <__swbuf_r+0x6c>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	f000 f911 	bl	8007bf8 <_fflush_r>
 80079d6:	b988      	cbnz	r0, 80079fc <__swbuf_r+0x90>
 80079d8:	4638      	mov	r0, r7
 80079da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079dc:	4b0a      	ldr	r3, [pc, #40]	; (8007a08 <__swbuf_r+0x9c>)
 80079de:	429c      	cmp	r4, r3
 80079e0:	d101      	bne.n	80079e6 <__swbuf_r+0x7a>
 80079e2:	68ac      	ldr	r4, [r5, #8]
 80079e4:	e7cf      	b.n	8007986 <__swbuf_r+0x1a>
 80079e6:	4b09      	ldr	r3, [pc, #36]	; (8007a0c <__swbuf_r+0xa0>)
 80079e8:	429c      	cmp	r4, r3
 80079ea:	bf08      	it	eq
 80079ec:	68ec      	ldreq	r4, [r5, #12]
 80079ee:	e7ca      	b.n	8007986 <__swbuf_r+0x1a>
 80079f0:	4621      	mov	r1, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 f80c 	bl	8007a10 <__swsetup_r>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d0cb      	beq.n	8007994 <__swbuf_r+0x28>
 80079fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a00:	e7ea      	b.n	80079d8 <__swbuf_r+0x6c>
 8007a02:	bf00      	nop
 8007a04:	08008a70 	.word	0x08008a70
 8007a08:	08008a90 	.word	0x08008a90
 8007a0c:	08008a50 	.word	0x08008a50

08007a10 <__swsetup_r>:
 8007a10:	4b32      	ldr	r3, [pc, #200]	; (8007adc <__swsetup_r+0xcc>)
 8007a12:	b570      	push	{r4, r5, r6, lr}
 8007a14:	681d      	ldr	r5, [r3, #0]
 8007a16:	4606      	mov	r6, r0
 8007a18:	460c      	mov	r4, r1
 8007a1a:	b125      	cbz	r5, 8007a26 <__swsetup_r+0x16>
 8007a1c:	69ab      	ldr	r3, [r5, #24]
 8007a1e:	b913      	cbnz	r3, 8007a26 <__swsetup_r+0x16>
 8007a20:	4628      	mov	r0, r5
 8007a22:	f000 f97d 	bl	8007d20 <__sinit>
 8007a26:	4b2e      	ldr	r3, [pc, #184]	; (8007ae0 <__swsetup_r+0xd0>)
 8007a28:	429c      	cmp	r4, r3
 8007a2a:	d10f      	bne.n	8007a4c <__swsetup_r+0x3c>
 8007a2c:	686c      	ldr	r4, [r5, #4]
 8007a2e:	89a3      	ldrh	r3, [r4, #12]
 8007a30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a34:	0719      	lsls	r1, r3, #28
 8007a36:	d42c      	bmi.n	8007a92 <__swsetup_r+0x82>
 8007a38:	06dd      	lsls	r5, r3, #27
 8007a3a:	d411      	bmi.n	8007a60 <__swsetup_r+0x50>
 8007a3c:	2309      	movs	r3, #9
 8007a3e:	6033      	str	r3, [r6, #0]
 8007a40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a44:	81a3      	strh	r3, [r4, #12]
 8007a46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a4a:	e03e      	b.n	8007aca <__swsetup_r+0xba>
 8007a4c:	4b25      	ldr	r3, [pc, #148]	; (8007ae4 <__swsetup_r+0xd4>)
 8007a4e:	429c      	cmp	r4, r3
 8007a50:	d101      	bne.n	8007a56 <__swsetup_r+0x46>
 8007a52:	68ac      	ldr	r4, [r5, #8]
 8007a54:	e7eb      	b.n	8007a2e <__swsetup_r+0x1e>
 8007a56:	4b24      	ldr	r3, [pc, #144]	; (8007ae8 <__swsetup_r+0xd8>)
 8007a58:	429c      	cmp	r4, r3
 8007a5a:	bf08      	it	eq
 8007a5c:	68ec      	ldreq	r4, [r5, #12]
 8007a5e:	e7e6      	b.n	8007a2e <__swsetup_r+0x1e>
 8007a60:	0758      	lsls	r0, r3, #29
 8007a62:	d512      	bpl.n	8007a8a <__swsetup_r+0x7a>
 8007a64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a66:	b141      	cbz	r1, 8007a7a <__swsetup_r+0x6a>
 8007a68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a6c:	4299      	cmp	r1, r3
 8007a6e:	d002      	beq.n	8007a76 <__swsetup_r+0x66>
 8007a70:	4630      	mov	r0, r6
 8007a72:	f000 fa59 	bl	8007f28 <_free_r>
 8007a76:	2300      	movs	r3, #0
 8007a78:	6363      	str	r3, [r4, #52]	; 0x34
 8007a7a:	89a3      	ldrh	r3, [r4, #12]
 8007a7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a80:	81a3      	strh	r3, [r4, #12]
 8007a82:	2300      	movs	r3, #0
 8007a84:	6063      	str	r3, [r4, #4]
 8007a86:	6923      	ldr	r3, [r4, #16]
 8007a88:	6023      	str	r3, [r4, #0]
 8007a8a:	89a3      	ldrh	r3, [r4, #12]
 8007a8c:	f043 0308 	orr.w	r3, r3, #8
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	6923      	ldr	r3, [r4, #16]
 8007a94:	b94b      	cbnz	r3, 8007aaa <__swsetup_r+0x9a>
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007aa0:	d003      	beq.n	8007aaa <__swsetup_r+0x9a>
 8007aa2:	4621      	mov	r1, r4
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f000 f9ff 	bl	8007ea8 <__smakebuf_r>
 8007aaa:	89a0      	ldrh	r0, [r4, #12]
 8007aac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ab0:	f010 0301 	ands.w	r3, r0, #1
 8007ab4:	d00a      	beq.n	8007acc <__swsetup_r+0xbc>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	60a3      	str	r3, [r4, #8]
 8007aba:	6963      	ldr	r3, [r4, #20]
 8007abc:	425b      	negs	r3, r3
 8007abe:	61a3      	str	r3, [r4, #24]
 8007ac0:	6923      	ldr	r3, [r4, #16]
 8007ac2:	b943      	cbnz	r3, 8007ad6 <__swsetup_r+0xc6>
 8007ac4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ac8:	d1ba      	bne.n	8007a40 <__swsetup_r+0x30>
 8007aca:	bd70      	pop	{r4, r5, r6, pc}
 8007acc:	0781      	lsls	r1, r0, #30
 8007ace:	bf58      	it	pl
 8007ad0:	6963      	ldrpl	r3, [r4, #20]
 8007ad2:	60a3      	str	r3, [r4, #8]
 8007ad4:	e7f4      	b.n	8007ac0 <__swsetup_r+0xb0>
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e7f7      	b.n	8007aca <__swsetup_r+0xba>
 8007ada:	bf00      	nop
 8007adc:	20000010 	.word	0x20000010
 8007ae0:	08008a70 	.word	0x08008a70
 8007ae4:	08008a90 	.word	0x08008a90
 8007ae8:	08008a50 	.word	0x08008a50

08007aec <__sflush_r>:
 8007aec:	898a      	ldrh	r2, [r1, #12]
 8007aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af2:	4605      	mov	r5, r0
 8007af4:	0710      	lsls	r0, r2, #28
 8007af6:	460c      	mov	r4, r1
 8007af8:	d458      	bmi.n	8007bac <__sflush_r+0xc0>
 8007afa:	684b      	ldr	r3, [r1, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dc05      	bgt.n	8007b0c <__sflush_r+0x20>
 8007b00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	dc02      	bgt.n	8007b0c <__sflush_r+0x20>
 8007b06:	2000      	movs	r0, #0
 8007b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b0e:	2e00      	cmp	r6, #0
 8007b10:	d0f9      	beq.n	8007b06 <__sflush_r+0x1a>
 8007b12:	2300      	movs	r3, #0
 8007b14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b18:	682f      	ldr	r7, [r5, #0]
 8007b1a:	602b      	str	r3, [r5, #0]
 8007b1c:	d032      	beq.n	8007b84 <__sflush_r+0x98>
 8007b1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	075a      	lsls	r2, r3, #29
 8007b24:	d505      	bpl.n	8007b32 <__sflush_r+0x46>
 8007b26:	6863      	ldr	r3, [r4, #4]
 8007b28:	1ac0      	subs	r0, r0, r3
 8007b2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b2c:	b10b      	cbz	r3, 8007b32 <__sflush_r+0x46>
 8007b2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b30:	1ac0      	subs	r0, r0, r3
 8007b32:	2300      	movs	r3, #0
 8007b34:	4602      	mov	r2, r0
 8007b36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b38:	6a21      	ldr	r1, [r4, #32]
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b0      	blx	r6
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	d106      	bne.n	8007b52 <__sflush_r+0x66>
 8007b44:	6829      	ldr	r1, [r5, #0]
 8007b46:	291d      	cmp	r1, #29
 8007b48:	d82c      	bhi.n	8007ba4 <__sflush_r+0xb8>
 8007b4a:	4a2a      	ldr	r2, [pc, #168]	; (8007bf4 <__sflush_r+0x108>)
 8007b4c:	40ca      	lsrs	r2, r1
 8007b4e:	07d6      	lsls	r6, r2, #31
 8007b50:	d528      	bpl.n	8007ba4 <__sflush_r+0xb8>
 8007b52:	2200      	movs	r2, #0
 8007b54:	6062      	str	r2, [r4, #4]
 8007b56:	04d9      	lsls	r1, r3, #19
 8007b58:	6922      	ldr	r2, [r4, #16]
 8007b5a:	6022      	str	r2, [r4, #0]
 8007b5c:	d504      	bpl.n	8007b68 <__sflush_r+0x7c>
 8007b5e:	1c42      	adds	r2, r0, #1
 8007b60:	d101      	bne.n	8007b66 <__sflush_r+0x7a>
 8007b62:	682b      	ldr	r3, [r5, #0]
 8007b64:	b903      	cbnz	r3, 8007b68 <__sflush_r+0x7c>
 8007b66:	6560      	str	r0, [r4, #84]	; 0x54
 8007b68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b6a:	602f      	str	r7, [r5, #0]
 8007b6c:	2900      	cmp	r1, #0
 8007b6e:	d0ca      	beq.n	8007b06 <__sflush_r+0x1a>
 8007b70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b74:	4299      	cmp	r1, r3
 8007b76:	d002      	beq.n	8007b7e <__sflush_r+0x92>
 8007b78:	4628      	mov	r0, r5
 8007b7a:	f000 f9d5 	bl	8007f28 <_free_r>
 8007b7e:	2000      	movs	r0, #0
 8007b80:	6360      	str	r0, [r4, #52]	; 0x34
 8007b82:	e7c1      	b.n	8007b08 <__sflush_r+0x1c>
 8007b84:	6a21      	ldr	r1, [r4, #32]
 8007b86:	2301      	movs	r3, #1
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b0      	blx	r6
 8007b8c:	1c41      	adds	r1, r0, #1
 8007b8e:	d1c7      	bne.n	8007b20 <__sflush_r+0x34>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d0c4      	beq.n	8007b20 <__sflush_r+0x34>
 8007b96:	2b1d      	cmp	r3, #29
 8007b98:	d001      	beq.n	8007b9e <__sflush_r+0xb2>
 8007b9a:	2b16      	cmp	r3, #22
 8007b9c:	d101      	bne.n	8007ba2 <__sflush_r+0xb6>
 8007b9e:	602f      	str	r7, [r5, #0]
 8007ba0:	e7b1      	b.n	8007b06 <__sflush_r+0x1a>
 8007ba2:	89a3      	ldrh	r3, [r4, #12]
 8007ba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ba8:	81a3      	strh	r3, [r4, #12]
 8007baa:	e7ad      	b.n	8007b08 <__sflush_r+0x1c>
 8007bac:	690f      	ldr	r7, [r1, #16]
 8007bae:	2f00      	cmp	r7, #0
 8007bb0:	d0a9      	beq.n	8007b06 <__sflush_r+0x1a>
 8007bb2:	0793      	lsls	r3, r2, #30
 8007bb4:	680e      	ldr	r6, [r1, #0]
 8007bb6:	bf08      	it	eq
 8007bb8:	694b      	ldreq	r3, [r1, #20]
 8007bba:	600f      	str	r7, [r1, #0]
 8007bbc:	bf18      	it	ne
 8007bbe:	2300      	movne	r3, #0
 8007bc0:	eba6 0807 	sub.w	r8, r6, r7
 8007bc4:	608b      	str	r3, [r1, #8]
 8007bc6:	f1b8 0f00 	cmp.w	r8, #0
 8007bca:	dd9c      	ble.n	8007b06 <__sflush_r+0x1a>
 8007bcc:	6a21      	ldr	r1, [r4, #32]
 8007bce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007bd0:	4643      	mov	r3, r8
 8007bd2:	463a      	mov	r2, r7
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	47b0      	blx	r6
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	dc06      	bgt.n	8007bea <__sflush_r+0xfe>
 8007bdc:	89a3      	ldrh	r3, [r4, #12]
 8007bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be2:	81a3      	strh	r3, [r4, #12]
 8007be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007be8:	e78e      	b.n	8007b08 <__sflush_r+0x1c>
 8007bea:	4407      	add	r7, r0
 8007bec:	eba8 0800 	sub.w	r8, r8, r0
 8007bf0:	e7e9      	b.n	8007bc6 <__sflush_r+0xda>
 8007bf2:	bf00      	nop
 8007bf4:	20400001 	.word	0x20400001

08007bf8 <_fflush_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	690b      	ldr	r3, [r1, #16]
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	460c      	mov	r4, r1
 8007c00:	b913      	cbnz	r3, 8007c08 <_fflush_r+0x10>
 8007c02:	2500      	movs	r5, #0
 8007c04:	4628      	mov	r0, r5
 8007c06:	bd38      	pop	{r3, r4, r5, pc}
 8007c08:	b118      	cbz	r0, 8007c12 <_fflush_r+0x1a>
 8007c0a:	6983      	ldr	r3, [r0, #24]
 8007c0c:	b90b      	cbnz	r3, 8007c12 <_fflush_r+0x1a>
 8007c0e:	f000 f887 	bl	8007d20 <__sinit>
 8007c12:	4b14      	ldr	r3, [pc, #80]	; (8007c64 <_fflush_r+0x6c>)
 8007c14:	429c      	cmp	r4, r3
 8007c16:	d11b      	bne.n	8007c50 <_fflush_r+0x58>
 8007c18:	686c      	ldr	r4, [r5, #4]
 8007c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0ef      	beq.n	8007c02 <_fflush_r+0xa>
 8007c22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c24:	07d0      	lsls	r0, r2, #31
 8007c26:	d404      	bmi.n	8007c32 <_fflush_r+0x3a>
 8007c28:	0599      	lsls	r1, r3, #22
 8007c2a:	d402      	bmi.n	8007c32 <_fflush_r+0x3a>
 8007c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c2e:	f000 f915 	bl	8007e5c <__retarget_lock_acquire_recursive>
 8007c32:	4628      	mov	r0, r5
 8007c34:	4621      	mov	r1, r4
 8007c36:	f7ff ff59 	bl	8007aec <__sflush_r>
 8007c3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c3c:	07da      	lsls	r2, r3, #31
 8007c3e:	4605      	mov	r5, r0
 8007c40:	d4e0      	bmi.n	8007c04 <_fflush_r+0xc>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	059b      	lsls	r3, r3, #22
 8007c46:	d4dd      	bmi.n	8007c04 <_fflush_r+0xc>
 8007c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c4a:	f000 f908 	bl	8007e5e <__retarget_lock_release_recursive>
 8007c4e:	e7d9      	b.n	8007c04 <_fflush_r+0xc>
 8007c50:	4b05      	ldr	r3, [pc, #20]	; (8007c68 <_fflush_r+0x70>)
 8007c52:	429c      	cmp	r4, r3
 8007c54:	d101      	bne.n	8007c5a <_fflush_r+0x62>
 8007c56:	68ac      	ldr	r4, [r5, #8]
 8007c58:	e7df      	b.n	8007c1a <_fflush_r+0x22>
 8007c5a:	4b04      	ldr	r3, [pc, #16]	; (8007c6c <_fflush_r+0x74>)
 8007c5c:	429c      	cmp	r4, r3
 8007c5e:	bf08      	it	eq
 8007c60:	68ec      	ldreq	r4, [r5, #12]
 8007c62:	e7da      	b.n	8007c1a <_fflush_r+0x22>
 8007c64:	08008a70 	.word	0x08008a70
 8007c68:	08008a90 	.word	0x08008a90
 8007c6c:	08008a50 	.word	0x08008a50

08007c70 <std>:
 8007c70:	2300      	movs	r3, #0
 8007c72:	b510      	push	{r4, lr}
 8007c74:	4604      	mov	r4, r0
 8007c76:	e9c0 3300 	strd	r3, r3, [r0]
 8007c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c7e:	6083      	str	r3, [r0, #8]
 8007c80:	8181      	strh	r1, [r0, #12]
 8007c82:	6643      	str	r3, [r0, #100]	; 0x64
 8007c84:	81c2      	strh	r2, [r0, #14]
 8007c86:	6183      	str	r3, [r0, #24]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	2208      	movs	r2, #8
 8007c8c:	305c      	adds	r0, #92	; 0x5c
 8007c8e:	f7ff fdc5 	bl	800781c <memset>
 8007c92:	4b05      	ldr	r3, [pc, #20]	; (8007ca8 <std+0x38>)
 8007c94:	6263      	str	r3, [r4, #36]	; 0x24
 8007c96:	4b05      	ldr	r3, [pc, #20]	; (8007cac <std+0x3c>)
 8007c98:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c9a:	4b05      	ldr	r3, [pc, #20]	; (8007cb0 <std+0x40>)
 8007c9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c9e:	4b05      	ldr	r3, [pc, #20]	; (8007cb4 <std+0x44>)
 8007ca0:	6224      	str	r4, [r4, #32]
 8007ca2:	6323      	str	r3, [r4, #48]	; 0x30
 8007ca4:	bd10      	pop	{r4, pc}
 8007ca6:	bf00      	nop
 8007ca8:	08008679 	.word	0x08008679
 8007cac:	0800869b 	.word	0x0800869b
 8007cb0:	080086d3 	.word	0x080086d3
 8007cb4:	080086f7 	.word	0x080086f7

08007cb8 <_cleanup_r>:
 8007cb8:	4901      	ldr	r1, [pc, #4]	; (8007cc0 <_cleanup_r+0x8>)
 8007cba:	f000 b8af 	b.w	8007e1c <_fwalk_reent>
 8007cbe:	bf00      	nop
 8007cc0:	08007bf9 	.word	0x08007bf9

08007cc4 <__sfmoreglue>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	1e4a      	subs	r2, r1, #1
 8007cc8:	2568      	movs	r5, #104	; 0x68
 8007cca:	4355      	muls	r5, r2
 8007ccc:	460e      	mov	r6, r1
 8007cce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007cd2:	f000 f979 	bl	8007fc8 <_malloc_r>
 8007cd6:	4604      	mov	r4, r0
 8007cd8:	b140      	cbz	r0, 8007cec <__sfmoreglue+0x28>
 8007cda:	2100      	movs	r1, #0
 8007cdc:	e9c0 1600 	strd	r1, r6, [r0]
 8007ce0:	300c      	adds	r0, #12
 8007ce2:	60a0      	str	r0, [r4, #8]
 8007ce4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ce8:	f7ff fd98 	bl	800781c <memset>
 8007cec:	4620      	mov	r0, r4
 8007cee:	bd70      	pop	{r4, r5, r6, pc}

08007cf0 <__sfp_lock_acquire>:
 8007cf0:	4801      	ldr	r0, [pc, #4]	; (8007cf8 <__sfp_lock_acquire+0x8>)
 8007cf2:	f000 b8b3 	b.w	8007e5c <__retarget_lock_acquire_recursive>
 8007cf6:	bf00      	nop
 8007cf8:	20001cac 	.word	0x20001cac

08007cfc <__sfp_lock_release>:
 8007cfc:	4801      	ldr	r0, [pc, #4]	; (8007d04 <__sfp_lock_release+0x8>)
 8007cfe:	f000 b8ae 	b.w	8007e5e <__retarget_lock_release_recursive>
 8007d02:	bf00      	nop
 8007d04:	20001cac 	.word	0x20001cac

08007d08 <__sinit_lock_acquire>:
 8007d08:	4801      	ldr	r0, [pc, #4]	; (8007d10 <__sinit_lock_acquire+0x8>)
 8007d0a:	f000 b8a7 	b.w	8007e5c <__retarget_lock_acquire_recursive>
 8007d0e:	bf00      	nop
 8007d10:	20001ca7 	.word	0x20001ca7

08007d14 <__sinit_lock_release>:
 8007d14:	4801      	ldr	r0, [pc, #4]	; (8007d1c <__sinit_lock_release+0x8>)
 8007d16:	f000 b8a2 	b.w	8007e5e <__retarget_lock_release_recursive>
 8007d1a:	bf00      	nop
 8007d1c:	20001ca7 	.word	0x20001ca7

08007d20 <__sinit>:
 8007d20:	b510      	push	{r4, lr}
 8007d22:	4604      	mov	r4, r0
 8007d24:	f7ff fff0 	bl	8007d08 <__sinit_lock_acquire>
 8007d28:	69a3      	ldr	r3, [r4, #24]
 8007d2a:	b11b      	cbz	r3, 8007d34 <__sinit+0x14>
 8007d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d30:	f7ff bff0 	b.w	8007d14 <__sinit_lock_release>
 8007d34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007d38:	6523      	str	r3, [r4, #80]	; 0x50
 8007d3a:	4b13      	ldr	r3, [pc, #76]	; (8007d88 <__sinit+0x68>)
 8007d3c:	4a13      	ldr	r2, [pc, #76]	; (8007d8c <__sinit+0x6c>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	62a2      	str	r2, [r4, #40]	; 0x28
 8007d42:	42a3      	cmp	r3, r4
 8007d44:	bf04      	itt	eq
 8007d46:	2301      	moveq	r3, #1
 8007d48:	61a3      	streq	r3, [r4, #24]
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f000 f820 	bl	8007d90 <__sfp>
 8007d50:	6060      	str	r0, [r4, #4]
 8007d52:	4620      	mov	r0, r4
 8007d54:	f000 f81c 	bl	8007d90 <__sfp>
 8007d58:	60a0      	str	r0, [r4, #8]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f000 f818 	bl	8007d90 <__sfp>
 8007d60:	2200      	movs	r2, #0
 8007d62:	60e0      	str	r0, [r4, #12]
 8007d64:	2104      	movs	r1, #4
 8007d66:	6860      	ldr	r0, [r4, #4]
 8007d68:	f7ff ff82 	bl	8007c70 <std>
 8007d6c:	68a0      	ldr	r0, [r4, #8]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	2109      	movs	r1, #9
 8007d72:	f7ff ff7d 	bl	8007c70 <std>
 8007d76:	68e0      	ldr	r0, [r4, #12]
 8007d78:	2202      	movs	r2, #2
 8007d7a:	2112      	movs	r1, #18
 8007d7c:	f7ff ff78 	bl	8007c70 <std>
 8007d80:	2301      	movs	r3, #1
 8007d82:	61a3      	str	r3, [r4, #24]
 8007d84:	e7d2      	b.n	8007d2c <__sinit+0xc>
 8007d86:	bf00      	nop
 8007d88:	08008a4c 	.word	0x08008a4c
 8007d8c:	08007cb9 	.word	0x08007cb9

08007d90 <__sfp>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	4607      	mov	r7, r0
 8007d94:	f7ff ffac 	bl	8007cf0 <__sfp_lock_acquire>
 8007d98:	4b1e      	ldr	r3, [pc, #120]	; (8007e14 <__sfp+0x84>)
 8007d9a:	681e      	ldr	r6, [r3, #0]
 8007d9c:	69b3      	ldr	r3, [r6, #24]
 8007d9e:	b913      	cbnz	r3, 8007da6 <__sfp+0x16>
 8007da0:	4630      	mov	r0, r6
 8007da2:	f7ff ffbd 	bl	8007d20 <__sinit>
 8007da6:	3648      	adds	r6, #72	; 0x48
 8007da8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	d503      	bpl.n	8007db8 <__sfp+0x28>
 8007db0:	6833      	ldr	r3, [r6, #0]
 8007db2:	b30b      	cbz	r3, 8007df8 <__sfp+0x68>
 8007db4:	6836      	ldr	r6, [r6, #0]
 8007db6:	e7f7      	b.n	8007da8 <__sfp+0x18>
 8007db8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007dbc:	b9d5      	cbnz	r5, 8007df4 <__sfp+0x64>
 8007dbe:	4b16      	ldr	r3, [pc, #88]	; (8007e18 <__sfp+0x88>)
 8007dc0:	60e3      	str	r3, [r4, #12]
 8007dc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007dc6:	6665      	str	r5, [r4, #100]	; 0x64
 8007dc8:	f000 f847 	bl	8007e5a <__retarget_lock_init_recursive>
 8007dcc:	f7ff ff96 	bl	8007cfc <__sfp_lock_release>
 8007dd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007dd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007dd8:	6025      	str	r5, [r4, #0]
 8007dda:	61a5      	str	r5, [r4, #24]
 8007ddc:	2208      	movs	r2, #8
 8007dde:	4629      	mov	r1, r5
 8007de0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007de4:	f7ff fd1a 	bl	800781c <memset>
 8007de8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007dec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007df0:	4620      	mov	r0, r4
 8007df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007df4:	3468      	adds	r4, #104	; 0x68
 8007df6:	e7d9      	b.n	8007dac <__sfp+0x1c>
 8007df8:	2104      	movs	r1, #4
 8007dfa:	4638      	mov	r0, r7
 8007dfc:	f7ff ff62 	bl	8007cc4 <__sfmoreglue>
 8007e00:	4604      	mov	r4, r0
 8007e02:	6030      	str	r0, [r6, #0]
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d1d5      	bne.n	8007db4 <__sfp+0x24>
 8007e08:	f7ff ff78 	bl	8007cfc <__sfp_lock_release>
 8007e0c:	230c      	movs	r3, #12
 8007e0e:	603b      	str	r3, [r7, #0]
 8007e10:	e7ee      	b.n	8007df0 <__sfp+0x60>
 8007e12:	bf00      	nop
 8007e14:	08008a4c 	.word	0x08008a4c
 8007e18:	ffff0001 	.word	0xffff0001

08007e1c <_fwalk_reent>:
 8007e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e20:	4606      	mov	r6, r0
 8007e22:	4688      	mov	r8, r1
 8007e24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e28:	2700      	movs	r7, #0
 8007e2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e2e:	f1b9 0901 	subs.w	r9, r9, #1
 8007e32:	d505      	bpl.n	8007e40 <_fwalk_reent+0x24>
 8007e34:	6824      	ldr	r4, [r4, #0]
 8007e36:	2c00      	cmp	r4, #0
 8007e38:	d1f7      	bne.n	8007e2a <_fwalk_reent+0xe>
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e40:	89ab      	ldrh	r3, [r5, #12]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d907      	bls.n	8007e56 <_fwalk_reent+0x3a>
 8007e46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	d003      	beq.n	8007e56 <_fwalk_reent+0x3a>
 8007e4e:	4629      	mov	r1, r5
 8007e50:	4630      	mov	r0, r6
 8007e52:	47c0      	blx	r8
 8007e54:	4307      	orrs	r7, r0
 8007e56:	3568      	adds	r5, #104	; 0x68
 8007e58:	e7e9      	b.n	8007e2e <_fwalk_reent+0x12>

08007e5a <__retarget_lock_init_recursive>:
 8007e5a:	4770      	bx	lr

08007e5c <__retarget_lock_acquire_recursive>:
 8007e5c:	4770      	bx	lr

08007e5e <__retarget_lock_release_recursive>:
 8007e5e:	4770      	bx	lr

08007e60 <__swhatbuf_r>:
 8007e60:	b570      	push	{r4, r5, r6, lr}
 8007e62:	460e      	mov	r6, r1
 8007e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e68:	2900      	cmp	r1, #0
 8007e6a:	b096      	sub	sp, #88	; 0x58
 8007e6c:	4614      	mov	r4, r2
 8007e6e:	461d      	mov	r5, r3
 8007e70:	da07      	bge.n	8007e82 <__swhatbuf_r+0x22>
 8007e72:	2300      	movs	r3, #0
 8007e74:	602b      	str	r3, [r5, #0]
 8007e76:	89b3      	ldrh	r3, [r6, #12]
 8007e78:	061a      	lsls	r2, r3, #24
 8007e7a:	d410      	bmi.n	8007e9e <__swhatbuf_r+0x3e>
 8007e7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e80:	e00e      	b.n	8007ea0 <__swhatbuf_r+0x40>
 8007e82:	466a      	mov	r2, sp
 8007e84:	f000 fc5e 	bl	8008744 <_fstat_r>
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	dbf2      	blt.n	8007e72 <__swhatbuf_r+0x12>
 8007e8c:	9a01      	ldr	r2, [sp, #4]
 8007e8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007e92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007e96:	425a      	negs	r2, r3
 8007e98:	415a      	adcs	r2, r3
 8007e9a:	602a      	str	r2, [r5, #0]
 8007e9c:	e7ee      	b.n	8007e7c <__swhatbuf_r+0x1c>
 8007e9e:	2340      	movs	r3, #64	; 0x40
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	6023      	str	r3, [r4, #0]
 8007ea4:	b016      	add	sp, #88	; 0x58
 8007ea6:	bd70      	pop	{r4, r5, r6, pc}

08007ea8 <__smakebuf_r>:
 8007ea8:	898b      	ldrh	r3, [r1, #12]
 8007eaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007eac:	079d      	lsls	r5, r3, #30
 8007eae:	4606      	mov	r6, r0
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	d507      	bpl.n	8007ec4 <__smakebuf_r+0x1c>
 8007eb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007eb8:	6023      	str	r3, [r4, #0]
 8007eba:	6123      	str	r3, [r4, #16]
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	6163      	str	r3, [r4, #20]
 8007ec0:	b002      	add	sp, #8
 8007ec2:	bd70      	pop	{r4, r5, r6, pc}
 8007ec4:	ab01      	add	r3, sp, #4
 8007ec6:	466a      	mov	r2, sp
 8007ec8:	f7ff ffca 	bl	8007e60 <__swhatbuf_r>
 8007ecc:	9900      	ldr	r1, [sp, #0]
 8007ece:	4605      	mov	r5, r0
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f000 f879 	bl	8007fc8 <_malloc_r>
 8007ed6:	b948      	cbnz	r0, 8007eec <__smakebuf_r+0x44>
 8007ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007edc:	059a      	lsls	r2, r3, #22
 8007ede:	d4ef      	bmi.n	8007ec0 <__smakebuf_r+0x18>
 8007ee0:	f023 0303 	bic.w	r3, r3, #3
 8007ee4:	f043 0302 	orr.w	r3, r3, #2
 8007ee8:	81a3      	strh	r3, [r4, #12]
 8007eea:	e7e3      	b.n	8007eb4 <__smakebuf_r+0xc>
 8007eec:	4b0d      	ldr	r3, [pc, #52]	; (8007f24 <__smakebuf_r+0x7c>)
 8007eee:	62b3      	str	r3, [r6, #40]	; 0x28
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	6020      	str	r0, [r4, #0]
 8007ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ef8:	81a3      	strh	r3, [r4, #12]
 8007efa:	9b00      	ldr	r3, [sp, #0]
 8007efc:	6163      	str	r3, [r4, #20]
 8007efe:	9b01      	ldr	r3, [sp, #4]
 8007f00:	6120      	str	r0, [r4, #16]
 8007f02:	b15b      	cbz	r3, 8007f1c <__smakebuf_r+0x74>
 8007f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f08:	4630      	mov	r0, r6
 8007f0a:	f000 fc2d 	bl	8008768 <_isatty_r>
 8007f0e:	b128      	cbz	r0, 8007f1c <__smakebuf_r+0x74>
 8007f10:	89a3      	ldrh	r3, [r4, #12]
 8007f12:	f023 0303 	bic.w	r3, r3, #3
 8007f16:	f043 0301 	orr.w	r3, r3, #1
 8007f1a:	81a3      	strh	r3, [r4, #12]
 8007f1c:	89a0      	ldrh	r0, [r4, #12]
 8007f1e:	4305      	orrs	r5, r0
 8007f20:	81a5      	strh	r5, [r4, #12]
 8007f22:	e7cd      	b.n	8007ec0 <__smakebuf_r+0x18>
 8007f24:	08007cb9 	.word	0x08007cb9

08007f28 <_free_r>:
 8007f28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f2a:	2900      	cmp	r1, #0
 8007f2c:	d048      	beq.n	8007fc0 <_free_r+0x98>
 8007f2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f32:	9001      	str	r0, [sp, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f1a1 0404 	sub.w	r4, r1, #4
 8007f3a:	bfb8      	it	lt
 8007f3c:	18e4      	addlt	r4, r4, r3
 8007f3e:	f000 fc35 	bl	80087ac <__malloc_lock>
 8007f42:	4a20      	ldr	r2, [pc, #128]	; (8007fc4 <_free_r+0x9c>)
 8007f44:	9801      	ldr	r0, [sp, #4]
 8007f46:	6813      	ldr	r3, [r2, #0]
 8007f48:	4615      	mov	r5, r2
 8007f4a:	b933      	cbnz	r3, 8007f5a <_free_r+0x32>
 8007f4c:	6063      	str	r3, [r4, #4]
 8007f4e:	6014      	str	r4, [r2, #0]
 8007f50:	b003      	add	sp, #12
 8007f52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f56:	f000 bc2f 	b.w	80087b8 <__malloc_unlock>
 8007f5a:	42a3      	cmp	r3, r4
 8007f5c:	d90b      	bls.n	8007f76 <_free_r+0x4e>
 8007f5e:	6821      	ldr	r1, [r4, #0]
 8007f60:	1862      	adds	r2, r4, r1
 8007f62:	4293      	cmp	r3, r2
 8007f64:	bf04      	itt	eq
 8007f66:	681a      	ldreq	r2, [r3, #0]
 8007f68:	685b      	ldreq	r3, [r3, #4]
 8007f6a:	6063      	str	r3, [r4, #4]
 8007f6c:	bf04      	itt	eq
 8007f6e:	1852      	addeq	r2, r2, r1
 8007f70:	6022      	streq	r2, [r4, #0]
 8007f72:	602c      	str	r4, [r5, #0]
 8007f74:	e7ec      	b.n	8007f50 <_free_r+0x28>
 8007f76:	461a      	mov	r2, r3
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	b10b      	cbz	r3, 8007f80 <_free_r+0x58>
 8007f7c:	42a3      	cmp	r3, r4
 8007f7e:	d9fa      	bls.n	8007f76 <_free_r+0x4e>
 8007f80:	6811      	ldr	r1, [r2, #0]
 8007f82:	1855      	adds	r5, r2, r1
 8007f84:	42a5      	cmp	r5, r4
 8007f86:	d10b      	bne.n	8007fa0 <_free_r+0x78>
 8007f88:	6824      	ldr	r4, [r4, #0]
 8007f8a:	4421      	add	r1, r4
 8007f8c:	1854      	adds	r4, r2, r1
 8007f8e:	42a3      	cmp	r3, r4
 8007f90:	6011      	str	r1, [r2, #0]
 8007f92:	d1dd      	bne.n	8007f50 <_free_r+0x28>
 8007f94:	681c      	ldr	r4, [r3, #0]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	6053      	str	r3, [r2, #4]
 8007f9a:	4421      	add	r1, r4
 8007f9c:	6011      	str	r1, [r2, #0]
 8007f9e:	e7d7      	b.n	8007f50 <_free_r+0x28>
 8007fa0:	d902      	bls.n	8007fa8 <_free_r+0x80>
 8007fa2:	230c      	movs	r3, #12
 8007fa4:	6003      	str	r3, [r0, #0]
 8007fa6:	e7d3      	b.n	8007f50 <_free_r+0x28>
 8007fa8:	6825      	ldr	r5, [r4, #0]
 8007faa:	1961      	adds	r1, r4, r5
 8007fac:	428b      	cmp	r3, r1
 8007fae:	bf04      	itt	eq
 8007fb0:	6819      	ldreq	r1, [r3, #0]
 8007fb2:	685b      	ldreq	r3, [r3, #4]
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	bf04      	itt	eq
 8007fb8:	1949      	addeq	r1, r1, r5
 8007fba:	6021      	streq	r1, [r4, #0]
 8007fbc:	6054      	str	r4, [r2, #4]
 8007fbe:	e7c7      	b.n	8007f50 <_free_r+0x28>
 8007fc0:	b003      	add	sp, #12
 8007fc2:	bd30      	pop	{r4, r5, pc}
 8007fc4:	2000195c 	.word	0x2000195c

08007fc8 <_malloc_r>:
 8007fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fca:	1ccd      	adds	r5, r1, #3
 8007fcc:	f025 0503 	bic.w	r5, r5, #3
 8007fd0:	3508      	adds	r5, #8
 8007fd2:	2d0c      	cmp	r5, #12
 8007fd4:	bf38      	it	cc
 8007fd6:	250c      	movcc	r5, #12
 8007fd8:	2d00      	cmp	r5, #0
 8007fda:	4606      	mov	r6, r0
 8007fdc:	db01      	blt.n	8007fe2 <_malloc_r+0x1a>
 8007fde:	42a9      	cmp	r1, r5
 8007fe0:	d903      	bls.n	8007fea <_malloc_r+0x22>
 8007fe2:	230c      	movs	r3, #12
 8007fe4:	6033      	str	r3, [r6, #0]
 8007fe6:	2000      	movs	r0, #0
 8007fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fea:	f000 fbdf 	bl	80087ac <__malloc_lock>
 8007fee:	4921      	ldr	r1, [pc, #132]	; (8008074 <_malloc_r+0xac>)
 8007ff0:	680a      	ldr	r2, [r1, #0]
 8007ff2:	4614      	mov	r4, r2
 8007ff4:	b99c      	cbnz	r4, 800801e <_malloc_r+0x56>
 8007ff6:	4f20      	ldr	r7, [pc, #128]	; (8008078 <_malloc_r+0xb0>)
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	b923      	cbnz	r3, 8008006 <_malloc_r+0x3e>
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	4630      	mov	r0, r6
 8008000:	f000 fb2a 	bl	8008658 <_sbrk_r>
 8008004:	6038      	str	r0, [r7, #0]
 8008006:	4629      	mov	r1, r5
 8008008:	4630      	mov	r0, r6
 800800a:	f000 fb25 	bl	8008658 <_sbrk_r>
 800800e:	1c43      	adds	r3, r0, #1
 8008010:	d123      	bne.n	800805a <_malloc_r+0x92>
 8008012:	230c      	movs	r3, #12
 8008014:	6033      	str	r3, [r6, #0]
 8008016:	4630      	mov	r0, r6
 8008018:	f000 fbce 	bl	80087b8 <__malloc_unlock>
 800801c:	e7e3      	b.n	8007fe6 <_malloc_r+0x1e>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	1b5b      	subs	r3, r3, r5
 8008022:	d417      	bmi.n	8008054 <_malloc_r+0x8c>
 8008024:	2b0b      	cmp	r3, #11
 8008026:	d903      	bls.n	8008030 <_malloc_r+0x68>
 8008028:	6023      	str	r3, [r4, #0]
 800802a:	441c      	add	r4, r3
 800802c:	6025      	str	r5, [r4, #0]
 800802e:	e004      	b.n	800803a <_malloc_r+0x72>
 8008030:	6863      	ldr	r3, [r4, #4]
 8008032:	42a2      	cmp	r2, r4
 8008034:	bf0c      	ite	eq
 8008036:	600b      	streq	r3, [r1, #0]
 8008038:	6053      	strne	r3, [r2, #4]
 800803a:	4630      	mov	r0, r6
 800803c:	f000 fbbc 	bl	80087b8 <__malloc_unlock>
 8008040:	f104 000b 	add.w	r0, r4, #11
 8008044:	1d23      	adds	r3, r4, #4
 8008046:	f020 0007 	bic.w	r0, r0, #7
 800804a:	1ac2      	subs	r2, r0, r3
 800804c:	d0cc      	beq.n	8007fe8 <_malloc_r+0x20>
 800804e:	1a1b      	subs	r3, r3, r0
 8008050:	50a3      	str	r3, [r4, r2]
 8008052:	e7c9      	b.n	8007fe8 <_malloc_r+0x20>
 8008054:	4622      	mov	r2, r4
 8008056:	6864      	ldr	r4, [r4, #4]
 8008058:	e7cc      	b.n	8007ff4 <_malloc_r+0x2c>
 800805a:	1cc4      	adds	r4, r0, #3
 800805c:	f024 0403 	bic.w	r4, r4, #3
 8008060:	42a0      	cmp	r0, r4
 8008062:	d0e3      	beq.n	800802c <_malloc_r+0x64>
 8008064:	1a21      	subs	r1, r4, r0
 8008066:	4630      	mov	r0, r6
 8008068:	f000 faf6 	bl	8008658 <_sbrk_r>
 800806c:	3001      	adds	r0, #1
 800806e:	d1dd      	bne.n	800802c <_malloc_r+0x64>
 8008070:	e7cf      	b.n	8008012 <_malloc_r+0x4a>
 8008072:	bf00      	nop
 8008074:	2000195c 	.word	0x2000195c
 8008078:	20001960 	.word	0x20001960

0800807c <__sfputc_r>:
 800807c:	6893      	ldr	r3, [r2, #8]
 800807e:	3b01      	subs	r3, #1
 8008080:	2b00      	cmp	r3, #0
 8008082:	b410      	push	{r4}
 8008084:	6093      	str	r3, [r2, #8]
 8008086:	da08      	bge.n	800809a <__sfputc_r+0x1e>
 8008088:	6994      	ldr	r4, [r2, #24]
 800808a:	42a3      	cmp	r3, r4
 800808c:	db01      	blt.n	8008092 <__sfputc_r+0x16>
 800808e:	290a      	cmp	r1, #10
 8008090:	d103      	bne.n	800809a <__sfputc_r+0x1e>
 8008092:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008096:	f7ff bc69 	b.w	800796c <__swbuf_r>
 800809a:	6813      	ldr	r3, [r2, #0]
 800809c:	1c58      	adds	r0, r3, #1
 800809e:	6010      	str	r0, [r2, #0]
 80080a0:	7019      	strb	r1, [r3, #0]
 80080a2:	4608      	mov	r0, r1
 80080a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <__sfputs_r>:
 80080aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ac:	4606      	mov	r6, r0
 80080ae:	460f      	mov	r7, r1
 80080b0:	4614      	mov	r4, r2
 80080b2:	18d5      	adds	r5, r2, r3
 80080b4:	42ac      	cmp	r4, r5
 80080b6:	d101      	bne.n	80080bc <__sfputs_r+0x12>
 80080b8:	2000      	movs	r0, #0
 80080ba:	e007      	b.n	80080cc <__sfputs_r+0x22>
 80080bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c0:	463a      	mov	r2, r7
 80080c2:	4630      	mov	r0, r6
 80080c4:	f7ff ffda 	bl	800807c <__sfputc_r>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	d1f3      	bne.n	80080b4 <__sfputs_r+0xa>
 80080cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080d0 <_vfiprintf_r>:
 80080d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d4:	460d      	mov	r5, r1
 80080d6:	b09d      	sub	sp, #116	; 0x74
 80080d8:	4614      	mov	r4, r2
 80080da:	4698      	mov	r8, r3
 80080dc:	4606      	mov	r6, r0
 80080de:	b118      	cbz	r0, 80080e8 <_vfiprintf_r+0x18>
 80080e0:	6983      	ldr	r3, [r0, #24]
 80080e2:	b90b      	cbnz	r3, 80080e8 <_vfiprintf_r+0x18>
 80080e4:	f7ff fe1c 	bl	8007d20 <__sinit>
 80080e8:	4b89      	ldr	r3, [pc, #548]	; (8008310 <_vfiprintf_r+0x240>)
 80080ea:	429d      	cmp	r5, r3
 80080ec:	d11b      	bne.n	8008126 <_vfiprintf_r+0x56>
 80080ee:	6875      	ldr	r5, [r6, #4]
 80080f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080f2:	07d9      	lsls	r1, r3, #31
 80080f4:	d405      	bmi.n	8008102 <_vfiprintf_r+0x32>
 80080f6:	89ab      	ldrh	r3, [r5, #12]
 80080f8:	059a      	lsls	r2, r3, #22
 80080fa:	d402      	bmi.n	8008102 <_vfiprintf_r+0x32>
 80080fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080fe:	f7ff fead 	bl	8007e5c <__retarget_lock_acquire_recursive>
 8008102:	89ab      	ldrh	r3, [r5, #12]
 8008104:	071b      	lsls	r3, r3, #28
 8008106:	d501      	bpl.n	800810c <_vfiprintf_r+0x3c>
 8008108:	692b      	ldr	r3, [r5, #16]
 800810a:	b9eb      	cbnz	r3, 8008148 <_vfiprintf_r+0x78>
 800810c:	4629      	mov	r1, r5
 800810e:	4630      	mov	r0, r6
 8008110:	f7ff fc7e 	bl	8007a10 <__swsetup_r>
 8008114:	b1c0      	cbz	r0, 8008148 <_vfiprintf_r+0x78>
 8008116:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008118:	07dc      	lsls	r4, r3, #31
 800811a:	d50e      	bpl.n	800813a <_vfiprintf_r+0x6a>
 800811c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008120:	b01d      	add	sp, #116	; 0x74
 8008122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008126:	4b7b      	ldr	r3, [pc, #492]	; (8008314 <_vfiprintf_r+0x244>)
 8008128:	429d      	cmp	r5, r3
 800812a:	d101      	bne.n	8008130 <_vfiprintf_r+0x60>
 800812c:	68b5      	ldr	r5, [r6, #8]
 800812e:	e7df      	b.n	80080f0 <_vfiprintf_r+0x20>
 8008130:	4b79      	ldr	r3, [pc, #484]	; (8008318 <_vfiprintf_r+0x248>)
 8008132:	429d      	cmp	r5, r3
 8008134:	bf08      	it	eq
 8008136:	68f5      	ldreq	r5, [r6, #12]
 8008138:	e7da      	b.n	80080f0 <_vfiprintf_r+0x20>
 800813a:	89ab      	ldrh	r3, [r5, #12]
 800813c:	0598      	lsls	r0, r3, #22
 800813e:	d4ed      	bmi.n	800811c <_vfiprintf_r+0x4c>
 8008140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008142:	f7ff fe8c 	bl	8007e5e <__retarget_lock_release_recursive>
 8008146:	e7e9      	b.n	800811c <_vfiprintf_r+0x4c>
 8008148:	2300      	movs	r3, #0
 800814a:	9309      	str	r3, [sp, #36]	; 0x24
 800814c:	2320      	movs	r3, #32
 800814e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008152:	f8cd 800c 	str.w	r8, [sp, #12]
 8008156:	2330      	movs	r3, #48	; 0x30
 8008158:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800831c <_vfiprintf_r+0x24c>
 800815c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008160:	f04f 0901 	mov.w	r9, #1
 8008164:	4623      	mov	r3, r4
 8008166:	469a      	mov	sl, r3
 8008168:	f813 2b01 	ldrb.w	r2, [r3], #1
 800816c:	b10a      	cbz	r2, 8008172 <_vfiprintf_r+0xa2>
 800816e:	2a25      	cmp	r2, #37	; 0x25
 8008170:	d1f9      	bne.n	8008166 <_vfiprintf_r+0x96>
 8008172:	ebba 0b04 	subs.w	fp, sl, r4
 8008176:	d00b      	beq.n	8008190 <_vfiprintf_r+0xc0>
 8008178:	465b      	mov	r3, fp
 800817a:	4622      	mov	r2, r4
 800817c:	4629      	mov	r1, r5
 800817e:	4630      	mov	r0, r6
 8008180:	f7ff ff93 	bl	80080aa <__sfputs_r>
 8008184:	3001      	adds	r0, #1
 8008186:	f000 80aa 	beq.w	80082de <_vfiprintf_r+0x20e>
 800818a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800818c:	445a      	add	r2, fp
 800818e:	9209      	str	r2, [sp, #36]	; 0x24
 8008190:	f89a 3000 	ldrb.w	r3, [sl]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f000 80a2 	beq.w	80082de <_vfiprintf_r+0x20e>
 800819a:	2300      	movs	r3, #0
 800819c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081a4:	f10a 0a01 	add.w	sl, sl, #1
 80081a8:	9304      	str	r3, [sp, #16]
 80081aa:	9307      	str	r3, [sp, #28]
 80081ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081b0:	931a      	str	r3, [sp, #104]	; 0x68
 80081b2:	4654      	mov	r4, sl
 80081b4:	2205      	movs	r2, #5
 80081b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ba:	4858      	ldr	r0, [pc, #352]	; (800831c <_vfiprintf_r+0x24c>)
 80081bc:	f7f8 f810 	bl	80001e0 <memchr>
 80081c0:	9a04      	ldr	r2, [sp, #16]
 80081c2:	b9d8      	cbnz	r0, 80081fc <_vfiprintf_r+0x12c>
 80081c4:	06d1      	lsls	r1, r2, #27
 80081c6:	bf44      	itt	mi
 80081c8:	2320      	movmi	r3, #32
 80081ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ce:	0713      	lsls	r3, r2, #28
 80081d0:	bf44      	itt	mi
 80081d2:	232b      	movmi	r3, #43	; 0x2b
 80081d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081d8:	f89a 3000 	ldrb.w	r3, [sl]
 80081dc:	2b2a      	cmp	r3, #42	; 0x2a
 80081de:	d015      	beq.n	800820c <_vfiprintf_r+0x13c>
 80081e0:	9a07      	ldr	r2, [sp, #28]
 80081e2:	4654      	mov	r4, sl
 80081e4:	2000      	movs	r0, #0
 80081e6:	f04f 0c0a 	mov.w	ip, #10
 80081ea:	4621      	mov	r1, r4
 80081ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081f0:	3b30      	subs	r3, #48	; 0x30
 80081f2:	2b09      	cmp	r3, #9
 80081f4:	d94e      	bls.n	8008294 <_vfiprintf_r+0x1c4>
 80081f6:	b1b0      	cbz	r0, 8008226 <_vfiprintf_r+0x156>
 80081f8:	9207      	str	r2, [sp, #28]
 80081fa:	e014      	b.n	8008226 <_vfiprintf_r+0x156>
 80081fc:	eba0 0308 	sub.w	r3, r0, r8
 8008200:	fa09 f303 	lsl.w	r3, r9, r3
 8008204:	4313      	orrs	r3, r2
 8008206:	9304      	str	r3, [sp, #16]
 8008208:	46a2      	mov	sl, r4
 800820a:	e7d2      	b.n	80081b2 <_vfiprintf_r+0xe2>
 800820c:	9b03      	ldr	r3, [sp, #12]
 800820e:	1d19      	adds	r1, r3, #4
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	9103      	str	r1, [sp, #12]
 8008214:	2b00      	cmp	r3, #0
 8008216:	bfbb      	ittet	lt
 8008218:	425b      	neglt	r3, r3
 800821a:	f042 0202 	orrlt.w	r2, r2, #2
 800821e:	9307      	strge	r3, [sp, #28]
 8008220:	9307      	strlt	r3, [sp, #28]
 8008222:	bfb8      	it	lt
 8008224:	9204      	strlt	r2, [sp, #16]
 8008226:	7823      	ldrb	r3, [r4, #0]
 8008228:	2b2e      	cmp	r3, #46	; 0x2e
 800822a:	d10c      	bne.n	8008246 <_vfiprintf_r+0x176>
 800822c:	7863      	ldrb	r3, [r4, #1]
 800822e:	2b2a      	cmp	r3, #42	; 0x2a
 8008230:	d135      	bne.n	800829e <_vfiprintf_r+0x1ce>
 8008232:	9b03      	ldr	r3, [sp, #12]
 8008234:	1d1a      	adds	r2, r3, #4
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	9203      	str	r2, [sp, #12]
 800823a:	2b00      	cmp	r3, #0
 800823c:	bfb8      	it	lt
 800823e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008242:	3402      	adds	r4, #2
 8008244:	9305      	str	r3, [sp, #20]
 8008246:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800832c <_vfiprintf_r+0x25c>
 800824a:	7821      	ldrb	r1, [r4, #0]
 800824c:	2203      	movs	r2, #3
 800824e:	4650      	mov	r0, sl
 8008250:	f7f7 ffc6 	bl	80001e0 <memchr>
 8008254:	b140      	cbz	r0, 8008268 <_vfiprintf_r+0x198>
 8008256:	2340      	movs	r3, #64	; 0x40
 8008258:	eba0 000a 	sub.w	r0, r0, sl
 800825c:	fa03 f000 	lsl.w	r0, r3, r0
 8008260:	9b04      	ldr	r3, [sp, #16]
 8008262:	4303      	orrs	r3, r0
 8008264:	3401      	adds	r4, #1
 8008266:	9304      	str	r3, [sp, #16]
 8008268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800826c:	482c      	ldr	r0, [pc, #176]	; (8008320 <_vfiprintf_r+0x250>)
 800826e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008272:	2206      	movs	r2, #6
 8008274:	f7f7 ffb4 	bl	80001e0 <memchr>
 8008278:	2800      	cmp	r0, #0
 800827a:	d03f      	beq.n	80082fc <_vfiprintf_r+0x22c>
 800827c:	4b29      	ldr	r3, [pc, #164]	; (8008324 <_vfiprintf_r+0x254>)
 800827e:	bb1b      	cbnz	r3, 80082c8 <_vfiprintf_r+0x1f8>
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	3307      	adds	r3, #7
 8008284:	f023 0307 	bic.w	r3, r3, #7
 8008288:	3308      	adds	r3, #8
 800828a:	9303      	str	r3, [sp, #12]
 800828c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800828e:	443b      	add	r3, r7
 8008290:	9309      	str	r3, [sp, #36]	; 0x24
 8008292:	e767      	b.n	8008164 <_vfiprintf_r+0x94>
 8008294:	fb0c 3202 	mla	r2, ip, r2, r3
 8008298:	460c      	mov	r4, r1
 800829a:	2001      	movs	r0, #1
 800829c:	e7a5      	b.n	80081ea <_vfiprintf_r+0x11a>
 800829e:	2300      	movs	r3, #0
 80082a0:	3401      	adds	r4, #1
 80082a2:	9305      	str	r3, [sp, #20]
 80082a4:	4619      	mov	r1, r3
 80082a6:	f04f 0c0a 	mov.w	ip, #10
 80082aa:	4620      	mov	r0, r4
 80082ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082b0:	3a30      	subs	r2, #48	; 0x30
 80082b2:	2a09      	cmp	r2, #9
 80082b4:	d903      	bls.n	80082be <_vfiprintf_r+0x1ee>
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d0c5      	beq.n	8008246 <_vfiprintf_r+0x176>
 80082ba:	9105      	str	r1, [sp, #20]
 80082bc:	e7c3      	b.n	8008246 <_vfiprintf_r+0x176>
 80082be:	fb0c 2101 	mla	r1, ip, r1, r2
 80082c2:	4604      	mov	r4, r0
 80082c4:	2301      	movs	r3, #1
 80082c6:	e7f0      	b.n	80082aa <_vfiprintf_r+0x1da>
 80082c8:	ab03      	add	r3, sp, #12
 80082ca:	9300      	str	r3, [sp, #0]
 80082cc:	462a      	mov	r2, r5
 80082ce:	4b16      	ldr	r3, [pc, #88]	; (8008328 <_vfiprintf_r+0x258>)
 80082d0:	a904      	add	r1, sp, #16
 80082d2:	4630      	mov	r0, r6
 80082d4:	f3af 8000 	nop.w
 80082d8:	4607      	mov	r7, r0
 80082da:	1c78      	adds	r0, r7, #1
 80082dc:	d1d6      	bne.n	800828c <_vfiprintf_r+0x1bc>
 80082de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082e0:	07d9      	lsls	r1, r3, #31
 80082e2:	d405      	bmi.n	80082f0 <_vfiprintf_r+0x220>
 80082e4:	89ab      	ldrh	r3, [r5, #12]
 80082e6:	059a      	lsls	r2, r3, #22
 80082e8:	d402      	bmi.n	80082f0 <_vfiprintf_r+0x220>
 80082ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ec:	f7ff fdb7 	bl	8007e5e <__retarget_lock_release_recursive>
 80082f0:	89ab      	ldrh	r3, [r5, #12]
 80082f2:	065b      	lsls	r3, r3, #25
 80082f4:	f53f af12 	bmi.w	800811c <_vfiprintf_r+0x4c>
 80082f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082fa:	e711      	b.n	8008120 <_vfiprintf_r+0x50>
 80082fc:	ab03      	add	r3, sp, #12
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	462a      	mov	r2, r5
 8008302:	4b09      	ldr	r3, [pc, #36]	; (8008328 <_vfiprintf_r+0x258>)
 8008304:	a904      	add	r1, sp, #16
 8008306:	4630      	mov	r0, r6
 8008308:	f000 f880 	bl	800840c <_printf_i>
 800830c:	e7e4      	b.n	80082d8 <_vfiprintf_r+0x208>
 800830e:	bf00      	nop
 8008310:	08008a70 	.word	0x08008a70
 8008314:	08008a90 	.word	0x08008a90
 8008318:	08008a50 	.word	0x08008a50
 800831c:	08008ab0 	.word	0x08008ab0
 8008320:	08008aba 	.word	0x08008aba
 8008324:	00000000 	.word	0x00000000
 8008328:	080080ab 	.word	0x080080ab
 800832c:	08008ab6 	.word	0x08008ab6

08008330 <_printf_common>:
 8008330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008334:	4616      	mov	r6, r2
 8008336:	4699      	mov	r9, r3
 8008338:	688a      	ldr	r2, [r1, #8]
 800833a:	690b      	ldr	r3, [r1, #16]
 800833c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008340:	4293      	cmp	r3, r2
 8008342:	bfb8      	it	lt
 8008344:	4613      	movlt	r3, r2
 8008346:	6033      	str	r3, [r6, #0]
 8008348:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800834c:	4607      	mov	r7, r0
 800834e:	460c      	mov	r4, r1
 8008350:	b10a      	cbz	r2, 8008356 <_printf_common+0x26>
 8008352:	3301      	adds	r3, #1
 8008354:	6033      	str	r3, [r6, #0]
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	0699      	lsls	r1, r3, #26
 800835a:	bf42      	ittt	mi
 800835c:	6833      	ldrmi	r3, [r6, #0]
 800835e:	3302      	addmi	r3, #2
 8008360:	6033      	strmi	r3, [r6, #0]
 8008362:	6825      	ldr	r5, [r4, #0]
 8008364:	f015 0506 	ands.w	r5, r5, #6
 8008368:	d106      	bne.n	8008378 <_printf_common+0x48>
 800836a:	f104 0a19 	add.w	sl, r4, #25
 800836e:	68e3      	ldr	r3, [r4, #12]
 8008370:	6832      	ldr	r2, [r6, #0]
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	42ab      	cmp	r3, r5
 8008376:	dc26      	bgt.n	80083c6 <_printf_common+0x96>
 8008378:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800837c:	1e13      	subs	r3, r2, #0
 800837e:	6822      	ldr	r2, [r4, #0]
 8008380:	bf18      	it	ne
 8008382:	2301      	movne	r3, #1
 8008384:	0692      	lsls	r2, r2, #26
 8008386:	d42b      	bmi.n	80083e0 <_printf_common+0xb0>
 8008388:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800838c:	4649      	mov	r1, r9
 800838e:	4638      	mov	r0, r7
 8008390:	47c0      	blx	r8
 8008392:	3001      	adds	r0, #1
 8008394:	d01e      	beq.n	80083d4 <_printf_common+0xa4>
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	68e5      	ldr	r5, [r4, #12]
 800839a:	6832      	ldr	r2, [r6, #0]
 800839c:	f003 0306 	and.w	r3, r3, #6
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	bf08      	it	eq
 80083a4:	1aad      	subeq	r5, r5, r2
 80083a6:	68a3      	ldr	r3, [r4, #8]
 80083a8:	6922      	ldr	r2, [r4, #16]
 80083aa:	bf0c      	ite	eq
 80083ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083b0:	2500      	movne	r5, #0
 80083b2:	4293      	cmp	r3, r2
 80083b4:	bfc4      	itt	gt
 80083b6:	1a9b      	subgt	r3, r3, r2
 80083b8:	18ed      	addgt	r5, r5, r3
 80083ba:	2600      	movs	r6, #0
 80083bc:	341a      	adds	r4, #26
 80083be:	42b5      	cmp	r5, r6
 80083c0:	d11a      	bne.n	80083f8 <_printf_common+0xc8>
 80083c2:	2000      	movs	r0, #0
 80083c4:	e008      	b.n	80083d8 <_printf_common+0xa8>
 80083c6:	2301      	movs	r3, #1
 80083c8:	4652      	mov	r2, sl
 80083ca:	4649      	mov	r1, r9
 80083cc:	4638      	mov	r0, r7
 80083ce:	47c0      	blx	r8
 80083d0:	3001      	adds	r0, #1
 80083d2:	d103      	bne.n	80083dc <_printf_common+0xac>
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083dc:	3501      	adds	r5, #1
 80083de:	e7c6      	b.n	800836e <_printf_common+0x3e>
 80083e0:	18e1      	adds	r1, r4, r3
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	2030      	movs	r0, #48	; 0x30
 80083e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083ea:	4422      	add	r2, r4
 80083ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083f4:	3302      	adds	r3, #2
 80083f6:	e7c7      	b.n	8008388 <_printf_common+0x58>
 80083f8:	2301      	movs	r3, #1
 80083fa:	4622      	mov	r2, r4
 80083fc:	4649      	mov	r1, r9
 80083fe:	4638      	mov	r0, r7
 8008400:	47c0      	blx	r8
 8008402:	3001      	adds	r0, #1
 8008404:	d0e6      	beq.n	80083d4 <_printf_common+0xa4>
 8008406:	3601      	adds	r6, #1
 8008408:	e7d9      	b.n	80083be <_printf_common+0x8e>
	...

0800840c <_printf_i>:
 800840c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008410:	460c      	mov	r4, r1
 8008412:	4691      	mov	r9, r2
 8008414:	7e27      	ldrb	r7, [r4, #24]
 8008416:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008418:	2f78      	cmp	r7, #120	; 0x78
 800841a:	4680      	mov	r8, r0
 800841c:	469a      	mov	sl, r3
 800841e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008422:	d807      	bhi.n	8008434 <_printf_i+0x28>
 8008424:	2f62      	cmp	r7, #98	; 0x62
 8008426:	d80a      	bhi.n	800843e <_printf_i+0x32>
 8008428:	2f00      	cmp	r7, #0
 800842a:	f000 80d8 	beq.w	80085de <_printf_i+0x1d2>
 800842e:	2f58      	cmp	r7, #88	; 0x58
 8008430:	f000 80a3 	beq.w	800857a <_printf_i+0x16e>
 8008434:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008438:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800843c:	e03a      	b.n	80084b4 <_printf_i+0xa8>
 800843e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008442:	2b15      	cmp	r3, #21
 8008444:	d8f6      	bhi.n	8008434 <_printf_i+0x28>
 8008446:	a001      	add	r0, pc, #4	; (adr r0, 800844c <_printf_i+0x40>)
 8008448:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800844c:	080084a5 	.word	0x080084a5
 8008450:	080084b9 	.word	0x080084b9
 8008454:	08008435 	.word	0x08008435
 8008458:	08008435 	.word	0x08008435
 800845c:	08008435 	.word	0x08008435
 8008460:	08008435 	.word	0x08008435
 8008464:	080084b9 	.word	0x080084b9
 8008468:	08008435 	.word	0x08008435
 800846c:	08008435 	.word	0x08008435
 8008470:	08008435 	.word	0x08008435
 8008474:	08008435 	.word	0x08008435
 8008478:	080085c5 	.word	0x080085c5
 800847c:	080084e9 	.word	0x080084e9
 8008480:	080085a7 	.word	0x080085a7
 8008484:	08008435 	.word	0x08008435
 8008488:	08008435 	.word	0x08008435
 800848c:	080085e7 	.word	0x080085e7
 8008490:	08008435 	.word	0x08008435
 8008494:	080084e9 	.word	0x080084e9
 8008498:	08008435 	.word	0x08008435
 800849c:	08008435 	.word	0x08008435
 80084a0:	080085af 	.word	0x080085af
 80084a4:	680b      	ldr	r3, [r1, #0]
 80084a6:	1d1a      	adds	r2, r3, #4
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	600a      	str	r2, [r1, #0]
 80084ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80084b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084b4:	2301      	movs	r3, #1
 80084b6:	e0a3      	b.n	8008600 <_printf_i+0x1f4>
 80084b8:	6825      	ldr	r5, [r4, #0]
 80084ba:	6808      	ldr	r0, [r1, #0]
 80084bc:	062e      	lsls	r6, r5, #24
 80084be:	f100 0304 	add.w	r3, r0, #4
 80084c2:	d50a      	bpl.n	80084da <_printf_i+0xce>
 80084c4:	6805      	ldr	r5, [r0, #0]
 80084c6:	600b      	str	r3, [r1, #0]
 80084c8:	2d00      	cmp	r5, #0
 80084ca:	da03      	bge.n	80084d4 <_printf_i+0xc8>
 80084cc:	232d      	movs	r3, #45	; 0x2d
 80084ce:	426d      	negs	r5, r5
 80084d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084d4:	485e      	ldr	r0, [pc, #376]	; (8008650 <_printf_i+0x244>)
 80084d6:	230a      	movs	r3, #10
 80084d8:	e019      	b.n	800850e <_printf_i+0x102>
 80084da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084de:	6805      	ldr	r5, [r0, #0]
 80084e0:	600b      	str	r3, [r1, #0]
 80084e2:	bf18      	it	ne
 80084e4:	b22d      	sxthne	r5, r5
 80084e6:	e7ef      	b.n	80084c8 <_printf_i+0xbc>
 80084e8:	680b      	ldr	r3, [r1, #0]
 80084ea:	6825      	ldr	r5, [r4, #0]
 80084ec:	1d18      	adds	r0, r3, #4
 80084ee:	6008      	str	r0, [r1, #0]
 80084f0:	0628      	lsls	r0, r5, #24
 80084f2:	d501      	bpl.n	80084f8 <_printf_i+0xec>
 80084f4:	681d      	ldr	r5, [r3, #0]
 80084f6:	e002      	b.n	80084fe <_printf_i+0xf2>
 80084f8:	0669      	lsls	r1, r5, #25
 80084fa:	d5fb      	bpl.n	80084f4 <_printf_i+0xe8>
 80084fc:	881d      	ldrh	r5, [r3, #0]
 80084fe:	4854      	ldr	r0, [pc, #336]	; (8008650 <_printf_i+0x244>)
 8008500:	2f6f      	cmp	r7, #111	; 0x6f
 8008502:	bf0c      	ite	eq
 8008504:	2308      	moveq	r3, #8
 8008506:	230a      	movne	r3, #10
 8008508:	2100      	movs	r1, #0
 800850a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800850e:	6866      	ldr	r6, [r4, #4]
 8008510:	60a6      	str	r6, [r4, #8]
 8008512:	2e00      	cmp	r6, #0
 8008514:	bfa2      	ittt	ge
 8008516:	6821      	ldrge	r1, [r4, #0]
 8008518:	f021 0104 	bicge.w	r1, r1, #4
 800851c:	6021      	strge	r1, [r4, #0]
 800851e:	b90d      	cbnz	r5, 8008524 <_printf_i+0x118>
 8008520:	2e00      	cmp	r6, #0
 8008522:	d04d      	beq.n	80085c0 <_printf_i+0x1b4>
 8008524:	4616      	mov	r6, r2
 8008526:	fbb5 f1f3 	udiv	r1, r5, r3
 800852a:	fb03 5711 	mls	r7, r3, r1, r5
 800852e:	5dc7      	ldrb	r7, [r0, r7]
 8008530:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008534:	462f      	mov	r7, r5
 8008536:	42bb      	cmp	r3, r7
 8008538:	460d      	mov	r5, r1
 800853a:	d9f4      	bls.n	8008526 <_printf_i+0x11a>
 800853c:	2b08      	cmp	r3, #8
 800853e:	d10b      	bne.n	8008558 <_printf_i+0x14c>
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	07df      	lsls	r7, r3, #31
 8008544:	d508      	bpl.n	8008558 <_printf_i+0x14c>
 8008546:	6923      	ldr	r3, [r4, #16]
 8008548:	6861      	ldr	r1, [r4, #4]
 800854a:	4299      	cmp	r1, r3
 800854c:	bfde      	ittt	le
 800854e:	2330      	movle	r3, #48	; 0x30
 8008550:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008554:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008558:	1b92      	subs	r2, r2, r6
 800855a:	6122      	str	r2, [r4, #16]
 800855c:	f8cd a000 	str.w	sl, [sp]
 8008560:	464b      	mov	r3, r9
 8008562:	aa03      	add	r2, sp, #12
 8008564:	4621      	mov	r1, r4
 8008566:	4640      	mov	r0, r8
 8008568:	f7ff fee2 	bl	8008330 <_printf_common>
 800856c:	3001      	adds	r0, #1
 800856e:	d14c      	bne.n	800860a <_printf_i+0x1fe>
 8008570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008574:	b004      	add	sp, #16
 8008576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800857a:	4835      	ldr	r0, [pc, #212]	; (8008650 <_printf_i+0x244>)
 800857c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	680e      	ldr	r6, [r1, #0]
 8008584:	061f      	lsls	r7, r3, #24
 8008586:	f856 5b04 	ldr.w	r5, [r6], #4
 800858a:	600e      	str	r6, [r1, #0]
 800858c:	d514      	bpl.n	80085b8 <_printf_i+0x1ac>
 800858e:	07d9      	lsls	r1, r3, #31
 8008590:	bf44      	itt	mi
 8008592:	f043 0320 	orrmi.w	r3, r3, #32
 8008596:	6023      	strmi	r3, [r4, #0]
 8008598:	b91d      	cbnz	r5, 80085a2 <_printf_i+0x196>
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	f023 0320 	bic.w	r3, r3, #32
 80085a0:	6023      	str	r3, [r4, #0]
 80085a2:	2310      	movs	r3, #16
 80085a4:	e7b0      	b.n	8008508 <_printf_i+0xfc>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	f043 0320 	orr.w	r3, r3, #32
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	2378      	movs	r3, #120	; 0x78
 80085b0:	4828      	ldr	r0, [pc, #160]	; (8008654 <_printf_i+0x248>)
 80085b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80085b6:	e7e3      	b.n	8008580 <_printf_i+0x174>
 80085b8:	065e      	lsls	r6, r3, #25
 80085ba:	bf48      	it	mi
 80085bc:	b2ad      	uxthmi	r5, r5
 80085be:	e7e6      	b.n	800858e <_printf_i+0x182>
 80085c0:	4616      	mov	r6, r2
 80085c2:	e7bb      	b.n	800853c <_printf_i+0x130>
 80085c4:	680b      	ldr	r3, [r1, #0]
 80085c6:	6826      	ldr	r6, [r4, #0]
 80085c8:	6960      	ldr	r0, [r4, #20]
 80085ca:	1d1d      	adds	r5, r3, #4
 80085cc:	600d      	str	r5, [r1, #0]
 80085ce:	0635      	lsls	r5, r6, #24
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	d501      	bpl.n	80085d8 <_printf_i+0x1cc>
 80085d4:	6018      	str	r0, [r3, #0]
 80085d6:	e002      	b.n	80085de <_printf_i+0x1d2>
 80085d8:	0671      	lsls	r1, r6, #25
 80085da:	d5fb      	bpl.n	80085d4 <_printf_i+0x1c8>
 80085dc:	8018      	strh	r0, [r3, #0]
 80085de:	2300      	movs	r3, #0
 80085e0:	6123      	str	r3, [r4, #16]
 80085e2:	4616      	mov	r6, r2
 80085e4:	e7ba      	b.n	800855c <_printf_i+0x150>
 80085e6:	680b      	ldr	r3, [r1, #0]
 80085e8:	1d1a      	adds	r2, r3, #4
 80085ea:	600a      	str	r2, [r1, #0]
 80085ec:	681e      	ldr	r6, [r3, #0]
 80085ee:	6862      	ldr	r2, [r4, #4]
 80085f0:	2100      	movs	r1, #0
 80085f2:	4630      	mov	r0, r6
 80085f4:	f7f7 fdf4 	bl	80001e0 <memchr>
 80085f8:	b108      	cbz	r0, 80085fe <_printf_i+0x1f2>
 80085fa:	1b80      	subs	r0, r0, r6
 80085fc:	6060      	str	r0, [r4, #4]
 80085fe:	6863      	ldr	r3, [r4, #4]
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	2300      	movs	r3, #0
 8008604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008608:	e7a8      	b.n	800855c <_printf_i+0x150>
 800860a:	6923      	ldr	r3, [r4, #16]
 800860c:	4632      	mov	r2, r6
 800860e:	4649      	mov	r1, r9
 8008610:	4640      	mov	r0, r8
 8008612:	47d0      	blx	sl
 8008614:	3001      	adds	r0, #1
 8008616:	d0ab      	beq.n	8008570 <_printf_i+0x164>
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	079b      	lsls	r3, r3, #30
 800861c:	d413      	bmi.n	8008646 <_printf_i+0x23a>
 800861e:	68e0      	ldr	r0, [r4, #12]
 8008620:	9b03      	ldr	r3, [sp, #12]
 8008622:	4298      	cmp	r0, r3
 8008624:	bfb8      	it	lt
 8008626:	4618      	movlt	r0, r3
 8008628:	e7a4      	b.n	8008574 <_printf_i+0x168>
 800862a:	2301      	movs	r3, #1
 800862c:	4632      	mov	r2, r6
 800862e:	4649      	mov	r1, r9
 8008630:	4640      	mov	r0, r8
 8008632:	47d0      	blx	sl
 8008634:	3001      	adds	r0, #1
 8008636:	d09b      	beq.n	8008570 <_printf_i+0x164>
 8008638:	3501      	adds	r5, #1
 800863a:	68e3      	ldr	r3, [r4, #12]
 800863c:	9903      	ldr	r1, [sp, #12]
 800863e:	1a5b      	subs	r3, r3, r1
 8008640:	42ab      	cmp	r3, r5
 8008642:	dcf2      	bgt.n	800862a <_printf_i+0x21e>
 8008644:	e7eb      	b.n	800861e <_printf_i+0x212>
 8008646:	2500      	movs	r5, #0
 8008648:	f104 0619 	add.w	r6, r4, #25
 800864c:	e7f5      	b.n	800863a <_printf_i+0x22e>
 800864e:	bf00      	nop
 8008650:	08008ac1 	.word	0x08008ac1
 8008654:	08008ad2 	.word	0x08008ad2

08008658 <_sbrk_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4d06      	ldr	r5, [pc, #24]	; (8008674 <_sbrk_r+0x1c>)
 800865c:	2300      	movs	r3, #0
 800865e:	4604      	mov	r4, r0
 8008660:	4608      	mov	r0, r1
 8008662:	602b      	str	r3, [r5, #0]
 8008664:	f7f8 fdcc 	bl	8001200 <_sbrk>
 8008668:	1c43      	adds	r3, r0, #1
 800866a:	d102      	bne.n	8008672 <_sbrk_r+0x1a>
 800866c:	682b      	ldr	r3, [r5, #0]
 800866e:	b103      	cbz	r3, 8008672 <_sbrk_r+0x1a>
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	bd38      	pop	{r3, r4, r5, pc}
 8008674:	20001cb0 	.word	0x20001cb0

08008678 <__sread>:
 8008678:	b510      	push	{r4, lr}
 800867a:	460c      	mov	r4, r1
 800867c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008680:	f000 f8a0 	bl	80087c4 <_read_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	bfab      	itete	ge
 8008688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800868a:	89a3      	ldrhlt	r3, [r4, #12]
 800868c:	181b      	addge	r3, r3, r0
 800868e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008692:	bfac      	ite	ge
 8008694:	6563      	strge	r3, [r4, #84]	; 0x54
 8008696:	81a3      	strhlt	r3, [r4, #12]
 8008698:	bd10      	pop	{r4, pc}

0800869a <__swrite>:
 800869a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800869e:	461f      	mov	r7, r3
 80086a0:	898b      	ldrh	r3, [r1, #12]
 80086a2:	05db      	lsls	r3, r3, #23
 80086a4:	4605      	mov	r5, r0
 80086a6:	460c      	mov	r4, r1
 80086a8:	4616      	mov	r6, r2
 80086aa:	d505      	bpl.n	80086b8 <__swrite+0x1e>
 80086ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b0:	2302      	movs	r3, #2
 80086b2:	2200      	movs	r2, #0
 80086b4:	f000 f868 	bl	8008788 <_lseek_r>
 80086b8:	89a3      	ldrh	r3, [r4, #12]
 80086ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086c2:	81a3      	strh	r3, [r4, #12]
 80086c4:	4632      	mov	r2, r6
 80086c6:	463b      	mov	r3, r7
 80086c8:	4628      	mov	r0, r5
 80086ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ce:	f000 b817 	b.w	8008700 <_write_r>

080086d2 <__sseek>:
 80086d2:	b510      	push	{r4, lr}
 80086d4:	460c      	mov	r4, r1
 80086d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086da:	f000 f855 	bl	8008788 <_lseek_r>
 80086de:	1c43      	adds	r3, r0, #1
 80086e0:	89a3      	ldrh	r3, [r4, #12]
 80086e2:	bf15      	itete	ne
 80086e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80086e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086ee:	81a3      	strheq	r3, [r4, #12]
 80086f0:	bf18      	it	ne
 80086f2:	81a3      	strhne	r3, [r4, #12]
 80086f4:	bd10      	pop	{r4, pc}

080086f6 <__sclose>:
 80086f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086fa:	f000 b813 	b.w	8008724 <_close_r>
	...

08008700 <_write_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4d07      	ldr	r5, [pc, #28]	; (8008720 <_write_r+0x20>)
 8008704:	4604      	mov	r4, r0
 8008706:	4608      	mov	r0, r1
 8008708:	4611      	mov	r1, r2
 800870a:	2200      	movs	r2, #0
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	f7f8 fd25 	bl	800115e <_write>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_write_r+0x1e>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_write_r+0x1e>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	20001cb0 	.word	0x20001cb0

08008724 <_close_r>:
 8008724:	b538      	push	{r3, r4, r5, lr}
 8008726:	4d06      	ldr	r5, [pc, #24]	; (8008740 <_close_r+0x1c>)
 8008728:	2300      	movs	r3, #0
 800872a:	4604      	mov	r4, r0
 800872c:	4608      	mov	r0, r1
 800872e:	602b      	str	r3, [r5, #0]
 8008730:	f7f8 fd31 	bl	8001196 <_close>
 8008734:	1c43      	adds	r3, r0, #1
 8008736:	d102      	bne.n	800873e <_close_r+0x1a>
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	b103      	cbz	r3, 800873e <_close_r+0x1a>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	20001cb0 	.word	0x20001cb0

08008744 <_fstat_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d07      	ldr	r5, [pc, #28]	; (8008764 <_fstat_r+0x20>)
 8008748:	2300      	movs	r3, #0
 800874a:	4604      	mov	r4, r0
 800874c:	4608      	mov	r0, r1
 800874e:	4611      	mov	r1, r2
 8008750:	602b      	str	r3, [r5, #0]
 8008752:	f7f8 fd2c 	bl	80011ae <_fstat>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	d102      	bne.n	8008760 <_fstat_r+0x1c>
 800875a:	682b      	ldr	r3, [r5, #0]
 800875c:	b103      	cbz	r3, 8008760 <_fstat_r+0x1c>
 800875e:	6023      	str	r3, [r4, #0]
 8008760:	bd38      	pop	{r3, r4, r5, pc}
 8008762:	bf00      	nop
 8008764:	20001cb0 	.word	0x20001cb0

08008768 <_isatty_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4d06      	ldr	r5, [pc, #24]	; (8008784 <_isatty_r+0x1c>)
 800876c:	2300      	movs	r3, #0
 800876e:	4604      	mov	r4, r0
 8008770:	4608      	mov	r0, r1
 8008772:	602b      	str	r3, [r5, #0]
 8008774:	f7f8 fd2b 	bl	80011ce <_isatty>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_isatty_r+0x1a>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_isatty_r+0x1a>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	20001cb0 	.word	0x20001cb0

08008788 <_lseek_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d07      	ldr	r5, [pc, #28]	; (80087a8 <_lseek_r+0x20>)
 800878c:	4604      	mov	r4, r0
 800878e:	4608      	mov	r0, r1
 8008790:	4611      	mov	r1, r2
 8008792:	2200      	movs	r2, #0
 8008794:	602a      	str	r2, [r5, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f7f8 fd24 	bl	80011e4 <_lseek>
 800879c:	1c43      	adds	r3, r0, #1
 800879e:	d102      	bne.n	80087a6 <_lseek_r+0x1e>
 80087a0:	682b      	ldr	r3, [r5, #0]
 80087a2:	b103      	cbz	r3, 80087a6 <_lseek_r+0x1e>
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	bd38      	pop	{r3, r4, r5, pc}
 80087a8:	20001cb0 	.word	0x20001cb0

080087ac <__malloc_lock>:
 80087ac:	4801      	ldr	r0, [pc, #4]	; (80087b4 <__malloc_lock+0x8>)
 80087ae:	f7ff bb55 	b.w	8007e5c <__retarget_lock_acquire_recursive>
 80087b2:	bf00      	nop
 80087b4:	20001ca8 	.word	0x20001ca8

080087b8 <__malloc_unlock>:
 80087b8:	4801      	ldr	r0, [pc, #4]	; (80087c0 <__malloc_unlock+0x8>)
 80087ba:	f7ff bb50 	b.w	8007e5e <__retarget_lock_release_recursive>
 80087be:	bf00      	nop
 80087c0:	20001ca8 	.word	0x20001ca8

080087c4 <_read_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	4d07      	ldr	r5, [pc, #28]	; (80087e4 <_read_r+0x20>)
 80087c8:	4604      	mov	r4, r0
 80087ca:	4608      	mov	r0, r1
 80087cc:	4611      	mov	r1, r2
 80087ce:	2200      	movs	r2, #0
 80087d0:	602a      	str	r2, [r5, #0]
 80087d2:	461a      	mov	r2, r3
 80087d4:	f7f8 fca6 	bl	8001124 <_read>
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	d102      	bne.n	80087e2 <_read_r+0x1e>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b103      	cbz	r3, 80087e2 <_read_r+0x1e>
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	bd38      	pop	{r3, r4, r5, pc}
 80087e4:	20001cb0 	.word	0x20001cb0

080087e8 <_init>:
 80087e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ea:	bf00      	nop
 80087ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ee:	bc08      	pop	{r3}
 80087f0:	469e      	mov	lr, r3
 80087f2:	4770      	bx	lr

080087f4 <_fini>:
 80087f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f6:	bf00      	nop
 80087f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087fa:	bc08      	pop	{r3}
 80087fc:	469e      	mov	lr, r3
 80087fe:	4770      	bx	lr
