<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>cpu on Steckschwein</title><link>https://www.steckschwein.de/tags/cpu/</link><description>Recent content in cpu on Steckschwein</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Sat, 11 Feb 2023 00:00:00 +0000</lastBuildDate><atom:link href="https://www.steckschwein.de/tags/cpu/index.xml" rel="self" type="application/rss+xml"/><item><title>Get the CPLD Board to run</title><link>https://www.steckschwein.de/post/2023/02/</link><pubDate>Sat, 11 Feb 2023 00:00:00 +0000</pubDate><guid>https://www.steckschwein.de/post/2023/02/</guid><description>Status Date CPU Clock (MHz) Status issues/finings 2023/02/10 2 OK n.a. 2023/02/10 4 OK n.a. 2023/02/11 8 OK n.a. 2023/02/11 12 NOK spi issues/glitches.sdcard partially working. mount error. 2023/02/12 14 NOK spi issues/glitchessdcard partially working. read errors.keyboard &amp;ldquo; problem&amp;rdquo;, gives $0f (?) 16 - -</description></item><item><title>V9958 - "The WAIT" - investigation of the CPU/VDP /WAIT interface</title><link>https://www.steckschwein.de/post/v9958-the-wait-investigation-of-the-cpu-vdp-wait-interface/</link><pubDate>Mon, 22 Oct 2018 00:00:00 +0000</pubDate><guid>https://www.steckschwein.de/post/v9958-the-wait-investigation-of-the-cpu-vdp-wait-interface/</guid><description>&amp;hellip; on the way back to munich, we had some time to do a little code review of our gfx library. thinking about the cpu to video chip timings and again read the well known datasheets of the V9938/V9958. suddenly i got an enlightenment and we came to the following conclusion.
as described in the datasheet (V9958-Technical-manual_v1.0.pdf) of the V9958 there are different timings given for different kind of writes. so as far as we understand there are the following timings</description></item></channel></rss>