
---------- Begin Simulation Statistics ----------
final_tick                               1137213886374                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116847                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382636                       # Number of bytes of host memory used
host_op_rate                                   137117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20685.38                       # Real time elapsed on the host
host_tick_rate                                7693357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2417018847                       # Number of instructions simulated
sim_ops                                    2836310971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159140                       # Number of seconds simulated
sim_ticks                                159140028171                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       722335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1444666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.262790                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        33955551                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     73397110                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        89819                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     65548636                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1930355                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2042539                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       112184                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        84305516                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         7132709                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         143176062                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        134829270                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        89690                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           83182500                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      30388588                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4241425                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2272795                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    417018846                       # Number of instructions committed
system.switch_cpus.commit.committedOps      492910583                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    381299149                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.292714                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.432880                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    256298892     67.22%     67.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     32310783      8.47%     75.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     25572121      6.71%     82.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7435265      1.95%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16293538      4.27%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3855441      1.01%     89.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4421945      1.16%     90.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4722576      1.24%     92.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30388588      7.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    381299149                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      7083729                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         444721069                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              98984211                       # Number of loads committed
system.switch_cpus.commit.membars             4712675                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    296210307     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17437921      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        29454      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     98984211     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     80248690     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    492910583                       # Class of committed instruction
system.switch_cpus.commit.refs              179232901                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          15831117                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           417018846                       # Number of Instructions Simulated
system.switch_cpus.committedOps             492910583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.915140                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.915140                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     275686271                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           147                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33864581                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      496465789                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         28651157                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          62465907                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          96284                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           495                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      14730662                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            84305516                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          55981077                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             325488232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              421777233                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          192826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.220909                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     56045419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     43018615                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.105197                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    381630287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.305844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.573878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        282988015     74.15%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13210740      3.46%     77.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6649204      1.74%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14524971      3.81%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9772144      2.56%     85.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7679542      2.01%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9781352      2.56%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4103412      1.08%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32920907      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    381630287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       119808                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         83316279                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.318808                       # Inst execution rate
system.switch_cpus.iew.exec_refs            188850197                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           80412496                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          235138                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      99429814                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4256183                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     80622472                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    495182023                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     108437701                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       113449                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     503297711                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          74509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      50050725                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          96284                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      50125012                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16879425                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8531                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9238828                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       445582                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       373764                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8531                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        31813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        87995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         468535549                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             493948662                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587828                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         275418536                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.294310                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              493982013                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        615975446                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       351095287                       # number of integer regfile writes
system.switch_cpus.ipc                       1.092729                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.092729                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     297020391     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17447055      3.47%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        29456      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    108472889     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     80441369     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      503411164                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13202944                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026227                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1554581     11.77%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         944306      7.15%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5565164     42.15%     61.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5138893     38.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      490879646                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1352563972                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    478104808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    481551535                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          490925839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         503411164                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4256184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2271370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2689                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14759                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1929447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    381630287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.319107                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.043489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    223380281     58.53%     58.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44763998     11.73%     70.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30008349      7.86%     78.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20988812      5.50%     83.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18806788      4.93%     88.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     20014703      5.24%     93.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11315485      2.97%     96.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6344513      1.66%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      6007358      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    381630287                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.319105                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       25734462                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     49094272                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     15843854                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15910069                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      8048676                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4822570                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     99429814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     80622472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       604742191                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16965672                       # number of misc regfile writes
system.switch_cpus.numCycles                381630763                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        54545293                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     498540899                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9710321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         35061626                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19521272                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         74242                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     798102373                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      495931212                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    501762632                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          69948391                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       63329122                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          96284                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     100958601                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3221648                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    608972151                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    121020086                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5213494                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          87894838                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4256187                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10585888                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            846093848                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           990698109                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         10567335                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5291366                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       931661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        33649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1863322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          33649                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             722326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       584115                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138220                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        722326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1082825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1084172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2166997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2166997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     83318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     83906176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    167225088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167225088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            722331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  722331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              722331                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3382910557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3412600952                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6756186337                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1137213886374                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            931656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1359600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          326175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       931627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2794896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2794983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218510976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218518400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          754143                       # Total snoops (count)
system.tol2bus.snoopTraffic                  74766720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1685804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1652154     98.00%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33650      2.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1685804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2070562626                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1942452720                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     46199040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          46200704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37118208                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37118208                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       360930                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             360943                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       289986                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            289986                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    290304335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            290314791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     233242437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           233242437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     233242437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    290304335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           523557228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    579972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    712264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000086352334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        32814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        32814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1389577                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            548186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     360943                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    289986                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   721886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  579972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  9596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           104176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            49732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            61175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           111717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           135582                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            76852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           58924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          103044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            59830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            49724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            49706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            96656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           124256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            70872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           58888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           58945                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.80                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  9891405847                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3561450000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            23246843347                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13886.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32636.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  587255                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 518143                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.45                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.34                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               721886                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              579972                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 355822                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 355624                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    421                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    421                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 26329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 26417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 32656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 32886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 32915                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 32921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 32825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 33015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 33285                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 33392                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 33389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 33089                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32862                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 32814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 32814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 32814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    91                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       186835                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   442.650082                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   346.221492                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   297.112453                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2329      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        44412     23.77%     25.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        35841     19.18%     44.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        32370     17.33%     61.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        21328     11.42%     72.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        12270      6.57%     79.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         9255      4.95%     84.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7711      4.13%     88.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        21319     11.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       186835                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        32814                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.706406                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    20.676925                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.749285                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9            137      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          595      1.81%      2.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         1884      5.74%      7.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         3022      9.21%     17.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2581      7.87%     25.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         4642     14.15%     39.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         3373     10.28%     49.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         4240     12.92%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         3317     10.11%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         2004      6.11%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         2346      7.15%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         1403      4.28%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33          834      2.54%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         1023      3.12%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          932      2.84%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          174      0.53%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41           10      0.03%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43           35      0.11%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45          262      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        32814                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        32814                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.673706                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.650298                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.897675                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6396     19.49%     19.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              89      0.27%     19.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           25198     76.79%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              89      0.27%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1041      3.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        32814                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              45586560                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 614144                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37116480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               46200704                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37118208                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      286.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      233.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   290.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   233.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.06                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 159139893063                       # Total gap between requests
system.mem_ctrls0.avgGap                    244481.18                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     45584896                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37116480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10456.200235254386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 286445192.475508868694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 233231578.670561730862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       721860                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       579972                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1151004                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  23245692343                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3680775372915                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44269.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32202.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6346470.82                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           265615140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           141177795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1235519880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         672863220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    12562012320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     37938714360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     29161358880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       81977261595                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       515.126600                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  75408118235                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5313880000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  78418029936                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1068401040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           567861030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3850230720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2354449680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    12562012320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     65116176990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6274959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       91794091620                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.813343                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  15754030812                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5313880000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 138072117359                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     46255744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          46257664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     37648512                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       37648512                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       361373                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             361388                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       294129                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            294129                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        12065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    290660650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            290672715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        12065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           12065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     236574748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           236574748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     236574748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        12065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    290660650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           527247462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    588258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    714828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000189051924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        33129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        33129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1401327                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            555392                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     361388                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    294129                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   722776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  588258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7918                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           104144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            49724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            63514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           117422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           132310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            77462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           58920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          103046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            58912                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            48789                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            56162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           108623                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           122422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            67184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           58890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           58973                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 10569988506                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3574290000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            23973576006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14786.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33536.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  579671                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 529275                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.97                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               722776                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              588258                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 356034                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 356009                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1404                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 28957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 28981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 33167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 33172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 33146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 33135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 33134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 33136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 33146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 33158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 33164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 33151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 33133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 33130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 33130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 33129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 33129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 33129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       194144                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   429.564200                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   332.958478                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   294.951060                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1728      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        54230     27.93%     28.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        32068     16.52%     45.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34838     17.94%     63.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        19428     10.01%     73.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14052      7.24%     80.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        10067      5.19%     85.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         7926      4.08%     89.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        19807     10.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       194144                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        33129                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.577591                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.781628                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.836387                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              7      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          929      2.80%      2.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          517      1.56%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         2329      7.03%     11.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         4397     13.27%     24.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         3007      9.08%     33.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         4949     14.94%     48.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         5525     16.68%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         3194      9.64%     75.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         1407      4.25%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         3180      9.60%     88.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1501      4.53%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1002      3.02%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          677      2.04%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           24      0.07%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          482      1.45%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        33129                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        33129                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.755894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.742306                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.676005                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4157     12.55%     12.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              14      0.04%     12.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           28831     87.03%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              14      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             112      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        33129                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              45750912                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 506752                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               37647040                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               46257664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            37648512                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      287.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      236.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   290.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   236.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.09                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 159139788813                       # Total gap between requests
system.mem_ctrls1.avgGap                    242769.89                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     45748992                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     37647040                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 12064.846425293523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 287476334.683323919773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 236565497.899417847395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       722746                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       588258                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1549160                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  23972026846                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3679807118977                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     51638.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33167.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6255430.64                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   85.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           260531460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           138475755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1215699240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         658466460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    12562012320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     39253447860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     28053420480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       82142053575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       516.162115                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  72514440585                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5313880000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  81311707586                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1125678120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           598300725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3888386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2412120240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    12562012320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     65084601840                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      6301667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       91972767645                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       577.936103                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  15809253548                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5313880000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 138016894623                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       209329                       # number of demand (read+write) hits
system.l2.demand_hits::total                   209330                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       209329                       # number of overall hits
system.l2.overall_hits::total                  209330                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       722303                       # number of demand (read+write) misses
system.l2.demand_misses::total                 722331                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       722303                       # number of overall misses
system.l2.overall_misses::total                722331                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2845191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  60301564356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60304409547                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2845191                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  60301564356                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60304409547                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       931632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               931661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       931632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              931661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.775309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775315                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.775309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775315                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 101613.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83485.136232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83485.838967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 101613.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83485.136232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83485.838967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              584115                       # number of writebacks
system.l2.writebacks::total                    584115                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       722303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            722331                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       722303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           722331                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2605765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  54136954216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54139559981                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2605765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  54136954216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54139559981                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.775309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.775309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775315                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 93063.035714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74950.476761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74951.178865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 93063.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74950.476761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74951.178865                       # average overall mshr miss latency
system.l2.replacements                         754143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775485                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775485                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1841                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1841                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       366543                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        366543                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73308.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73308.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       323938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       323938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64787.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64787.600000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2845191                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2845191                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 101613.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101613.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2605765                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2605765                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 93063.035714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93063.035714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       209329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            209329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       722298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          722298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  60301197813                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60301197813                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       931627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        931627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.775308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.775308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83485.206678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83485.206678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       722298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       722298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  54136630278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54136630278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.775308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74950.547112                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74950.547112                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     2142669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    754655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.839270                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.224970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.418597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.009279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   475.347154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.049268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.928412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30567279                       # Number of tag accesses
system.l2.tags.data_accesses                 30567279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   159140028171                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     55981033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2058080722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     55981033                       # number of overall hits
system.cpu.icache.overall_hits::total      2058080722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3821388                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3821388                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3821388                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3821388                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     55981076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2058081549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     55981076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2058081549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88869.488372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4620.783555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88869.488372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4620.783555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          301                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   150.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2891061                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2891061                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2891061                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2891061                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 99691.758621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99691.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 99691.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99691.758621                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     55981033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2058080722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3821388                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3821388                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     55981076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2058081549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88869.488372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4620.783555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2891061                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2891061                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 99691.758621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99691.758621                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.654802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2058081535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2531465.602706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.934858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.719944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.005961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80265181224                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80265181224                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    149483352                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        926515120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    149483352                       # number of overall hits
system.cpu.dcache.overall_hits::total       926515120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5157854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12376281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5157854                       # number of overall misses
system.cpu.dcache.overall_misses::total      12376281                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 350789259165                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 350789259165                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 350789259165                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 350789259165                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    154641206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    938891401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    154641206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    938891401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68010.699637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28343.672802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68010.699637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28343.672802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   135.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7341259                       # number of writebacks
system.cpu.dcache.writebacks::total           7341259                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4226229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4226229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4226229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4226229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       931625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       931625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       931625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       931625                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63364404753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63364404753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63364404753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63364404753                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000992                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68014.925268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68014.925268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68014.925268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68014.925268                       # average overall mshr miss latency
system.cpu.dcache.replacements                8149847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     73476093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       493013476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5157844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8842372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 350788513986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 350788513986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     78633937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    501855848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68010.687021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39671.313759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4226224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4226224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       931620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       931620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  63364031955                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63364031955                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68014.890143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68014.890143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     76007259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      433501644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       745179                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       745179                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     76007269                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    437035553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74517.900000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.210865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       372798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       372798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74559.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74559.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4241422                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22904499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       994545                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       994545                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4241434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22904555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 82878.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17759.732143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       515412                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       515412                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73630.285714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73630.285714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4241418                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22904539                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4241418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22904539                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1137213886374                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           980474261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8150103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.302070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   228.573828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.424965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.892867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.107129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31518565943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31518565943                       # Number of data accesses

---------- End Simulation Statistics   ----------
