# FPGA_RLE
Write Verilog for custom designs. Implement hardware for Run-Length Encoding
https://drive.google.com/file/d/1DqJiUkcRRCtwGYN9qnpqVGXkf8EGcgDq/view?usp=sharing
