Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Jan 15 19:11:01 2020
| Host         : SIDNEY-JOSE running 64-bit major release  (build 9200)
| Command      : report_drc -file DVI_wrapper_drc_routed.rpt -pb DVI_wrapper_drc_routed.pb -rpx DVI_wrapper_drc_routed.rpx
| Design       : DVI_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| REQP-1580 | Warning  | Phase alignment   | 6          |
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
11 net(s) have no routable loads. The problem bus(es) and/or net(s) are DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
Related violations: <none>


