<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__dma_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_DMA_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define __STM32F10x_DMA_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x_8h.html">stm32f10x.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html">   50</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">   52</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a>; </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">   54</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">DMA_MemoryBaseAddr</a>;     </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">   56</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a>;                </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">   59</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>;         </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">   63</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">   66</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a>;          </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">   69</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a>; </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">   72</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a>;     </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">   75</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a>;               </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">   80</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a>;           </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">   83</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_M2M</a>;                </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}<a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">   95</a></span>&#160;<span class="preprocessor">#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel2) || \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel3) || \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel4) || \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel5) || \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel6) || \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA1_Channel7) || \</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA2_Channel1) || \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA2_Channel2) || \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA2_Channel3) || \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA2_Channel4) || \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA2_Channel5))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___d_m_a__data__transfer__direction.html#ga51567b748ddac277743c65c20275971a">  112</a></span>&#160;<span class="preprocessor">#define DMA_DIR_PeripheralDST              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___d_m_a__data__transfer__direction.html#ga5ce120a044359410136695a2c05df68e">  113</a></span>&#160;<span class="preprocessor">#define DMA_DIR_PeripheralSRC              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___d_m_a__data__transfer__direction.html#gaaad13d2b5808e32a35a2d21bcdbb2296">  114</a></span>&#160;<span class="preprocessor">#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralDST) || \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                         ((DIR) == DMA_DIR_PeripheralSRC))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__incremented__mode.html#gaf7921ea423fb60701a091c508cd0f33a">  124</a></span>&#160;<span class="preprocessor">#define DMA_PeripheralInc_Enable           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">  125</a></span>&#160;<span class="preprocessor">#define DMA_PeripheralInc_Disable          ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">  126</a></span>&#160;<span class="preprocessor">#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">                                            ((STATE) == DMA_PeripheralInc_Disable))</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__incremented__mode.html#ga4e8cb23d039c74bbbf365d7678835bbb">  136</a></span>&#160;<span class="preprocessor">#define DMA_MemoryInc_Enable               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">  137</a></span>&#160;<span class="preprocessor">#define DMA_MemoryInc_Disable              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">  138</a></span>&#160;<span class="preprocessor">#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">                                        ((STATE) == DMA_MemoryInc_Disable))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">  148</a></span>&#160;<span class="preprocessor">#define DMA_PeripheralDataSize_Byte        ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__data__size.html#gab1988e5005ee65c261018f62866e4585">  149</a></span>&#160;<span class="preprocessor">#define DMA_PeripheralDataSize_HalfWord    ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__data__size.html#ga516ea7a40945d8325fe73e079b245ea1">  150</a></span>&#160;<span class="preprocessor">#define DMA_PeripheralDataSize_Word        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___d_m_a__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">  151</a></span>&#160;<span class="preprocessor">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">                                           ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">                                           ((SIZE) == DMA_PeripheralDataSize_Word))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">  162</a></span>&#160;<span class="preprocessor">#define DMA_MemoryDataSize_Byte            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__data__size.html#ga74c9b4e547f5eaaf35d4fd3d01ed5741">  163</a></span>&#160;<span class="preprocessor">#define DMA_MemoryDataSize_HalfWord        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__data__size.html#gaff403722a6f82d4b34c9ef306507bb98">  164</a></span>&#160;<span class="preprocessor">#define DMA_MemoryDataSize_Word            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">  165</a></span>&#160;<span class="preprocessor">#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">                                       ((SIZE) == DMA_MemoryDataSize_HalfWord) || \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">                                       ((SIZE) == DMA_MemoryDataSize_Word))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___d_m_a__circular__normal__mode.html#ga36327b14c302098fbc5823ac3f1ae020">  176</a></span>&#160;<span class="preprocessor">#define DMA_Mode_Circular                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">  177</a></span>&#160;<span class="preprocessor">#define DMA_Mode_Normal                    ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___d_m_a__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">  178</a></span>&#160;<span class="preprocessor">#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Circular) || ((MODE) == DMA_Mode_Normal))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___d_m_a__priority__level.html#gadccd2f8b2ac24ba4fd485dd5b9b48671">  187</a></span>&#160;<span class="preprocessor">#define DMA_Priority_VeryHigh              ((uint32_t)0x00003000)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___d_m_a__priority__level.html#gae2441c0b4d4ba9945a6f4f7d08045a8e">  188</a></span>&#160;<span class="preprocessor">#define DMA_Priority_High                  ((uint32_t)0x00002000)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___d_m_a__priority__level.html#ga8e0d4a958f4288c6c759945789490f38">  189</a></span>&#160;<span class="preprocessor">#define DMA_Priority_Medium                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">  190</a></span>&#160;<span class="preprocessor">#define DMA_Priority_Low                   ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___d_m_a__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">  191</a></span>&#160;<span class="preprocessor">#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_Priority_High) || \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_Priority_Medium) || \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_Priority_Low))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__to__memory.html#ga046a1de15235c254c0511c08cae3065a">  203</a></span>&#160;<span class="preprocessor">#define DMA_M2M_Enable                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__to__memory.html#ga86e0a7076f0badd509fac6576f3b5355">  204</a></span>&#160;<span class="preprocessor">#define DMA_M2M_Disable                    ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___d_m_a__memory__to__memory.html#gae0241d6265efc45f87b113cf44e50c06">  205</a></span>&#160;<span class="preprocessor">#define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Enable) || ((STATE) == DMA_M2M_Disable))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">  215</a></span>&#160;<span class="preprocessor">#define DMA_IT_TC                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gadf11c572b9797e04a14b105fdc2e5f66">  216</a></span>&#160;<span class="preprocessor">#define DMA_IT_HT                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaf9d92649d2a0146f663ff253d8f3b59e">  217</a></span>&#160;<span class="preprocessor">#define DMA_IT_TE                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga47f6af7da302c19aba24516037d305e7">  218</a></span>&#160;<span class="preprocessor">#define IS_DMA_CONFIG_IT(IT) ((((IT) &amp; 0xFFFFFFF1) == 0x00) &amp;&amp; ((IT) != 0x00))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga017d35f4f6fbf5689ef39af7227bc5b0">  220</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL1                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga783532083dcc6e9752feb2e982ce7426">  221</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaea8c98e79c8cb420c81f7380a4c8e1da">  222</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT1                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga0121b479efafe485719d14634a02d542">  223</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE1                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga183f3044b39da5e3b3c688239086f836">  224</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL2                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga14171253268d69143102594cde56b0e1">  225</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC2                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gab2d608582c350ed00412f7a09fe10ae7">  226</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT2                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga24e2ed429ff0c0b03c7fec8f4bc8bcc8">  227</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE2                        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga3e71e661eb2ebab146b48b3aee5ad9b1">  228</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL3                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga37c375d4e3d681efecddc9f25c0c7bcd">  229</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC3                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga1e3b12ceb8ba5b8d129d5bdee21904de">  230</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT3                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga54e8f93512a446fcaf2b10cd92f81379">  231</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE3                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga24d5f98faba722d1ab54812ee7ad8eea">  232</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL4                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga4f6dd1c5092ca262f38c8bb8a7dc2986">  233</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC4                        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga1e74c117ead07f4a8749e076316cf9d0">  234</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT4                        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga48c3fecb70662a786f32d5cea0a894f8">  235</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE4                        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga6a8d925c490ea6e7eaf9fbceea9774f6">  236</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL5                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaf916fe8154ad4a956eec66ecfe0e7e36">  237</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC5                        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga3ddcb696d05b414be7a533993efa849f">  238</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT5                        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga7c1f1a465bd0e9755e5fbf2cd7054528">  239</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE5                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga623e986da940dbdbc4155f0c1fc4eae8">  240</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL6                        ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga466bad6bf0a2c115aee96d2a1e3b8ddf">  241</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC6                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga0a86890a8aa84b5c4f12f1684850fa91">  242</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT6                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga2bbf515c1154a5ad359cbd0ace724e64">  243</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE6                        ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga3df39a2f922a5f33ebf1ba3f1adfc15d">  244</a></span>&#160;<span class="preprocessor">#define DMA1_IT_GL7                        ((uint32_t)0x01000000)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga17efb3180f536c295853e64e5ca508c2">  245</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TC7                        ((uint32_t)0x02000000)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga9f8a6dd7fc4978c95cbd9de63c85bc37">  246</a></span>&#160;<span class="preprocessor">#define DMA1_IT_HT7                        ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga1261e2bfa461a8097603b7737eb7698c">  247</a></span>&#160;<span class="preprocessor">#define DMA1_IT_TE7                        ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gafe096e037c0b7cc498cdb993d32e06c5">  249</a></span>&#160;<span class="preprocessor">#define DMA2_IT_GL1                        ((uint32_t)0x10000001)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga2b6a86186eb56749032aa18b9baff850">  250</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TC1                        ((uint32_t)0x10000002)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gab9544576514917f9a1fcbb3100c3c2ae">  251</a></span>&#160;<span class="preprocessor">#define DMA2_IT_HT1                        ((uint32_t)0x10000004)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga912b0a1e7104dc70d25ca1a33338b6eb">  252</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TE1                        ((uint32_t)0x10000008)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gad1b225f7053b88eeee62e5ed1801b5c3">  253</a></span>&#160;<span class="preprocessor">#define DMA2_IT_GL2                        ((uint32_t)0x10000010)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga174df6fdfa25046c1481ede66ff1eb6d">  254</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TC2                        ((uint32_t)0x10000020)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaf1cb017935477795a7bfb0d1a271e69a">  255</a></span>&#160;<span class="preprocessor">#define DMA2_IT_HT2                        ((uint32_t)0x10000040)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga5f32004b492a225495c9c1dcd5002042">  256</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TE2                        ((uint32_t)0x10000080)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga9876a20bc7ae5ccff6d4e62a8b767070">  257</a></span>&#160;<span class="preprocessor">#define DMA2_IT_GL3                        ((uint32_t)0x10000100)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga249abc1068e8979f52d7d867b5de5a75">  258</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TC3                        ((uint32_t)0x10000200)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gab3c0d024e03f9fdca539710c7e528904">  259</a></span>&#160;<span class="preprocessor">#define DMA2_IT_HT3                        ((uint32_t)0x10000400)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga2fd4ce5d7e2d67c05379f826ae1b1da6">  260</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TE3                        ((uint32_t)0x10000800)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga004761fbcd7dba2f242639b2992ada17">  261</a></span>&#160;<span class="preprocessor">#define DMA2_IT_GL4                        ((uint32_t)0x10001000)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga54b6716e82894f76c87926afe2a65f30">  262</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TC4                        ((uint32_t)0x10002000)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga4aa775a2f1e10783bd43911ad65bb28b">  263</a></span>&#160;<span class="preprocessor">#define DMA2_IT_HT4                        ((uint32_t)0x10004000)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga54dfd8a41ad683f01e3103e6473a7aff">  264</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TE4                        ((uint32_t)0x10008000)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga2205d7e002767d98f7aa206634374082">  265</a></span>&#160;<span class="preprocessor">#define DMA2_IT_GL5                        ((uint32_t)0x10010000)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaa1134531a0aeb8daeb516985562129b0">  266</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TC5                        ((uint32_t)0x10020000)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga4c1e0d1572267c1d48d787009148e3ef">  267</a></span>&#160;<span class="preprocessor">#define DMA2_IT_HT5                        ((uint32_t)0x10040000)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gad47115e9a4d0d3f5d9101097983b5525">  268</a></span>&#160;<span class="preprocessor">#define DMA2_IT_TE5                        ((uint32_t)0x10080000)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#ga390481b083355ed774b04f70a42f0dfb">  270</a></span>&#160;<span class="preprocessor">#define IS_DMA_CLEAR_IT(IT) (((((IT) &amp; 0xF0000000) == 0x00) || (((IT) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((IT) != 0x00))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___d_m_a__interrupts__definition.html#gaaafa1bd74bc5e78e276c731faa8eed22">  272</a></span>&#160;<span class="preprocessor">#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">                           ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">                           ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gad1ac00f031065682ac125f6f9be061e6">  304</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL1                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gaa9b4d1112bcfd34136007b813a11187e">  305</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga9c806b96cfdcebddb64f70d13ad32270">  306</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT1                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gae30157801ac1460dab86a8f54cfd3479">  307</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE1                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gad27b8a0cf554638d78fb67a010c0419b">  308</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL2                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga0eff24f7e6b2b874328d531ee9315b20">  309</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC2                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gae154ffd90ebaec11f9ed1be00e69f149">  310</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga23bfb917d32a8dd5a96d343ef5f6ea46">  311</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE2                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gaf3eccffb15e5b64611774b22f8b43e91">  312</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL3                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga0490d6c6fca12f4bcc61ef69e3fbdd93">  313</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC3                      ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga9c801c1702fcc41b74bb7397ce80a8fc">  314</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT3                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gaa0b3d86f09829d0388273f0cd51698cc">  315</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE3                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gace751c9c8aa57b154d61865625cca25b">  316</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL4                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga78f2798eca161493d5dc6058f65b0f17">  317</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC4                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga12ad5a2c8cd9778fecf88d1dab7626d4">  318</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT4                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga53beafec27ed89735e83fc7577a00d39">  319</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE4                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga173d8dadcbf3d96911a43eedf53bd64e">  320</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL5                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga438d3577b5b5b6c2c0cf1008296c23bb">  321</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC5                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga648a2eb0b008ab009f03d207596c3cd7">  322</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT5                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga17b9793d2f78c683f7c48ba4f7fa2e70">  323</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE5                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gab21d0196f89435f61bedd03d53edc093">  324</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL6                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga85276600ddf436d4f268199e0df9c54a">  325</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC6                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga0d594cb12f86f19c9562d82c3ca505bc">  326</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT6                      ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga231e156a0e27f7b2271ea44ca90c237d">  327</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE6                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga37e5e27ca5bf6f3211d2effda2ca7646">  328</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_GL7                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga327907756920f193d5d57d8cca845ad6">  329</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TC7                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga1a7cbf9dffa4fc5ef1cedb46ea446387">  330</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_HT7                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga8b967e41e2d2dcc6d638a664f8e0900c">  331</a></span>&#160;<span class="preprocessor">#define DMA1_FLAG_TE7                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga34b82697f14e2fa9f7abeb4c43502822">  333</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_GL1                      ((uint32_t)0x10000001)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga828c97967dbdb48d267ed0f0c4e9b8a5">  334</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TC1                      ((uint32_t)0x10000002)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga2264376d92756f07122883c8f3359258">  335</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_HT1                      ((uint32_t)0x10000004)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga415793b309369076a9d797ad0757a9c1">  336</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TE1                      ((uint32_t)0x10000008)</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gaa646f1ffc4468931a748ecff6440d40f">  337</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_GL2                      ((uint32_t)0x10000010)</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga7da2f61b8c67923904312796fd76def3">  338</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TC2                      ((uint32_t)0x10000020)</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gaa4ecfdaca0509737af68143d23d0267c">  339</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_HT2                      ((uint32_t)0x10000040)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga3d396b14851e789ad549126da55b7f3f">  340</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TE2                      ((uint32_t)0x10000080)</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga4c56bb0c92db51e9147b122f2dff1c0a">  341</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_GL3                      ((uint32_t)0x10000100)</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga3b704db8a45d4410509f3552e8b2095f">  342</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TC3                      ((uint32_t)0x10000200)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga1af48c549d9aa04e8161cb8b398ef39c">  343</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_HT3                      ((uint32_t)0x10000400)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gacdf472c665395a07681a7d499ac0f0bb">  344</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TE3                      ((uint32_t)0x10000800)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga624ff69707b76813a2170e4b1e0bda71">  345</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_GL4                      ((uint32_t)0x10001000)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gad4f76b7a22233dbb9daaad448c431165">  346</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TC4                      ((uint32_t)0x10002000)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga3dde40e2dbcdb12e4c1a2a2b5a8b3a60">  347</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_HT4                      ((uint32_t)0x10004000)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gac1178b804cad45fe82236dbd2c25cc64">  348</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TE4                      ((uint32_t)0x10008000)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gab0468b7a6e2fbdd5428da87252865623">  349</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_GL5                      ((uint32_t)0x10010000)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga5ba4dce652a1a29bedbd7d8dc35ca4ec">  350</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TC5                      ((uint32_t)0x10020000)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga23aabf34428e04d7b46368e0b595a4d5">  351</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_HT5                      ((uint32_t)0x10040000)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#gae57659b4349d03eb70db63bb2aa40505">  352</a></span>&#160;<span class="preprocessor">#define DMA2_FLAG_TE5                      ((uint32_t)0x10080000)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">  354</a></span>&#160;<span class="preprocessor">#define IS_DMA_CLEAR_FLAG(FLAG) (((((FLAG) &amp; 0xF0000000) == 0x00) || (((FLAG) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((FLAG) != 0x00))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___d_m_a__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">  356</a></span>&#160;<span class="preprocessor">#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) || \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) || \</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) || \</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) || \</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) || \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) || \</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) || \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) || \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) || \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) || \</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">                               ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___d_m_a___buffer___size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">  388</a></span>&#160;<span class="preprocessor">#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) &gt;= 0x1) &amp;&amp; ((SIZE) &lt; 0x10000))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, <a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a>(<a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, uint32_t DMA_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, uint16_t DataNumber); </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;uint16_t <a class="code" href="group___d_m_a___exported___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___d_m_a___exported___functions.html#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a>(uint32_t DMAy_FLAG);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a>(uint32_t DMAy_FLAG);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___d_m_a___exported___functions.html#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a>(uint32_t DMAy_IT);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___exported___functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a>(uint32_t DMAy_IT);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__STM32F10x_DMA_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___d_m_a___exported___functions_html_ga21ca0d50b13e502db5ab5feb484f9ece"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_Channel_TypeDef *DMAy_Channelx)</div><div class="ttdoc">Deinitializes the DMAy Channelx registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00108">stm32f10x_dma.c:108</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_afb46aaadfb80a7e19277c868bd252554"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00069">stm32f10x_dma.h:69</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_aaf69c680a297ec01a2ed613289e691a1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00066">stm32f10x_dma.h:66</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00798">stm32f10x.h:798</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga9287331247150fe84d03ecd7ad8adb52"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a></div><div class="ttdeci">ITStatus DMA_GetITStatus(uint32_t DMAy_IT)</div><div class="ttdoc">Checks whether the specified DMAy Channelx interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00595">stm32f10x_dma.c:595</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a999df57215b28b3b1b3b6836c4952ca5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00059">stm32f10x_dma.h:59</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga91a7340e5b334a942f3eb1e05ed5f67a"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a></div><div class="ttdeci">void DMA_ClearITPendingBit(uint32_t DMAy_IT)</div><div class="ttdoc">Clears the DMAy Channelx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00684">stm32f10x_dma.c:684</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga0bb60360be9cd57f96399be2f3b5eb2b"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a></div><div class="ttdeci">void DMA_ITConfig(DMA_Channel_TypeDef *DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00326">stm32f10x_dma.c:326</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga25cdca360f309c8ceb7c206cd9ad9119"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a></div><div class="ttdeci">void DMA_ClearFlag(uint32_t DMAy_FLAG)</div><div class="ttdoc">Clears the DMAy Channelx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00523">stm32f10x_dma.c:523</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga511b4c402d1ff32d53f28736956cac5d"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef *DMAy_Channelx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Channelx transfer. ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00371">stm32f10x_dma.c:371</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a57944cc447e6fcde4e9aa6229d3b4c5d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_InitTypeDef::DMA_M2M</a></div><div class="ttdeci">uint32_t DMA_M2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00083">stm32f10x_dma.h:83</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html"><div class="ttname"><a href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></div><div class="ttdoc">DMA Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00050">stm32f10x_dma.h:50</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a8adbe6f3e46471d109afaa3111dce220"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00075">stm32f10x_dma.h:75</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_gade5d9e532814eaa46514cb385fdff709"><div class="ttname"><a href="group___d_m_a___exported___functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a></div><div class="ttdeci">void DMA_SetCurrDataCounter(DMA_Channel_TypeDef *DMAy_Channelx, uint16_t DataNumber)</div><div class="ttdoc">Sets the number of data units in the current DMAy Channelx transfer. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00353">stm32f10x_dma.c:353</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a232af556de7c2eec9a82d448730bd86d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00052">stm32f10x_dma.h:52</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a41e7d463f0cfbcedf3170d7d27d088df"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">DMA_InitTypeDef::DMA_MemoryBaseAddr</a></div><div class="ttdeci">uint32_t DMA_MemoryBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00054">stm32f10x_dma.h:54</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga8e7cb6b9ae5f142e2961df879cdaba65"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_Channel_TypeDef *DMAy_Channelx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00294">stm32f10x_dma.c:294</a></div></div>
<div class="ttc" id="stm32f10x_8h_html"><div class="ttname"><a href="stm32f10x_8h.html">stm32f10x.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a74bb71921c4d198d6cf1979c120f694f"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00072">stm32f10x_dma.h:72</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a91b47435ccf4a40efa97bbbe631789e1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00056">stm32f10x_dma.h:56</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_Channel_TypeDef *DMAy_Channelx, DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00202">stm32f10x_dma.c:202</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_gafb30b7a891834c267eefd5d30b688a9f"><div class="ttname"><a href="group___d_m_a___exported___functions.html#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)</div><div class="ttdoc">Checks whether the specified DMAy Channelx flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00433">stm32f10x_dma.c:433</a></div></div>
<div class="ttc" id="group___d_m_a___exported___functions_html_ga0f7f95f750a90a6824f4e9b6f58adc7e"><div class="ttname"><a href="group___d_m_a___exported___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00259">stm32f10x_dma.c:259</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_ab9a17bd51778478cbd728c868206dca0"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00080">stm32f10x_dma.h:80</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_ad4d427790f9a089ca0257a358fc263c2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00063">stm32f10x_dma.h:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_87161d687729c92ab2c0dd3e1aeaa549.html">include</a></li><li class="navelem"><a class="el" href="dir_516236f3d2c3410cf73637f3086fa6a1.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__dma_8h.html">stm32f10x_dma.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
