// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/14/2022 20:20:13"

// 
// Device: Altera EP2C50F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Sobel (
	Start,
	CLK,
	DataIn,
	Threshold,
	Finish,
	Dop,
	isReady,
	Gradient,
	debug_current_state,
	debug_Out_Column,
	debug_Out_Row,
	isPadding,
	OutTemp0,
	OutTemp1,
	OutTemp2,
	OutTemp3,
	OutTemp4,
	OutTemp5,
	OutTemp6,
	OutTemp7,
	OutTemp8);
input 	Start;
input 	CLK;
input 	[7:0] DataIn;
input 	[7:0] Threshold;
output 	Finish;
output 	Dop;
output 	isReady;
output 	[7:0] Gradient;
output 	[1:0] debug_current_state;
output 	[7:0] debug_Out_Column;
output 	[7:0] debug_Out_Row;
output 	isPadding;
output 	[7:0] OutTemp0;
output 	[7:0] OutTemp1;
output 	[7:0] OutTemp2;
output 	[7:0] OutTemp3;
output 	[7:0] OutTemp4;
output 	[7:0] OutTemp5;
output 	[7:0] OutTemp6;
output 	[7:0] OutTemp7;
output 	[7:0] OutTemp8;

// Design Ports Information
// Finish	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dop	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isReady	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[1]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[4]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[5]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[6]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gradient[7]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_current_state[0]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_current_state[1]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[2]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[5]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Column[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[0]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[2]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[5]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[6]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// debug_Out_Row[7]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isPadding	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[1]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[2]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[4]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[5]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[6]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp0[7]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[0]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[1]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[2]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[4]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[5]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[6]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp1[7]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[0]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[4]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp2[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[1]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp3[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[3]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp4[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp5[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[0]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[4]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp6[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[0]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[3]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[4]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp7[7]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[5]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutTemp8[7]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Threshold[7]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[6]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[4]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[3]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[2]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[1]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Threshold[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Start	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Sobel_v.sdo");
// synopsys translate_on

wire \Datapath_inst0|a2|ad1|Add0~0_combout ;
wire \Datapath_inst0|a2|ad1|Add0~3 ;
wire \Datapath_inst0|a2|ad1|Add0~4_combout ;
wire \Datapath_inst0|a2|ad1|Add0~5 ;
wire \Datapath_inst0|a2|ad1|Add0~6_combout ;
wire \Datapath_inst0|a2|ad1|Add0~7 ;
wire \Datapath_inst0|a2|ad1|Add0~8_combout ;
wire \Datapath_inst0|a2|ad1|Add0~9 ;
wire \Datapath_inst0|a2|ad1|Add0~10_combout ;
wire \Datapath_inst0|a2|ad1|Add0~11 ;
wire \Datapath_inst0|a2|ad1|Add0~12_combout ;
wire \Datapath_inst0|a2|ad5|Add0~2_combout ;
wire \Datapath_inst0|a2|ad5|Add0~13 ;
wire \Datapath_inst0|a2|ad5|Add0~14_combout ;
wire \Datapath_inst0|a2|ad2|Add0~0_combout ;
wire \Datapath_inst0|a2|ad2|Add0~2_combout ;
wire \Datapath_inst0|a2|ad2|Add0~8_combout ;
wire \Datapath_inst0|a2|ad2|Add0~11 ;
wire \Datapath_inst0|a2|ad2|Add0~12_combout ;
wire \Datapath_inst0|a2|ad6|Add0~4_combout ;
wire \Datapath_inst0|a2|ad6|Add0~12_combout ;
wire \Datapath_inst0|a2|su3|S[0]~0_combout ;
wire \Datapath_inst0|a2|su3|S[2]~4_combout ;
wire \Datapath_inst0|a2|su3|S[3]~6_combout ;
wire \Datapath_inst0|a2|su1|Add0~10_combout ;
wire \Datapath_inst0|a2|su1|Add0~13 ;
wire \Datapath_inst0|a2|su1|Add0~14_combout ;
wire \Datapath_inst0|a2|ad0|Add0~0_combout ;
wire \Datapath_inst0|a2|ad0|Add0~2_combout ;
wire \Datapath_inst0|a2|ad0|Add0~8_combout ;
wire \Datapath_inst0|a2|ad0|Add0~11 ;
wire \Datapath_inst0|a2|ad0|Add0~12_combout ;
wire \Datapath_inst0|a2|ad4|Add0~4_combout ;
wire \Datapath_inst0|a2|ad4|Add0~13 ;
wire \Datapath_inst0|a2|ad4|Add0~14_combout ;
wire \Datapath_inst0|a2|ad3|Add0~2_combout ;
wire \Datapath_inst0|a2|ad3|Add0~8_combout ;
wire \Datapath_inst0|a2|ad3|Add0~10_combout ;
wire \Datapath_inst0|a2|ad7|Add0~2_combout ;
wire \Datapath_inst0|a2|ad7|Add0~6_combout ;
wire \Datapath_inst0|a2|ad7|Add0~10_combout ;
wire \Datapath_inst0|a2|su2|S[6]~12_combout ;
wire \Datapath_inst0|a2|su0|Add0~0_combout ;
wire \Datapath_inst0|a2|su0|Add0~2_combout ;
wire \Datapath_inst0|a2|su0|Add0~8_combout ;
wire \Datapath_inst0|a2|su0|Add0~13 ;
wire \Datapath_inst0|a2|su0|Add0~14_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout ;
wire \Controller_inst0|next_state[0]~0_combout ;
wire \Start~combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ;
wire \Controller_inst0|Enable~0_combout ;
wire \Controller_inst0|Equal0~0_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~18 ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13_combout ;
wire \Controller_inst0|next_state[0]~1_combout ;
wire \Controller_inst0|next_state[0]~2_combout ;
wire \Controller_inst0|next_state[0]~3_combout ;
wire \Controller_inst0|Equal2~0_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~29 ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[2]~5_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[3]~4_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[4]~3_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[5]~2_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[6]~1_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[7]~0_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ;
wire \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ;
wire \Datapath_inst0|a2|ad2|Add0~1 ;
wire \Datapath_inst0|a2|ad2|Add0~3 ;
wire \Datapath_inst0|a2|ad2|Add0~5 ;
wire \Datapath_inst0|a2|ad2|Add0~7 ;
wire \Datapath_inst0|a2|ad2|Add0~9 ;
wire \Datapath_inst0|a2|ad2|Add0~10_combout ;
wire \Datapath_inst0|a2|ad2|Add0~6_combout ;
wire \Datapath_inst0|a2|ad2|Add0~4_combout ;
wire \Datapath_inst0|a2|ad6|Add0~1 ;
wire \Datapath_inst0|a2|ad6|Add0~3 ;
wire \Datapath_inst0|a2|ad6|Add0~5 ;
wire \Datapath_inst0|a2|ad6|Add0~7 ;
wire \Datapath_inst0|a2|ad6|Add0~9 ;
wire \Datapath_inst0|a2|ad6|Add0~11 ;
wire \Datapath_inst0|a2|ad6|Add0~13 ;
wire \Datapath_inst0|a2|ad6|Add0~14_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \Datapath_inst0|a2|ad1|Add0~1 ;
wire \Datapath_inst0|a2|ad1|Add0~2_combout ;
wire \Datapath_inst0|a2|ad5|Add0~1 ;
wire \Datapath_inst0|a2|ad5|Add0~3 ;
wire \Datapath_inst0|a2|ad5|Add0~5 ;
wire \Datapath_inst0|a2|ad5|Add0~7 ;
wire \Datapath_inst0|a2|ad5|Add0~9 ;
wire \Datapath_inst0|a2|ad5|Add0~11 ;
wire \Datapath_inst0|a2|ad5|Add0~12_combout ;
wire \Datapath_inst0|a2|ad5|Add0~10_combout ;
wire \Datapath_inst0|a2|ad6|Add0~8_combout ;
wire \Datapath_inst0|a2|ad5|Add0~6_combout ;
wire \Datapath_inst0|a2|ad5|Add0~4_combout ;
wire \Datapath_inst0|a2|ad6|Add0~2_combout ;
wire \Datapath_inst0|a2|ad6|Add0~0_combout ;
wire \Datapath_inst0|a2|su3|S[0]~1 ;
wire \Datapath_inst0|a2|su3|S[1]~3 ;
wire \Datapath_inst0|a2|su3|S[2]~5 ;
wire \Datapath_inst0|a2|su3|S[3]~7 ;
wire \Datapath_inst0|a2|su3|S[4]~9 ;
wire \Datapath_inst0|a2|su3|S[5]~11 ;
wire \Datapath_inst0|a2|su3|S[6]~13 ;
wire \Datapath_inst0|a2|su3|S[7]~14_combout ;
wire \Datapath_inst0|a2|su3|S[7]~15 ;
wire \Datapath_inst0|a2|su3|Add0~0_combout ;
wire \Datapath_inst0|a2|su1|Add0~16_combout ;
wire \Datapath_inst0|a2|su3|S[5]~10_combout ;
wire \Datapath_inst0|a2|su1|Add0~18_combout ;
wire \Datapath_inst0|a2|ad5|Add0~8_combout ;
wire \Datapath_inst0|a2|ad6|Add0~6_combout ;
wire \Datapath_inst0|a2|ad5|Add0~0_combout ;
wire \Datapath_inst0|a2|su1|Add0~1 ;
wire \Datapath_inst0|a2|su1|Add0~3 ;
wire \Datapath_inst0|a2|su1|Add0~5 ;
wire \Datapath_inst0|a2|su1|Add0~7 ;
wire \Datapath_inst0|a2|su1|Add0~8_combout ;
wire \Datapath_inst0|a2|su3|S[4]~8_combout ;
wire \Datapath_inst0|a2|su1|Add0~19_combout ;
wire \Datapath_inst0|a2|su1|Add0~6_combout ;
wire \Datapath_inst0|a2|su1|Add0~20_combout ;
wire \Datapath_inst0|a2|su4|S[0]~1_cout ;
wire \Datapath_inst0|a2|su4|S[1]~3_cout ;
wire \Datapath_inst0|a2|su4|S[2]~5_cout ;
wire \Datapath_inst0|a2|su4|S[3]~7_cout ;
wire \Datapath_inst0|a2|su4|S[4]~9_cout ;
wire \Datapath_inst0|a2|su4|S[5]~11_cout ;
wire \Datapath_inst0|a2|su4|S[6]~13_cout ;
wire \Datapath_inst0|a2|su4|S[7]~15_cout ;
wire \Datapath_inst0|a2|su4|Add0~0_combout ;
wire \Datapath_inst0|a2|ad3|Add0~1 ;
wire \Datapath_inst0|a2|ad3|Add0~3 ;
wire \Datapath_inst0|a2|ad3|Add0~5 ;
wire \Datapath_inst0|a2|ad3|Add0~7 ;
wire \Datapath_inst0|a2|ad3|Add0~9 ;
wire \Datapath_inst0|a2|ad3|Add0~11 ;
wire \Datapath_inst0|a2|ad3|Add0~12_combout ;
wire \Datapath_inst0|a2|ad3|Add0~6_combout ;
wire \Datapath_inst0|a2|ad3|Add0~4_combout ;
wire \Datapath_inst0|a2|ad3|Add0~0_combout ;
wire \Datapath_inst0|a2|ad7|Add0~1 ;
wire \Datapath_inst0|a2|ad7|Add0~3 ;
wire \Datapath_inst0|a2|ad7|Add0~5 ;
wire \Datapath_inst0|a2|ad7|Add0~7 ;
wire \Datapath_inst0|a2|ad7|Add0~9 ;
wire \Datapath_inst0|a2|ad7|Add0~11 ;
wire \Datapath_inst0|a2|ad7|Add0~13 ;
wire \Datapath_inst0|a2|ad7|Add0~14_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \Datapath_inst0|a2|ad0|Add0~1 ;
wire \Datapath_inst0|a2|ad0|Add0~3 ;
wire \Datapath_inst0|a2|ad0|Add0~5 ;
wire \Datapath_inst0|a2|ad0|Add0~7 ;
wire \Datapath_inst0|a2|ad0|Add0~9 ;
wire \Datapath_inst0|a2|ad0|Add0~10_combout ;
wire \Datapath_inst0|a2|ad0|Add0~6_combout ;
wire \Datapath_inst0|a2|ad0|Add0~4_combout ;
wire \Datapath_inst0|a2|ad4|Add0~1 ;
wire \Datapath_inst0|a2|ad4|Add0~3 ;
wire \Datapath_inst0|a2|ad4|Add0~5 ;
wire \Datapath_inst0|a2|ad4|Add0~7 ;
wire \Datapath_inst0|a2|ad4|Add0~9 ;
wire \Datapath_inst0|a2|ad4|Add0~11 ;
wire \Datapath_inst0|a2|ad4|Add0~12_combout ;
wire \Datapath_inst0|a2|ad4|Add0~10_combout ;
wire \Datapath_inst0|a2|ad4|Add0~8_combout ;
wire \Datapath_inst0|a2|ad4|Add0~6_combout ;
wire \Datapath_inst0|a2|ad7|Add0~4_combout ;
wire \Datapath_inst0|a2|ad4|Add0~2_combout ;
wire \Datapath_inst0|a2|ad7|Add0~0_combout ;
wire \Datapath_inst0|a2|su2|S[0]~1 ;
wire \Datapath_inst0|a2|su2|S[1]~3 ;
wire \Datapath_inst0|a2|su2|S[2]~5 ;
wire \Datapath_inst0|a2|su2|S[3]~7 ;
wire \Datapath_inst0|a2|su2|S[4]~9 ;
wire \Datapath_inst0|a2|su2|S[5]~11 ;
wire \Datapath_inst0|a2|su2|S[6]~13 ;
wire \Datapath_inst0|a2|su2|S[7]~15 ;
wire \Datapath_inst0|a2|su2|Add0~0_combout ;
wire \Datapath_inst0|a2|ad7|Add0~12_combout ;
wire \Datapath_inst0|a2|ad7|Add0~8_combout ;
wire \Datapath_inst0|a2|ad4|Add0~0_combout ;
wire \Datapath_inst0|a2|su0|Add0~1 ;
wire \Datapath_inst0|a2|su0|Add0~3 ;
wire \Datapath_inst0|a2|su0|Add0~5 ;
wire \Datapath_inst0|a2|su0|Add0~7 ;
wire \Datapath_inst0|a2|su0|Add0~9 ;
wire \Datapath_inst0|a2|su0|Add0~11 ;
wire \Datapath_inst0|a2|su0|Add0~12_combout ;
wire \Datapath_inst0|a2|su0|Add0~17_combout ;
wire \Datapath_inst0|a2|su0|Add0~6_combout ;
wire \Datapath_inst0|a2|su2|S[3]~6_combout ;
wire \Datapath_inst0|a2|su0|Add0~20_combout ;
wire \Datapath_inst0|a2|su0|Add0~4_combout ;
wire \Datapath_inst0|a2|su2|S[2]~4_combout ;
wire \Datapath_inst0|a2|su0|Add0~21_combout ;
wire \Datapath_inst0|a2|su5|S[0]~1_cout ;
wire \Datapath_inst0|a2|su5|S[1]~3_cout ;
wire \Datapath_inst0|a2|su5|S[2]~5_cout ;
wire \Datapath_inst0|a2|su5|S[3]~7_cout ;
wire \Datapath_inst0|a2|su5|S[4]~9_cout ;
wire \Datapath_inst0|a2|su5|S[5]~11_cout ;
wire \Datapath_inst0|a2|su5|S[6]~13_cout ;
wire \Datapath_inst0|a2|su5|S[7]~15_cout ;
wire \Datapath_inst0|a2|su5|Add0~0_combout ;
wire \Datapath_inst0|a2|su4|Add0~2_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ;
wire \Datapath_inst0|a1|Row_Column_Counter_inst0|isReady~combout ;
wire \Datapath_inst0|a2|su2|S[0]~0_combout ;
wire \Datapath_inst0|a2|su0|Add0~23_combout ;
wire \Datapath_inst0|a2|su2|S[7]~14_combout ;
wire \Datapath_inst0|a2|su0|Add0~16_combout ;
wire \Datapath_inst0|a2|ad6|Add0~10_combout ;
wire \Datapath_inst0|a2|su1|Add0~9 ;
wire \Datapath_inst0|a2|su1|Add0~11 ;
wire \Datapath_inst0|a2|su1|Add0~12_combout ;
wire \Datapath_inst0|a2|su3|S[6]~12_combout ;
wire \Datapath_inst0|a2|su1|Add0~17_combout ;
wire \Datapath_inst0|a2|su1|Add0~4_combout ;
wire \Datapath_inst0|a2|su1|Add0~21_combout ;
wire \Datapath_inst0|a2|su1|Add0~2_combout ;
wire \Datapath_inst0|a2|su3|S[1]~2_combout ;
wire \Datapath_inst0|a2|su1|Add0~22_combout ;
wire \Datapath_inst0|a2|su1|Add0~0_combout ;
wire \Datapath_inst0|a2|su1|Add0~23_combout ;
wire \Datapath_inst0|a2|LessThan0~1_cout ;
wire \Datapath_inst0|a2|LessThan0~3_cout ;
wire \Datapath_inst0|a2|LessThan0~5_cout ;
wire \Datapath_inst0|a2|LessThan0~7_cout ;
wire \Datapath_inst0|a2|LessThan0~9_cout ;
wire \Datapath_inst0|a2|LessThan0~11_cout ;
wire \Datapath_inst0|a2|LessThan0~13_cout ;
wire \Datapath_inst0|a2|LessThan0~14_combout ;
wire \Datapath_inst0|a2|Gradient[0]~0_combout ;
wire \Datapath_inst0|a2|su2|S[1]~2_combout ;
wire \Datapath_inst0|a2|su0|Add0~22_combout ;
wire \Datapath_inst0|a2|Gradient[1]~1_combout ;
wire \Datapath_inst0|a2|Gradient[2]~2_combout ;
wire \Datapath_inst0|a2|Gradient[3]~3_combout ;
wire \Datapath_inst0|a2|su2|S[4]~8_combout ;
wire \Datapath_inst0|a2|su0|Add0~19_combout ;
wire \Datapath_inst0|a2|Gradient[4]~4_combout ;
wire \Datapath_inst0|a2|su0|Add0~10_combout ;
wire \Datapath_inst0|a2|su2|S[5]~10_combout ;
wire \Datapath_inst0|a2|su0|Add0~18_combout ;
wire \Datapath_inst0|a2|Gradient[5]~5_combout ;
wire \Datapath_inst0|a2|Gradient[6]~6_combout ;
wire \Datapath_inst0|a2|Gradient[7]~7_combout ;
wire \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[0]~6_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ;
wire \Datapath_inst0|Input_selector_inst0|DataOut[1]~7_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ;
wire \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ;
wire \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder_combout ;
wire \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ;
wire \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ;
wire \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ;
wire [7:0] \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q ;
wire [7:0] \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q ;
wire [7:0] \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut ;
wire [7:0] \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut ;
wire [7:0] \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut ;
wire [7:0] \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut ;
wire [7:0] \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut ;
wire [7:0] \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut ;
wire [7:0] \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut ;
wire [7:0] \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer ;
wire [7:0] \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer ;
wire [1:0] \Controller_inst0|State_inst0|current_state ;
wire [7:0] \Threshold~combout ;
wire [7:0] \DataIn~combout ;

wire [11:0] \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [10];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [11];

assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];

// Location: LCCOMB_X48_Y41_N2
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~0_combout  = (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (VCC))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2] & (\Datapat
// h_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_
// Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  & VCC))
// \Datapath_inst0|a2|ad1|Add0~1  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2] & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad1|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~2_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst1|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & (\Datapath_inst0|a2|ad1|Add0~1  & VCC)) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad1|Add0~1 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad1|Add0~1 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & ((\Datapath_inst0|a2|ad1|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad1|Add0~3  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  & 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & !\Datapath_inst0|a2|ad1|Add0~1 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  & ((!\Datapath_inst0|a2|ad1|Add0~1 ) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~4_combout  = ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  $ 
// (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4] $ (!\Datapath_inst0|a2|ad1|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad1|Add0~5  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]) # (!\Datapath_inst0|a2|ad1|Add0~3 ))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  & 
// (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4] & !\Datapath_inst0|a2|ad1|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~6_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst1|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & (\Datapath_inst0|a2|ad1|Add0~5  & VCC)) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & (!\Datapath_inst0|a2|ad1|Add0~5 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & (!\Datapath_inst0|a2|ad1|Add0~5 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & ((\Datapath_inst0|a2|ad1|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad1|Add0~7  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  & 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & !\Datapath_inst0|a2|ad1|Add0~5 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  & ((!\Datapath_inst0|a2|ad1|Add0~5 ) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~8_combout  = ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4  $ (!\Datapath_inst0|a2|ad1|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad1|Add0~9  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ) # (!\Datapath_inst0|a2|ad1|Add0~7 ))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] & (\Datapat
// h_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_
// Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4  & !\Datapath_inst0|a2|ad1|Add0~7 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~10_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst1|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & (\Datapath_inst0|a2|ad1|Add0~9  & VCC)) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & (!\Datapath_inst0|a2|ad1|Add0~9 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  & 
// ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & (!\Datapath_inst0|a2|ad1|Add0~9 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & ((\Datapath_inst0|a2|ad1|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad1|Add0~11  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast
// _Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  & 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & !\Datapath_inst0|a2|ad1|Add0~9 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  & ((!\Datapath_inst0|a2|ad1|Add0~9 ) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad1|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneii_lcell_comb \Datapath_inst0|a2|ad1|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad1|Add0~12_combout  = !\Datapath_inst0|a2|ad1|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad1|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad1|Add0~12 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|ad1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~2_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst1|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// ((\Datapath_inst0|a2|ad1|Add0~2_combout  & (\Datapath_inst0|a2|ad5|Add0~1  & VCC)) # (!\Datapath_inst0|a2|ad1|Add0~2_combout  & (!\Datapath_inst0|a2|ad5|Add0~1 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & ((\Datapath_inst0|a2|ad1|Add0~2_combout  & 
// (!\Datapath_inst0|a2|ad5|Add0~1 )) # (!\Datapath_inst0|a2|ad1|Add0~2_combout  & ((\Datapath_inst0|a2|ad5|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad5|Add0~3  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// (!\Datapath_inst0|a2|ad1|Add0~2_combout  & !\Datapath_inst0|a2|ad5|Add0~1 )) # (
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & ((!\Datapath_inst0|a2|ad5|Add0~1 ) # 
// (!\Datapath_inst0|a2|ad1|Add0~2_combout ))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.datab(\Datapath_inst0|a2|ad1|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~12_combout  = (\Datapath_inst0|a2|ad1|Add0~12_combout  & (\Datapath_inst0|a2|ad5|Add0~11  $ (GND))) # (!\Datapath_inst0|a2|ad1|Add0~12_combout  & (!\Datapath_inst0|a2|ad5|Add0~11  & VCC))
// \Datapath_inst0|a2|ad5|Add0~13  = CARRY((\Datapath_inst0|a2|ad1|Add0~12_combout  & !\Datapath_inst0|a2|ad5|Add0~11 ))

	.dataa(\Datapath_inst0|a2|ad1|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~12 .lut_mask = 16'hA50A;
defparam \Datapath_inst0|a2|ad5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~14_combout  = \Datapath_inst0|a2|ad5|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~13 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~14 .lut_mask = 16'hF0F0;
defparam \Datapath_inst0|a2|ad5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~0_combout  = (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2] & (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2] $ (VCC))) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut 
// [2] & (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2] & VCC))
// \Datapath_inst0|a2|ad2|Add0~1  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2] & \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2]))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad2|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~2_combout  = (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3] & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & (\Datapath_inst0|a2|ad2|Add0~1  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & (!\Datapath_inst0|a2|ad2|Add0~1 )))) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3] & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & 
// (!\Datapath_inst0|a2|ad2|Add0~1 )) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & ((\Datapath_inst0|a2|ad2|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad2|Add0~3  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3] & (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & !\Datapath_inst0|a2|ad2|Add0~1 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3] & ((!\Datapath_inst0|a2|ad2|Add0~1 ) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~8_combout  = ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6] $ (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6] $ (!\Datapath_inst0|a2|ad2|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad2|Add0~9  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6] & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]) # (!\Datapath_inst0|a2|ad2|Add0~7 ))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6] & (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6] & !\Datapath_inst0|a2|ad2|Add0~7 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~10_combout  = (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7] & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & (\Datapath_inst0|a2|ad2|Add0~9  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & (!\Datapath_inst0|a2|ad2|Add0~9 )))) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7] & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & 
// (!\Datapath_inst0|a2|ad2|Add0~9 )) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & ((\Datapath_inst0|a2|ad2|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad2|Add0~11  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7] & (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & !\Datapath_inst0|a2|ad2|Add0~9 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7] & ((!\Datapath_inst0|a2|ad2|Add0~9 ) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~12_combout  = !\Datapath_inst0|a2|ad2|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~12 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|ad2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~4_combout  = ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] $ (\Datapath_inst0|a2|ad2|Add0~4_combout  $ 
// (!\Datapath_inst0|a2|ad6|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad6|Add0~5  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] & ((\Datapath_inst0|a2|ad2|Add0~4_combout ) # 
// (!\Datapath_inst0|a2|ad6|Add0~3 ))) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] & (\Datapath_inst0|a2|ad2|Add0~4_combout  & 
// !\Datapath_inst0|a2|ad6|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.datab(\Datapath_inst0|a2|ad2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~12_combout  = (\Datapath_inst0|a2|ad2|Add0~12_combout  & (\Datapath_inst0|a2|ad6|Add0~11  $ (GND))) # (!\Datapath_inst0|a2|ad2|Add0~12_combout  & (!\Datapath_inst0|a2|ad6|Add0~11  & VCC))
// \Datapath_inst0|a2|ad6|Add0~13  = CARRY((\Datapath_inst0|a2|ad2|Add0~12_combout  & !\Datapath_inst0|a2|ad6|Add0~11 ))

	.dataa(\Datapath_inst0|a2|ad2|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~12 .lut_mask = 16'hA50A;
defparam \Datapath_inst0|a2|ad6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[0]~0 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[0]~0_combout  = (\Datapath_inst0|a2|ad5|Add0~0_combout  & (\Datapath_inst0|a2|ad6|Add0~0_combout  $ (VCC))) # (!\Datapath_inst0|a2|ad5|Add0~0_combout  & ((\Datapath_inst0|a2|ad6|Add0~0_combout ) # (GND)))
// \Datapath_inst0|a2|su3|S[0]~1  = CARRY((\Datapath_inst0|a2|ad6|Add0~0_combout ) # (!\Datapath_inst0|a2|ad5|Add0~0_combout ))

	.dataa(\Datapath_inst0|a2|ad5|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su3|S[0]~0_combout ),
	.cout(\Datapath_inst0|a2|su3|S[0]~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[0]~0 .lut_mask = 16'h66DD;
defparam \Datapath_inst0|a2|su3|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[2]~4 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[2]~4_combout  = ((\Datapath_inst0|a2|ad6|Add0~4_combout  $ (\Datapath_inst0|a2|ad5|Add0~4_combout  $ (\Datapath_inst0|a2|su3|S[1]~3 )))) # (GND)
// \Datapath_inst0|a2|su3|S[2]~5  = CARRY((\Datapath_inst0|a2|ad6|Add0~4_combout  & ((!\Datapath_inst0|a2|su3|S[1]~3 ) # (!\Datapath_inst0|a2|ad5|Add0~4_combout ))) # (!\Datapath_inst0|a2|ad6|Add0~4_combout  & (!\Datapath_inst0|a2|ad5|Add0~4_combout  & 
// !\Datapath_inst0|a2|su3|S[1]~3 )))

	.dataa(\Datapath_inst0|a2|ad6|Add0~4_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[1]~3 ),
	.combout(\Datapath_inst0|a2|su3|S[2]~4_combout ),
	.cout(\Datapath_inst0|a2|su3|S[2]~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[2]~4 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su3|S[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[3]~6 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[3]~6_combout  = (\Datapath_inst0|a2|ad6|Add0~6_combout  & ((\Datapath_inst0|a2|ad5|Add0~6_combout  & (!\Datapath_inst0|a2|su3|S[2]~5 )) # (!\Datapath_inst0|a2|ad5|Add0~6_combout  & (\Datapath_inst0|a2|su3|S[2]~5  & VCC)))) # 
// (!\Datapath_inst0|a2|ad6|Add0~6_combout  & ((\Datapath_inst0|a2|ad5|Add0~6_combout  & ((\Datapath_inst0|a2|su3|S[2]~5 ) # (GND))) # (!\Datapath_inst0|a2|ad5|Add0~6_combout  & (!\Datapath_inst0|a2|su3|S[2]~5 ))))
// \Datapath_inst0|a2|su3|S[3]~7  = CARRY((\Datapath_inst0|a2|ad6|Add0~6_combout  & (\Datapath_inst0|a2|ad5|Add0~6_combout  & !\Datapath_inst0|a2|su3|S[2]~5 )) # (!\Datapath_inst0|a2|ad6|Add0~6_combout  & ((\Datapath_inst0|a2|ad5|Add0~6_combout ) # 
// (!\Datapath_inst0|a2|su3|S[2]~5 ))))

	.dataa(\Datapath_inst0|a2|ad6|Add0~6_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[2]~5 ),
	.combout(\Datapath_inst0|a2|su3|S[3]~6_combout ),
	.cout(\Datapath_inst0|a2|su3|S[3]~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[3]~6 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su3|S[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~10_combout  = (\Datapath_inst0|a2|ad5|Add0~10_combout  & ((\Datapath_inst0|a2|ad6|Add0~10_combout  & (!\Datapath_inst0|a2|su1|Add0~9 )) # (!\Datapath_inst0|a2|ad6|Add0~10_combout  & (\Datapath_inst0|a2|su1|Add0~9  & VCC)))) # 
// (!\Datapath_inst0|a2|ad5|Add0~10_combout  & ((\Datapath_inst0|a2|ad6|Add0~10_combout  & ((\Datapath_inst0|a2|su1|Add0~9 ) # (GND))) # (!\Datapath_inst0|a2|ad6|Add0~10_combout  & (!\Datapath_inst0|a2|su1|Add0~9 ))))
// \Datapath_inst0|a2|su1|Add0~11  = CARRY((\Datapath_inst0|a2|ad5|Add0~10_combout  & (\Datapath_inst0|a2|ad6|Add0~10_combout  & !\Datapath_inst0|a2|su1|Add0~9 )) # (!\Datapath_inst0|a2|ad5|Add0~10_combout  & ((\Datapath_inst0|a2|ad6|Add0~10_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~9 ))))

	.dataa(\Datapath_inst0|a2|ad5|Add0~10_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~9 ),
	.combout(\Datapath_inst0|a2|su1|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~10 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~12_combout  = ((\Datapath_inst0|a2|ad6|Add0~12_combout  $ (\Datapath_inst0|a2|ad5|Add0~12_combout  $ (\Datapath_inst0|a2|su1|Add0~11 )))) # (GND)
// \Datapath_inst0|a2|su1|Add0~13  = CARRY((\Datapath_inst0|a2|ad6|Add0~12_combout  & (\Datapath_inst0|a2|ad5|Add0~12_combout  & !\Datapath_inst0|a2|su1|Add0~11 )) # (!\Datapath_inst0|a2|ad6|Add0~12_combout  & ((\Datapath_inst0|a2|ad5|Add0~12_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~11 ))))

	.dataa(\Datapath_inst0|a2|ad6|Add0~12_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~11 ),
	.combout(\Datapath_inst0|a2|su1|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~12 .lut_mask = 16'h964D;
defparam \Datapath_inst0|a2|su1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~14_combout  = \Datapath_inst0|a2|ad5|Add0~14_combout  $ (\Datapath_inst0|a2|su1|Add0~13  $ (!\Datapath_inst0|a2|ad6|Add0~14_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|ad5|Add0~14_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|ad6|Add0~14_combout ),
	.cin(\Datapath_inst0|a2|su1|Add0~13 ),
	.combout(\Datapath_inst0|a2|su1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~14 .lut_mask = 16'h3CC3;
defparam \Datapath_inst0|a2|su1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~0_combout  = (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2] & (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2] $ (VCC))) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut 
// [2] & (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2] & VCC))
// \Datapath_inst0|a2|ad0|Add0~1  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2] & \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2]))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad0|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~2_combout  = (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & (\Datapath_inst0|a2|ad0|Add0~1  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad0|Add0~1 )))) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & 
// (!\Datapath_inst0|a2|ad0|Add0~1 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & ((\Datapath_inst0|a2|ad0|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad0|Add0~3  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3] & (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3] & !\Datapath_inst0|a2|ad0|Add0~1 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3] & ((!\Datapath_inst0|a2|ad0|Add0~1 ) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~8_combout  = ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] $ (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6] $ (!\Datapath_inst0|a2|ad0|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad0|Add0~9  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6]) # (!\Datapath_inst0|a2|ad0|Add0~7 ))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6] & (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6] & !\Datapath_inst0|a2|ad0|Add0~7 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~10_combout  = (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & (\Datapath_inst0|a2|ad0|Add0~9  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & (!\Datapath_inst0|a2|ad0|Add0~9 )))) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & 
// (!\Datapath_inst0|a2|ad0|Add0~9 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & ((\Datapath_inst0|a2|ad0|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad0|Add0~11  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7] & (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7] & !\Datapath_inst0|a2|ad0|Add0~9 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7] & ((!\Datapath_inst0|a2|ad0|Add0~9 ) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~12_combout  = !\Datapath_inst0|a2|ad0|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~12 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|ad0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~4_combout  = ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4] $ (\Datapath_inst0|a2|ad0|Add0~4_combout  $ (!\Datapath_inst0|a2|ad4|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad4|Add0~5  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4] & ((\Datapath_inst0|a2|ad0|Add0~4_combout ) # (!\Datapath_inst0|a2|ad4|Add0~3 ))) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut 
// [4] & (\Datapath_inst0|a2|ad0|Add0~4_combout  & !\Datapath_inst0|a2|ad4|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4]),
	.datab(\Datapath_inst0|a2|ad0|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~12_combout  = (\Datapath_inst0|a2|ad0|Add0~12_combout  & (\Datapath_inst0|a2|ad4|Add0~11  $ (GND))) # (!\Datapath_inst0|a2|ad0|Add0~12_combout  & (!\Datapath_inst0|a2|ad4|Add0~11  & VCC))
// \Datapath_inst0|a2|ad4|Add0~13  = CARRY((\Datapath_inst0|a2|ad0|Add0~12_combout  & !\Datapath_inst0|a2|ad4|Add0~11 ))

	.dataa(\Datapath_inst0|a2|ad0|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~12 .lut_mask = 16'hA50A;
defparam \Datapath_inst0|a2|ad4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~14_combout  = \Datapath_inst0|a2|ad4|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~13 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~14 .lut_mask = 16'hF0F0;
defparam \Datapath_inst0|a2|ad4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~2_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst1|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// (\Datapath_inst0|a2|ad3|Add0~1  & VCC)) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|F
// ast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad3|Add0~1 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// (!\Datapath_inst0|a2|ad3|Add0~1 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & ((\Datapath_inst0|a2|ad3|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad3|Add0~3  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// !\Datapath_inst0|a2|ad3|Add0~1 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fi
// fo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  & 
// ((!\Datapath_inst0|a2|ad3|Add0~1 ) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~8_combout  = ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6] $ 
// (!\Datapath_inst0|a2|ad3|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad3|Add0~9  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]) # 
// (!\Datapath_inst0|a2|ad3|Add0~7 ))) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  & 
// (\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6] & 
// !\Datapath_inst0|a2|ad3|Add0~7 )))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~10_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst0|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & (\Datapath_inst0|a2|ad3|Add0~9  & VCC)) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & (!\Datapath_inst0|a2|ad3|Add0~9 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & (!\Datapath_inst0|a2|ad3|Add0~9 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & ((\Datapath_inst0|a2|ad3|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad3|Add0~11  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast
// _Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & !\Datapath_inst0|a2|ad3|Add0~9 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & 
// ((!\Datapath_inst0|a2|ad3|Add0~9 ) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~2_combout  = (\Datapath_inst0|a2|ad3|Add0~2_combout  & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3] & (\Datapath_inst0|a2|ad7|Add0~1  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3] & (!\Datapath_inst0|a2|ad7|Add0~1 )))) # (!\Datapath_inst0|a2|ad3|Add0~2_combout  & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3] & (!\Datapath_inst0|a2|ad7|Add0~1 
// )) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3] & ((\Datapath_inst0|a2|ad7|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad7|Add0~3  = CARRY((\Datapath_inst0|a2|ad3|Add0~2_combout  & (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3] & !\Datapath_inst0|a2|ad7|Add0~1 )) # (!\Datapath_inst0|a2|ad3|Add0~2_combout  & 
// ((!\Datapath_inst0|a2|ad7|Add0~1 ) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3]))))

	.dataa(\Datapath_inst0|a2|ad3|Add0~2_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~6_combout  = (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5] & ((\Datapath_inst0|a2|ad3|Add0~6_combout  & (\Datapath_inst0|a2|ad7|Add0~5  & VCC)) # (!\Datapath_inst0|a2|ad3|Add0~6_combout  & 
// (!\Datapath_inst0|a2|ad7|Add0~5 )))) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5] & ((\Datapath_inst0|a2|ad3|Add0~6_combout  & (!\Datapath_inst0|a2|ad7|Add0~5 )) # (!\Datapath_inst0|a2|ad3|Add0~6_combout  & 
// ((\Datapath_inst0|a2|ad7|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad7|Add0~7  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5] & (!\Datapath_inst0|a2|ad3|Add0~6_combout  & !\Datapath_inst0|a2|ad7|Add0~5 )) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut 
// [5] & ((!\Datapath_inst0|a2|ad7|Add0~5 ) # (!\Datapath_inst0|a2|ad3|Add0~6_combout ))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5]),
	.datab(\Datapath_inst0|a2|ad3|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~10_combout  = (\Datapath_inst0|a2|ad3|Add0~10_combout  & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7] & (\Datapath_inst0|a2|ad7|Add0~9  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7] & (!\Datapath_inst0|a2|ad7|Add0~9 )))) # (!\Datapath_inst0|a2|ad3|Add0~10_combout  & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7] & 
// (!\Datapath_inst0|a2|ad7|Add0~9 )) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7] & ((\Datapath_inst0|a2|ad7|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad7|Add0~11  = CARRY((\Datapath_inst0|a2|ad3|Add0~10_combout  & (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7] & !\Datapath_inst0|a2|ad7|Add0~9 )) # (!\Datapath_inst0|a2|ad3|Add0~10_combout  & 
// ((!\Datapath_inst0|a2|ad7|Add0~9 ) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7]))))

	.dataa(\Datapath_inst0|a2|ad3|Add0~10_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[6]~12 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[6]~12_combout  = ((\Datapath_inst0|a2|ad7|Add0~12_combout  $ (\Datapath_inst0|a2|ad4|Add0~12_combout  $ (\Datapath_inst0|a2|su2|S[5]~11 )))) # (GND)
// \Datapath_inst0|a2|su2|S[6]~13  = CARRY((\Datapath_inst0|a2|ad7|Add0~12_combout  & ((!\Datapath_inst0|a2|su2|S[5]~11 ) # (!\Datapath_inst0|a2|ad4|Add0~12_combout ))) # (!\Datapath_inst0|a2|ad7|Add0~12_combout  & (!\Datapath_inst0|a2|ad4|Add0~12_combout  & 
// !\Datapath_inst0|a2|su2|S[5]~11 )))

	.dataa(\Datapath_inst0|a2|ad7|Add0~12_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[5]~11 ),
	.combout(\Datapath_inst0|a2|su2|S[6]~12_combout ),
	.cout(\Datapath_inst0|a2|su2|S[6]~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[6]~12 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su2|S[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~0_combout  = (\Datapath_inst0|a2|ad7|Add0~0_combout  & (\Datapath_inst0|a2|ad4|Add0~0_combout  $ (VCC))) # (!\Datapath_inst0|a2|ad7|Add0~0_combout  & ((\Datapath_inst0|a2|ad4|Add0~0_combout ) # (GND)))
// \Datapath_inst0|a2|su0|Add0~1  = CARRY((\Datapath_inst0|a2|ad4|Add0~0_combout ) # (!\Datapath_inst0|a2|ad7|Add0~0_combout ))

	.dataa(\Datapath_inst0|a2|ad7|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~0 .lut_mask = 16'h66DD;
defparam \Datapath_inst0|a2|su0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~2_combout  = (\Datapath_inst0|a2|ad7|Add0~2_combout  & ((\Datapath_inst0|a2|ad4|Add0~2_combout  & (!\Datapath_inst0|a2|su0|Add0~1 )) # (!\Datapath_inst0|a2|ad4|Add0~2_combout  & ((\Datapath_inst0|a2|su0|Add0~1 ) # (GND))))) # 
// (!\Datapath_inst0|a2|ad7|Add0~2_combout  & ((\Datapath_inst0|a2|ad4|Add0~2_combout  & (\Datapath_inst0|a2|su0|Add0~1  & VCC)) # (!\Datapath_inst0|a2|ad4|Add0~2_combout  & (!\Datapath_inst0|a2|su0|Add0~1 ))))
// \Datapath_inst0|a2|su0|Add0~3  = CARRY((\Datapath_inst0|a2|ad7|Add0~2_combout  & ((!\Datapath_inst0|a2|su0|Add0~1 ) # (!\Datapath_inst0|a2|ad4|Add0~2_combout ))) # (!\Datapath_inst0|a2|ad7|Add0~2_combout  & (!\Datapath_inst0|a2|ad4|Add0~2_combout  & 
// !\Datapath_inst0|a2|su0|Add0~1 )))

	.dataa(\Datapath_inst0|a2|ad7|Add0~2_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~1 ),
	.combout(\Datapath_inst0|a2|su0|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~2 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~8_combout  = ((\Datapath_inst0|a2|ad4|Add0~8_combout  $ (\Datapath_inst0|a2|ad7|Add0~8_combout  $ (\Datapath_inst0|a2|su0|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|su0|Add0~9  = CARRY((\Datapath_inst0|a2|ad4|Add0~8_combout  & ((!\Datapath_inst0|a2|su0|Add0~7 ) # (!\Datapath_inst0|a2|ad7|Add0~8_combout ))) # (!\Datapath_inst0|a2|ad4|Add0~8_combout  & (!\Datapath_inst0|a2|ad7|Add0~8_combout  & 
// !\Datapath_inst0|a2|su0|Add0~7 )))

	.dataa(\Datapath_inst0|a2|ad4|Add0~8_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~7 ),
	.combout(\Datapath_inst0|a2|su0|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~8 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~12_combout  = ((\Datapath_inst0|a2|ad4|Add0~12_combout  $ (\Datapath_inst0|a2|ad7|Add0~12_combout  $ (\Datapath_inst0|a2|su0|Add0~11 )))) # (GND)
// \Datapath_inst0|a2|su0|Add0~13  = CARRY((\Datapath_inst0|a2|ad4|Add0~12_combout  & ((!\Datapath_inst0|a2|su0|Add0~11 ) # (!\Datapath_inst0|a2|ad7|Add0~12_combout ))) # (!\Datapath_inst0|a2|ad4|Add0~12_combout  & (!\Datapath_inst0|a2|ad7|Add0~12_combout  & 
// !\Datapath_inst0|a2|su0|Add0~11 )))

	.dataa(\Datapath_inst0|a2|ad4|Add0~12_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~11 ),
	.combout(\Datapath_inst0|a2|su0|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~12 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~14_combout  = \Datapath_inst0|a2|ad7|Add0~14_combout  $ (\Datapath_inst0|a2|su0|Add0~13  $ (!\Datapath_inst0|a2|ad4|Add0~14_combout ))

	.dataa(\Datapath_inst0|a2|ad7|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|ad4|Add0~14_combout ),
	.cin(\Datapath_inst0|a2|su0|Add0~13 ),
	.combout(\Datapath_inst0|a2|su0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~14 .lut_mask = 16'h5AA5;
defparam \Datapath_inst0|a2|su0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4 .lut_mask = 16'h3C03;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~5 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6 .lut_mask = 16'hC3CF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16 .lut_mask = 16'h5A05;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~17 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18 .lut_mask = 16'hC3CF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneii_lcell_comb \Controller_inst0|next_state[0]~0 (
// Equation(s):
// \Controller_inst0|next_state[0]~0_combout  = (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] 
// & \Controller_inst0|State_inst0|current_state [1])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datad(\Controller_inst0|State_inst0|current_state [1]),
	.cin(gnd),
	.combout(\Controller_inst0|next_state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|next_state[0]~0 .lut_mask = 16'h0100;
defparam \Controller_inst0|next_state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[3]));
// synopsys translate_off
defparam \Threshold[3]~I .input_async_reset = "none";
defparam \Threshold[3]~I .input_power_up = "low";
defparam \Threshold[3]~I .input_register_mode = "none";
defparam \Threshold[3]~I .input_sync_reset = "none";
defparam \Threshold[3]~I .oe_async_reset = "none";
defparam \Threshold[3]~I .oe_power_up = "low";
defparam \Threshold[3]~I .oe_register_mode = "none";
defparam \Threshold[3]~I .oe_sync_reset = "none";
defparam \Threshold[3]~I .operation_mode = "input";
defparam \Threshold[3]~I .output_async_reset = "none";
defparam \Threshold[3]~I .output_power_up = "low";
defparam \Threshold[3]~I .output_register_mode = "none";
defparam \Threshold[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout  = !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneii_lcell_comb \Controller_inst0|Enable~0 (
// Equation(s):
// \Controller_inst0|Enable~0_combout  = \Controller_inst0|State_inst0|current_state [1] $ (\Controller_inst0|State_inst0|current_state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Controller_inst0|State_inst0|current_state [1]),
	.datad(\Controller_inst0|State_inst0|current_state [0]),
	.cin(gnd),
	.combout(\Controller_inst0|Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|Enable~0 .lut_mask = 16'h0FF0;
defparam \Controller_inst0|Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N23
cycloneii_lcell_ff \Controller_inst0|State_inst0|current_state[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Controller_inst0|Enable~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controller_inst0|State_inst0|current_state [1]));

// Location: LCCOMB_X47_Y40_N26
cycloneii_lcell_comb \Controller_inst0|Equal0~0 (
// Equation(s):
// \Controller_inst0|Equal0~0_combout  = (!\Controller_inst0|State_inst0|current_state [0] & !\Controller_inst0|State_inst0|current_state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Controller_inst0|State_inst0|current_state [0]),
	.datad(\Controller_inst0|State_inst0|current_state [1]),
	.cin(gnd),
	.combout(\Controller_inst0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|Equal0~0 .lut_mask = 16'h000F;
defparam \Controller_inst0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N31
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]));

// Location: LCCOMB_X47_Y40_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0] & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7 .lut_mask = 16'h9911;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]));

// Location: LCCOMB_X47_Y40_N10
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9 .lut_mask = 16'h5AAF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10  & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11 .lut_mask = 16'hA505;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y40_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]));

// Location: LCCOMB_X47_Y40_N0
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  = (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0] & 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0 .lut_mask = 16'h0001;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13 .lut_mask = 16'h5AAF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14  & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15 .lut_mask = 16'hA505;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~18  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17 .lut_mask = 16'h3CCF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y40_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]));

// Location: LCCOMB_X47_Y40_N20
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout  = \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7] $ (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~18 )

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19 .lut_mask = 16'hA5A5;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y40_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]));

// Location: LCFF_X47_Y40_N15
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]));

// Location: LCCOMB_X47_Y40_N2
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout  = (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1 .lut_mask = 16'h0001;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21_combout  = \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] $ (((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  & 
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout )))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21 .lut_mask = 16'h3CCC;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[0]~21_combout ),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]));

// Location: LCCOMB_X48_Y40_N10
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0] & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7 .lut_mask = 16'h9911;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~8 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9 .lut_mask = 16'h5AAF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10  & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10 ))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~10 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11 .lut_mask = 16'hC303;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  & \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout )

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0 .lut_mask = 16'hCC00;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y40_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~11_combout ),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]));

// Location: LCCOMB_X48_Y40_N16
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[3]~12 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13 .lut_mask = 16'h5AAF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14  & VCC)) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14 ))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~14 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15 .lut_mask = 16'hC303;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y40_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~15_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]));

// Location: LCCOMB_X48_Y40_N20
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & ((GND) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16 ))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16  $ (GND)))
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~18  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[5]~16 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17_combout ),
	.cout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~18 ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17 .lut_mask = 16'h5AAF;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19_combout  = \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~18  $ (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.cin(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~18 ),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19 .lut_mask = 16'hF00F;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y40_N23
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[7]~19_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]));

// Location: LCFF_X46_Y40_N29
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[4]~13_combout ),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]));

// Location: LCCOMB_X48_Y40_N28
cycloneii_lcell_comb \Controller_inst0|next_state[0]~1 (
// Equation(s):
// \Controller_inst0|next_state[0]~1_combout  = (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] 
// & !\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.cin(gnd),
	.combout(\Controller_inst0|next_state[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|next_state[0]~1 .lut_mask = 16'h0001;
defparam \Controller_inst0|next_state[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneii_lcell_comb \Controller_inst0|next_state[0]~2 (
// Equation(s):
// \Controller_inst0|next_state[0]~2_combout  = (\Controller_inst0|next_state[0]~0_combout  & (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout  & 
// \Controller_inst0|next_state[0]~1_combout )))

	.dataa(\Controller_inst0|next_state[0]~0_combout ),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.datad(\Controller_inst0|next_state[0]~1_combout ),
	.cin(gnd),
	.combout(\Controller_inst0|next_state[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|next_state[0]~2 .lut_mask = 16'h2000;
defparam \Controller_inst0|next_state[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneii_lcell_comb \Controller_inst0|next_state[0]~3 (
// Equation(s):
// \Controller_inst0|next_state[0]~3_combout  = (!\Controller_inst0|State_inst0|current_state [0] & ((\Controller_inst0|next_state[0]~2_combout ) # ((!\Controller_inst0|State_inst0|current_state [1] & \Start~combout ))))

	.dataa(\Controller_inst0|State_inst0|current_state [1]),
	.datab(\Start~combout ),
	.datac(\Controller_inst0|State_inst0|current_state [0]),
	.datad(\Controller_inst0|next_state[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller_inst0|next_state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|next_state[0]~3 .lut_mask = 16'h0F04;
defparam \Controller_inst0|next_state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N25
cycloneii_lcell_ff \Controller_inst0|State_inst0|current_state[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Controller_inst0|next_state[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controller_inst0|State_inst0|current_state [0]));

// Location: LCCOMB_X79_Y40_N12
cycloneii_lcell_comb \Controller_inst0|Equal2~0 (
// Equation(s):
// \Controller_inst0|Equal2~0_combout  = (\Controller_inst0|State_inst0|current_state [0] & \Controller_inst0|State_inst0|current_state [1])

	.dataa(vcc),
	.datab(\Controller_inst0|State_inst0|current_state [0]),
	.datac(vcc),
	.datad(\Controller_inst0|State_inst0|current_state [1]),
	.cin(gnd),
	.combout(\Controller_inst0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst0|Equal2~0 .lut_mask = 16'hCC00;
defparam \Controller_inst0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N0
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0] $ (VCC)
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = 
// CARRY(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_ce
// ll_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0])

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N20
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y42_N3
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]));

// Location: LCCOMB_X44_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y42_N5
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]));

// Location: LCCOMB_X44_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0])))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .lut_mask = 16'h0800;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y42_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]));

// Location: LCCOMB_X44_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y42_N15
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]));

// Location: LCCOMB_X44_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout  = 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y42_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]));

// Location: LCCOMB_X44_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5])))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ) # 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 16'hFCF0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y42_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]));

// Location: LCFF_X44_Y42_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]));

// Location: LCFF_X44_Y42_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]));

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout  = \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0] $ (GND)
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1  = CARRY(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0])

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0 .lut_mask = 16'hCC33;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]));

// Location: LCCOMB_X46_Y40_N2
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~1 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~3 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2 .lut_mask = 16'hC3CF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~7 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8 .lut_mask = 16'h3C03;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~9 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10 .lut_mask = 16'hA5AF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~11 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12 .lut_mask = 16'h3C03;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout  & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout  & (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout  & 
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout  & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout ) # ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout ) # 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ))))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~12_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[5]~10_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4 .lut_mask = 16'hD554;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[6]~13 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~15 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14 .lut_mask = 16'hC3CF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout  & 
// (((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout  & \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout )) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout  & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout  & ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout ) # 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout ))))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[3]~6_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[4]~8_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[7]~14_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[1]~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3 .lut_mask = 16'h80FE;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout  & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout  & (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout  & 
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout  & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout  & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout )))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[2]~4_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[0]~0_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~4_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~3_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5 .lut_mask = 16'h8001;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y40_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[1]~7_combout ),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]));

// Location: LCCOMB_X46_Y40_N20
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~19 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20 .lut_mask = 16'h5A05;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~21 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22 .lut_mask = 16'hA5AF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~23 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24 .lut_mask = 16'h3C03;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y40_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[6]~17_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]));

// Location: LCCOMB_X46_Y40_N26
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ) # (GND))) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27  = CARRY((\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~25 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26 .lut_mask = 16'hC3CF;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27  & VCC)) # (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27  $ (GND)))
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~29  = CARRY((!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~27 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout ),
	.cout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~29 ));
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28 .lut_mask = 16'h3C03;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout  = \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~29  $ 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.cin(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~29 ),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30 .lut_mask = 16'hF00F;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout  & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout  & (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout  & 
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout  & 
// ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout ) # ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout ) # 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout ))))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[12]~24_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[11]~22_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[15]~30_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0 .lut_mask = 16'hD554;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout  & 
// (((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout  & \Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout )) # 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout  & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout  & ((\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout ) # 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout ))))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[9]~18_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[13]~26_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[14]~28_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1 .lut_mask = 16'hB332;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout  & 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout  & (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout  & 
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout ))) # (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout  & 
// (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout  & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout )))

	.dataa(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[8]~16_combout ),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Add_row_column_1_inst0|Add_1_inst0|Output[10]~20_combout ),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~0_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~1_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2 .lut_mask = 16'h8001;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[2]~5 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[2]~5_combout  = (\DataIn~combout [2] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [2]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[2]~5 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N3
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[2]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2]));

// Location: LCFF_X46_Y42_N29
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]));

// Location: LCFF_X46_Y41_N5
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2]));

// Location: LCCOMB_X45_Y40_N30
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[3]~4 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[3]~4_combout  = (\DataIn~combout [3] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(\DataIn~combout [3]),
	.datab(vcc),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[3]~4 .lut_mask = 16'h000A;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N31
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3]));

// Location: LCFF_X46_Y42_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]));

// Location: LCFF_X46_Y41_N15
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3]));

// Location: LCCOMB_X45_Y40_N4
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[4]~3 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[4]~3_combout  = (\DataIn~combout [4] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(\DataIn~combout [4]),
	.datab(vcc),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[4]~3 .lut_mask = 16'h000A;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N5
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[4]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4]));

// Location: LCFF_X46_Y42_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]));

// Location: LCFF_X46_Y41_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4]));

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[5]~2 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[5]~2_combout  = (\DataIn~combout [5] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [5]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[5]~2 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5]));

// Location: LCFF_X46_Y42_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]));

// Location: LCFF_X46_Y41_N31
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5]));

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[6]~1 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[6]~1_combout  = (\DataIn~combout [6] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [6]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[6]~1 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N29
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[6]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6]));

// Location: LCFF_X46_Y42_N25
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]));

// Location: LCFF_X46_Y41_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6]));

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[7]~0 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[7]~0_combout  = (\DataIn~combout [7] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [7]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[7]~0 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N25
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[7]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7]));

// Location: LCFF_X46_Y42_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]));

// Location: LCFF_X46_Y41_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7]));

// Location: M4K_X43_Y42
cycloneii_ram_block \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Controller_inst0|Enable~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7],\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6],\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5],\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4],
\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3],\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2],\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7],\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6],
\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5],\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4],\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3],\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]}),
	.portaaddr({
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(12'b000000000000),
	.portbaddr({
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "Datapath:Datapath_inst0|Loader:a1|Fast_Fifo:Fast_Fifo_inst1|Fast_Fifo_128_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell:Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell:Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell:Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell:Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell:Fast_Fifo_2_cell_ints1|Register:Register_inst1|altshift_taps:DataOut_rtl_0|shift_taps_bmm:auto_generated|altsyncram_0g81:altsyncram2|ALTSYNCRAM";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 8;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 12;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 255;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 252;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 12;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 8;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 12;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 255;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 252;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 12;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X46_Y42_N17
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]));

// Location: LCFF_X46_Y42_N23
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]));

// Location: LCCOMB_X42_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y42_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]));

// Location: LCFF_X42_Y42_N23
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5]));

// Location: LCFF_X46_Y42_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]));

// Location: LCFF_X46_Y42_N15
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4]));

// Location: LCCOMB_X46_Y42_N30
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y42_N31
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]));

// Location: LCFF_X46_Y42_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]));

// Location: LCFF_X46_Y41_N29
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]));

// Location: LCFF_X46_Y41_N3
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]));

// Location: LCCOMB_X42_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y42_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]));

// Location: LCCOMB_X42_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y42_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7]));

// Location: LCCOMB_X46_Y41_N6
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~4_combout  = ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4] $ (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4] $ (!\Datapath_inst0|a2|ad2|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad2|Add0~5  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4] & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4]) # (!\Datapath_inst0|a2|ad2|Add0~3 ))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4] & (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4] & !\Datapath_inst0|a2|ad2|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneii_lcell_comb \Datapath_inst0|a2|ad2|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad2|Add0~6_combout  = (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5] & (\Datapath_inst0|a2|ad2|Add0~5  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5] & (!\Datapath_inst0|a2|ad2|Add0~5 )))) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5] & 
// (!\Datapath_inst0|a2|ad2|Add0~5 )) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5] & ((\Datapath_inst0|a2|ad2|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad2|Add0~7  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5] & !\Datapath_inst0|a2|ad2|Add0~5 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & ((!\Datapath_inst0|a2|ad2|Add0~5 ) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad2|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad2|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad2|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad2|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~0_combout  = (\Datapath_inst0|a2|ad2|Add0~0_combout  & 
// (\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2] $ (VCC))) # 
// (!\Datapath_inst0|a2|ad2|Add0~0_combout  & (\Datapath_inst0|a1|Fast_Fifo_inst0|F
// ast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2] & VCC))
// \Datapath_inst0|a2|ad6|Add0~1  = CARRY((\Datapath_inst0|a2|ad2|Add0~0_combout  & 
// \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]))

	.dataa(\Datapath_inst0|a2|ad2|Add0~0_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad6|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~2_combout  = (\Datapath_inst0|a2|ad2|Add0~2_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// (\Datapath_inst0|a2|ad6|Add0~1  & VCC)) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|F
// ast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad6|Add0~1 )))) # 
// (!\Datapath_inst0|a2|ad2|Add0~2_combout  & ((\Datapath_inst0|a1|Fast_Fifo_inst0|
// Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & (!\Datapath_inst0|a2|ad6|Add0~1 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// ((\Datapath_inst0|a2|ad6|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad6|Add0~3  = CARRY((\Datapath_inst0|a2|ad2|Add0~2_combout  & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3] & 
// !\Datapath_inst0|a2|ad6|Add0~1 )) # (!\Datapath_inst0|a2|ad2|Add0~2_combout  & ((!\Datapath_inst0|a2|ad6|Add0~1 ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]))))

	.dataa(\Datapath_inst0|a2|ad2|Add0~2_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~6_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst0|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & ((\Datapath_inst0|a2|ad2|Add0~6_combout  & 
// (\Datapath_inst0|a2|ad6|Add0~5  & VCC)) # (!\Datapath_inst0|a2|ad2|Add0~6_combout  & (!\Datapath_inst0|a2|ad6|Add0~5 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & 
// ((\Datapath_inst0|a2|ad2|Add0~6_combout  & (!\Datapath_inst0|a2|ad6|Add0~5 )) # (!\Datapath_inst0|a2|ad2|Add0~6_combout  & ((\Datapath_inst0|a2|ad6|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad6|Add0~7  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & (!\Datapath_inst0|a2|ad2|Add0~6_combout  & 
// !\Datapath_inst0|a2|ad6|Add0~5 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fi
// fo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & ((!\Datapath_inst0|a2|ad6|Add0~5 ) # 
// (!\Datapath_inst0|a2|ad2|Add0~6_combout ))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.datab(\Datapath_inst0|a2|ad2|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~8_combout  = ((\Datapath_inst0|a2|ad2|Add0~8_combout  $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6] $ 
// (!\Datapath_inst0|a2|ad6|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad6|Add0~9  = CARRY((\Datapath_inst0|a2|ad2|Add0~8_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]) # 
// (!\Datapath_inst0|a2|ad6|Add0~7 ))) # (!\Datapath_inst0|a2|ad2|Add0~8_combout  & 
// (\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6] & 
// !\Datapath_inst0|a2|ad6|Add0~7 )))

	.dataa(\Datapath_inst0|a2|ad2|Add0~8_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~10_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst0|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & ((\Datapath_inst0|a2|ad2|Add0~10_combout  & 
// (\Datapath_inst0|a2|ad6|Add0~9  & VCC)) # (!\Datapath_inst0|a2|ad2|Add0~10_combout  & (!\Datapath_inst0|a2|ad6|Add0~9 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & 
// ((\Datapath_inst0|a2|ad2|Add0~10_combout  & (!\Datapath_inst0|a2|ad6|Add0~9 )) # (!\Datapath_inst0|a2|ad2|Add0~10_combout  & ((\Datapath_inst0|a2|ad6|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad6|Add0~11  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast
// _Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & (!\Datapath_inst0|a2|ad2|Add0~10_combout  & 
// !\Datapath_inst0|a2|ad6|Add0~9 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fi
// fo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7] & ((!\Datapath_inst0|a2|ad6|Add0~9 ) # 
// (!\Datapath_inst0|a2|ad2|Add0~10_combout ))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.datab(\Datapath_inst0|a2|ad2|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad6|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneii_lcell_comb \Datapath_inst0|a2|ad6|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|ad6|Add0~14_combout  = \Datapath_inst0|a2|ad6|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad6|Add0~13 ),
	.combout(\Datapath_inst0|a2|ad6|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad6|Add0~14 .lut_mask = 16'hF0F0;
defparam \Datapath_inst0|a2|ad6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y41_N5
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]));

// Location: LCCOMB_X49_Y41_N0
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~0_combout  = (\Datapath_inst0|a2|ad1|Add0~0_combout  & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  $ (VCC))) # (!\Datapath_inst0|a2|ad1|Add0~0_combout  & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  & VCC))
// \Datapath_inst0|a2|ad5|Add0~1  = CARRY((\Datapath_inst0|a2|ad1|Add0~0_combout  & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ))

	.dataa(\Datapath_inst0|a2|ad1|Add0~0_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad5|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~4_combout  = ((\Datapath_inst0|a2|ad1|Add0~4_combout  $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  $ (!\Datapath_inst0|a2|ad5|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad5|Add0~5  = CARRY((\Datapath_inst0|a2|ad1|Add0~4_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ) # (!\Datapath_inst0|a2|ad5|Add0~3 ))) # 
// (!\Datapath_inst0|a2|ad1|Add0~4_combout  & (\Datapath_inst0|a1|Fast_Fifo_inst1|F
// ast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  & 
// !\Datapath_inst0|a2|ad5|Add0~3 )))

	.dataa(\Datapath_inst0|a2|ad1|Add0~4_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~6_combout  = (\Datapath_inst0|a2|ad1|Add0~6_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & (\Datapath_inst0|a2|ad5|Add0~5  & VCC)) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & (!\Datapath_inst0|a2|ad5|Add0~5 )))) # 
// (!\Datapath_inst0|a2|ad1|Add0~6_combout  & ((\Datapath_inst0|a1|Fast_Fifo_inst1|
// Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & 
// (!\Datapath_inst0|a2|ad5|Add0~5 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & 
// ((\Datapath_inst0|a2|ad5|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad5|Add0~7  = CARRY((\Datapath_inst0|a2|ad1|Add0~6_combout  & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & !\Datapath_inst0|a2|ad5|Add0~5 )) # 
// (!\Datapath_inst0|a2|ad1|Add0~6_combout  & ((!\Datapath_inst0|a2|ad5|Add0~5 ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ))))

	.dataa(\Datapath_inst0|a2|ad1|Add0~6_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~8_combout  = ((\Datapath_inst0|a2|ad1|Add0~8_combout  $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  $ (!\Datapath_inst0|a2|ad5|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad5|Add0~9  = CARRY((\Datapath_inst0|a2|ad1|Add0~8_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ) # (!\Datapath_inst0|a2|ad5|Add0~7 ))) # 
// (!\Datapath_inst0|a2|ad1|Add0~8_combout  & (\Datapath_inst0|a1|Fast_Fifo_inst1|F
// ast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  & 
// !\Datapath_inst0|a2|ad5|Add0~7 )))

	.dataa(\Datapath_inst0|a2|ad1|Add0~8_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneii_lcell_comb \Datapath_inst0|a2|ad5|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad5|Add0~10_combout  = (\Datapath_inst0|a2|ad1|Add0~10_combout  & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & (\Datapath_inst0|a2|ad5|Add0~9  & VCC)) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & (!\Datapath_inst0|a2|ad5|Add0~9 )))) # 
// (!\Datapath_inst0|a2|ad1|Add0~10_combout  & ((\Datapath_inst0|a1|Fast_Fifo_inst1
// |Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & 
// (!\Datapath_inst0|a2|ad5|Add0~9 )) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & 
// ((\Datapath_inst0|a2|ad5|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad5|Add0~11  = CARRY((\Datapath_inst0|a2|ad1|Add0~10_combout  & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  & !\Datapath_inst0|a2|ad5|Add0~9 )) # 
// (!\Datapath_inst0|a2|ad1|Add0~10_combout  & ((!\Datapath_inst0|a2|ad5|Add0~9 ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ))))

	.dataa(\Datapath_inst0|a2|ad1|Add0~10_combout ),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad5|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad5|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad5|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad5|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[1]~2 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[1]~2_combout  = (\Datapath_inst0|a2|ad5|Add0~2_combout  & ((\Datapath_inst0|a2|ad6|Add0~2_combout  & (!\Datapath_inst0|a2|su3|S[0]~1 )) # (!\Datapath_inst0|a2|ad6|Add0~2_combout  & ((\Datapath_inst0|a2|su3|S[0]~1 ) # (GND))))) # 
// (!\Datapath_inst0|a2|ad5|Add0~2_combout  & ((\Datapath_inst0|a2|ad6|Add0~2_combout  & (\Datapath_inst0|a2|su3|S[0]~1  & VCC)) # (!\Datapath_inst0|a2|ad6|Add0~2_combout  & (!\Datapath_inst0|a2|su3|S[0]~1 ))))
// \Datapath_inst0|a2|su3|S[1]~3  = CARRY((\Datapath_inst0|a2|ad5|Add0~2_combout  & ((!\Datapath_inst0|a2|su3|S[0]~1 ) # (!\Datapath_inst0|a2|ad6|Add0~2_combout ))) # (!\Datapath_inst0|a2|ad5|Add0~2_combout  & (!\Datapath_inst0|a2|ad6|Add0~2_combout  & 
// !\Datapath_inst0|a2|su3|S[0]~1 )))

	.dataa(\Datapath_inst0|a2|ad5|Add0~2_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[0]~1 ),
	.combout(\Datapath_inst0|a2|su3|S[1]~2_combout ),
	.cout(\Datapath_inst0|a2|su3|S[1]~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[1]~2 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su3|S[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[4]~8 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[4]~8_combout  = ((\Datapath_inst0|a2|ad5|Add0~8_combout  $ (\Datapath_inst0|a2|ad6|Add0~8_combout  $ (\Datapath_inst0|a2|su3|S[3]~7 )))) # (GND)
// \Datapath_inst0|a2|su3|S[4]~9  = CARRY((\Datapath_inst0|a2|ad5|Add0~8_combout  & (\Datapath_inst0|a2|ad6|Add0~8_combout  & !\Datapath_inst0|a2|su3|S[3]~7 )) # (!\Datapath_inst0|a2|ad5|Add0~8_combout  & ((\Datapath_inst0|a2|ad6|Add0~8_combout ) # 
// (!\Datapath_inst0|a2|su3|S[3]~7 ))))

	.dataa(\Datapath_inst0|a2|ad5|Add0~8_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[3]~7 ),
	.combout(\Datapath_inst0|a2|su3|S[4]~8_combout ),
	.cout(\Datapath_inst0|a2|su3|S[4]~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[4]~8 .lut_mask = 16'h964D;
defparam \Datapath_inst0|a2|su3|S[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[5]~10 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[5]~10_combout  = (\Datapath_inst0|a2|ad6|Add0~10_combout  & ((\Datapath_inst0|a2|ad5|Add0~10_combout  & (!\Datapath_inst0|a2|su3|S[4]~9 )) # (!\Datapath_inst0|a2|ad5|Add0~10_combout  & (\Datapath_inst0|a2|su3|S[4]~9  & VCC)))) # 
// (!\Datapath_inst0|a2|ad6|Add0~10_combout  & ((\Datapath_inst0|a2|ad5|Add0~10_combout  & ((\Datapath_inst0|a2|su3|S[4]~9 ) # (GND))) # (!\Datapath_inst0|a2|ad5|Add0~10_combout  & (!\Datapath_inst0|a2|su3|S[4]~9 ))))
// \Datapath_inst0|a2|su3|S[5]~11  = CARRY((\Datapath_inst0|a2|ad6|Add0~10_combout  & (\Datapath_inst0|a2|ad5|Add0~10_combout  & !\Datapath_inst0|a2|su3|S[4]~9 )) # (!\Datapath_inst0|a2|ad6|Add0~10_combout  & ((\Datapath_inst0|a2|ad5|Add0~10_combout ) # 
// (!\Datapath_inst0|a2|su3|S[4]~9 ))))

	.dataa(\Datapath_inst0|a2|ad6|Add0~10_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[4]~9 ),
	.combout(\Datapath_inst0|a2|su3|S[5]~10_combout ),
	.cout(\Datapath_inst0|a2|su3|S[5]~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[5]~10 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su3|S[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[6]~12 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[6]~12_combout  = ((\Datapath_inst0|a2|ad6|Add0~12_combout  $ (\Datapath_inst0|a2|ad5|Add0~12_combout  $ (\Datapath_inst0|a2|su3|S[5]~11 )))) # (GND)
// \Datapath_inst0|a2|su3|S[6]~13  = CARRY((\Datapath_inst0|a2|ad6|Add0~12_combout  & ((!\Datapath_inst0|a2|su3|S[5]~11 ) # (!\Datapath_inst0|a2|ad5|Add0~12_combout ))) # (!\Datapath_inst0|a2|ad6|Add0~12_combout  & (!\Datapath_inst0|a2|ad5|Add0~12_combout  & 
// !\Datapath_inst0|a2|su3|S[5]~11 )))

	.dataa(\Datapath_inst0|a2|ad6|Add0~12_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[5]~11 ),
	.combout(\Datapath_inst0|a2|su3|S[6]~12_combout ),
	.cout(\Datapath_inst0|a2|su3|S[6]~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[6]~12 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su3|S[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneii_lcell_comb \Datapath_inst0|a2|su3|S[7]~14 (
// Equation(s):
// \Datapath_inst0|a2|su3|S[7]~14_combout  = (\Datapath_inst0|a2|ad5|Add0~14_combout  & ((\Datapath_inst0|a2|ad6|Add0~14_combout  & (!\Datapath_inst0|a2|su3|S[6]~13 )) # (!\Datapath_inst0|a2|ad6|Add0~14_combout  & ((\Datapath_inst0|a2|su3|S[6]~13 ) # 
// (GND))))) # (!\Datapath_inst0|a2|ad5|Add0~14_combout  & ((\Datapath_inst0|a2|ad6|Add0~14_combout  & (\Datapath_inst0|a2|su3|S[6]~13  & VCC)) # (!\Datapath_inst0|a2|ad6|Add0~14_combout  & (!\Datapath_inst0|a2|su3|S[6]~13 ))))
// \Datapath_inst0|a2|su3|S[7]~15  = CARRY((\Datapath_inst0|a2|ad5|Add0~14_combout  & ((!\Datapath_inst0|a2|su3|S[6]~13 ) # (!\Datapath_inst0|a2|ad6|Add0~14_combout ))) # (!\Datapath_inst0|a2|ad5|Add0~14_combout  & (!\Datapath_inst0|a2|ad6|Add0~14_combout  & 
// !\Datapath_inst0|a2|su3|S[6]~13 )))

	.dataa(\Datapath_inst0|a2|ad5|Add0~14_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[6]~13 ),
	.combout(\Datapath_inst0|a2|su3|S[7]~14_combout ),
	.cout(\Datapath_inst0|a2|su3|S[7]~15 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|S[7]~14 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su3|S[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneii_lcell_comb \Datapath_inst0|a2|su3|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su3|Add0~0_combout  = !\Datapath_inst0|a2|su3|S[7]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su3|S[7]~15 ),
	.combout(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su3|Add0~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|su3|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~16 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~16_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su3|S[7]~14_combout ))) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su1|Add0~14_combout ))

	.dataa(\Datapath_inst0|a2|su1|Add0~14_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su3|S[7]~14_combout ),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~16 .lut_mask = 16'hF0AA;
defparam \Datapath_inst0|a2|su1|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[6]));
// synopsys translate_off
defparam \Threshold[6]~I .input_async_reset = "none";
defparam \Threshold[6]~I .input_power_up = "low";
defparam \Threshold[6]~I .input_register_mode = "none";
defparam \Threshold[6]~I .input_sync_reset = "none";
defparam \Threshold[6]~I .oe_async_reset = "none";
defparam \Threshold[6]~I .oe_power_up = "low";
defparam \Threshold[6]~I .oe_register_mode = "none";
defparam \Threshold[6]~I .oe_sync_reset = "none";
defparam \Threshold[6]~I .operation_mode = "input";
defparam \Threshold[6]~I .output_async_reset = "none";
defparam \Threshold[6]~I .output_power_up = "low";
defparam \Threshold[6]~I .output_register_mode = "none";
defparam \Threshold[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~18 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~18_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su3|S[5]~10_combout ))) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su1|Add0~10_combout ))

	.dataa(\Datapath_inst0|a2|su1|Add0~10_combout ),
	.datab(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.datac(\Datapath_inst0|a2|su3|S[5]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~18 .lut_mask = 16'hE2E2;
defparam \Datapath_inst0|a2|su1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~0_combout  = (\Datapath_inst0|a2|ad6|Add0~0_combout  & (\Datapath_inst0|a2|ad5|Add0~0_combout  $ (VCC))) # (!\Datapath_inst0|a2|ad6|Add0~0_combout  & ((\Datapath_inst0|a2|ad5|Add0~0_combout ) # (GND)))
// \Datapath_inst0|a2|su1|Add0~1  = CARRY((\Datapath_inst0|a2|ad5|Add0~0_combout ) # (!\Datapath_inst0|a2|ad6|Add0~0_combout ))

	.dataa(\Datapath_inst0|a2|ad6|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~0 .lut_mask = 16'h66DD;
defparam \Datapath_inst0|a2|su1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~2_combout  = (\Datapath_inst0|a2|ad5|Add0~2_combout  & ((\Datapath_inst0|a2|ad6|Add0~2_combout  & (!\Datapath_inst0|a2|su1|Add0~1 )) # (!\Datapath_inst0|a2|ad6|Add0~2_combout  & (\Datapath_inst0|a2|su1|Add0~1  & VCC)))) # 
// (!\Datapath_inst0|a2|ad5|Add0~2_combout  & ((\Datapath_inst0|a2|ad6|Add0~2_combout  & ((\Datapath_inst0|a2|su1|Add0~1 ) # (GND))) # (!\Datapath_inst0|a2|ad6|Add0~2_combout  & (!\Datapath_inst0|a2|su1|Add0~1 ))))
// \Datapath_inst0|a2|su1|Add0~3  = CARRY((\Datapath_inst0|a2|ad5|Add0~2_combout  & (\Datapath_inst0|a2|ad6|Add0~2_combout  & !\Datapath_inst0|a2|su1|Add0~1 )) # (!\Datapath_inst0|a2|ad5|Add0~2_combout  & ((\Datapath_inst0|a2|ad6|Add0~2_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~1 ))))

	.dataa(\Datapath_inst0|a2|ad5|Add0~2_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~1 ),
	.combout(\Datapath_inst0|a2|su1|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~2 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~4_combout  = ((\Datapath_inst0|a2|ad6|Add0~4_combout  $ (\Datapath_inst0|a2|ad5|Add0~4_combout  $ (\Datapath_inst0|a2|su1|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|su1|Add0~5  = CARRY((\Datapath_inst0|a2|ad6|Add0~4_combout  & (\Datapath_inst0|a2|ad5|Add0~4_combout  & !\Datapath_inst0|a2|su1|Add0~3 )) # (!\Datapath_inst0|a2|ad6|Add0~4_combout  & ((\Datapath_inst0|a2|ad5|Add0~4_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~3 ))))

	.dataa(\Datapath_inst0|a2|ad6|Add0~4_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~3 ),
	.combout(\Datapath_inst0|a2|su1|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~4 .lut_mask = 16'h964D;
defparam \Datapath_inst0|a2|su1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~6_combout  = (\Datapath_inst0|a2|ad5|Add0~6_combout  & ((\Datapath_inst0|a2|ad6|Add0~6_combout  & (!\Datapath_inst0|a2|su1|Add0~5 )) # (!\Datapath_inst0|a2|ad6|Add0~6_combout  & (\Datapath_inst0|a2|su1|Add0~5  & VCC)))) # 
// (!\Datapath_inst0|a2|ad5|Add0~6_combout  & ((\Datapath_inst0|a2|ad6|Add0~6_combout  & ((\Datapath_inst0|a2|su1|Add0~5 ) # (GND))) # (!\Datapath_inst0|a2|ad6|Add0~6_combout  & (!\Datapath_inst0|a2|su1|Add0~5 ))))
// \Datapath_inst0|a2|su1|Add0~7  = CARRY((\Datapath_inst0|a2|ad5|Add0~6_combout  & (\Datapath_inst0|a2|ad6|Add0~6_combout  & !\Datapath_inst0|a2|su1|Add0~5 )) # (!\Datapath_inst0|a2|ad5|Add0~6_combout  & ((\Datapath_inst0|a2|ad6|Add0~6_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~5 ))))

	.dataa(\Datapath_inst0|a2|ad5|Add0~6_combout ),
	.datab(\Datapath_inst0|a2|ad6|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~5 ),
	.combout(\Datapath_inst0|a2|su1|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~6 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~8_combout  = ((\Datapath_inst0|a2|ad6|Add0~8_combout  $ (\Datapath_inst0|a2|ad5|Add0~8_combout  $ (\Datapath_inst0|a2|su1|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|su1|Add0~9  = CARRY((\Datapath_inst0|a2|ad6|Add0~8_combout  & (\Datapath_inst0|a2|ad5|Add0~8_combout  & !\Datapath_inst0|a2|su1|Add0~7 )) # (!\Datapath_inst0|a2|ad6|Add0~8_combout  & ((\Datapath_inst0|a2|ad5|Add0~8_combout ) # 
// (!\Datapath_inst0|a2|su1|Add0~7 ))))

	.dataa(\Datapath_inst0|a2|ad6|Add0~8_combout ),
	.datab(\Datapath_inst0|a2|ad5|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su1|Add0~7 ),
	.combout(\Datapath_inst0|a2|su1|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|su1|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~8 .lut_mask = 16'h964D;
defparam \Datapath_inst0|a2|su1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~19 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~19_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su3|S[4]~8_combout ))) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su1|Add0~8_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su1|Add0~8_combout ),
	.datac(\Datapath_inst0|a2|su3|S[4]~8_combout ),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~19 .lut_mask = 16'hF0CC;
defparam \Datapath_inst0|a2|su1|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~20 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~20_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su3|S[3]~6_combout )) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su1|Add0~6_combout )))

	.dataa(\Datapath_inst0|a2|su3|S[3]~6_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~6_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~20 .lut_mask = 16'hAACC;
defparam \Datapath_inst0|a2|su1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[2]));
// synopsys translate_off
defparam \Threshold[2]~I .input_async_reset = "none";
defparam \Threshold[2]~I .input_power_up = "low";
defparam \Threshold[2]~I .input_register_mode = "none";
defparam \Threshold[2]~I .input_sync_reset = "none";
defparam \Threshold[2]~I .oe_async_reset = "none";
defparam \Threshold[2]~I .oe_power_up = "low";
defparam \Threshold[2]~I .oe_register_mode = "none";
defparam \Threshold[2]~I .oe_sync_reset = "none";
defparam \Threshold[2]~I .operation_mode = "input";
defparam \Threshold[2]~I .output_async_reset = "none";
defparam \Threshold[2]~I .output_power_up = "low";
defparam \Threshold[2]~I .output_register_mode = "none";
defparam \Threshold[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[1]));
// synopsys translate_off
defparam \Threshold[1]~I .input_async_reset = "none";
defparam \Threshold[1]~I .input_power_up = "low";
defparam \Threshold[1]~I .input_register_mode = "none";
defparam \Threshold[1]~I .input_sync_reset = "none";
defparam \Threshold[1]~I .oe_async_reset = "none";
defparam \Threshold[1]~I .oe_power_up = "low";
defparam \Threshold[1]~I .oe_register_mode = "none";
defparam \Threshold[1]~I .oe_sync_reset = "none";
defparam \Threshold[1]~I .operation_mode = "input";
defparam \Threshold[1]~I .output_async_reset = "none";
defparam \Threshold[1]~I .output_power_up = "low";
defparam \Threshold[1]~I .output_register_mode = "none";
defparam \Threshold[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[0]));
// synopsys translate_off
defparam \Threshold[0]~I .input_async_reset = "none";
defparam \Threshold[0]~I .input_power_up = "low";
defparam \Threshold[0]~I .input_register_mode = "none";
defparam \Threshold[0]~I .input_sync_reset = "none";
defparam \Threshold[0]~I .oe_async_reset = "none";
defparam \Threshold[0]~I .oe_power_up = "low";
defparam \Threshold[0]~I .oe_register_mode = "none";
defparam \Threshold[0]~I .oe_sync_reset = "none";
defparam \Threshold[0]~I .operation_mode = "input";
defparam \Threshold[0]~I .output_async_reset = "none";
defparam \Threshold[0]~I .output_power_up = "low";
defparam \Threshold[0]~I .output_register_mode = "none";
defparam \Threshold[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[0]~1 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[0]~1_cout  = CARRY((\Datapath_inst0|a2|su1|Add0~23_combout ) # (!\Threshold~combout [0]))

	.dataa(\Datapath_inst0|a2|su1|Add0~23_combout ),
	.datab(\Threshold~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[0]~1_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[0]~1 .lut_mask = 16'h00BB;
defparam \Datapath_inst0|a2|su4|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[1]~3 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[1]~3_cout  = CARRY((\Datapath_inst0|a2|su1|Add0~22_combout  & (\Threshold~combout [1] & !\Datapath_inst0|a2|su4|S[0]~1_cout )) # (!\Datapath_inst0|a2|su1|Add0~22_combout  & ((\Threshold~combout [1]) # 
// (!\Datapath_inst0|a2|su4|S[0]~1_cout ))))

	.dataa(\Datapath_inst0|a2|su1|Add0~22_combout ),
	.datab(\Threshold~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[0]~1_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[1]~3_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[1]~3 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su4|S[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[2]~5 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[2]~5_cout  = CARRY((\Datapath_inst0|a2|su1|Add0~21_combout  & ((!\Datapath_inst0|a2|su4|S[1]~3_cout ) # (!\Threshold~combout [2]))) # (!\Datapath_inst0|a2|su1|Add0~21_combout  & (!\Threshold~combout [2] & 
// !\Datapath_inst0|a2|su4|S[1]~3_cout )))

	.dataa(\Datapath_inst0|a2|su1|Add0~21_combout ),
	.datab(\Threshold~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[1]~3_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[2]~5_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[2]~5 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su4|S[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[3]~7 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[3]~7_cout  = CARRY((\Threshold~combout [3] & ((!\Datapath_inst0|a2|su4|S[2]~5_cout ) # (!\Datapath_inst0|a2|su1|Add0~20_combout ))) # (!\Threshold~combout [3] & (!\Datapath_inst0|a2|su1|Add0~20_combout  & 
// !\Datapath_inst0|a2|su4|S[2]~5_cout )))

	.dataa(\Threshold~combout [3]),
	.datab(\Datapath_inst0|a2|su1|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[2]~5_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[3]~7_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[3]~7 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su4|S[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[4]~9 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[4]~9_cout  = CARRY((\Threshold~combout [4] & (\Datapath_inst0|a2|su1|Add0~19_combout  & !\Datapath_inst0|a2|su4|S[3]~7_cout )) # (!\Threshold~combout [4] & ((\Datapath_inst0|a2|su1|Add0~19_combout ) # 
// (!\Datapath_inst0|a2|su4|S[3]~7_cout ))))

	.dataa(\Threshold~combout [4]),
	.datab(\Datapath_inst0|a2|su1|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[3]~7_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[4]~9_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[4]~9 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su4|S[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N24
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[5]~11 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[5]~11_cout  = CARRY((\Threshold~combout [5] & ((!\Datapath_inst0|a2|su4|S[4]~9_cout ) # (!\Datapath_inst0|a2|su1|Add0~18_combout ))) # (!\Threshold~combout [5] & (!\Datapath_inst0|a2|su1|Add0~18_combout  & 
// !\Datapath_inst0|a2|su4|S[4]~9_cout )))

	.dataa(\Threshold~combout [5]),
	.datab(\Datapath_inst0|a2|su1|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[4]~9_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[5]~11_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[5]~11 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su4|S[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[6]~13 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[6]~13_cout  = CARRY((\Datapath_inst0|a2|su1|Add0~17_combout  & ((!\Datapath_inst0|a2|su4|S[5]~11_cout ) # (!\Threshold~combout [6]))) # (!\Datapath_inst0|a2|su1|Add0~17_combout  & (!\Threshold~combout [6] & 
// !\Datapath_inst0|a2|su4|S[5]~11_cout )))

	.dataa(\Datapath_inst0|a2|su1|Add0~17_combout ),
	.datab(\Threshold~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[5]~11_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[6]~13_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[6]~13 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su4|S[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a2|su4|S[7]~15 (
// Equation(s):
// \Datapath_inst0|a2|su4|S[7]~15_cout  = CARRY((\Threshold~combout [7] & ((!\Datapath_inst0|a2|su4|S[6]~13_cout ) # (!\Datapath_inst0|a2|su1|Add0~16_combout ))) # (!\Threshold~combout [7] & (!\Datapath_inst0|a2|su1|Add0~16_combout  & 
// !\Datapath_inst0|a2|su4|S[6]~13_cout )))

	.dataa(\Threshold~combout [7]),
	.datab(\Datapath_inst0|a2|su1|Add0~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[6]~13_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su4|S[7]~15_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|S[7]~15 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su4|S[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N30
cycloneii_lcell_comb \Datapath_inst0|a2|su4|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su4|Add0~0_combout  = !\Datapath_inst0|a2|su4|S[7]~15_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su4|S[7]~15_cout ),
	.combout(\Datapath_inst0|a2|su4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|Add0~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|su4|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[7]));
// synopsys translate_off
defparam \Threshold[7]~I .input_async_reset = "none";
defparam \Threshold[7]~I .input_power_up = "low";
defparam \Threshold[7]~I .input_register_mode = "none";
defparam \Threshold[7]~I .input_sync_reset = "none";
defparam \Threshold[7]~I .oe_async_reset = "none";
defparam \Threshold[7]~I .oe_power_up = "low";
defparam \Threshold[7]~I .oe_register_mode = "none";
defparam \Threshold[7]~I .oe_sync_reset = "none";
defparam \Threshold[7]~I .operation_mode = "input";
defparam \Threshold[7]~I .output_async_reset = "none";
defparam \Threshold[7]~I .output_power_up = "low";
defparam \Threshold[7]~I .output_register_mode = "none";
defparam \Threshold[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~0_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst0|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  $ (VCC))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  & VCC))
// \Datapath_inst0|a2|ad3|Add0~1  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2] & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad3|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~4_combout  = ((\Datapath_inst0|a1|Fast_Fifo_inst0|Fa
// st_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] $ 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  $ (!\Datapath_inst0|a2|ad3|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad3|Add0~5  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ) # (!\Datapath_inst0|a2|ad3|Add0~3 ))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  & !\Datapath_inst0|a2|ad3|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~6_combout  = (\Datapath_inst0|a1|Fast_Fifo_inst0|Fas
// t_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & (\Datapath_inst0|a2|ad3|Add0~5  & VCC)) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & (!\Datapath_inst0|a2|ad3|Add0~5 )))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & (!\Datapath_inst0|a2|ad3|Add0~5 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & ((\Datapath_inst0|a2|ad3|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad3|Add0~7  = CARRY((\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_
// Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  & !\Datapath_inst0|a2|ad3|Add0~5 )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5] & 
// ((!\Datapath_inst0|a2|ad3|Add0~5 ) # (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_F
// ifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ))))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad3|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a2|ad3|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad3|Add0~12_combout  = !\Datapath_inst0|a2|ad3|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad3|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad3|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad3|Add0~12 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|ad3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~0_combout  = (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2] & (\Datapath_inst0|a2|ad3|Add0~0_combout  $ (VCC))) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2] & 
// (\Datapath_inst0|a2|ad3|Add0~0_combout  & VCC))
// \Datapath_inst0|a2|ad7|Add0~1  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2] & \Datapath_inst0|a2|ad3|Add0~0_combout ))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2]),
	.datab(\Datapath_inst0|a2|ad3|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad7|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~4_combout  = ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4] $ (\Datapath_inst0|a2|ad3|Add0~4_combout  $ (!\Datapath_inst0|a2|ad7|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad7|Add0~5  = CARRY((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4] & ((\Datapath_inst0|a2|ad3|Add0~4_combout ) # (!\Datapath_inst0|a2|ad7|Add0~3 ))) # (!\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut 
// [4] & (\Datapath_inst0|a2|ad3|Add0~4_combout  & !\Datapath_inst0|a2|ad7|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4]),
	.datab(\Datapath_inst0|a2|ad3|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~8_combout  = ((\Datapath_inst0|a2|ad3|Add0~8_combout  $ (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6] $ (!\Datapath_inst0|a2|ad7|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad7|Add0~9  = CARRY((\Datapath_inst0|a2|ad3|Add0~8_combout  & ((\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6]) # (!\Datapath_inst0|a2|ad7|Add0~7 ))) # (!\Datapath_inst0|a2|ad3|Add0~8_combout  & 
// (\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6] & !\Datapath_inst0|a2|ad7|Add0~7 )))

	.dataa(\Datapath_inst0|a2|ad3|Add0~8_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~12 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~12_combout  = (\Datapath_inst0|a2|ad3|Add0~12_combout  & (\Datapath_inst0|a2|ad7|Add0~11  $ (GND))) # (!\Datapath_inst0|a2|ad3|Add0~12_combout  & (!\Datapath_inst0|a2|ad7|Add0~11  & VCC))
// \Datapath_inst0|a2|ad7|Add0~13  = CARRY((\Datapath_inst0|a2|ad3|Add0~12_combout  & !\Datapath_inst0|a2|ad7|Add0~11 ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|ad3|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~11 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~12_combout ),
	.cout(\Datapath_inst0|a2|ad7|Add0~13 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~12 .lut_mask = 16'hC30C;
defparam \Datapath_inst0|a2|ad7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|ad7|Add0~14 (
// Equation(s):
// \Datapath_inst0|a2|ad7|Add0~14_combout  = \Datapath_inst0|a2|ad7|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad7|Add0~13 ),
	.combout(\Datapath_inst0|a2|ad7|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|ad7|Add0~14 .lut_mask = 16'hF0F0;
defparam \Datapath_inst0|a2|ad7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y41_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]));

// Location: LCFF_X48_Y41_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6]));

// Location: LCFF_X48_Y41_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6]));

// Location: LCFF_X48_Y41_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]));

// Location: LCFF_X48_Y41_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]));

// Location: LCFF_X48_Y41_N23
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4]));

// Location: LCFF_X48_Y41_N3
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2]));

// Location: LCFF_X48_Y41_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2]));

// Location: LCCOMB_X48_Y41_N22
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~4_combout  = ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4] $ (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4] $ (!\Datapath_inst0|a2|ad0|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|ad0|Add0~5  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4]) # (!\Datapath_inst0|a2|ad0|Add0~3 ))) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4] & (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4] & !\Datapath_inst0|a2|ad0|Add0~3 )))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~3 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~4 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneii_lcell_comb \Datapath_inst0|a2|ad0|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad0|Add0~6_combout  = (\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & (\Datapath_inst0|a2|ad0|Add0~5  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & (!\Datapath_inst0|a2|ad0|Add0~5 )))) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5] & ((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & 
// (!\Datapath_inst0|a2|ad0|Add0~5 )) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & ((\Datapath_inst0|a2|ad0|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad0|Add0~7  = CARRY((\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5] & (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5] & !\Datapath_inst0|a2|ad0|Add0~5 )) # 
// (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5] & ((!\Datapath_inst0|a2|ad0|Add0~5 ) # (!\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5]),
	.datab(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad0|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad0|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad0|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad0|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~0_combout  = (\Datapath_inst0|a2|ad0|Add0~0_combout  & (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2] $ (VCC))) # (!\Datapath_inst0|a2|ad0|Add0~0_combout  & 
// (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2] & VCC))
// \Datapath_inst0|a2|ad4|Add0~1  = CARRY((\Datapath_inst0|a2|ad0|Add0~0_combout  & \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]))

	.dataa(\Datapath_inst0|a2|ad0|Add0~0_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|ad4|Add0~0_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~0 .lut_mask = 16'h6688;
defparam \Datapath_inst0|a2|ad4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~2_combout  = (\Datapath_inst0|a2|ad0|Add0~2_combout  & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & (\Datapath_inst0|a2|ad4|Add0~1  & VCC)) # 
// (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & (!\Datapath_inst0|a2|ad4|Add0~1 )))) # (!\Datapath_inst0|a2|ad0|Add0~2_combout  & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & (!\Datapath_inst0|a2|ad4|Add0~1 
// )) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & ((\Datapath_inst0|a2|ad4|Add0~1 ) # (GND)))))
// \Datapath_inst0|a2|ad4|Add0~3  = CARRY((\Datapath_inst0|a2|ad0|Add0~2_combout  & (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3] & !\Datapath_inst0|a2|ad4|Add0~1 )) # (!\Datapath_inst0|a2|ad0|Add0~2_combout  & 
// ((!\Datapath_inst0|a2|ad4|Add0~1 ) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]))))

	.dataa(\Datapath_inst0|a2|ad0|Add0~2_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~1 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~2_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~2 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~6_combout  = (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & ((\Datapath_inst0|a2|ad0|Add0~6_combout  & (\Datapath_inst0|a2|ad4|Add0~5  & VCC)) # (!\Datapath_inst0|a2|ad0|Add0~6_combout  & 
// (!\Datapath_inst0|a2|ad4|Add0~5 )))) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & ((\Datapath_inst0|a2|ad0|Add0~6_combout  & (!\Datapath_inst0|a2|ad4|Add0~5 )) # (!\Datapath_inst0|a2|ad0|Add0~6_combout  & 
// ((\Datapath_inst0|a2|ad4|Add0~5 ) # (GND)))))
// \Datapath_inst0|a2|ad4|Add0~7  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5] & (!\Datapath_inst0|a2|ad0|Add0~6_combout  & !\Datapath_inst0|a2|ad4|Add0~5 )) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut 
// [5] & ((!\Datapath_inst0|a2|ad4|Add0~5 ) # (!\Datapath_inst0|a2|ad0|Add0~6_combout ))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5]),
	.datab(\Datapath_inst0|a2|ad0|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~5 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~6 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~8 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~8_combout  = ((\Datapath_inst0|a2|ad0|Add0~8_combout  $ (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6] $ (!\Datapath_inst0|a2|ad4|Add0~7 )))) # (GND)
// \Datapath_inst0|a2|ad4|Add0~9  = CARRY((\Datapath_inst0|a2|ad0|Add0~8_combout  & ((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]) # (!\Datapath_inst0|a2|ad4|Add0~7 ))) # (!\Datapath_inst0|a2|ad0|Add0~8_combout  & 
// (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6] & !\Datapath_inst0|a2|ad4|Add0~7 )))

	.dataa(\Datapath_inst0|a2|ad0|Add0~8_combout ),
	.datab(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~7 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~8_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~8 .lut_mask = 16'h698E;
defparam \Datapath_inst0|a2|ad4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a2|ad4|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|ad4|Add0~10_combout  = (\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & ((\Datapath_inst0|a2|ad0|Add0~10_combout  & (\Datapath_inst0|a2|ad4|Add0~9  & VCC)) # (!\Datapath_inst0|a2|ad0|Add0~10_combout  & 
// (!\Datapath_inst0|a2|ad4|Add0~9 )))) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & ((\Datapath_inst0|a2|ad0|Add0~10_combout  & (!\Datapath_inst0|a2|ad4|Add0~9 )) # (!\Datapath_inst0|a2|ad0|Add0~10_combout  & 
// ((\Datapath_inst0|a2|ad4|Add0~9 ) # (GND)))))
// \Datapath_inst0|a2|ad4|Add0~11  = CARRY((\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7] & (!\Datapath_inst0|a2|ad0|Add0~10_combout  & !\Datapath_inst0|a2|ad4|Add0~9 )) # (!\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut 
// [7] & ((!\Datapath_inst0|a2|ad4|Add0~9 ) # (!\Datapath_inst0|a2|ad0|Add0~10_combout ))))

	.dataa(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7]),
	.datab(\Datapath_inst0|a2|ad0|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|ad4|Add0~9 ),
	.combout(\Datapath_inst0|a2|ad4|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|ad4|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|ad4|Add0~10 .lut_mask = 16'h9617;
defparam \Datapath_inst0|a2|ad4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[0]~0 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[0]~0_combout  = (\Datapath_inst0|a2|ad4|Add0~0_combout  & (\Datapath_inst0|a2|ad7|Add0~0_combout  $ (VCC))) # (!\Datapath_inst0|a2|ad4|Add0~0_combout  & ((\Datapath_inst0|a2|ad7|Add0~0_combout ) # (GND)))
// \Datapath_inst0|a2|su2|S[0]~1  = CARRY((\Datapath_inst0|a2|ad7|Add0~0_combout ) # (!\Datapath_inst0|a2|ad4|Add0~0_combout ))

	.dataa(\Datapath_inst0|a2|ad4|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su2|S[0]~0_combout ),
	.cout(\Datapath_inst0|a2|su2|S[0]~1 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[0]~0 .lut_mask = 16'h66DD;
defparam \Datapath_inst0|a2|su2|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[1]~2 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[1]~2_combout  = (\Datapath_inst0|a2|ad7|Add0~2_combout  & ((\Datapath_inst0|a2|ad4|Add0~2_combout  & (!\Datapath_inst0|a2|su2|S[0]~1 )) # (!\Datapath_inst0|a2|ad4|Add0~2_combout  & (\Datapath_inst0|a2|su2|S[0]~1  & VCC)))) # 
// (!\Datapath_inst0|a2|ad7|Add0~2_combout  & ((\Datapath_inst0|a2|ad4|Add0~2_combout  & ((\Datapath_inst0|a2|su2|S[0]~1 ) # (GND))) # (!\Datapath_inst0|a2|ad4|Add0~2_combout  & (!\Datapath_inst0|a2|su2|S[0]~1 ))))
// \Datapath_inst0|a2|su2|S[1]~3  = CARRY((\Datapath_inst0|a2|ad7|Add0~2_combout  & (\Datapath_inst0|a2|ad4|Add0~2_combout  & !\Datapath_inst0|a2|su2|S[0]~1 )) # (!\Datapath_inst0|a2|ad7|Add0~2_combout  & ((\Datapath_inst0|a2|ad4|Add0~2_combout ) # 
// (!\Datapath_inst0|a2|su2|S[0]~1 ))))

	.dataa(\Datapath_inst0|a2|ad7|Add0~2_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[0]~1 ),
	.combout(\Datapath_inst0|a2|su2|S[1]~2_combout ),
	.cout(\Datapath_inst0|a2|su2|S[1]~3 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[1]~2 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su2|S[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[2]~4 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[2]~4_combout  = ((\Datapath_inst0|a2|ad4|Add0~4_combout  $ (\Datapath_inst0|a2|ad7|Add0~4_combout  $ (\Datapath_inst0|a2|su2|S[1]~3 )))) # (GND)
// \Datapath_inst0|a2|su2|S[2]~5  = CARRY((\Datapath_inst0|a2|ad4|Add0~4_combout  & (\Datapath_inst0|a2|ad7|Add0~4_combout  & !\Datapath_inst0|a2|su2|S[1]~3 )) # (!\Datapath_inst0|a2|ad4|Add0~4_combout  & ((\Datapath_inst0|a2|ad7|Add0~4_combout ) # 
// (!\Datapath_inst0|a2|su2|S[1]~3 ))))

	.dataa(\Datapath_inst0|a2|ad4|Add0~4_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[1]~3 ),
	.combout(\Datapath_inst0|a2|su2|S[2]~4_combout ),
	.cout(\Datapath_inst0|a2|su2|S[2]~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[2]~4 .lut_mask = 16'h964D;
defparam \Datapath_inst0|a2|su2|S[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[3]~6 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[3]~6_combout  = (\Datapath_inst0|a2|ad7|Add0~6_combout  & ((\Datapath_inst0|a2|ad4|Add0~6_combout  & (!\Datapath_inst0|a2|su2|S[2]~5 )) # (!\Datapath_inst0|a2|ad4|Add0~6_combout  & (\Datapath_inst0|a2|su2|S[2]~5  & VCC)))) # 
// (!\Datapath_inst0|a2|ad7|Add0~6_combout  & ((\Datapath_inst0|a2|ad4|Add0~6_combout  & ((\Datapath_inst0|a2|su2|S[2]~5 ) # (GND))) # (!\Datapath_inst0|a2|ad4|Add0~6_combout  & (!\Datapath_inst0|a2|su2|S[2]~5 ))))
// \Datapath_inst0|a2|su2|S[3]~7  = CARRY((\Datapath_inst0|a2|ad7|Add0~6_combout  & (\Datapath_inst0|a2|ad4|Add0~6_combout  & !\Datapath_inst0|a2|su2|S[2]~5 )) # (!\Datapath_inst0|a2|ad7|Add0~6_combout  & ((\Datapath_inst0|a2|ad4|Add0~6_combout ) # 
// (!\Datapath_inst0|a2|su2|S[2]~5 ))))

	.dataa(\Datapath_inst0|a2|ad7|Add0~6_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[2]~5 ),
	.combout(\Datapath_inst0|a2|su2|S[3]~6_combout ),
	.cout(\Datapath_inst0|a2|su2|S[3]~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[3]~6 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su2|S[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[4]~8 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[4]~8_combout  = ((\Datapath_inst0|a2|ad7|Add0~8_combout  $ (\Datapath_inst0|a2|ad4|Add0~8_combout  $ (\Datapath_inst0|a2|su2|S[3]~7 )))) # (GND)
// \Datapath_inst0|a2|su2|S[4]~9  = CARRY((\Datapath_inst0|a2|ad7|Add0~8_combout  & ((!\Datapath_inst0|a2|su2|S[3]~7 ) # (!\Datapath_inst0|a2|ad4|Add0~8_combout ))) # (!\Datapath_inst0|a2|ad7|Add0~8_combout  & (!\Datapath_inst0|a2|ad4|Add0~8_combout  & 
// !\Datapath_inst0|a2|su2|S[3]~7 )))

	.dataa(\Datapath_inst0|a2|ad7|Add0~8_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[3]~7 ),
	.combout(\Datapath_inst0|a2|su2|S[4]~8_combout ),
	.cout(\Datapath_inst0|a2|su2|S[4]~9 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[4]~8 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su2|S[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[5]~10 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[5]~10_combout  = (\Datapath_inst0|a2|ad7|Add0~10_combout  & ((\Datapath_inst0|a2|ad4|Add0~10_combout  & (!\Datapath_inst0|a2|su2|S[4]~9 )) # (!\Datapath_inst0|a2|ad4|Add0~10_combout  & (\Datapath_inst0|a2|su2|S[4]~9  & VCC)))) # 
// (!\Datapath_inst0|a2|ad7|Add0~10_combout  & ((\Datapath_inst0|a2|ad4|Add0~10_combout  & ((\Datapath_inst0|a2|su2|S[4]~9 ) # (GND))) # (!\Datapath_inst0|a2|ad4|Add0~10_combout  & (!\Datapath_inst0|a2|su2|S[4]~9 ))))
// \Datapath_inst0|a2|su2|S[5]~11  = CARRY((\Datapath_inst0|a2|ad7|Add0~10_combout  & (\Datapath_inst0|a2|ad4|Add0~10_combout  & !\Datapath_inst0|a2|su2|S[4]~9 )) # (!\Datapath_inst0|a2|ad7|Add0~10_combout  & ((\Datapath_inst0|a2|ad4|Add0~10_combout ) # 
// (!\Datapath_inst0|a2|su2|S[4]~9 ))))

	.dataa(\Datapath_inst0|a2|ad7|Add0~10_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[4]~9 ),
	.combout(\Datapath_inst0|a2|su2|S[5]~10_combout ),
	.cout(\Datapath_inst0|a2|su2|S[5]~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[5]~10 .lut_mask = 16'h694D;
defparam \Datapath_inst0|a2|su2|S[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|su2|S[7]~14 (
// Equation(s):
// \Datapath_inst0|a2|su2|S[7]~14_combout  = (\Datapath_inst0|a2|ad4|Add0~14_combout  & ((\Datapath_inst0|a2|ad7|Add0~14_combout  & (!\Datapath_inst0|a2|su2|S[6]~13 )) # (!\Datapath_inst0|a2|ad7|Add0~14_combout  & ((\Datapath_inst0|a2|su2|S[6]~13 ) # 
// (GND))))) # (!\Datapath_inst0|a2|ad4|Add0~14_combout  & ((\Datapath_inst0|a2|ad7|Add0~14_combout  & (\Datapath_inst0|a2|su2|S[6]~13  & VCC)) # (!\Datapath_inst0|a2|ad7|Add0~14_combout  & (!\Datapath_inst0|a2|su2|S[6]~13 ))))
// \Datapath_inst0|a2|su2|S[7]~15  = CARRY((\Datapath_inst0|a2|ad4|Add0~14_combout  & ((!\Datapath_inst0|a2|su2|S[6]~13 ) # (!\Datapath_inst0|a2|ad7|Add0~14_combout ))) # (!\Datapath_inst0|a2|ad4|Add0~14_combout  & (!\Datapath_inst0|a2|ad7|Add0~14_combout  & 
// !\Datapath_inst0|a2|su2|S[6]~13 )))

	.dataa(\Datapath_inst0|a2|ad4|Add0~14_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[6]~13 ),
	.combout(\Datapath_inst0|a2|su2|S[7]~14_combout ),
	.cout(\Datapath_inst0|a2|su2|S[7]~15 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|S[7]~14 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su2|S[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|su2|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su2|Add0~0_combout  = !\Datapath_inst0|a2|su2|S[7]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su2|S[7]~15 ),
	.combout(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su2|Add0~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|su2|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~4 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~4_combout  = ((\Datapath_inst0|a2|ad4|Add0~4_combout  $ (\Datapath_inst0|a2|ad7|Add0~4_combout  $ (\Datapath_inst0|a2|su0|Add0~3 )))) # (GND)
// \Datapath_inst0|a2|su0|Add0~5  = CARRY((\Datapath_inst0|a2|ad4|Add0~4_combout  & ((!\Datapath_inst0|a2|su0|Add0~3 ) # (!\Datapath_inst0|a2|ad7|Add0~4_combout ))) # (!\Datapath_inst0|a2|ad4|Add0~4_combout  & (!\Datapath_inst0|a2|ad7|Add0~4_combout  & 
// !\Datapath_inst0|a2|su0|Add0~3 )))

	.dataa(\Datapath_inst0|a2|ad4|Add0~4_combout ),
	.datab(\Datapath_inst0|a2|ad7|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~3 ),
	.combout(\Datapath_inst0|a2|su0|Add0~4_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~5 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~4 .lut_mask = 16'h962B;
defparam \Datapath_inst0|a2|su0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~6 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~6_combout  = (\Datapath_inst0|a2|ad7|Add0~6_combout  & ((\Datapath_inst0|a2|ad4|Add0~6_combout  & (!\Datapath_inst0|a2|su0|Add0~5 )) # (!\Datapath_inst0|a2|ad4|Add0~6_combout  & ((\Datapath_inst0|a2|su0|Add0~5 ) # (GND))))) # 
// (!\Datapath_inst0|a2|ad7|Add0~6_combout  & ((\Datapath_inst0|a2|ad4|Add0~6_combout  & (\Datapath_inst0|a2|su0|Add0~5  & VCC)) # (!\Datapath_inst0|a2|ad4|Add0~6_combout  & (!\Datapath_inst0|a2|su0|Add0~5 ))))
// \Datapath_inst0|a2|su0|Add0~7  = CARRY((\Datapath_inst0|a2|ad7|Add0~6_combout  & ((!\Datapath_inst0|a2|su0|Add0~5 ) # (!\Datapath_inst0|a2|ad4|Add0~6_combout ))) # (!\Datapath_inst0|a2|ad7|Add0~6_combout  & (!\Datapath_inst0|a2|ad4|Add0~6_combout  & 
// !\Datapath_inst0|a2|su0|Add0~5 )))

	.dataa(\Datapath_inst0|a2|ad7|Add0~6_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~5 ),
	.combout(\Datapath_inst0|a2|su0|Add0~6_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~7 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~6 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~10 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~10_combout  = (\Datapath_inst0|a2|ad7|Add0~10_combout  & ((\Datapath_inst0|a2|ad4|Add0~10_combout  & (!\Datapath_inst0|a2|su0|Add0~9 )) # (!\Datapath_inst0|a2|ad4|Add0~10_combout  & ((\Datapath_inst0|a2|su0|Add0~9 ) # (GND))))) 
// # (!\Datapath_inst0|a2|ad7|Add0~10_combout  & ((\Datapath_inst0|a2|ad4|Add0~10_combout  & (\Datapath_inst0|a2|su0|Add0~9  & VCC)) # (!\Datapath_inst0|a2|ad4|Add0~10_combout  & (!\Datapath_inst0|a2|su0|Add0~9 ))))
// \Datapath_inst0|a2|su0|Add0~11  = CARRY((\Datapath_inst0|a2|ad7|Add0~10_combout  & ((!\Datapath_inst0|a2|su0|Add0~9 ) # (!\Datapath_inst0|a2|ad4|Add0~10_combout ))) # (!\Datapath_inst0|a2|ad7|Add0~10_combout  & (!\Datapath_inst0|a2|ad4|Add0~10_combout  & 
// !\Datapath_inst0|a2|su0|Add0~9 )))

	.dataa(\Datapath_inst0|a2|ad7|Add0~10_combout ),
	.datab(\Datapath_inst0|a2|ad4|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su0|Add0~9 ),
	.combout(\Datapath_inst0|a2|su0|Add0~10_combout ),
	.cout(\Datapath_inst0|a2|su0|Add0~11 ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~10 .lut_mask = 16'h692B;
defparam \Datapath_inst0|a2|su0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~17 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~17_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su2|S[6]~12_combout )) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su0|Add0~12_combout )))

	.dataa(\Datapath_inst0|a2|su2|S[6]~12_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su0|Add0~12_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~17 .lut_mask = 16'hAFA0;
defparam \Datapath_inst0|a2|su0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[5]));
// synopsys translate_off
defparam \Threshold[5]~I .input_async_reset = "none";
defparam \Threshold[5]~I .input_power_up = "low";
defparam \Threshold[5]~I .input_register_mode = "none";
defparam \Threshold[5]~I .input_sync_reset = "none";
defparam \Threshold[5]~I .oe_async_reset = "none";
defparam \Threshold[5]~I .oe_power_up = "low";
defparam \Threshold[5]~I .oe_register_mode = "none";
defparam \Threshold[5]~I .oe_sync_reset = "none";
defparam \Threshold[5]~I .operation_mode = "input";
defparam \Threshold[5]~I .output_async_reset = "none";
defparam \Threshold[5]~I .output_power_up = "low";
defparam \Threshold[5]~I .output_register_mode = "none";
defparam \Threshold[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Threshold[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Threshold~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Threshold[4]));
// synopsys translate_off
defparam \Threshold[4]~I .input_async_reset = "none";
defparam \Threshold[4]~I .input_power_up = "low";
defparam \Threshold[4]~I .input_register_mode = "none";
defparam \Threshold[4]~I .input_sync_reset = "none";
defparam \Threshold[4]~I .oe_async_reset = "none";
defparam \Threshold[4]~I .oe_power_up = "low";
defparam \Threshold[4]~I .oe_register_mode = "none";
defparam \Threshold[4]~I .oe_sync_reset = "none";
defparam \Threshold[4]~I .operation_mode = "input";
defparam \Threshold[4]~I .output_async_reset = "none";
defparam \Threshold[4]~I .output_power_up = "low";
defparam \Threshold[4]~I .output_register_mode = "none";
defparam \Threshold[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~20 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~20_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[3]~6_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~6_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~6_combout ),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su2|S[3]~6_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~20 .lut_mask = 16'hFC0C;
defparam \Datapath_inst0|a2|su0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~21 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~21_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[2]~4_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~4_combout ))

	.dataa(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|su0|Add0~4_combout ),
	.datac(\Datapath_inst0|a2|su2|S[2]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~21 .lut_mask = 16'hE4E4;
defparam \Datapath_inst0|a2|su0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[0]~1 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[0]~1_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~23_combout ) # (!\Threshold~combout [0]))

	.dataa(\Datapath_inst0|a2|su0|Add0~23_combout ),
	.datab(\Threshold~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[0]~1_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[0]~1 .lut_mask = 16'h00BB;
defparam \Datapath_inst0|a2|su5|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[1]~3 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[1]~3_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~22_combout  & (\Threshold~combout [1] & !\Datapath_inst0|a2|su5|S[0]~1_cout )) # (!\Datapath_inst0|a2|su0|Add0~22_combout  & ((\Threshold~combout [1]) # 
// (!\Datapath_inst0|a2|su5|S[0]~1_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~22_combout ),
	.datab(\Threshold~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[0]~1_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[1]~3_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[1]~3 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su5|S[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[2]~5 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[2]~5_cout  = CARRY((\Threshold~combout [2] & (\Datapath_inst0|a2|su0|Add0~21_combout  & !\Datapath_inst0|a2|su5|S[1]~3_cout )) # (!\Threshold~combout [2] & ((\Datapath_inst0|a2|su0|Add0~21_combout ) # 
// (!\Datapath_inst0|a2|su5|S[1]~3_cout ))))

	.dataa(\Threshold~combout [2]),
	.datab(\Datapath_inst0|a2|su0|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[1]~3_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[2]~5_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[2]~5 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su5|S[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[3]~7 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[3]~7_cout  = CARRY((\Threshold~combout [3] & ((!\Datapath_inst0|a2|su5|S[2]~5_cout ) # (!\Datapath_inst0|a2|su0|Add0~20_combout ))) # (!\Threshold~combout [3] & (!\Datapath_inst0|a2|su0|Add0~20_combout  & 
// !\Datapath_inst0|a2|su5|S[2]~5_cout )))

	.dataa(\Threshold~combout [3]),
	.datab(\Datapath_inst0|a2|su0|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[2]~5_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[3]~7_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[3]~7 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su5|S[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[4]~9 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[4]~9_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~19_combout  & ((!\Datapath_inst0|a2|su5|S[3]~7_cout ) # (!\Threshold~combout [4]))) # (!\Datapath_inst0|a2|su0|Add0~19_combout  & (!\Threshold~combout [4] & 
// !\Datapath_inst0|a2|su5|S[3]~7_cout )))

	.dataa(\Datapath_inst0|a2|su0|Add0~19_combout ),
	.datab(\Threshold~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[3]~7_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[4]~9_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[4]~9 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|su5|S[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[5]~11 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[5]~11_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~18_combout  & (\Threshold~combout [5] & !\Datapath_inst0|a2|su5|S[4]~9_cout )) # (!\Datapath_inst0|a2|su0|Add0~18_combout  & ((\Threshold~combout [5]) # 
// (!\Datapath_inst0|a2|su5|S[4]~9_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~18_combout ),
	.datab(\Threshold~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[4]~9_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[5]~11_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[5]~11 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su5|S[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[6]~13 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[6]~13_cout  = CARRY((\Threshold~combout [6] & (\Datapath_inst0|a2|su0|Add0~17_combout  & !\Datapath_inst0|a2|su5|S[5]~11_cout )) # (!\Threshold~combout [6] & ((\Datapath_inst0|a2|su0|Add0~17_combout ) # 
// (!\Datapath_inst0|a2|su5|S[5]~11_cout ))))

	.dataa(\Threshold~combout [6]),
	.datab(\Datapath_inst0|a2|su0|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[5]~11_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[6]~13_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[6]~13 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su5|S[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|su5|S[7]~15 (
// Equation(s):
// \Datapath_inst0|a2|su5|S[7]~15_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~16_combout  & (\Threshold~combout [7] & !\Datapath_inst0|a2|su5|S[6]~13_cout )) # (!\Datapath_inst0|a2|su0|Add0~16_combout  & ((\Threshold~combout [7]) # 
// (!\Datapath_inst0|a2|su5|S[6]~13_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~16_combout ),
	.datab(\Threshold~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[6]~13_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|su5|S[7]~15_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|S[7]~15 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|su5|S[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|su5|Add0~0 (
// Equation(s):
// \Datapath_inst0|a2|su5|Add0~0_combout  = !\Datapath_inst0|a2|su5|S[7]~15_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|su5|S[7]~15_cout ),
	.combout(\Datapath_inst0|a2|su5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su5|Add0~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a2|su5|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|su4|Add0~2 (
// Equation(s):
// \Datapath_inst0|a2|su4|Add0~2_combout  = (\Datapath_inst0|a2|su4|Add0~0_combout ) # (\Datapath_inst0|a2|su5|Add0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su4|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su5|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su4|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su4|Add0~2 .lut_mask = 16'hFFF0;
defparam \Datapath_inst0|a2|su4|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1] & 
// (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3] & \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 .lut_mask = 16'h8000;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6] & 
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 .lut_mask = 16'hC000;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y40_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer[2]~9_combout ),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]));

// Location: LCCOMB_X48_Y40_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3] & 
// (\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2] & \Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1])))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 .lut_mask = 16'h8000;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y40_N17
cycloneii_lcell_ff \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ),
	.sdata(gnd),
	.aclr(\Controller_inst0|Equal0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]));

// Location: LCCOMB_X47_Y40_N22
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7] & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5] & 
// \Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 .lut_mask = 16'h8800;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneii_lcell_comb \Datapath_inst0|a1|Row_Column_Counter_inst0|isReady (
// Equation(s):
// \Datapath_inst0|a1|Row_Column_Counter_inst0|isReady~combout  = (\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  & ((\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ) # 
// ((\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  & \Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout )))) # 
// (!\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  & (\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout 
// )))

	.dataa(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ),
	.datab(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ),
	.datac(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ),
	.datad(\Datapath_inst0|a1|Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Row_Column_Counter_inst0|isReady~combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|isReady .lut_mask = 16'hEAC0;
defparam \Datapath_inst0|a1|Row_Column_Counter_inst0|isReady .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~23 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~23_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[0]~0_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~0_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~0_combout ),
	.datab(\Datapath_inst0|a2|su2|S[0]~0_combout ),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~23 .lut_mask = 16'hCACA;
defparam \Datapath_inst0|a2|su0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~16 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~16_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[7]~14_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~14_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~14_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su2|S[7]~14_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~16 .lut_mask = 16'hFA0A;
defparam \Datapath_inst0|a2|su0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~17 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~17_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su3|S[6]~12_combout ))) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su1|Add0~12_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su1|Add0~12_combout ),
	.datac(\Datapath_inst0|a2|su3|S[6]~12_combout ),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~17 .lut_mask = 16'hF0CC;
defparam \Datapath_inst0|a2|su1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~21 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~21_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su3|S[2]~4_combout )) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su1|Add0~4_combout )))

	.dataa(\Datapath_inst0|a2|su3|S[2]~4_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su1|Add0~4_combout ),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~21 .lut_mask = 16'hAAF0;
defparam \Datapath_inst0|a2|su1|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~22 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~22_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su3|S[1]~2_combout ))) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su1|Add0~2_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su1|Add0~2_combout ),
	.datac(\Datapath_inst0|a2|su3|S[1]~2_combout ),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~22 .lut_mask = 16'hF0CC;
defparam \Datapath_inst0|a2|su1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a2|su1|Add0~23 (
// Equation(s):
// \Datapath_inst0|a2|su1|Add0~23_combout  = (\Datapath_inst0|a2|su3|Add0~0_combout  & (\Datapath_inst0|a2|su3|S[0]~0_combout )) # (!\Datapath_inst0|a2|su3|Add0~0_combout  & ((\Datapath_inst0|a2|su1|Add0~0_combout )))

	.dataa(\Datapath_inst0|a2|su3|S[0]~0_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~0_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|su3|Add0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su1|Add0~23 .lut_mask = 16'hAACC;
defparam \Datapath_inst0|a2|su1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~1 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~1_cout  = CARRY((!\Datapath_inst0|a2|su0|Add0~23_combout  & \Datapath_inst0|a2|su1|Add0~23_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~23_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~1_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~1 .lut_mask = 16'h0044;
defparam \Datapath_inst0|a2|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~3 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~3_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~22_combout  & ((!\Datapath_inst0|a2|LessThan0~1_cout ) # (!\Datapath_inst0|a2|su1|Add0~22_combout ))) # (!\Datapath_inst0|a2|su0|Add0~22_combout  & 
// (!\Datapath_inst0|a2|su1|Add0~22_combout  & !\Datapath_inst0|a2|LessThan0~1_cout )))

	.dataa(\Datapath_inst0|a2|su0|Add0~22_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~1_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~3_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~3 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~5 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~5_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~21_combout  & (\Datapath_inst0|a2|su1|Add0~21_combout  & !\Datapath_inst0|a2|LessThan0~3_cout )) # (!\Datapath_inst0|a2|su0|Add0~21_combout  & 
// ((\Datapath_inst0|a2|su1|Add0~21_combout ) # (!\Datapath_inst0|a2|LessThan0~3_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~21_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~3_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~5_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~5 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~7 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~7_cout  = CARRY((\Datapath_inst0|a2|su1|Add0~20_combout  & (\Datapath_inst0|a2|su0|Add0~20_combout  & !\Datapath_inst0|a2|LessThan0~5_cout )) # (!\Datapath_inst0|a2|su1|Add0~20_combout  & 
// ((\Datapath_inst0|a2|su0|Add0~20_combout ) # (!\Datapath_inst0|a2|LessThan0~5_cout ))))

	.dataa(\Datapath_inst0|a2|su1|Add0~20_combout ),
	.datab(\Datapath_inst0|a2|su0|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~5_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~7_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~7 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~9 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~9_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~19_combout  & (\Datapath_inst0|a2|su1|Add0~19_combout  & !\Datapath_inst0|a2|LessThan0~7_cout )) # (!\Datapath_inst0|a2|su0|Add0~19_combout  & 
// ((\Datapath_inst0|a2|su1|Add0~19_combout ) # (!\Datapath_inst0|a2|LessThan0~7_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~19_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~7_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~9_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~9 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~11 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~11_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~18_combout  & ((!\Datapath_inst0|a2|LessThan0~9_cout ) # (!\Datapath_inst0|a2|su1|Add0~18_combout ))) # (!\Datapath_inst0|a2|su0|Add0~18_combout  & 
// (!\Datapath_inst0|a2|su1|Add0~18_combout  & !\Datapath_inst0|a2|LessThan0~9_cout )))

	.dataa(\Datapath_inst0|a2|su0|Add0~18_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~9_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~11_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~11 .lut_mask = 16'h002B;
defparam \Datapath_inst0|a2|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~13 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~13_cout  = CARRY((\Datapath_inst0|a2|su0|Add0~17_combout  & (\Datapath_inst0|a2|su1|Add0~17_combout  & !\Datapath_inst0|a2|LessThan0~11_cout )) # (!\Datapath_inst0|a2|su0|Add0~17_combout  & 
// ((\Datapath_inst0|a2|su1|Add0~17_combout ) # (!\Datapath_inst0|a2|LessThan0~11_cout ))))

	.dataa(\Datapath_inst0|a2|su0|Add0~17_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a2|LessThan0~11_cout ),
	.combout(),
	.cout(\Datapath_inst0|a2|LessThan0~13_cout ));
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~13 .lut_mask = 16'h004D;
defparam \Datapath_inst0|a2|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneii_lcell_comb \Datapath_inst0|a2|LessThan0~14 (
// Equation(s):
// \Datapath_inst0|a2|LessThan0~14_combout  = (\Datapath_inst0|a2|su0|Add0~16_combout  & (\Datapath_inst0|a2|LessThan0~13_cout  & \Datapath_inst0|a2|su1|Add0~16_combout )) # (!\Datapath_inst0|a2|su0|Add0~16_combout  & ((\Datapath_inst0|a2|LessThan0~13_cout ) 
// # (\Datapath_inst0|a2|su1|Add0~16_combout )))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~16_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|su1|Add0~16_combout ),
	.cin(\Datapath_inst0|a2|LessThan0~13_cout ),
	.combout(\Datapath_inst0|a2|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|LessThan0~14 .lut_mask = 16'hF330;
defparam \Datapath_inst0|a2|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N4
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[0]~0 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[0]~0_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~23_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~23_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~23_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(\Datapath_inst0|a2|su1|Add0~23_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[0]~0 .lut_mask = 16'hFC0C;
defparam \Datapath_inst0|a2|Gradient[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~22 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~22_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[1]~2_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~2_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~2_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su2|S[1]~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~22 .lut_mask = 16'hFA0A;
defparam \Datapath_inst0|a2|su0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[1]~1 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[1]~1_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~22_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~22_combout ))

	.dataa(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datab(\Datapath_inst0|a2|su0|Add0~22_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|a2|su1|Add0~22_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[1]~1 .lut_mask = 16'hEE44;
defparam \Datapath_inst0|a2|Gradient[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[2]~2 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[2]~2_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~21_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~21_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~21_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~21_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[2]~2 .lut_mask = 16'hCACA;
defparam \Datapath_inst0|a2|Gradient[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[3]~3 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[3]~3_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su1|Add0~20_combout )) # (!\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su0|Add0~20_combout )))

	.dataa(\Datapath_inst0|a2|su1|Add0~20_combout ),
	.datab(\Datapath_inst0|a2|su0|Add0~20_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[3]~3 .lut_mask = 16'hACAC;
defparam \Datapath_inst0|a2|Gradient[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~19 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~19_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[4]~8_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~8_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~8_combout ),
	.datab(vcc),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su2|S[4]~8_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~19 .lut_mask = 16'hFA0A;
defparam \Datapath_inst0|a2|su0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[4]~4 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[4]~4_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~19_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~19_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~19_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~19_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[4]~4 .lut_mask = 16'hCACA;
defparam \Datapath_inst0|a2|Gradient[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneii_lcell_comb \Datapath_inst0|a2|su0|Add0~18 (
// Equation(s):
// \Datapath_inst0|a2|su0|Add0~18_combout  = (\Datapath_inst0|a2|su2|Add0~0_combout  & ((\Datapath_inst0|a2|su2|S[5]~10_combout ))) # (!\Datapath_inst0|a2|su2|Add0~0_combout  & (\Datapath_inst0|a2|su0|Add0~10_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~10_combout ),
	.datac(\Datapath_inst0|a2|su2|Add0~0_combout ),
	.datad(\Datapath_inst0|a2|su2|S[5]~10_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|su0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|su0|Add0~18 .lut_mask = 16'hFC0C;
defparam \Datapath_inst0|a2|su0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N10
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[5]~5 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[5]~5_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~18_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~18_combout ))

	.dataa(\Datapath_inst0|a2|su0|Add0~18_combout ),
	.datab(\Datapath_inst0|a2|su1|Add0~18_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[5]~5 .lut_mask = 16'hCACA;
defparam \Datapath_inst0|a2|Gradient[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[6]~6 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[6]~6_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~17_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~17_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~17_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(\Datapath_inst0|a2|su1|Add0~17_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[6]~6 .lut_mask = 16'hFC0C;
defparam \Datapath_inst0|a2|Gradient[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneii_lcell_comb \Datapath_inst0|a2|Gradient[7]~7 (
// Equation(s):
// \Datapath_inst0|a2|Gradient[7]~7_combout  = (\Datapath_inst0|a2|LessThan0~14_combout  & ((\Datapath_inst0|a2|su1|Add0~16_combout ))) # (!\Datapath_inst0|a2|LessThan0~14_combout  & (\Datapath_inst0|a2|su0|Add0~16_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a2|su0|Add0~16_combout ),
	.datac(\Datapath_inst0|a2|LessThan0~14_combout ),
	.datad(\Datapath_inst0|a2|su1|Add0~16_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a2|Gradient[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a2|Gradient[7]~7 .lut_mask = 16'hFC0C;
defparam \Datapath_inst0|a2|Gradient[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~combout  = (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ) # 
// (\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout )

	.dataa(vcc),
	.datab(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datac(vcc),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result .lut_mask = 16'hFFCC;
defparam \Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N6
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0] $ (VCC)
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = 
// CARRY(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_ce
// ll_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0])

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y41_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]));

// Location: LCCOMB_X42_Y41_N10
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y41_N11
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]));

// Location: LCCOMB_X42_Y41_N28
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0])))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .lut_mask = 16'h0008;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N12
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N14
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y41_N15
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]));

// Location: LCCOMB_X42_Y41_N16
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y41_N17
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]));

// Location: LCCOMB_X42_Y41_N18
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT  = 
// CARRY((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_c
// ell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y41_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]));

// Location: LCCOMB_X42_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6])))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N20
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT  = 
// CARRY((!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_
// cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # 
// (!\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]))

	.dataa(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N22
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout  = 
// !\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N2
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout  = 
// (\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_in
// ts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ) # 
// ((\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_i
// nts0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  & 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ))

	.dataa(vcc),
	.datab(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.datac(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 16'hFFC0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y41_N7
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]));

// Location: LCFF_X42_Y41_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]));

// Location: LCFF_X42_Y41_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]));

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[0]~6 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[0]~6_combout  = (\DataIn~combout [0] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [0]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[0]~6 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N19
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [0]));

// Location: LCCOMB_X45_Y40_N8
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout  = 
// \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [0]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N9
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]));

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneii_lcell_comb \Datapath_inst0|Input_selector_inst0|DataOut[1]~7 (
// Equation(s):
// \Datapath_inst0|Input_selector_inst0|DataOut[1]~7_combout  = (\DataIn~combout [1] & (!\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout  & 
// !\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ))

	.dataa(vcc),
	.datab(\DataIn~combout [1]),
	.datac(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~5_combout ),
	.datad(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~2_combout ),
	.cin(gnd),
	.combout(\Datapath_inst0|Input_selector_inst0|DataOut[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|Input_selector_inst0|DataOut[1]~7 .lut_mask = 16'h000C;
defparam \Datapath_inst0|Input_selector_inst0|DataOut[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y40_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|Input_selector_inst0|DataOut[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [1]));

// Location: LCCOMB_X47_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout  = 
// \Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [1]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y41_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]));

// Location: M4K_X43_Y41
cycloneii_ram_block \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Controller_inst0|Enable~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1],
\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]}),
	.portaaddr({
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "Datapath:Datapath_inst0|Loader:a1|Fast_Fifo:Fast_Fifo_inst1|Fast_Fifo_128_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell:Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell:Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell:Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell:Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell:Fast_Fifo_2_cell_ints1|Register:Register_inst0|altshift_taps:DataOut_rtl_0|shift_taps_tkm:auto_generated|altsyncram_4d81:altsyncram2|ALTSYNCRAM";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 8;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 4;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 255;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 253;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 4;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 8;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 4;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 255;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 253;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 4;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N26
cycloneii_lcell_comb \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y42_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]));

// Location: LCFF_X42_Y42_N17
cycloneii_lcell_ff \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]));

// Location: LCCOMB_X48_Y41_N0
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y41_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [0]));

// Location: LCCOMB_X48_Y41_N16
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout  = \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [0]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y41_N17
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [0]));

// Location: LCCOMB_X42_Y41_N26
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_int
// s0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y41_N27
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [1]));

// Location: LCCOMB_X42_Y41_N0
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout  = \Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y41_N1
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [1]));

// Location: LCFF_X48_Y41_N21
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3]));

// Location: LCFF_X48_Y41_N25
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5]));

// Location: LCFF_X48_Y41_N29
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7]));

// Location: LCFF_X42_Y42_N25
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [0]));

// Location: LCCOMB_X42_Y42_N2
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y42_N3
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [1]));

// Location: LCFF_X45_Y40_N13
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [0]));

// Location: LCCOMB_X47_Y41_N4
cycloneii_lcell_comb \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout  = 
// \Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y41_N5
cycloneii_lcell_ff \Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller_inst0|Enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [1]));

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Finish~I (
	.datain(\Controller_inst0|Equal2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Finish));
// synopsys translate_off
defparam \Finish~I .input_async_reset = "none";
defparam \Finish~I .input_power_up = "low";
defparam \Finish~I .input_register_mode = "none";
defparam \Finish~I .input_sync_reset = "none";
defparam \Finish~I .oe_async_reset = "none";
defparam \Finish~I .oe_power_up = "low";
defparam \Finish~I .oe_register_mode = "none";
defparam \Finish~I .oe_sync_reset = "none";
defparam \Finish~I .operation_mode = "output";
defparam \Finish~I .output_async_reset = "none";
defparam \Finish~I .output_power_up = "low";
defparam \Finish~I .output_register_mode = "none";
defparam \Finish~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dop~I (
	.datain(\Datapath_inst0|a2|su4|Add0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dop));
// synopsys translate_off
defparam \Dop~I .input_async_reset = "none";
defparam \Dop~I .input_power_up = "low";
defparam \Dop~I .input_register_mode = "none";
defparam \Dop~I .input_sync_reset = "none";
defparam \Dop~I .oe_async_reset = "none";
defparam \Dop~I .oe_power_up = "low";
defparam \Dop~I .oe_register_mode = "none";
defparam \Dop~I .oe_sync_reset = "none";
defparam \Dop~I .operation_mode = "output";
defparam \Dop~I .output_async_reset = "none";
defparam \Dop~I .output_power_up = "low";
defparam \Dop~I .output_register_mode = "none";
defparam \Dop~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isReady~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|isReady~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isReady));
// synopsys translate_off
defparam \isReady~I .input_async_reset = "none";
defparam \isReady~I .input_power_up = "low";
defparam \isReady~I .input_register_mode = "none";
defparam \isReady~I .input_sync_reset = "none";
defparam \isReady~I .oe_async_reset = "none";
defparam \isReady~I .oe_power_up = "low";
defparam \isReady~I .oe_register_mode = "none";
defparam \isReady~I .oe_sync_reset = "none";
defparam \isReady~I .operation_mode = "output";
defparam \isReady~I .output_async_reset = "none";
defparam \isReady~I .output_power_up = "low";
defparam \isReady~I .output_register_mode = "none";
defparam \isReady~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[0]~I (
	.datain(\Datapath_inst0|a2|Gradient[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[0]));
// synopsys translate_off
defparam \Gradient[0]~I .input_async_reset = "none";
defparam \Gradient[0]~I .input_power_up = "low";
defparam \Gradient[0]~I .input_register_mode = "none";
defparam \Gradient[0]~I .input_sync_reset = "none";
defparam \Gradient[0]~I .oe_async_reset = "none";
defparam \Gradient[0]~I .oe_power_up = "low";
defparam \Gradient[0]~I .oe_register_mode = "none";
defparam \Gradient[0]~I .oe_sync_reset = "none";
defparam \Gradient[0]~I .operation_mode = "output";
defparam \Gradient[0]~I .output_async_reset = "none";
defparam \Gradient[0]~I .output_power_up = "low";
defparam \Gradient[0]~I .output_register_mode = "none";
defparam \Gradient[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[1]~I (
	.datain(\Datapath_inst0|a2|Gradient[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[1]));
// synopsys translate_off
defparam \Gradient[1]~I .input_async_reset = "none";
defparam \Gradient[1]~I .input_power_up = "low";
defparam \Gradient[1]~I .input_register_mode = "none";
defparam \Gradient[1]~I .input_sync_reset = "none";
defparam \Gradient[1]~I .oe_async_reset = "none";
defparam \Gradient[1]~I .oe_power_up = "low";
defparam \Gradient[1]~I .oe_register_mode = "none";
defparam \Gradient[1]~I .oe_sync_reset = "none";
defparam \Gradient[1]~I .operation_mode = "output";
defparam \Gradient[1]~I .output_async_reset = "none";
defparam \Gradient[1]~I .output_power_up = "low";
defparam \Gradient[1]~I .output_register_mode = "none";
defparam \Gradient[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[2]~I (
	.datain(\Datapath_inst0|a2|Gradient[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[2]));
// synopsys translate_off
defparam \Gradient[2]~I .input_async_reset = "none";
defparam \Gradient[2]~I .input_power_up = "low";
defparam \Gradient[2]~I .input_register_mode = "none";
defparam \Gradient[2]~I .input_sync_reset = "none";
defparam \Gradient[2]~I .oe_async_reset = "none";
defparam \Gradient[2]~I .oe_power_up = "low";
defparam \Gradient[2]~I .oe_register_mode = "none";
defparam \Gradient[2]~I .oe_sync_reset = "none";
defparam \Gradient[2]~I .operation_mode = "output";
defparam \Gradient[2]~I .output_async_reset = "none";
defparam \Gradient[2]~I .output_power_up = "low";
defparam \Gradient[2]~I .output_register_mode = "none";
defparam \Gradient[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[3]~I (
	.datain(\Datapath_inst0|a2|Gradient[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[3]));
// synopsys translate_off
defparam \Gradient[3]~I .input_async_reset = "none";
defparam \Gradient[3]~I .input_power_up = "low";
defparam \Gradient[3]~I .input_register_mode = "none";
defparam \Gradient[3]~I .input_sync_reset = "none";
defparam \Gradient[3]~I .oe_async_reset = "none";
defparam \Gradient[3]~I .oe_power_up = "low";
defparam \Gradient[3]~I .oe_register_mode = "none";
defparam \Gradient[3]~I .oe_sync_reset = "none";
defparam \Gradient[3]~I .operation_mode = "output";
defparam \Gradient[3]~I .output_async_reset = "none";
defparam \Gradient[3]~I .output_power_up = "low";
defparam \Gradient[3]~I .output_register_mode = "none";
defparam \Gradient[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[4]~I (
	.datain(\Datapath_inst0|a2|Gradient[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[4]));
// synopsys translate_off
defparam \Gradient[4]~I .input_async_reset = "none";
defparam \Gradient[4]~I .input_power_up = "low";
defparam \Gradient[4]~I .input_register_mode = "none";
defparam \Gradient[4]~I .input_sync_reset = "none";
defparam \Gradient[4]~I .oe_async_reset = "none";
defparam \Gradient[4]~I .oe_power_up = "low";
defparam \Gradient[4]~I .oe_register_mode = "none";
defparam \Gradient[4]~I .oe_sync_reset = "none";
defparam \Gradient[4]~I .operation_mode = "output";
defparam \Gradient[4]~I .output_async_reset = "none";
defparam \Gradient[4]~I .output_power_up = "low";
defparam \Gradient[4]~I .output_register_mode = "none";
defparam \Gradient[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[5]~I (
	.datain(\Datapath_inst0|a2|Gradient[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[5]));
// synopsys translate_off
defparam \Gradient[5]~I .input_async_reset = "none";
defparam \Gradient[5]~I .input_power_up = "low";
defparam \Gradient[5]~I .input_register_mode = "none";
defparam \Gradient[5]~I .input_sync_reset = "none";
defparam \Gradient[5]~I .oe_async_reset = "none";
defparam \Gradient[5]~I .oe_power_up = "low";
defparam \Gradient[5]~I .oe_register_mode = "none";
defparam \Gradient[5]~I .oe_sync_reset = "none";
defparam \Gradient[5]~I .operation_mode = "output";
defparam \Gradient[5]~I .output_async_reset = "none";
defparam \Gradient[5]~I .output_power_up = "low";
defparam \Gradient[5]~I .output_register_mode = "none";
defparam \Gradient[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[6]~I (
	.datain(\Datapath_inst0|a2|Gradient[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[6]));
// synopsys translate_off
defparam \Gradient[6]~I .input_async_reset = "none";
defparam \Gradient[6]~I .input_power_up = "low";
defparam \Gradient[6]~I .input_register_mode = "none";
defparam \Gradient[6]~I .input_sync_reset = "none";
defparam \Gradient[6]~I .oe_async_reset = "none";
defparam \Gradient[6]~I .oe_power_up = "low";
defparam \Gradient[6]~I .oe_register_mode = "none";
defparam \Gradient[6]~I .oe_sync_reset = "none";
defparam \Gradient[6]~I .operation_mode = "output";
defparam \Gradient[6]~I .output_async_reset = "none";
defparam \Gradient[6]~I .output_power_up = "low";
defparam \Gradient[6]~I .output_register_mode = "none";
defparam \Gradient[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gradient[7]~I (
	.datain(\Datapath_inst0|a2|Gradient[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gradient[7]));
// synopsys translate_off
defparam \Gradient[7]~I .input_async_reset = "none";
defparam \Gradient[7]~I .input_power_up = "low";
defparam \Gradient[7]~I .input_register_mode = "none";
defparam \Gradient[7]~I .input_sync_reset = "none";
defparam \Gradient[7]~I .oe_async_reset = "none";
defparam \Gradient[7]~I .oe_power_up = "low";
defparam \Gradient[7]~I .oe_register_mode = "none";
defparam \Gradient[7]~I .oe_sync_reset = "none";
defparam \Gradient[7]~I .operation_mode = "output";
defparam \Gradient[7]~I .output_async_reset = "none";
defparam \Gradient[7]~I .output_power_up = "low";
defparam \Gradient[7]~I .output_register_mode = "none";
defparam \Gradient[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_current_state[0]~I (
	.datain(\Controller_inst0|State_inst0|current_state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_current_state[0]));
// synopsys translate_off
defparam \debug_current_state[0]~I .input_async_reset = "none";
defparam \debug_current_state[0]~I .input_power_up = "low";
defparam \debug_current_state[0]~I .input_register_mode = "none";
defparam \debug_current_state[0]~I .input_sync_reset = "none";
defparam \debug_current_state[0]~I .oe_async_reset = "none";
defparam \debug_current_state[0]~I .oe_power_up = "low";
defparam \debug_current_state[0]~I .oe_register_mode = "none";
defparam \debug_current_state[0]~I .oe_sync_reset = "none";
defparam \debug_current_state[0]~I .operation_mode = "output";
defparam \debug_current_state[0]~I .output_async_reset = "none";
defparam \debug_current_state[0]~I .output_power_up = "low";
defparam \debug_current_state[0]~I .output_register_mode = "none";
defparam \debug_current_state[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_current_state[1]~I (
	.datain(\Controller_inst0|State_inst0|current_state [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_current_state[1]));
// synopsys translate_off
defparam \debug_current_state[1]~I .input_async_reset = "none";
defparam \debug_current_state[1]~I .input_power_up = "low";
defparam \debug_current_state[1]~I .input_register_mode = "none";
defparam \debug_current_state[1]~I .input_sync_reset = "none";
defparam \debug_current_state[1]~I .oe_async_reset = "none";
defparam \debug_current_state[1]~I .oe_power_up = "low";
defparam \debug_current_state[1]~I .oe_register_mode = "none";
defparam \debug_current_state[1]~I .oe_sync_reset = "none";
defparam \debug_current_state[1]~I .operation_mode = "output";
defparam \debug_current_state[1]~I .output_async_reset = "none";
defparam \debug_current_state[1]~I .output_power_up = "low";
defparam \debug_current_state[1]~I .output_register_mode = "none";
defparam \debug_current_state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[0]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[0]));
// synopsys translate_off
defparam \debug_Out_Column[0]~I .input_async_reset = "none";
defparam \debug_Out_Column[0]~I .input_power_up = "low";
defparam \debug_Out_Column[0]~I .input_register_mode = "none";
defparam \debug_Out_Column[0]~I .input_sync_reset = "none";
defparam \debug_Out_Column[0]~I .oe_async_reset = "none";
defparam \debug_Out_Column[0]~I .oe_power_up = "low";
defparam \debug_Out_Column[0]~I .oe_register_mode = "none";
defparam \debug_Out_Column[0]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[0]~I .operation_mode = "output";
defparam \debug_Out_Column[0]~I .output_async_reset = "none";
defparam \debug_Out_Column[0]~I .output_power_up = "low";
defparam \debug_Out_Column[0]~I .output_register_mode = "none";
defparam \debug_Out_Column[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[1]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[1]));
// synopsys translate_off
defparam \debug_Out_Column[1]~I .input_async_reset = "none";
defparam \debug_Out_Column[1]~I .input_power_up = "low";
defparam \debug_Out_Column[1]~I .input_register_mode = "none";
defparam \debug_Out_Column[1]~I .input_sync_reset = "none";
defparam \debug_Out_Column[1]~I .oe_async_reset = "none";
defparam \debug_Out_Column[1]~I .oe_power_up = "low";
defparam \debug_Out_Column[1]~I .oe_register_mode = "none";
defparam \debug_Out_Column[1]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[1]~I .operation_mode = "output";
defparam \debug_Out_Column[1]~I .output_async_reset = "none";
defparam \debug_Out_Column[1]~I .output_power_up = "low";
defparam \debug_Out_Column[1]~I .output_register_mode = "none";
defparam \debug_Out_Column[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[2]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[2]));
// synopsys translate_off
defparam \debug_Out_Column[2]~I .input_async_reset = "none";
defparam \debug_Out_Column[2]~I .input_power_up = "low";
defparam \debug_Out_Column[2]~I .input_register_mode = "none";
defparam \debug_Out_Column[2]~I .input_sync_reset = "none";
defparam \debug_Out_Column[2]~I .oe_async_reset = "none";
defparam \debug_Out_Column[2]~I .oe_power_up = "low";
defparam \debug_Out_Column[2]~I .oe_register_mode = "none";
defparam \debug_Out_Column[2]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[2]~I .operation_mode = "output";
defparam \debug_Out_Column[2]~I .output_async_reset = "none";
defparam \debug_Out_Column[2]~I .output_power_up = "low";
defparam \debug_Out_Column[2]~I .output_register_mode = "none";
defparam \debug_Out_Column[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[3]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[3]));
// synopsys translate_off
defparam \debug_Out_Column[3]~I .input_async_reset = "none";
defparam \debug_Out_Column[3]~I .input_power_up = "low";
defparam \debug_Out_Column[3]~I .input_register_mode = "none";
defparam \debug_Out_Column[3]~I .input_sync_reset = "none";
defparam \debug_Out_Column[3]~I .oe_async_reset = "none";
defparam \debug_Out_Column[3]~I .oe_power_up = "low";
defparam \debug_Out_Column[3]~I .oe_register_mode = "none";
defparam \debug_Out_Column[3]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[3]~I .operation_mode = "output";
defparam \debug_Out_Column[3]~I .output_async_reset = "none";
defparam \debug_Out_Column[3]~I .output_power_up = "low";
defparam \debug_Out_Column[3]~I .output_register_mode = "none";
defparam \debug_Out_Column[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[4]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[4]));
// synopsys translate_off
defparam \debug_Out_Column[4]~I .input_async_reset = "none";
defparam \debug_Out_Column[4]~I .input_power_up = "low";
defparam \debug_Out_Column[4]~I .input_register_mode = "none";
defparam \debug_Out_Column[4]~I .input_sync_reset = "none";
defparam \debug_Out_Column[4]~I .oe_async_reset = "none";
defparam \debug_Out_Column[4]~I .oe_power_up = "low";
defparam \debug_Out_Column[4]~I .oe_register_mode = "none";
defparam \debug_Out_Column[4]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[4]~I .operation_mode = "output";
defparam \debug_Out_Column[4]~I .output_async_reset = "none";
defparam \debug_Out_Column[4]~I .output_power_up = "low";
defparam \debug_Out_Column[4]~I .output_register_mode = "none";
defparam \debug_Out_Column[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[5]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[5]));
// synopsys translate_off
defparam \debug_Out_Column[5]~I .input_async_reset = "none";
defparam \debug_Out_Column[5]~I .input_power_up = "low";
defparam \debug_Out_Column[5]~I .input_register_mode = "none";
defparam \debug_Out_Column[5]~I .input_sync_reset = "none";
defparam \debug_Out_Column[5]~I .oe_async_reset = "none";
defparam \debug_Out_Column[5]~I .oe_power_up = "low";
defparam \debug_Out_Column[5]~I .oe_register_mode = "none";
defparam \debug_Out_Column[5]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[5]~I .operation_mode = "output";
defparam \debug_Out_Column[5]~I .output_async_reset = "none";
defparam \debug_Out_Column[5]~I .output_power_up = "low";
defparam \debug_Out_Column[5]~I .output_register_mode = "none";
defparam \debug_Out_Column[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[6]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[6]));
// synopsys translate_off
defparam \debug_Out_Column[6]~I .input_async_reset = "none";
defparam \debug_Out_Column[6]~I .input_power_up = "low";
defparam \debug_Out_Column[6]~I .input_register_mode = "none";
defparam \debug_Out_Column[6]~I .input_sync_reset = "none";
defparam \debug_Out_Column[6]~I .oe_async_reset = "none";
defparam \debug_Out_Column[6]~I .oe_power_up = "low";
defparam \debug_Out_Column[6]~I .oe_register_mode = "none";
defparam \debug_Out_Column[6]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[6]~I .operation_mode = "output";
defparam \debug_Out_Column[6]~I .output_async_reset = "none";
defparam \debug_Out_Column[6]~I .output_power_up = "low";
defparam \debug_Out_Column[6]~I .output_register_mode = "none";
defparam \debug_Out_Column[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Column[7]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Column[7]));
// synopsys translate_off
defparam \debug_Out_Column[7]~I .input_async_reset = "none";
defparam \debug_Out_Column[7]~I .input_power_up = "low";
defparam \debug_Out_Column[7]~I .input_register_mode = "none";
defparam \debug_Out_Column[7]~I .input_sync_reset = "none";
defparam \debug_Out_Column[7]~I .oe_async_reset = "none";
defparam \debug_Out_Column[7]~I .oe_power_up = "low";
defparam \debug_Out_Column[7]~I .oe_register_mode = "none";
defparam \debug_Out_Column[7]~I .oe_sync_reset = "none";
defparam \debug_Out_Column[7]~I .operation_mode = "output";
defparam \debug_Out_Column[7]~I .output_async_reset = "none";
defparam \debug_Out_Column[7]~I .output_power_up = "low";
defparam \debug_Out_Column[7]~I .output_register_mode = "none";
defparam \debug_Out_Column[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[0]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[0]));
// synopsys translate_off
defparam \debug_Out_Row[0]~I .input_async_reset = "none";
defparam \debug_Out_Row[0]~I .input_power_up = "low";
defparam \debug_Out_Row[0]~I .input_register_mode = "none";
defparam \debug_Out_Row[0]~I .input_sync_reset = "none";
defparam \debug_Out_Row[0]~I .oe_async_reset = "none";
defparam \debug_Out_Row[0]~I .oe_power_up = "low";
defparam \debug_Out_Row[0]~I .oe_register_mode = "none";
defparam \debug_Out_Row[0]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[0]~I .operation_mode = "output";
defparam \debug_Out_Row[0]~I .output_async_reset = "none";
defparam \debug_Out_Row[0]~I .output_power_up = "low";
defparam \debug_Out_Row[0]~I .output_register_mode = "none";
defparam \debug_Out_Row[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[1]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[1]));
// synopsys translate_off
defparam \debug_Out_Row[1]~I .input_async_reset = "none";
defparam \debug_Out_Row[1]~I .input_power_up = "low";
defparam \debug_Out_Row[1]~I .input_register_mode = "none";
defparam \debug_Out_Row[1]~I .input_sync_reset = "none";
defparam \debug_Out_Row[1]~I .oe_async_reset = "none";
defparam \debug_Out_Row[1]~I .oe_power_up = "low";
defparam \debug_Out_Row[1]~I .oe_register_mode = "none";
defparam \debug_Out_Row[1]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[1]~I .operation_mode = "output";
defparam \debug_Out_Row[1]~I .output_async_reset = "none";
defparam \debug_Out_Row[1]~I .output_power_up = "low";
defparam \debug_Out_Row[1]~I .output_register_mode = "none";
defparam \debug_Out_Row[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[2]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[2]));
// synopsys translate_off
defparam \debug_Out_Row[2]~I .input_async_reset = "none";
defparam \debug_Out_Row[2]~I .input_power_up = "low";
defparam \debug_Out_Row[2]~I .input_register_mode = "none";
defparam \debug_Out_Row[2]~I .input_sync_reset = "none";
defparam \debug_Out_Row[2]~I .oe_async_reset = "none";
defparam \debug_Out_Row[2]~I .oe_power_up = "low";
defparam \debug_Out_Row[2]~I .oe_register_mode = "none";
defparam \debug_Out_Row[2]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[2]~I .operation_mode = "output";
defparam \debug_Out_Row[2]~I .output_async_reset = "none";
defparam \debug_Out_Row[2]~I .output_power_up = "low";
defparam \debug_Out_Row[2]~I .output_register_mode = "none";
defparam \debug_Out_Row[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[3]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[3]));
// synopsys translate_off
defparam \debug_Out_Row[3]~I .input_async_reset = "none";
defparam \debug_Out_Row[3]~I .input_power_up = "low";
defparam \debug_Out_Row[3]~I .input_register_mode = "none";
defparam \debug_Out_Row[3]~I .input_sync_reset = "none";
defparam \debug_Out_Row[3]~I .oe_async_reset = "none";
defparam \debug_Out_Row[3]~I .oe_power_up = "low";
defparam \debug_Out_Row[3]~I .oe_register_mode = "none";
defparam \debug_Out_Row[3]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[3]~I .operation_mode = "output";
defparam \debug_Out_Row[3]~I .output_async_reset = "none";
defparam \debug_Out_Row[3]~I .output_power_up = "low";
defparam \debug_Out_Row[3]~I .output_register_mode = "none";
defparam \debug_Out_Row[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[4]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[4]));
// synopsys translate_off
defparam \debug_Out_Row[4]~I .input_async_reset = "none";
defparam \debug_Out_Row[4]~I .input_power_up = "low";
defparam \debug_Out_Row[4]~I .input_register_mode = "none";
defparam \debug_Out_Row[4]~I .input_sync_reset = "none";
defparam \debug_Out_Row[4]~I .oe_async_reset = "none";
defparam \debug_Out_Row[4]~I .oe_power_up = "low";
defparam \debug_Out_Row[4]~I .oe_register_mode = "none";
defparam \debug_Out_Row[4]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[4]~I .operation_mode = "output";
defparam \debug_Out_Row[4]~I .output_async_reset = "none";
defparam \debug_Out_Row[4]~I .output_power_up = "low";
defparam \debug_Out_Row[4]~I .output_register_mode = "none";
defparam \debug_Out_Row[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[5]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[5]));
// synopsys translate_off
defparam \debug_Out_Row[5]~I .input_async_reset = "none";
defparam \debug_Out_Row[5]~I .input_power_up = "low";
defparam \debug_Out_Row[5]~I .input_register_mode = "none";
defparam \debug_Out_Row[5]~I .input_sync_reset = "none";
defparam \debug_Out_Row[5]~I .oe_async_reset = "none";
defparam \debug_Out_Row[5]~I .oe_power_up = "low";
defparam \debug_Out_Row[5]~I .oe_register_mode = "none";
defparam \debug_Out_Row[5]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[5]~I .operation_mode = "output";
defparam \debug_Out_Row[5]~I .output_async_reset = "none";
defparam \debug_Out_Row[5]~I .output_power_up = "low";
defparam \debug_Out_Row[5]~I .output_register_mode = "none";
defparam \debug_Out_Row[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[6]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[6]));
// synopsys translate_off
defparam \debug_Out_Row[6]~I .input_async_reset = "none";
defparam \debug_Out_Row[6]~I .input_power_up = "low";
defparam \debug_Out_Row[6]~I .input_register_mode = "none";
defparam \debug_Out_Row[6]~I .input_sync_reset = "none";
defparam \debug_Out_Row[6]~I .oe_async_reset = "none";
defparam \debug_Out_Row[6]~I .oe_power_up = "low";
defparam \debug_Out_Row[6]~I .oe_register_mode = "none";
defparam \debug_Out_Row[6]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[6]~I .operation_mode = "output";
defparam \debug_Out_Row[6]~I .output_async_reset = "none";
defparam \debug_Out_Row[6]~I .output_power_up = "low";
defparam \debug_Out_Row[6]~I .output_register_mode = "none";
defparam \debug_Out_Row[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \debug_Out_Row[7]~I (
	.datain(!\Datapath_inst0|a1|Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(debug_Out_Row[7]));
// synopsys translate_off
defparam \debug_Out_Row[7]~I .input_async_reset = "none";
defparam \debug_Out_Row[7]~I .input_power_up = "low";
defparam \debug_Out_Row[7]~I .input_register_mode = "none";
defparam \debug_Out_Row[7]~I .input_sync_reset = "none";
defparam \debug_Out_Row[7]~I .oe_async_reset = "none";
defparam \debug_Out_Row[7]~I .oe_power_up = "low";
defparam \debug_Out_Row[7]~I .oe_register_mode = "none";
defparam \debug_Out_Row[7]~I .oe_sync_reset = "none";
defparam \debug_Out_Row[7]~I .operation_mode = "output";
defparam \debug_Out_Row[7]~I .output_async_reset = "none";
defparam \debug_Out_Row[7]~I .output_power_up = "low";
defparam \debug_Out_Row[7]~I .output_register_mode = "none";
defparam \debug_Out_Row[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isPadding~I (
	.datain(\Datapath_inst0|Input_selector_inst0|Padding_inst0|Padding_comparator_inst0|Result~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isPadding));
// synopsys translate_off
defparam \isPadding~I .input_async_reset = "none";
defparam \isPadding~I .input_power_up = "low";
defparam \isPadding~I .input_register_mode = "none";
defparam \isPadding~I .input_sync_reset = "none";
defparam \isPadding~I .oe_async_reset = "none";
defparam \isPadding~I .oe_power_up = "low";
defparam \isPadding~I .oe_register_mode = "none";
defparam \isPadding~I .oe_sync_reset = "none";
defparam \isPadding~I .operation_mode = "output";
defparam \isPadding~I .output_async_reset = "none";
defparam \isPadding~I .output_power_up = "low";
defparam \isPadding~I .output_register_mode = "none";
defparam \isPadding~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[0]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[0]));
// synopsys translate_off
defparam \OutTemp0[0]~I .input_async_reset = "none";
defparam \OutTemp0[0]~I .input_power_up = "low";
defparam \OutTemp0[0]~I .input_register_mode = "none";
defparam \OutTemp0[0]~I .input_sync_reset = "none";
defparam \OutTemp0[0]~I .oe_async_reset = "none";
defparam \OutTemp0[0]~I .oe_power_up = "low";
defparam \OutTemp0[0]~I .oe_register_mode = "none";
defparam \OutTemp0[0]~I .oe_sync_reset = "none";
defparam \OutTemp0[0]~I .operation_mode = "output";
defparam \OutTemp0[0]~I .output_async_reset = "none";
defparam \OutTemp0[0]~I .output_power_up = "low";
defparam \OutTemp0[0]~I .output_register_mode = "none";
defparam \OutTemp0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[1]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[1]));
// synopsys translate_off
defparam \OutTemp0[1]~I .input_async_reset = "none";
defparam \OutTemp0[1]~I .input_power_up = "low";
defparam \OutTemp0[1]~I .input_register_mode = "none";
defparam \OutTemp0[1]~I .input_sync_reset = "none";
defparam \OutTemp0[1]~I .oe_async_reset = "none";
defparam \OutTemp0[1]~I .oe_power_up = "low";
defparam \OutTemp0[1]~I .oe_register_mode = "none";
defparam \OutTemp0[1]~I .oe_sync_reset = "none";
defparam \OutTemp0[1]~I .operation_mode = "output";
defparam \OutTemp0[1]~I .output_async_reset = "none";
defparam \OutTemp0[1]~I .output_power_up = "low";
defparam \OutTemp0[1]~I .output_register_mode = "none";
defparam \OutTemp0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[2]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[2]));
// synopsys translate_off
defparam \OutTemp0[2]~I .input_async_reset = "none";
defparam \OutTemp0[2]~I .input_power_up = "low";
defparam \OutTemp0[2]~I .input_register_mode = "none";
defparam \OutTemp0[2]~I .input_sync_reset = "none";
defparam \OutTemp0[2]~I .oe_async_reset = "none";
defparam \OutTemp0[2]~I .oe_power_up = "low";
defparam \OutTemp0[2]~I .oe_register_mode = "none";
defparam \OutTemp0[2]~I .oe_sync_reset = "none";
defparam \OutTemp0[2]~I .operation_mode = "output";
defparam \OutTemp0[2]~I .output_async_reset = "none";
defparam \OutTemp0[2]~I .output_power_up = "low";
defparam \OutTemp0[2]~I .output_register_mode = "none";
defparam \OutTemp0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[3]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[3]));
// synopsys translate_off
defparam \OutTemp0[3]~I .input_async_reset = "none";
defparam \OutTemp0[3]~I .input_power_up = "low";
defparam \OutTemp0[3]~I .input_register_mode = "none";
defparam \OutTemp0[3]~I .input_sync_reset = "none";
defparam \OutTemp0[3]~I .oe_async_reset = "none";
defparam \OutTemp0[3]~I .oe_power_up = "low";
defparam \OutTemp0[3]~I .oe_register_mode = "none";
defparam \OutTemp0[3]~I .oe_sync_reset = "none";
defparam \OutTemp0[3]~I .operation_mode = "output";
defparam \OutTemp0[3]~I .output_async_reset = "none";
defparam \OutTemp0[3]~I .output_power_up = "low";
defparam \OutTemp0[3]~I .output_register_mode = "none";
defparam \OutTemp0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[4]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[4]));
// synopsys translate_off
defparam \OutTemp0[4]~I .input_async_reset = "none";
defparam \OutTemp0[4]~I .input_power_up = "low";
defparam \OutTemp0[4]~I .input_register_mode = "none";
defparam \OutTemp0[4]~I .input_sync_reset = "none";
defparam \OutTemp0[4]~I .oe_async_reset = "none";
defparam \OutTemp0[4]~I .oe_power_up = "low";
defparam \OutTemp0[4]~I .oe_register_mode = "none";
defparam \OutTemp0[4]~I .oe_sync_reset = "none";
defparam \OutTemp0[4]~I .operation_mode = "output";
defparam \OutTemp0[4]~I .output_async_reset = "none";
defparam \OutTemp0[4]~I .output_power_up = "low";
defparam \OutTemp0[4]~I .output_register_mode = "none";
defparam \OutTemp0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[5]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[5]));
// synopsys translate_off
defparam \OutTemp0[5]~I .input_async_reset = "none";
defparam \OutTemp0[5]~I .input_power_up = "low";
defparam \OutTemp0[5]~I .input_register_mode = "none";
defparam \OutTemp0[5]~I .input_sync_reset = "none";
defparam \OutTemp0[5]~I .oe_async_reset = "none";
defparam \OutTemp0[5]~I .oe_power_up = "low";
defparam \OutTemp0[5]~I .oe_register_mode = "none";
defparam \OutTemp0[5]~I .oe_sync_reset = "none";
defparam \OutTemp0[5]~I .operation_mode = "output";
defparam \OutTemp0[5]~I .output_async_reset = "none";
defparam \OutTemp0[5]~I .output_power_up = "low";
defparam \OutTemp0[5]~I .output_register_mode = "none";
defparam \OutTemp0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[6]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[6]));
// synopsys translate_off
defparam \OutTemp0[6]~I .input_async_reset = "none";
defparam \OutTemp0[6]~I .input_power_up = "low";
defparam \OutTemp0[6]~I .input_register_mode = "none";
defparam \OutTemp0[6]~I .input_sync_reset = "none";
defparam \OutTemp0[6]~I .oe_async_reset = "none";
defparam \OutTemp0[6]~I .oe_power_up = "low";
defparam \OutTemp0[6]~I .oe_register_mode = "none";
defparam \OutTemp0[6]~I .oe_sync_reset = "none";
defparam \OutTemp0[6]~I .operation_mode = "output";
defparam \OutTemp0[6]~I .output_async_reset = "none";
defparam \OutTemp0[6]~I .output_power_up = "low";
defparam \OutTemp0[6]~I .output_register_mode = "none";
defparam \OutTemp0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp0[7]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp0[7]));
// synopsys translate_off
defparam \OutTemp0[7]~I .input_async_reset = "none";
defparam \OutTemp0[7]~I .input_power_up = "low";
defparam \OutTemp0[7]~I .input_register_mode = "none";
defparam \OutTemp0[7]~I .input_sync_reset = "none";
defparam \OutTemp0[7]~I .oe_async_reset = "none";
defparam \OutTemp0[7]~I .oe_power_up = "low";
defparam \OutTemp0[7]~I .oe_register_mode = "none";
defparam \OutTemp0[7]~I .oe_sync_reset = "none";
defparam \OutTemp0[7]~I .operation_mode = "output";
defparam \OutTemp0[7]~I .output_async_reset = "none";
defparam \OutTemp0[7]~I .output_power_up = "low";
defparam \OutTemp0[7]~I .output_register_mode = "none";
defparam \OutTemp0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[0]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[0]));
// synopsys translate_off
defparam \OutTemp1[0]~I .input_async_reset = "none";
defparam \OutTemp1[0]~I .input_power_up = "low";
defparam \OutTemp1[0]~I .input_register_mode = "none";
defparam \OutTemp1[0]~I .input_sync_reset = "none";
defparam \OutTemp1[0]~I .oe_async_reset = "none";
defparam \OutTemp1[0]~I .oe_power_up = "low";
defparam \OutTemp1[0]~I .oe_register_mode = "none";
defparam \OutTemp1[0]~I .oe_sync_reset = "none";
defparam \OutTemp1[0]~I .operation_mode = "output";
defparam \OutTemp1[0]~I .output_async_reset = "none";
defparam \OutTemp1[0]~I .output_power_up = "low";
defparam \OutTemp1[0]~I .output_register_mode = "none";
defparam \OutTemp1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[1]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[1]));
// synopsys translate_off
defparam \OutTemp1[1]~I .input_async_reset = "none";
defparam \OutTemp1[1]~I .input_power_up = "low";
defparam \OutTemp1[1]~I .input_register_mode = "none";
defparam \OutTemp1[1]~I .input_sync_reset = "none";
defparam \OutTemp1[1]~I .oe_async_reset = "none";
defparam \OutTemp1[1]~I .oe_power_up = "low";
defparam \OutTemp1[1]~I .oe_register_mode = "none";
defparam \OutTemp1[1]~I .oe_sync_reset = "none";
defparam \OutTemp1[1]~I .operation_mode = "output";
defparam \OutTemp1[1]~I .output_async_reset = "none";
defparam \OutTemp1[1]~I .output_power_up = "low";
defparam \OutTemp1[1]~I .output_register_mode = "none";
defparam \OutTemp1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[2]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[2]));
// synopsys translate_off
defparam \OutTemp1[2]~I .input_async_reset = "none";
defparam \OutTemp1[2]~I .input_power_up = "low";
defparam \OutTemp1[2]~I .input_register_mode = "none";
defparam \OutTemp1[2]~I .input_sync_reset = "none";
defparam \OutTemp1[2]~I .oe_async_reset = "none";
defparam \OutTemp1[2]~I .oe_power_up = "low";
defparam \OutTemp1[2]~I .oe_register_mode = "none";
defparam \OutTemp1[2]~I .oe_sync_reset = "none";
defparam \OutTemp1[2]~I .operation_mode = "output";
defparam \OutTemp1[2]~I .output_async_reset = "none";
defparam \OutTemp1[2]~I .output_power_up = "low";
defparam \OutTemp1[2]~I .output_register_mode = "none";
defparam \OutTemp1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[3]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[3]));
// synopsys translate_off
defparam \OutTemp1[3]~I .input_async_reset = "none";
defparam \OutTemp1[3]~I .input_power_up = "low";
defparam \OutTemp1[3]~I .input_register_mode = "none";
defparam \OutTemp1[3]~I .input_sync_reset = "none";
defparam \OutTemp1[3]~I .oe_async_reset = "none";
defparam \OutTemp1[3]~I .oe_power_up = "low";
defparam \OutTemp1[3]~I .oe_register_mode = "none";
defparam \OutTemp1[3]~I .oe_sync_reset = "none";
defparam \OutTemp1[3]~I .operation_mode = "output";
defparam \OutTemp1[3]~I .output_async_reset = "none";
defparam \OutTemp1[3]~I .output_power_up = "low";
defparam \OutTemp1[3]~I .output_register_mode = "none";
defparam \OutTemp1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[4]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[4]));
// synopsys translate_off
defparam \OutTemp1[4]~I .input_async_reset = "none";
defparam \OutTemp1[4]~I .input_power_up = "low";
defparam \OutTemp1[4]~I .input_register_mode = "none";
defparam \OutTemp1[4]~I .input_sync_reset = "none";
defparam \OutTemp1[4]~I .oe_async_reset = "none";
defparam \OutTemp1[4]~I .oe_power_up = "low";
defparam \OutTemp1[4]~I .oe_register_mode = "none";
defparam \OutTemp1[4]~I .oe_sync_reset = "none";
defparam \OutTemp1[4]~I .operation_mode = "output";
defparam \OutTemp1[4]~I .output_async_reset = "none";
defparam \OutTemp1[4]~I .output_power_up = "low";
defparam \OutTemp1[4]~I .output_register_mode = "none";
defparam \OutTemp1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[5]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[5]));
// synopsys translate_off
defparam \OutTemp1[5]~I .input_async_reset = "none";
defparam \OutTemp1[5]~I .input_power_up = "low";
defparam \OutTemp1[5]~I .input_register_mode = "none";
defparam \OutTemp1[5]~I .input_sync_reset = "none";
defparam \OutTemp1[5]~I .oe_async_reset = "none";
defparam \OutTemp1[5]~I .oe_power_up = "low";
defparam \OutTemp1[5]~I .oe_register_mode = "none";
defparam \OutTemp1[5]~I .oe_sync_reset = "none";
defparam \OutTemp1[5]~I .operation_mode = "output";
defparam \OutTemp1[5]~I .output_async_reset = "none";
defparam \OutTemp1[5]~I .output_power_up = "low";
defparam \OutTemp1[5]~I .output_register_mode = "none";
defparam \OutTemp1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[6]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[6]));
// synopsys translate_off
defparam \OutTemp1[6]~I .input_async_reset = "none";
defparam \OutTemp1[6]~I .input_power_up = "low";
defparam \OutTemp1[6]~I .input_register_mode = "none";
defparam \OutTemp1[6]~I .input_sync_reset = "none";
defparam \OutTemp1[6]~I .oe_async_reset = "none";
defparam \OutTemp1[6]~I .oe_power_up = "low";
defparam \OutTemp1[6]~I .oe_register_mode = "none";
defparam \OutTemp1[6]~I .oe_sync_reset = "none";
defparam \OutTemp1[6]~I .operation_mode = "output";
defparam \OutTemp1[6]~I .output_async_reset = "none";
defparam \OutTemp1[6]~I .output_power_up = "low";
defparam \OutTemp1[6]~I .output_register_mode = "none";
defparam \OutTemp1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp1[7]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst2|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp1[7]));
// synopsys translate_off
defparam \OutTemp1[7]~I .input_async_reset = "none";
defparam \OutTemp1[7]~I .input_power_up = "low";
defparam \OutTemp1[7]~I .input_register_mode = "none";
defparam \OutTemp1[7]~I .input_sync_reset = "none";
defparam \OutTemp1[7]~I .oe_async_reset = "none";
defparam \OutTemp1[7]~I .oe_power_up = "low";
defparam \OutTemp1[7]~I .oe_register_mode = "none";
defparam \OutTemp1[7]~I .oe_sync_reset = "none";
defparam \OutTemp1[7]~I .operation_mode = "output";
defparam \OutTemp1[7]~I .output_async_reset = "none";
defparam \OutTemp1[7]~I .output_power_up = "low";
defparam \OutTemp1[7]~I .output_register_mode = "none";
defparam \OutTemp1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[0]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[0]));
// synopsys translate_off
defparam \OutTemp2[0]~I .input_async_reset = "none";
defparam \OutTemp2[0]~I .input_power_up = "low";
defparam \OutTemp2[0]~I .input_register_mode = "none";
defparam \OutTemp2[0]~I .input_sync_reset = "none";
defparam \OutTemp2[0]~I .oe_async_reset = "none";
defparam \OutTemp2[0]~I .oe_power_up = "low";
defparam \OutTemp2[0]~I .oe_register_mode = "none";
defparam \OutTemp2[0]~I .oe_sync_reset = "none";
defparam \OutTemp2[0]~I .operation_mode = "output";
defparam \OutTemp2[0]~I .output_async_reset = "none";
defparam \OutTemp2[0]~I .output_power_up = "low";
defparam \OutTemp2[0]~I .output_register_mode = "none";
defparam \OutTemp2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[1]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[1]));
// synopsys translate_off
defparam \OutTemp2[1]~I .input_async_reset = "none";
defparam \OutTemp2[1]~I .input_power_up = "low";
defparam \OutTemp2[1]~I .input_register_mode = "none";
defparam \OutTemp2[1]~I .input_sync_reset = "none";
defparam \OutTemp2[1]~I .oe_async_reset = "none";
defparam \OutTemp2[1]~I .oe_power_up = "low";
defparam \OutTemp2[1]~I .oe_register_mode = "none";
defparam \OutTemp2[1]~I .oe_sync_reset = "none";
defparam \OutTemp2[1]~I .operation_mode = "output";
defparam \OutTemp2[1]~I .output_async_reset = "none";
defparam \OutTemp2[1]~I .output_power_up = "low";
defparam \OutTemp2[1]~I .output_register_mode = "none";
defparam \OutTemp2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[2]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[2]));
// synopsys translate_off
defparam \OutTemp2[2]~I .input_async_reset = "none";
defparam \OutTemp2[2]~I .input_power_up = "low";
defparam \OutTemp2[2]~I .input_register_mode = "none";
defparam \OutTemp2[2]~I .input_sync_reset = "none";
defparam \OutTemp2[2]~I .oe_async_reset = "none";
defparam \OutTemp2[2]~I .oe_power_up = "low";
defparam \OutTemp2[2]~I .oe_register_mode = "none";
defparam \OutTemp2[2]~I .oe_sync_reset = "none";
defparam \OutTemp2[2]~I .operation_mode = "output";
defparam \OutTemp2[2]~I .output_async_reset = "none";
defparam \OutTemp2[2]~I .output_power_up = "low";
defparam \OutTemp2[2]~I .output_register_mode = "none";
defparam \OutTemp2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[3]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[3]));
// synopsys translate_off
defparam \OutTemp2[3]~I .input_async_reset = "none";
defparam \OutTemp2[3]~I .input_power_up = "low";
defparam \OutTemp2[3]~I .input_register_mode = "none";
defparam \OutTemp2[3]~I .input_sync_reset = "none";
defparam \OutTemp2[3]~I .oe_async_reset = "none";
defparam \OutTemp2[3]~I .oe_power_up = "low";
defparam \OutTemp2[3]~I .oe_register_mode = "none";
defparam \OutTemp2[3]~I .oe_sync_reset = "none";
defparam \OutTemp2[3]~I .operation_mode = "output";
defparam \OutTemp2[3]~I .output_async_reset = "none";
defparam \OutTemp2[3]~I .output_power_up = "low";
defparam \OutTemp2[3]~I .output_register_mode = "none";
defparam \OutTemp2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[4]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[4]));
// synopsys translate_off
defparam \OutTemp2[4]~I .input_async_reset = "none";
defparam \OutTemp2[4]~I .input_power_up = "low";
defparam \OutTemp2[4]~I .input_register_mode = "none";
defparam \OutTemp2[4]~I .input_sync_reset = "none";
defparam \OutTemp2[4]~I .oe_async_reset = "none";
defparam \OutTemp2[4]~I .oe_power_up = "low";
defparam \OutTemp2[4]~I .oe_register_mode = "none";
defparam \OutTemp2[4]~I .oe_sync_reset = "none";
defparam \OutTemp2[4]~I .operation_mode = "output";
defparam \OutTemp2[4]~I .output_async_reset = "none";
defparam \OutTemp2[4]~I .output_power_up = "low";
defparam \OutTemp2[4]~I .output_register_mode = "none";
defparam \OutTemp2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[5]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[5]));
// synopsys translate_off
defparam \OutTemp2[5]~I .input_async_reset = "none";
defparam \OutTemp2[5]~I .input_power_up = "low";
defparam \OutTemp2[5]~I .input_register_mode = "none";
defparam \OutTemp2[5]~I .input_sync_reset = "none";
defparam \OutTemp2[5]~I .oe_async_reset = "none";
defparam \OutTemp2[5]~I .oe_power_up = "low";
defparam \OutTemp2[5]~I .oe_register_mode = "none";
defparam \OutTemp2[5]~I .oe_sync_reset = "none";
defparam \OutTemp2[5]~I .operation_mode = "output";
defparam \OutTemp2[5]~I .output_async_reset = "none";
defparam \OutTemp2[5]~I .output_power_up = "low";
defparam \OutTemp2[5]~I .output_register_mode = "none";
defparam \OutTemp2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[6]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[6]));
// synopsys translate_off
defparam \OutTemp2[6]~I .input_async_reset = "none";
defparam \OutTemp2[6]~I .input_power_up = "low";
defparam \OutTemp2[6]~I .input_register_mode = "none";
defparam \OutTemp2[6]~I .input_sync_reset = "none";
defparam \OutTemp2[6]~I .oe_async_reset = "none";
defparam \OutTemp2[6]~I .oe_power_up = "low";
defparam \OutTemp2[6]~I .oe_register_mode = "none";
defparam \OutTemp2[6]~I .oe_sync_reset = "none";
defparam \OutTemp2[6]~I .operation_mode = "output";
defparam \OutTemp2[6]~I .output_async_reset = "none";
defparam \OutTemp2[6]~I .output_power_up = "low";
defparam \OutTemp2[6]~I .output_register_mode = "none";
defparam \OutTemp2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp2[7]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp2[7]));
// synopsys translate_off
defparam \OutTemp2[7]~I .input_async_reset = "none";
defparam \OutTemp2[7]~I .input_power_up = "low";
defparam \OutTemp2[7]~I .input_register_mode = "none";
defparam \OutTemp2[7]~I .input_sync_reset = "none";
defparam \OutTemp2[7]~I .oe_async_reset = "none";
defparam \OutTemp2[7]~I .oe_power_up = "low";
defparam \OutTemp2[7]~I .oe_register_mode = "none";
defparam \OutTemp2[7]~I .oe_sync_reset = "none";
defparam \OutTemp2[7]~I .operation_mode = "output";
defparam \OutTemp2[7]~I .output_async_reset = "none";
defparam \OutTemp2[7]~I .output_power_up = "low";
defparam \OutTemp2[7]~I .output_register_mode = "none";
defparam \OutTemp2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[0]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[0]));
// synopsys translate_off
defparam \OutTemp3[0]~I .input_async_reset = "none";
defparam \OutTemp3[0]~I .input_power_up = "low";
defparam \OutTemp3[0]~I .input_register_mode = "none";
defparam \OutTemp3[0]~I .input_sync_reset = "none";
defparam \OutTemp3[0]~I .oe_async_reset = "none";
defparam \OutTemp3[0]~I .oe_power_up = "low";
defparam \OutTemp3[0]~I .oe_register_mode = "none";
defparam \OutTemp3[0]~I .oe_sync_reset = "none";
defparam \OutTemp3[0]~I .operation_mode = "output";
defparam \OutTemp3[0]~I .output_async_reset = "none";
defparam \OutTemp3[0]~I .output_power_up = "low";
defparam \OutTemp3[0]~I .output_register_mode = "none";
defparam \OutTemp3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[1]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[1]));
// synopsys translate_off
defparam \OutTemp3[1]~I .input_async_reset = "none";
defparam \OutTemp3[1]~I .input_power_up = "low";
defparam \OutTemp3[1]~I .input_register_mode = "none";
defparam \OutTemp3[1]~I .input_sync_reset = "none";
defparam \OutTemp3[1]~I .oe_async_reset = "none";
defparam \OutTemp3[1]~I .oe_power_up = "low";
defparam \OutTemp3[1]~I .oe_register_mode = "none";
defparam \OutTemp3[1]~I .oe_sync_reset = "none";
defparam \OutTemp3[1]~I .operation_mode = "output";
defparam \OutTemp3[1]~I .output_async_reset = "none";
defparam \OutTemp3[1]~I .output_power_up = "low";
defparam \OutTemp3[1]~I .output_register_mode = "none";
defparam \OutTemp3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[2]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[2]));
// synopsys translate_off
defparam \OutTemp3[2]~I .input_async_reset = "none";
defparam \OutTemp3[2]~I .input_power_up = "low";
defparam \OutTemp3[2]~I .input_register_mode = "none";
defparam \OutTemp3[2]~I .input_sync_reset = "none";
defparam \OutTemp3[2]~I .oe_async_reset = "none";
defparam \OutTemp3[2]~I .oe_power_up = "low";
defparam \OutTemp3[2]~I .oe_register_mode = "none";
defparam \OutTemp3[2]~I .oe_sync_reset = "none";
defparam \OutTemp3[2]~I .operation_mode = "output";
defparam \OutTemp3[2]~I .output_async_reset = "none";
defparam \OutTemp3[2]~I .output_power_up = "low";
defparam \OutTemp3[2]~I .output_register_mode = "none";
defparam \OutTemp3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[3]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[3]));
// synopsys translate_off
defparam \OutTemp3[3]~I .input_async_reset = "none";
defparam \OutTemp3[3]~I .input_power_up = "low";
defparam \OutTemp3[3]~I .input_register_mode = "none";
defparam \OutTemp3[3]~I .input_sync_reset = "none";
defparam \OutTemp3[3]~I .oe_async_reset = "none";
defparam \OutTemp3[3]~I .oe_power_up = "low";
defparam \OutTemp3[3]~I .oe_register_mode = "none";
defparam \OutTemp3[3]~I .oe_sync_reset = "none";
defparam \OutTemp3[3]~I .operation_mode = "output";
defparam \OutTemp3[3]~I .output_async_reset = "none";
defparam \OutTemp3[3]~I .output_power_up = "low";
defparam \OutTemp3[3]~I .output_register_mode = "none";
defparam \OutTemp3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[4]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[4]));
// synopsys translate_off
defparam \OutTemp3[4]~I .input_async_reset = "none";
defparam \OutTemp3[4]~I .input_power_up = "low";
defparam \OutTemp3[4]~I .input_register_mode = "none";
defparam \OutTemp3[4]~I .input_sync_reset = "none";
defparam \OutTemp3[4]~I .oe_async_reset = "none";
defparam \OutTemp3[4]~I .oe_power_up = "low";
defparam \OutTemp3[4]~I .oe_register_mode = "none";
defparam \OutTemp3[4]~I .oe_sync_reset = "none";
defparam \OutTemp3[4]~I .operation_mode = "output";
defparam \OutTemp3[4]~I .output_async_reset = "none";
defparam \OutTemp3[4]~I .output_power_up = "low";
defparam \OutTemp3[4]~I .output_register_mode = "none";
defparam \OutTemp3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[5]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[5]));
// synopsys translate_off
defparam \OutTemp3[5]~I .input_async_reset = "none";
defparam \OutTemp3[5]~I .input_power_up = "low";
defparam \OutTemp3[5]~I .input_register_mode = "none";
defparam \OutTemp3[5]~I .input_sync_reset = "none";
defparam \OutTemp3[5]~I .oe_async_reset = "none";
defparam \OutTemp3[5]~I .oe_power_up = "low";
defparam \OutTemp3[5]~I .oe_register_mode = "none";
defparam \OutTemp3[5]~I .oe_sync_reset = "none";
defparam \OutTemp3[5]~I .operation_mode = "output";
defparam \OutTemp3[5]~I .output_async_reset = "none";
defparam \OutTemp3[5]~I .output_power_up = "low";
defparam \OutTemp3[5]~I .output_register_mode = "none";
defparam \OutTemp3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[6]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[6]));
// synopsys translate_off
defparam \OutTemp3[6]~I .input_async_reset = "none";
defparam \OutTemp3[6]~I .input_power_up = "low";
defparam \OutTemp3[6]~I .input_register_mode = "none";
defparam \OutTemp3[6]~I .input_sync_reset = "none";
defparam \OutTemp3[6]~I .oe_async_reset = "none";
defparam \OutTemp3[6]~I .oe_power_up = "low";
defparam \OutTemp3[6]~I .oe_register_mode = "none";
defparam \OutTemp3[6]~I .oe_sync_reset = "none";
defparam \OutTemp3[6]~I .operation_mode = "output";
defparam \OutTemp3[6]~I .output_async_reset = "none";
defparam \OutTemp3[6]~I .output_power_up = "low";
defparam \OutTemp3[6]~I .output_register_mode = "none";
defparam \OutTemp3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp3[7]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst1|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp3[7]));
// synopsys translate_off
defparam \OutTemp3[7]~I .input_async_reset = "none";
defparam \OutTemp3[7]~I .input_power_up = "low";
defparam \OutTemp3[7]~I .input_register_mode = "none";
defparam \OutTemp3[7]~I .input_sync_reset = "none";
defparam \OutTemp3[7]~I .oe_async_reset = "none";
defparam \OutTemp3[7]~I .oe_power_up = "low";
defparam \OutTemp3[7]~I .oe_register_mode = "none";
defparam \OutTemp3[7]~I .oe_sync_reset = "none";
defparam \OutTemp3[7]~I .operation_mode = "output";
defparam \OutTemp3[7]~I .output_async_reset = "none";
defparam \OutTemp3[7]~I .output_power_up = "low";
defparam \OutTemp3[7]~I .output_register_mode = "none";
defparam \OutTemp3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[0]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[0]));
// synopsys translate_off
defparam \OutTemp4[0]~I .input_async_reset = "none";
defparam \OutTemp4[0]~I .input_power_up = "low";
defparam \OutTemp4[0]~I .input_register_mode = "none";
defparam \OutTemp4[0]~I .input_sync_reset = "none";
defparam \OutTemp4[0]~I .oe_async_reset = "none";
defparam \OutTemp4[0]~I .oe_power_up = "low";
defparam \OutTemp4[0]~I .oe_register_mode = "none";
defparam \OutTemp4[0]~I .oe_sync_reset = "none";
defparam \OutTemp4[0]~I .operation_mode = "output";
defparam \OutTemp4[0]~I .output_async_reset = "none";
defparam \OutTemp4[0]~I .output_power_up = "low";
defparam \OutTemp4[0]~I .output_register_mode = "none";
defparam \OutTemp4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[1]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[1]));
// synopsys translate_off
defparam \OutTemp4[1]~I .input_async_reset = "none";
defparam \OutTemp4[1]~I .input_power_up = "low";
defparam \OutTemp4[1]~I .input_register_mode = "none";
defparam \OutTemp4[1]~I .input_sync_reset = "none";
defparam \OutTemp4[1]~I .oe_async_reset = "none";
defparam \OutTemp4[1]~I .oe_power_up = "low";
defparam \OutTemp4[1]~I .oe_register_mode = "none";
defparam \OutTemp4[1]~I .oe_sync_reset = "none";
defparam \OutTemp4[1]~I .operation_mode = "output";
defparam \OutTemp4[1]~I .output_async_reset = "none";
defparam \OutTemp4[1]~I .output_power_up = "low";
defparam \OutTemp4[1]~I .output_register_mode = "none";
defparam \OutTemp4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[2]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[2]));
// synopsys translate_off
defparam \OutTemp4[2]~I .input_async_reset = "none";
defparam \OutTemp4[2]~I .input_power_up = "low";
defparam \OutTemp4[2]~I .input_register_mode = "none";
defparam \OutTemp4[2]~I .input_sync_reset = "none";
defparam \OutTemp4[2]~I .oe_async_reset = "none";
defparam \OutTemp4[2]~I .oe_power_up = "low";
defparam \OutTemp4[2]~I .oe_register_mode = "none";
defparam \OutTemp4[2]~I .oe_sync_reset = "none";
defparam \OutTemp4[2]~I .operation_mode = "output";
defparam \OutTemp4[2]~I .output_async_reset = "none";
defparam \OutTemp4[2]~I .output_power_up = "low";
defparam \OutTemp4[2]~I .output_register_mode = "none";
defparam \OutTemp4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[3]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[3]));
// synopsys translate_off
defparam \OutTemp4[3]~I .input_async_reset = "none";
defparam \OutTemp4[3]~I .input_power_up = "low";
defparam \OutTemp4[3]~I .input_register_mode = "none";
defparam \OutTemp4[3]~I .input_sync_reset = "none";
defparam \OutTemp4[3]~I .oe_async_reset = "none";
defparam \OutTemp4[3]~I .oe_power_up = "low";
defparam \OutTemp4[3]~I .oe_register_mode = "none";
defparam \OutTemp4[3]~I .oe_sync_reset = "none";
defparam \OutTemp4[3]~I .operation_mode = "output";
defparam \OutTemp4[3]~I .output_async_reset = "none";
defparam \OutTemp4[3]~I .output_power_up = "low";
defparam \OutTemp4[3]~I .output_register_mode = "none";
defparam \OutTemp4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[4]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[4]));
// synopsys translate_off
defparam \OutTemp4[4]~I .input_async_reset = "none";
defparam \OutTemp4[4]~I .input_power_up = "low";
defparam \OutTemp4[4]~I .input_register_mode = "none";
defparam \OutTemp4[4]~I .input_sync_reset = "none";
defparam \OutTemp4[4]~I .oe_async_reset = "none";
defparam \OutTemp4[4]~I .oe_power_up = "low";
defparam \OutTemp4[4]~I .oe_register_mode = "none";
defparam \OutTemp4[4]~I .oe_sync_reset = "none";
defparam \OutTemp4[4]~I .operation_mode = "output";
defparam \OutTemp4[4]~I .output_async_reset = "none";
defparam \OutTemp4[4]~I .output_power_up = "low";
defparam \OutTemp4[4]~I .output_register_mode = "none";
defparam \OutTemp4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[5]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[5]));
// synopsys translate_off
defparam \OutTemp4[5]~I .input_async_reset = "none";
defparam \OutTemp4[5]~I .input_power_up = "low";
defparam \OutTemp4[5]~I .input_register_mode = "none";
defparam \OutTemp4[5]~I .input_sync_reset = "none";
defparam \OutTemp4[5]~I .oe_async_reset = "none";
defparam \OutTemp4[5]~I .oe_power_up = "low";
defparam \OutTemp4[5]~I .oe_register_mode = "none";
defparam \OutTemp4[5]~I .oe_sync_reset = "none";
defparam \OutTemp4[5]~I .operation_mode = "output";
defparam \OutTemp4[5]~I .output_async_reset = "none";
defparam \OutTemp4[5]~I .output_power_up = "low";
defparam \OutTemp4[5]~I .output_register_mode = "none";
defparam \OutTemp4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[6]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[6]));
// synopsys translate_off
defparam \OutTemp4[6]~I .input_async_reset = "none";
defparam \OutTemp4[6]~I .input_power_up = "low";
defparam \OutTemp4[6]~I .input_register_mode = "none";
defparam \OutTemp4[6]~I .input_sync_reset = "none";
defparam \OutTemp4[6]~I .oe_async_reset = "none";
defparam \OutTemp4[6]~I .oe_power_up = "low";
defparam \OutTemp4[6]~I .oe_register_mode = "none";
defparam \OutTemp4[6]~I .oe_sync_reset = "none";
defparam \OutTemp4[6]~I .operation_mode = "output";
defparam \OutTemp4[6]~I .output_async_reset = "none";
defparam \OutTemp4[6]~I .output_power_up = "low";
defparam \OutTemp4[6]~I .output_register_mode = "none";
defparam \OutTemp4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp4[7]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp4[7]));
// synopsys translate_off
defparam \OutTemp4[7]~I .input_async_reset = "none";
defparam \OutTemp4[7]~I .input_power_up = "low";
defparam \OutTemp4[7]~I .input_register_mode = "none";
defparam \OutTemp4[7]~I .input_sync_reset = "none";
defparam \OutTemp4[7]~I .oe_async_reset = "none";
defparam \OutTemp4[7]~I .oe_power_up = "low";
defparam \OutTemp4[7]~I .oe_register_mode = "none";
defparam \OutTemp4[7]~I .oe_sync_reset = "none";
defparam \OutTemp4[7]~I .operation_mode = "output";
defparam \OutTemp4[7]~I .output_async_reset = "none";
defparam \OutTemp4[7]~I .output_power_up = "low";
defparam \OutTemp4[7]~I .output_register_mode = "none";
defparam \OutTemp4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[0]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[0]));
// synopsys translate_off
defparam \OutTemp5[0]~I .input_async_reset = "none";
defparam \OutTemp5[0]~I .input_power_up = "low";
defparam \OutTemp5[0]~I .input_register_mode = "none";
defparam \OutTemp5[0]~I .input_sync_reset = "none";
defparam \OutTemp5[0]~I .oe_async_reset = "none";
defparam \OutTemp5[0]~I .oe_power_up = "low";
defparam \OutTemp5[0]~I .oe_register_mode = "none";
defparam \OutTemp5[0]~I .oe_sync_reset = "none";
defparam \OutTemp5[0]~I .operation_mode = "output";
defparam \OutTemp5[0]~I .output_async_reset = "none";
defparam \OutTemp5[0]~I .output_power_up = "low";
defparam \OutTemp5[0]~I .output_register_mode = "none";
defparam \OutTemp5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[1]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[1]));
// synopsys translate_off
defparam \OutTemp5[1]~I .input_async_reset = "none";
defparam \OutTemp5[1]~I .input_power_up = "low";
defparam \OutTemp5[1]~I .input_register_mode = "none";
defparam \OutTemp5[1]~I .input_sync_reset = "none";
defparam \OutTemp5[1]~I .oe_async_reset = "none";
defparam \OutTemp5[1]~I .oe_power_up = "low";
defparam \OutTemp5[1]~I .oe_register_mode = "none";
defparam \OutTemp5[1]~I .oe_sync_reset = "none";
defparam \OutTemp5[1]~I .operation_mode = "output";
defparam \OutTemp5[1]~I .output_async_reset = "none";
defparam \OutTemp5[1]~I .output_power_up = "low";
defparam \OutTemp5[1]~I .output_register_mode = "none";
defparam \OutTemp5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[2]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[2]));
// synopsys translate_off
defparam \OutTemp5[2]~I .input_async_reset = "none";
defparam \OutTemp5[2]~I .input_power_up = "low";
defparam \OutTemp5[2]~I .input_register_mode = "none";
defparam \OutTemp5[2]~I .input_sync_reset = "none";
defparam \OutTemp5[2]~I .oe_async_reset = "none";
defparam \OutTemp5[2]~I .oe_power_up = "low";
defparam \OutTemp5[2]~I .oe_register_mode = "none";
defparam \OutTemp5[2]~I .oe_sync_reset = "none";
defparam \OutTemp5[2]~I .operation_mode = "output";
defparam \OutTemp5[2]~I .output_async_reset = "none";
defparam \OutTemp5[2]~I .output_power_up = "low";
defparam \OutTemp5[2]~I .output_register_mode = "none";
defparam \OutTemp5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[3]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[3]));
// synopsys translate_off
defparam \OutTemp5[3]~I .input_async_reset = "none";
defparam \OutTemp5[3]~I .input_power_up = "low";
defparam \OutTemp5[3]~I .input_register_mode = "none";
defparam \OutTemp5[3]~I .input_sync_reset = "none";
defparam \OutTemp5[3]~I .oe_async_reset = "none";
defparam \OutTemp5[3]~I .oe_power_up = "low";
defparam \OutTemp5[3]~I .oe_register_mode = "none";
defparam \OutTemp5[3]~I .oe_sync_reset = "none";
defparam \OutTemp5[3]~I .operation_mode = "output";
defparam \OutTemp5[3]~I .output_async_reset = "none";
defparam \OutTemp5[3]~I .output_power_up = "low";
defparam \OutTemp5[3]~I .output_register_mode = "none";
defparam \OutTemp5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[4]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[4]));
// synopsys translate_off
defparam \OutTemp5[4]~I .input_async_reset = "none";
defparam \OutTemp5[4]~I .input_power_up = "low";
defparam \OutTemp5[4]~I .input_register_mode = "none";
defparam \OutTemp5[4]~I .input_sync_reset = "none";
defparam \OutTemp5[4]~I .oe_async_reset = "none";
defparam \OutTemp5[4]~I .oe_power_up = "low";
defparam \OutTemp5[4]~I .oe_register_mode = "none";
defparam \OutTemp5[4]~I .oe_sync_reset = "none";
defparam \OutTemp5[4]~I .operation_mode = "output";
defparam \OutTemp5[4]~I .output_async_reset = "none";
defparam \OutTemp5[4]~I .output_power_up = "low";
defparam \OutTemp5[4]~I .output_register_mode = "none";
defparam \OutTemp5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[5]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[5]));
// synopsys translate_off
defparam \OutTemp5[5]~I .input_async_reset = "none";
defparam \OutTemp5[5]~I .input_power_up = "low";
defparam \OutTemp5[5]~I .input_register_mode = "none";
defparam \OutTemp5[5]~I .input_sync_reset = "none";
defparam \OutTemp5[5]~I .oe_async_reset = "none";
defparam \OutTemp5[5]~I .oe_power_up = "low";
defparam \OutTemp5[5]~I .oe_register_mode = "none";
defparam \OutTemp5[5]~I .oe_sync_reset = "none";
defparam \OutTemp5[5]~I .operation_mode = "output";
defparam \OutTemp5[5]~I .output_async_reset = "none";
defparam \OutTemp5[5]~I .output_power_up = "low";
defparam \OutTemp5[5]~I .output_register_mode = "none";
defparam \OutTemp5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[6]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[6]));
// synopsys translate_off
defparam \OutTemp5[6]~I .input_async_reset = "none";
defparam \OutTemp5[6]~I .input_power_up = "low";
defparam \OutTemp5[6]~I .input_register_mode = "none";
defparam \OutTemp5[6]~I .input_sync_reset = "none";
defparam \OutTemp5[6]~I .oe_async_reset = "none";
defparam \OutTemp5[6]~I .oe_power_up = "low";
defparam \OutTemp5[6]~I .oe_register_mode = "none";
defparam \OutTemp5[6]~I .oe_sync_reset = "none";
defparam \OutTemp5[6]~I .operation_mode = "output";
defparam \OutTemp5[6]~I .output_async_reset = "none";
defparam \OutTemp5[6]~I .output_power_up = "low";
defparam \OutTemp5[6]~I .output_register_mode = "none";
defparam \OutTemp5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp5[7]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst1|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp5[7]));
// synopsys translate_off
defparam \OutTemp5[7]~I .input_async_reset = "none";
defparam \OutTemp5[7]~I .input_power_up = "low";
defparam \OutTemp5[7]~I .input_register_mode = "none";
defparam \OutTemp5[7]~I .input_sync_reset = "none";
defparam \OutTemp5[7]~I .oe_async_reset = "none";
defparam \OutTemp5[7]~I .oe_power_up = "low";
defparam \OutTemp5[7]~I .oe_register_mode = "none";
defparam \OutTemp5[7]~I .oe_sync_reset = "none";
defparam \OutTemp5[7]~I .operation_mode = "output";
defparam \OutTemp5[7]~I .output_async_reset = "none";
defparam \OutTemp5[7]~I .output_power_up = "low";
defparam \OutTemp5[7]~I .output_register_mode = "none";
defparam \OutTemp5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[0]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[0]));
// synopsys translate_off
defparam \OutTemp6[0]~I .input_async_reset = "none";
defparam \OutTemp6[0]~I .input_power_up = "low";
defparam \OutTemp6[0]~I .input_register_mode = "none";
defparam \OutTemp6[0]~I .input_sync_reset = "none";
defparam \OutTemp6[0]~I .oe_async_reset = "none";
defparam \OutTemp6[0]~I .oe_power_up = "low";
defparam \OutTemp6[0]~I .oe_register_mode = "none";
defparam \OutTemp6[0]~I .oe_sync_reset = "none";
defparam \OutTemp6[0]~I .operation_mode = "output";
defparam \OutTemp6[0]~I .output_async_reset = "none";
defparam \OutTemp6[0]~I .output_power_up = "low";
defparam \OutTemp6[0]~I .output_register_mode = "none";
defparam \OutTemp6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[1]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[1]));
// synopsys translate_off
defparam \OutTemp6[1]~I .input_async_reset = "none";
defparam \OutTemp6[1]~I .input_power_up = "low";
defparam \OutTemp6[1]~I .input_register_mode = "none";
defparam \OutTemp6[1]~I .input_sync_reset = "none";
defparam \OutTemp6[1]~I .oe_async_reset = "none";
defparam \OutTemp6[1]~I .oe_power_up = "low";
defparam \OutTemp6[1]~I .oe_register_mode = "none";
defparam \OutTemp6[1]~I .oe_sync_reset = "none";
defparam \OutTemp6[1]~I .operation_mode = "output";
defparam \OutTemp6[1]~I .output_async_reset = "none";
defparam \OutTemp6[1]~I .output_power_up = "low";
defparam \OutTemp6[1]~I .output_register_mode = "none";
defparam \OutTemp6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[2]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[2]));
// synopsys translate_off
defparam \OutTemp6[2]~I .input_async_reset = "none";
defparam \OutTemp6[2]~I .input_power_up = "low";
defparam \OutTemp6[2]~I .input_register_mode = "none";
defparam \OutTemp6[2]~I .input_sync_reset = "none";
defparam \OutTemp6[2]~I .oe_async_reset = "none";
defparam \OutTemp6[2]~I .oe_power_up = "low";
defparam \OutTemp6[2]~I .oe_register_mode = "none";
defparam \OutTemp6[2]~I .oe_sync_reset = "none";
defparam \OutTemp6[2]~I .operation_mode = "output";
defparam \OutTemp6[2]~I .output_async_reset = "none";
defparam \OutTemp6[2]~I .output_power_up = "low";
defparam \OutTemp6[2]~I .output_register_mode = "none";
defparam \OutTemp6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[3]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[3]));
// synopsys translate_off
defparam \OutTemp6[3]~I .input_async_reset = "none";
defparam \OutTemp6[3]~I .input_power_up = "low";
defparam \OutTemp6[3]~I .input_register_mode = "none";
defparam \OutTemp6[3]~I .input_sync_reset = "none";
defparam \OutTemp6[3]~I .oe_async_reset = "none";
defparam \OutTemp6[3]~I .oe_power_up = "low";
defparam \OutTemp6[3]~I .oe_register_mode = "none";
defparam \OutTemp6[3]~I .oe_sync_reset = "none";
defparam \OutTemp6[3]~I .operation_mode = "output";
defparam \OutTemp6[3]~I .output_async_reset = "none";
defparam \OutTemp6[3]~I .output_power_up = "low";
defparam \OutTemp6[3]~I .output_register_mode = "none";
defparam \OutTemp6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[4]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[4]));
// synopsys translate_off
defparam \OutTemp6[4]~I .input_async_reset = "none";
defparam \OutTemp6[4]~I .input_power_up = "low";
defparam \OutTemp6[4]~I .input_register_mode = "none";
defparam \OutTemp6[4]~I .input_sync_reset = "none";
defparam \OutTemp6[4]~I .oe_async_reset = "none";
defparam \OutTemp6[4]~I .oe_power_up = "low";
defparam \OutTemp6[4]~I .oe_register_mode = "none";
defparam \OutTemp6[4]~I .oe_sync_reset = "none";
defparam \OutTemp6[4]~I .operation_mode = "output";
defparam \OutTemp6[4]~I .output_async_reset = "none";
defparam \OutTemp6[4]~I .output_power_up = "low";
defparam \OutTemp6[4]~I .output_register_mode = "none";
defparam \OutTemp6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[5]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[5]));
// synopsys translate_off
defparam \OutTemp6[5]~I .input_async_reset = "none";
defparam \OutTemp6[5]~I .input_power_up = "low";
defparam \OutTemp6[5]~I .input_register_mode = "none";
defparam \OutTemp6[5]~I .input_sync_reset = "none";
defparam \OutTemp6[5]~I .oe_async_reset = "none";
defparam \OutTemp6[5]~I .oe_power_up = "low";
defparam \OutTemp6[5]~I .oe_register_mode = "none";
defparam \OutTemp6[5]~I .oe_sync_reset = "none";
defparam \OutTemp6[5]~I .operation_mode = "output";
defparam \OutTemp6[5]~I .output_async_reset = "none";
defparam \OutTemp6[5]~I .output_power_up = "low";
defparam \OutTemp6[5]~I .output_register_mode = "none";
defparam \OutTemp6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[6]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[6]));
// synopsys translate_off
defparam \OutTemp6[6]~I .input_async_reset = "none";
defparam \OutTemp6[6]~I .input_power_up = "low";
defparam \OutTemp6[6]~I .input_register_mode = "none";
defparam \OutTemp6[6]~I .input_sync_reset = "none";
defparam \OutTemp6[6]~I .oe_async_reset = "none";
defparam \OutTemp6[6]~I .oe_power_up = "low";
defparam \OutTemp6[6]~I .oe_register_mode = "none";
defparam \OutTemp6[6]~I .oe_sync_reset = "none";
defparam \OutTemp6[6]~I .operation_mode = "output";
defparam \OutTemp6[6]~I .output_async_reset = "none";
defparam \OutTemp6[6]~I .output_power_up = "low";
defparam \OutTemp6[6]~I .output_register_mode = "none";
defparam \OutTemp6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp6[7]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp6[7]));
// synopsys translate_off
defparam \OutTemp6[7]~I .input_async_reset = "none";
defparam \OutTemp6[7]~I .input_power_up = "low";
defparam \OutTemp6[7]~I .input_register_mode = "none";
defparam \OutTemp6[7]~I .input_sync_reset = "none";
defparam \OutTemp6[7]~I .oe_async_reset = "none";
defparam \OutTemp6[7]~I .oe_power_up = "low";
defparam \OutTemp6[7]~I .oe_register_mode = "none";
defparam \OutTemp6[7]~I .oe_sync_reset = "none";
defparam \OutTemp6[7]~I .operation_mode = "output";
defparam \OutTemp6[7]~I .output_async_reset = "none";
defparam \OutTemp6[7]~I .output_power_up = "low";
defparam \OutTemp6[7]~I .output_register_mode = "none";
defparam \OutTemp6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[0]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[0]));
// synopsys translate_off
defparam \OutTemp7[0]~I .input_async_reset = "none";
defparam \OutTemp7[0]~I .input_power_up = "low";
defparam \OutTemp7[0]~I .input_register_mode = "none";
defparam \OutTemp7[0]~I .input_sync_reset = "none";
defparam \OutTemp7[0]~I .oe_async_reset = "none";
defparam \OutTemp7[0]~I .oe_power_up = "low";
defparam \OutTemp7[0]~I .oe_register_mode = "none";
defparam \OutTemp7[0]~I .oe_sync_reset = "none";
defparam \OutTemp7[0]~I .operation_mode = "output";
defparam \OutTemp7[0]~I .output_async_reset = "none";
defparam \OutTemp7[0]~I .output_power_up = "low";
defparam \OutTemp7[0]~I .output_register_mode = "none";
defparam \OutTemp7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[1]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[1]));
// synopsys translate_off
defparam \OutTemp7[1]~I .input_async_reset = "none";
defparam \OutTemp7[1]~I .input_power_up = "low";
defparam \OutTemp7[1]~I .input_register_mode = "none";
defparam \OutTemp7[1]~I .input_sync_reset = "none";
defparam \OutTemp7[1]~I .oe_async_reset = "none";
defparam \OutTemp7[1]~I .oe_power_up = "low";
defparam \OutTemp7[1]~I .oe_register_mode = "none";
defparam \OutTemp7[1]~I .oe_sync_reset = "none";
defparam \OutTemp7[1]~I .operation_mode = "output";
defparam \OutTemp7[1]~I .output_async_reset = "none";
defparam \OutTemp7[1]~I .output_power_up = "low";
defparam \OutTemp7[1]~I .output_register_mode = "none";
defparam \OutTemp7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[2]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[2]));
// synopsys translate_off
defparam \OutTemp7[2]~I .input_async_reset = "none";
defparam \OutTemp7[2]~I .input_power_up = "low";
defparam \OutTemp7[2]~I .input_register_mode = "none";
defparam \OutTemp7[2]~I .input_sync_reset = "none";
defparam \OutTemp7[2]~I .oe_async_reset = "none";
defparam \OutTemp7[2]~I .oe_power_up = "low";
defparam \OutTemp7[2]~I .oe_register_mode = "none";
defparam \OutTemp7[2]~I .oe_sync_reset = "none";
defparam \OutTemp7[2]~I .operation_mode = "output";
defparam \OutTemp7[2]~I .output_async_reset = "none";
defparam \OutTemp7[2]~I .output_power_up = "low";
defparam \OutTemp7[2]~I .output_register_mode = "none";
defparam \OutTemp7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[3]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[3]));
// synopsys translate_off
defparam \OutTemp7[3]~I .input_async_reset = "none";
defparam \OutTemp7[3]~I .input_power_up = "low";
defparam \OutTemp7[3]~I .input_register_mode = "none";
defparam \OutTemp7[3]~I .input_sync_reset = "none";
defparam \OutTemp7[3]~I .oe_async_reset = "none";
defparam \OutTemp7[3]~I .oe_power_up = "low";
defparam \OutTemp7[3]~I .oe_register_mode = "none";
defparam \OutTemp7[3]~I .oe_sync_reset = "none";
defparam \OutTemp7[3]~I .operation_mode = "output";
defparam \OutTemp7[3]~I .output_async_reset = "none";
defparam \OutTemp7[3]~I .output_power_up = "low";
defparam \OutTemp7[3]~I .output_register_mode = "none";
defparam \OutTemp7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[4]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[4]));
// synopsys translate_off
defparam \OutTemp7[4]~I .input_async_reset = "none";
defparam \OutTemp7[4]~I .input_power_up = "low";
defparam \OutTemp7[4]~I .input_register_mode = "none";
defparam \OutTemp7[4]~I .input_sync_reset = "none";
defparam \OutTemp7[4]~I .oe_async_reset = "none";
defparam \OutTemp7[4]~I .oe_power_up = "low";
defparam \OutTemp7[4]~I .oe_register_mode = "none";
defparam \OutTemp7[4]~I .oe_sync_reset = "none";
defparam \OutTemp7[4]~I .operation_mode = "output";
defparam \OutTemp7[4]~I .output_async_reset = "none";
defparam \OutTemp7[4]~I .output_power_up = "low";
defparam \OutTemp7[4]~I .output_register_mode = "none";
defparam \OutTemp7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[5]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[5]));
// synopsys translate_off
defparam \OutTemp7[5]~I .input_async_reset = "none";
defparam \OutTemp7[5]~I .input_power_up = "low";
defparam \OutTemp7[5]~I .input_register_mode = "none";
defparam \OutTemp7[5]~I .input_sync_reset = "none";
defparam \OutTemp7[5]~I .oe_async_reset = "none";
defparam \OutTemp7[5]~I .oe_power_up = "low";
defparam \OutTemp7[5]~I .oe_register_mode = "none";
defparam \OutTemp7[5]~I .oe_sync_reset = "none";
defparam \OutTemp7[5]~I .operation_mode = "output";
defparam \OutTemp7[5]~I .output_async_reset = "none";
defparam \OutTemp7[5]~I .output_power_up = "low";
defparam \OutTemp7[5]~I .output_register_mode = "none";
defparam \OutTemp7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[6]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[6]));
// synopsys translate_off
defparam \OutTemp7[6]~I .input_async_reset = "none";
defparam \OutTemp7[6]~I .input_power_up = "low";
defparam \OutTemp7[6]~I .input_register_mode = "none";
defparam \OutTemp7[6]~I .input_sync_reset = "none";
defparam \OutTemp7[6]~I .oe_async_reset = "none";
defparam \OutTemp7[6]~I .oe_power_up = "low";
defparam \OutTemp7[6]~I .oe_register_mode = "none";
defparam \OutTemp7[6]~I .oe_sync_reset = "none";
defparam \OutTemp7[6]~I .operation_mode = "output";
defparam \OutTemp7[6]~I .output_async_reset = "none";
defparam \OutTemp7[6]~I .output_power_up = "low";
defparam \OutTemp7[6]~I .output_register_mode = "none";
defparam \OutTemp7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp7[7]~I (
	.datain(\Datapath_inst0|a1|Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp7[7]));
// synopsys translate_off
defparam \OutTemp7[7]~I .input_async_reset = "none";
defparam \OutTemp7[7]~I .input_power_up = "low";
defparam \OutTemp7[7]~I .input_register_mode = "none";
defparam \OutTemp7[7]~I .input_sync_reset = "none";
defparam \OutTemp7[7]~I .oe_async_reset = "none";
defparam \OutTemp7[7]~I .oe_power_up = "low";
defparam \OutTemp7[7]~I .oe_register_mode = "none";
defparam \OutTemp7[7]~I .oe_sync_reset = "none";
defparam \OutTemp7[7]~I .operation_mode = "output";
defparam \OutTemp7[7]~I .output_async_reset = "none";
defparam \OutTemp7[7]~I .output_power_up = "low";
defparam \OutTemp7[7]~I .output_register_mode = "none";
defparam \OutTemp7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[0]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[0]));
// synopsys translate_off
defparam \OutTemp8[0]~I .input_async_reset = "none";
defparam \OutTemp8[0]~I .input_power_up = "low";
defparam \OutTemp8[0]~I .input_register_mode = "none";
defparam \OutTemp8[0]~I .input_sync_reset = "none";
defparam \OutTemp8[0]~I .oe_async_reset = "none";
defparam \OutTemp8[0]~I .oe_power_up = "low";
defparam \OutTemp8[0]~I .oe_register_mode = "none";
defparam \OutTemp8[0]~I .oe_sync_reset = "none";
defparam \OutTemp8[0]~I .operation_mode = "output";
defparam \OutTemp8[0]~I .output_async_reset = "none";
defparam \OutTemp8[0]~I .output_power_up = "low";
defparam \OutTemp8[0]~I .output_register_mode = "none";
defparam \OutTemp8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[1]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[1]));
// synopsys translate_off
defparam \OutTemp8[1]~I .input_async_reset = "none";
defparam \OutTemp8[1]~I .input_power_up = "low";
defparam \OutTemp8[1]~I .input_register_mode = "none";
defparam \OutTemp8[1]~I .input_sync_reset = "none";
defparam \OutTemp8[1]~I .oe_async_reset = "none";
defparam \OutTemp8[1]~I .oe_power_up = "low";
defparam \OutTemp8[1]~I .oe_register_mode = "none";
defparam \OutTemp8[1]~I .oe_sync_reset = "none";
defparam \OutTemp8[1]~I .operation_mode = "output";
defparam \OutTemp8[1]~I .output_async_reset = "none";
defparam \OutTemp8[1]~I .output_power_up = "low";
defparam \OutTemp8[1]~I .output_register_mode = "none";
defparam \OutTemp8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[2]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[2]));
// synopsys translate_off
defparam \OutTemp8[2]~I .input_async_reset = "none";
defparam \OutTemp8[2]~I .input_power_up = "low";
defparam \OutTemp8[2]~I .input_register_mode = "none";
defparam \OutTemp8[2]~I .input_sync_reset = "none";
defparam \OutTemp8[2]~I .oe_async_reset = "none";
defparam \OutTemp8[2]~I .oe_power_up = "low";
defparam \OutTemp8[2]~I .oe_register_mode = "none";
defparam \OutTemp8[2]~I .oe_sync_reset = "none";
defparam \OutTemp8[2]~I .operation_mode = "output";
defparam \OutTemp8[2]~I .output_async_reset = "none";
defparam \OutTemp8[2]~I .output_power_up = "low";
defparam \OutTemp8[2]~I .output_register_mode = "none";
defparam \OutTemp8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[3]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[3]));
// synopsys translate_off
defparam \OutTemp8[3]~I .input_async_reset = "none";
defparam \OutTemp8[3]~I .input_power_up = "low";
defparam \OutTemp8[3]~I .input_register_mode = "none";
defparam \OutTemp8[3]~I .input_sync_reset = "none";
defparam \OutTemp8[3]~I .oe_async_reset = "none";
defparam \OutTemp8[3]~I .oe_power_up = "low";
defparam \OutTemp8[3]~I .oe_register_mode = "none";
defparam \OutTemp8[3]~I .oe_sync_reset = "none";
defparam \OutTemp8[3]~I .operation_mode = "output";
defparam \OutTemp8[3]~I .output_async_reset = "none";
defparam \OutTemp8[3]~I .output_power_up = "low";
defparam \OutTemp8[3]~I .output_register_mode = "none";
defparam \OutTemp8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[4]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[4]));
// synopsys translate_off
defparam \OutTemp8[4]~I .input_async_reset = "none";
defparam \OutTemp8[4]~I .input_power_up = "low";
defparam \OutTemp8[4]~I .input_register_mode = "none";
defparam \OutTemp8[4]~I .input_sync_reset = "none";
defparam \OutTemp8[4]~I .oe_async_reset = "none";
defparam \OutTemp8[4]~I .oe_power_up = "low";
defparam \OutTemp8[4]~I .oe_register_mode = "none";
defparam \OutTemp8[4]~I .oe_sync_reset = "none";
defparam \OutTemp8[4]~I .operation_mode = "output";
defparam \OutTemp8[4]~I .output_async_reset = "none";
defparam \OutTemp8[4]~I .output_power_up = "low";
defparam \OutTemp8[4]~I .output_register_mode = "none";
defparam \OutTemp8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[5]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[5]));
// synopsys translate_off
defparam \OutTemp8[5]~I .input_async_reset = "none";
defparam \OutTemp8[5]~I .input_power_up = "low";
defparam \OutTemp8[5]~I .input_register_mode = "none";
defparam \OutTemp8[5]~I .input_sync_reset = "none";
defparam \OutTemp8[5]~I .oe_async_reset = "none";
defparam \OutTemp8[5]~I .oe_power_up = "low";
defparam \OutTemp8[5]~I .oe_register_mode = "none";
defparam \OutTemp8[5]~I .oe_sync_reset = "none";
defparam \OutTemp8[5]~I .operation_mode = "output";
defparam \OutTemp8[5]~I .output_async_reset = "none";
defparam \OutTemp8[5]~I .output_power_up = "low";
defparam \OutTemp8[5]~I .output_register_mode = "none";
defparam \OutTemp8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[6]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[6]));
// synopsys translate_off
defparam \OutTemp8[6]~I .input_async_reset = "none";
defparam \OutTemp8[6]~I .input_power_up = "low";
defparam \OutTemp8[6]~I .input_register_mode = "none";
defparam \OutTemp8[6]~I .input_sync_reset = "none";
defparam \OutTemp8[6]~I .oe_async_reset = "none";
defparam \OutTemp8[6]~I .oe_power_up = "low";
defparam \OutTemp8[6]~I .oe_register_mode = "none";
defparam \OutTemp8[6]~I .oe_sync_reset = "none";
defparam \OutTemp8[6]~I .operation_mode = "output";
defparam \OutTemp8[6]~I .output_async_reset = "none";
defparam \OutTemp8[6]~I .output_power_up = "low";
defparam \OutTemp8[6]~I .output_register_mode = "none";
defparam \OutTemp8[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutTemp8[7]~I (
	.datain(\Datapath_inst0|a1|Shift_Register_inst0|Register_inst0|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutTemp8[7]));
// synopsys translate_off
defparam \OutTemp8[7]~I .input_async_reset = "none";
defparam \OutTemp8[7]~I .input_power_up = "low";
defparam \OutTemp8[7]~I .input_register_mode = "none";
defparam \OutTemp8[7]~I .input_sync_reset = "none";
defparam \OutTemp8[7]~I .oe_async_reset = "none";
defparam \OutTemp8[7]~I .oe_power_up = "low";
defparam \OutTemp8[7]~I .oe_register_mode = "none";
defparam \OutTemp8[7]~I .oe_sync_reset = "none";
defparam \OutTemp8[7]~I .operation_mode = "output";
defparam \OutTemp8[7]~I .output_async_reset = "none";
defparam \OutTemp8[7]~I .output_power_up = "low";
defparam \OutTemp8[7]~I .output_register_mode = "none";
defparam \OutTemp8[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
