\hypertarget{struct_f_s_m_c___bank4___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank4___type_def}\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{P\-C\-R4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{S\-R4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{P\-M\-E\-M4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{P\-A\-T\-T4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{P\-I\-O4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-A\-T\-T4@{P\-A\-T\-T4}}
\index{P\-A\-T\-T4@{P\-A\-T\-T4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-A\-T\-T4}}\label{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}
P\-C Card Attribute memory space timing register 4, Address offset\-: 0x\-A\-C \hypertarget{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-C\-R4@{P\-C\-R4}}
\index{P\-C\-R4@{P\-C\-R4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-C\-R4}}\label{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}
P\-C Card control register 4, Address offset\-: 0x\-A0 \hypertarget{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-I\-O4@{P\-I\-O4}}
\index{P\-I\-O4@{P\-I\-O4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-I\-O4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-I\-O4}}\label{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}
P\-C Card I/\-O space timing register 4, Address offset\-: 0x\-B0 \hypertarget{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-M\-E\-M4@{P\-M\-E\-M4}}
\index{P\-M\-E\-M4@{P\-M\-E\-M4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-M\-E\-M4}}\label{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}
P\-C Card Common memory space timing register 4, Address offset\-: 0x\-A8 \hypertarget{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!S\-R4@{S\-R4}}
\index{S\-R4@{S\-R4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{S\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R4}}\label{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}
P\-C Card F\-I\-F\-O status and interrupt register 4, Address offset\-: 0x\-A4 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
