\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{}\section{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T Struct Reference}
\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}


G\+P\+IO grouped interrupt register block structure.  




{\ttfamily \#include $<$gpiogroup\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a9a46864f44d2bd9c03f8a45c195e35ed}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a4caff08cbbb81225dd5374934754ffeb}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}7\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31074a965440dd9caf732a0475997f8b}{P\+O\+R\+T\+\_\+\+P\+OL} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a18dcd150f8b272245cda35559c68f2e9}{P\+O\+R\+T\+\_\+\+E\+NA} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a227b05eb41dd50f3a906e026de9b427f}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1000\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO grouped interrupt register block structure. 

Definition at line 47 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a9a46864f44d2bd9c03f8a45c195e35ed}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a9a46864f44d2bd9c03f8a45c195e35ed}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+\+T\+::\+C\+T\+RL}

$<$ G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+Tn Structure G\+P\+IO grouped interrupt control register 

Definition at line 48 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a18dcd150f8b272245cda35559c68f2e9}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a18dcd150f8b272245cda35559c68f2e9}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!P\+O\+R\+T\+\_\+\+E\+NA@{P\+O\+R\+T\+\_\+\+E\+NA}}
\index{P\+O\+R\+T\+\_\+\+E\+NA@{P\+O\+R\+T\+\_\+\+E\+NA}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+E\+NA}{PORT\_ENA}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+\+T\+::\+P\+O\+R\+T\+\_\+\+E\+NA\mbox{[}8\mbox{]}}

G\+P\+IO grouped interrupt port m enable register 

Definition at line 51 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31074a965440dd9caf732a0475997f8b}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31074a965440dd9caf732a0475997f8b}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!P\+O\+R\+T\+\_\+\+P\+OL@{P\+O\+R\+T\+\_\+\+P\+OL}}
\index{P\+O\+R\+T\+\_\+\+P\+OL@{P\+O\+R\+T\+\_\+\+P\+OL}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+OL}{PORT\_POL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+\+T\+::\+P\+O\+R\+T\+\_\+\+P\+OL\mbox{[}8\mbox{]}}

G\+P\+IO grouped interrupt port polarity register 

Definition at line 50 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a4caff08cbbb81225dd5374934754ffeb}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a4caff08cbbb81225dd5374934754ffeb}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}7\mbox{]}}



Definition at line 49 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a227b05eb41dd50f3a906e026de9b427f}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a227b05eb41dd50f3a906e026de9b427f}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}1000\mbox{]}}



Definition at line 52 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{gpiogroup__18xx__43xx_8h}{gpiogroup\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
