\hypertarget{group___p_l_l__entry__clock__source}{}\doxysection{P\+L\+L\+\_\+entry\+\_\+clock\+\_\+source}
\label{group___p_l_l__entry__clock__source}\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}\label{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+I\+\_\+\+Div2}~((uint32\+\_\+t)0x00000000)
\item 
\mbox{\Hypertarget{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}\label{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+E\+\_\+\+Div1}~((uint32\+\_\+t)0x00010000)
\item 
\mbox{\Hypertarget{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}\label{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+E\+\_\+\+Div2}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}\label{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}} 
\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}!IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}}
\index{IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}!PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsection{\texorpdfstring{IS\_RCC\_PLL\_SOURCE}{IS\_RCC\_PLL\_SOURCE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{S\+O\+U\+R\+CE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                   (((SOURCE) == RCC\_PLLSource\_HSI\_Div2) || \(\backslash\)}
\DoxyCodeLine{                                   ((SOURCE) == RCC\_PLLSource\_HSE\_Div1) || \(\backslash\)}
\DoxyCodeLine{                                   ((SOURCE) == RCC\_PLLSource\_HSE\_Div2))}

\end{DoxyCode}
