#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 20 14:38:49 2018
# Process ID: 1172
# Current directory: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent700 C:\git\SR\lab11\zad11_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_vga.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_vga_vp_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 790.410 ; gain = 99.297
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_1
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:user:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 860.105 ; gain = 69.051
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab11/Resources/vp/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
create_project centroid C:/git/SR/lab11/zad11_1/centroid -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new
close [ open C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v w ]
add_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v
update_compile_order -fileset sources_1
current_project vp_v1_0_project
current_project centroid
create_ip -name c_accum -vendor xilinx.com -library ip -version 12.0 -module_name acc_m10 -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {acc_m10} CONFIG.Input_Width {11} CONFIG.Output_Width {20} CONFIG.Latency_Configuration {Manual} CONFIG.Latency {1} CONFIG.CE {true} CONFIG.SCLR {true} CONFIG.Bypass {false}] [get_ips acc_m10]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'acc_m10' to 'acc_m10' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'acc_m10'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'acc_m10'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'acc_m10'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'acc_m10'...
catch { config_ip_cache -export [get_ips -all acc_m10] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci]
launch_runs -jobs 8 acc_m10_synth_1
[Sun May 20 15:39:31 2018] Launched acc_m10_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m10_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_accum -vendor xilinx.com -library ip -version 12.0 -module_name acc_m01 -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {acc_m01} CONFIG.Implementation {DSP48} CONFIG.Input_Type {Unsigned} CONFIG.Input_Width {10} CONFIG.Output_Width {20} CONFIG.CE {true} CONFIG.SCLR {true} CONFIG.Bypass {false}] [get_ips acc_m01]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'acc_m01' to 'acc_m01' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'acc_m01'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'acc_m01'...
catch { config_ip_cache -export [get_ips -all acc_m01] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci]
launch_runs -jobs 8 acc_m01_synth_1
[Sun May 20 15:40:09 2018] Launched acc_m01_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m01_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Width {11}] [get_ips acc_m01]
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'acc_m01'...
catch { config_ip_cache -export [get_ips -all acc_m01] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -no_script -sync -force -quiet
reset_run acc_m01_synth_1
launch_runs -jobs 8 acc_m01_synth_1
[Sun May 20 15:46:58 2018] Launched acc_m01_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m01_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  C:/git/SR/lab11/Resources [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
WARNING: [IP_Flow 19-3432] UI File c:/git/SR/lab11/Resources/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider_32_20_0 -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider_32_20_0'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider_32_20_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
create_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.742 ; gain = 0.813
launch_runs -jobs 8 divider_32_20_0_synth_1
[Sun May 20 15:51:14 2018] Launched divider_32_20_0_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_32_20_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-2991] No XGUI Files found 
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -reset -force -quiet
remove_files  -fileset divider_32_20_0 c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci' from fileset 'divider_32_20_0' to fileset 'sources_1'.
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.DIVIDEND_W {20} CONFIG.QUOTIENT_W {20} CONFIG.Component_Name {divider}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
launch_runs -jobs 8 divider_synth_1
[Sun May 20 15:54:01 2018] Launched divider_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Sun May 20 16:09:11 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1160.129 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 20 16:10:30 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.430 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 20 16:19:17 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1166.430 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.dcp' for cell 'x_add'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.dcp' for cell 'x_divider'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.dcp' for cell 'y_add'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.180 ; gain = 399.750
close_design
close_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.766 ; gain = 401.891
ipx::package_project -root_dir C:/git/SR/lab11/Resources/centroid -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-4963] acc_m10 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core c:/git/SR/lab11/Resources/centroid/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab11/Resources/centroid c:/git/SR/lab11/Resources/centroid/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2016.766 ; gain = 0.000
ipx::save_core [ipx::current_core]
update_compile_order -fileset sources_1
current_project vp_v1_0_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
create_ip -name centroid -vendor xilinx.com -library user -version 1.0 -module_name centroid_0 -dir c:/git/SR/lab11/Resources/vp/src
set_property -dict [list CONFIG.IMG_W {64} CONFIG.IMG_H {64}] [get_ips centroid_0]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
generate_target all [get_files  c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Sun May 20 16:24:40 2018] Launched centroid_0_synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci] -directory c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_project vis_centroid C:/git/SR/lab11/zad11_1/vis_centroid -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new
close [ open C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v w ]
add_files C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v
update_compile_order -fileset sources_1
current_project tmp_edit_project
ipx::unload_core c:/git/SR/lab11/Resources/centroid/component.xml
close_project
current_project hdmi_vga_zybo
close_bd_design [get_bd_designs hdmi_vga]
current_project vis_centroid
ipx::package_project -root_dir C:/git/SR/lab11/Resources/vis_centroid -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab11/Resources/vis_centroid/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab11/Resources/vis_centroid c:/git/SR/lab11/Resources/vis_centroid/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/git/SR/lab11/Resources/vis_centroid [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'.
close_project
current_project vp_v1_0_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
create_ip -name vis_centroid -vendor xilinx.com -library user -version 1.0 -module_name vis_centroid_0 -dir c:/git/SR/lab11/Resources/vp/src
set_property -dict [list CONFIG.IMG_W {64} CONFIG.IMG_H {64}] [get_ips vis_centroid_0]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vis_centroid_0'...
generate_target all [get_files  c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vis_centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vis_centroid_0'...
catch { config_ip_cache -export [get_ips -all vis_centroid_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci]
launch_runs -jobs 8 vis_centroid_0_synth_1
[Sun May 20 16:44:50 2018] Launched vis_centroid_0_synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/vis_centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci] -directory c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project centroid
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.QUOTIENT_W {11}] [get_ips divider]
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
catch { config_ip_cache -export [get_ips -all divider] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
reset_run divider_synth_1
launch_runs -jobs 8 divider_synth_1
[Sun May 20 16:47:25 2018] Launched divider_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 20 16:48:24 2018] Launched divider_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_synth_1/runme.log
[Sun May 20 16:48:24 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2016.766 ; gain = 0.000
open_project C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
current_project centroid
current_project vis_centroid
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun May 20 16:49:00 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.runs/synth_1/runme.log
current_project centroid
ipx::package_project -root_dir C:/git/SR/lab11/Resources/centroid -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] acc_m10 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core c:/git/SR/lab11/Resources/centroid/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab11/Resources/centroid c:/git/SR/lab11/Resources/centroid/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
set_property  ip_repo_paths  {c:/git/SR/lab11/Resources/centroid c:/git/SR/lab11/Resources/vis_centroid} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/centroid'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'.
current_project centroid
close_project
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 20 16:51:53 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.runs/synth_1/runme.log
ipx::package_project -root_dir C:/git/SR/lab11/Resources/vis_centroid -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab11/Resources/vis_centroid/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab11/Resources/vis_centroid c:/git/SR/lab11/Resources/vis_centroid/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/centroid'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources/vis_centroid
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset centroid_0 [get_ips  {centroid_0 vis_centroid_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0.xci' from fileset 'centroid_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded centroid_0 from centroid_v1_0 1.0 to centroid_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'x' width 11 differs from original width 20
WARNING: [IP_Flow 19-4706] Upgraded port 'y' width 11 differs from original width 20
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'centroid_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'centroid_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Upgrading 'vis_centroid_0'
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci' from fileset 'vis_centroid_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded vis_centroid_0 from vis_centroid_v1_0 1.0 to vis_centroid_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'x' width 11 differs from original width 20
WARNING: [IP_Flow 19-4706] Upgraded port 'y' width 11 differs from original width 20
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'vis_centroid_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vis_centroid_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'vis_centroid_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {centroid_0 vis_centroid_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vis_centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vis_centroid_0'...
catch { config_ip_cache -export [get_ips -all vis_centroid_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci]
launch_runs -jobs 8 vis_centroid_0_synth_1
[Sun May 20 17:08:59 2018] Launched vis_centroid_0_synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/vis_centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_centroid_0/vis_centroid_0.xci] -directory c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/Resources/vp/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/src/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/git/sr/lab11/Resources/vp/src/rgb2ycbcr_0_1/src/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d578268f853846e7b9365a6ee9d3c8c4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cent> not found while processing module instance <centroid_0> [c:/git/sr/lab11/Resources/vp/src/tb_hdmi.v:85]
ERROR: [VRFC 10-2063] Module <vis> not found while processing module instance <vis_centroid_0> [c:/git/sr/lab11/Resources/vp/src/tb_hdmi.v:95]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [c:/git/sr/lab11/Resources/vp/src/tb_hdmi.v:121]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:vp:1.0 [get_ips  hdmi_vga_vp_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_1
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:user:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_vga_vp_0_0 (vp_v1_0 1.0) from revision 5 to revision 6
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
WARNING: [BD 41-927] Following properties on pin /rgb2vga_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_1_PixelClk 
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
catch { config_ip_cache -export [get_ips -all hdmi_vga_vp_0_0] }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
export_ip_user_files -of_objects [get_files C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_vp_0_0_synth_1
[Sun May 20 17:22:39 2018] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project C:/git/SR/lab11/zad11_1/centroid/centroid.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'divider' is locked:
* IP 'divider' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3432] UI File c:/git/SR/lab11/Resources/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'centroid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj centroid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj centroid_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_13
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/sim/acc_m01.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m01
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/sim/acc_m10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m10
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot centroid_behav xil_defaultlib.centroid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.766 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2016.766 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
file mkdir C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v w ]
add_files -fileset sim_1 C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/git/SR/lab11/Resources/vp/src/hdmi_in.v C:/git/SR/lab11/Resources/vp/src/tb_hdmi.v C:/git/SR/lab11/Resources/vp/src/hdmi_out.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v
export_ip_user_files -of_objects  [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v
export_ip_user_files -of_objects  [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse {C:/git/SR/lab11/Resources/vp/src/hdmi_in.v C:/git/SR/lab11/Resources/vp/src/tb_hdmi.v C:/git/SR/lab11/Resources/vp/src/hdmi_out.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v
file delete -force C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:73]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 17:50:10 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 17:50:10 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2016.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2021.965 ; gain = 5.199
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.508 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:73]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:73]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2026.508 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2026.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
ERROR: [VRFC 10-1412] syntax error near = [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:70]
ERROR: [VRFC 10-1040] module tb_hdmi ignored due to previous errors [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:21]
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.508 ; gain = 0.000
run 40 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/new/tb_centroid.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.715 ; gain = 0.207
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2028.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2028.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
export_ip_user_files -of_objects  [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -reset -force -quiet
remove_files  -fileset divider C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci
INFO: [Project 1-386] Moving file 'C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci' from fileset 'divider' to fileset 'sources_1'.
file delete -force C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.DIVIDEND_W {20} CONFIG.QUOTIENT_W {11} CONFIG.Component_Name {divider}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 92493780981573b1; cache size = 1.383 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2028.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2028.691 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name divider -directory C:/git/SR/lab11/zad11_1/centroid/centroid.tmp/divider c:/git/SR/lab11/Resources/divider_32_20_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun May 20 18:20:14 2018] Launched synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/centroid/centroid.tmp/divider/divider.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'IDLE'.
WARNING: [IP_Flow 19-4300] HDL parameter 'DIVIDEND_W' has its value changed from '32' to '20'.
WARNING: [IP_Flow 19-4300] HDL parameter 'QUOTIENT_W' has its value changed from '32' to '11'.
WARNING: [IP_Flow 19-3432] UI File c:/git/SR/lab11/Resources/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:111]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 32 for port dividend [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:119]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2031.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2035.172 ; gain = 4.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -reset -force -quiet
remove_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider
WARNING: [IP_Flow 19-3432] UI File c:/git/SR/lab11/Resources/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider_32_20_0 -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider_32_20_0'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider_32_20_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
launch_runs -jobs 8 divider_32_20_0_synth_1
[Sun May 20 18:23:50 2018] Launched divider_32_20_0_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_32_20_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -reset -force -quiet
remove_files  -fileset divider_32_20_0 c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci' from fileset 'divider_32_20_0' to fileset 'sources_1'.
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.Component_Name {divider}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
launch_runs -jobs 8 divider_synth_1
[Sun May 20 18:24:10 2018] Launched divider_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
catch { config_ip_cache -export [get_ips -all divider] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
reset_run divider_synth_1
launch_runs -jobs 8 divider_synth_1
[Sun May 20 18:24:29 2018] Launched divider_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/divider_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port a [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v:34]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port a [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v:34]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2035.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2038.352 ; gain = 3.180
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/git/SR/lab11/Resources/divider_32_20_0/component.xml. It will be created.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -reset -force -quiet
remove_files  -fileset divider c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci' from fileset 'divider' to fileset 'sources_1'.
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider
WARNING: [IP_Flow 19-3432] UI File c:/git/SR/lab11/Resources/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.Component_Name {divider}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 46145fff317e583e; cache size = 1.652 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:113]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_11.c_accum_v12_0_11_fabric_legacy [\c_accum_v12_0_11_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_11.c_accum_v12_0_11_legacy [\c_accum_v12_0_11_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2048.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2048.141 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -reset -force -quiet
remove_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider_32_20_0 -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.DIVIDEND_W {20} CONFIG.QUOTIENT_W {11}] [get_ips divider_32_20_0]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider_32_20_0'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider_32_20_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider_32_20_0, cache-ID = 92493780981573b1; cache size = 1.652 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci] -no_script -reset -force -quiet
remove_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci
file delete -force c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider -dir c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.DIVIDEND_W {20} CONFIG.QUOTIENT_W {11} CONFIG.Component_Name {divider}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 92493780981573b1; cache size = 1.652 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-2991] No XGUI Files found 
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects  [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -sync -no_script -force -quiet
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
reset_property  ALL_PROPS  [get_ips divider]
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property -dict [list CONFIG.DIVIDEND_W {20} CONFIG.QUOTIENT_W {11}] [get_ips divider]
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 92493780981573b1; cache size = 1.652 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Output_Width {32}] [get_ips acc_m01]
generate_target all [get_files  C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'acc_m01'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'acc_m01'...
catch { config_ip_cache -export [get_ips -all acc_m01] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -no_script -sync -force -quiet
reset_run acc_m01_synth_1
launch_runs -jobs 8 acc_m01_synth_1
[Sun May 20 18:35:29 2018] Launched acc_m01_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m01_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/acc_m01.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Output_Width {32}] [get_ips acc_m10]
set_property -dict [list CONFIG.Implementation {DSP48}] [get_ips acc_m10]
generate_target all [get_files  C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'acc_m10'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'acc_m10'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'acc_m10'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'acc_m10'...
catch { config_ip_cache -export [get_ips -all acc_m10] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci] -no_script -sync -force -quiet
reset_run acc_m10_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m10_synth_1

launch_runs -jobs 8 acc_m10_synth_1
[Sun May 20 18:35:50 2018] Launched acc_m10_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/acc_m10_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/acc_m10.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
reset_property  ALL_PROPS  [get_ips divider]
WARNING: [IP_Flow 19-2991] No XGUI Files found 
generate_target all [get_files  c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 46145fff317e583e; cache size = 1.652 MB.
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/divider.xci] -directory C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/centroid/centroid.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/centroid/centroid.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-2991] No XGUI Files found 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/sim/acc_m01.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m01
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/sim/acc_m10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m10
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2158.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2158.801 ; gain = 0.563
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2162.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2162.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 027351153f3e47a9930b1a8e02697198 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid(IMG_W=64,IMG_H=64)
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2166.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2166.582 ; gain = 0.000
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::package_project -root_dir C:/git/SR/lab11/Resources/centroid -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] divider has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core c:/git/SR/lab11/Resources/centroid/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab11/Resources/centroid c:/git/SR/lab11/Resources/centroid/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources'
