{
    
    "BENCHMARKS": {
        "cf_fir_3_8_8": {
            "status": "active",
            "top": "cf_fir_3_8_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_3_8_8/cf_fir_3_8_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_7_16_8": {
            "status": "active",
            "top": "cf_fir_7_16_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_7_16_8/cf_fir_7_16_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_7_16_16": {
            "status": "active",
            "top": "cf_fir_7_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_7_16_16/cf_fir_7_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_12_16_10": {
            "status": "active",
            "top": "cf_fir_12_16_10",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_12_16_10/cf_fir_12_16_10.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_16_16_16": {
            "status": "active",
            "top": "cf_fir_16_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_16_16_16/cf_fir_16_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_24_8_8": {
            "status": "active",
            "top": "cf_fir_24_8_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_24_8_8/cf_fir_24_8_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_24_16_16": {
            "status": "active",
            "top": "cf_fir_24_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_3_8_8/cf_fir_24_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_33_16_16": {
            "status": "active",
            "top": "cf_fir_33_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cf_fir_33_16_16/cf_fir_33_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "bqmain": {
            "status": "active",
            "top": "bqmain",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/biquad/web_uploads/bqmain.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "dspclk"
            }
        },
        "multa": {
            "status": "active",
            "top": "multa",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/biquad/web_uploads/multa.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "multb": {
            "status": "active",
            "top": "multb",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/biquad/web_uploads/multb.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "cascaded_fir_filter": {
            "status": "active",
            "top": "FIR_cascaded",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/cascaded_fir_filter/trunk/FIR_cascaded.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "inp_clk"
            }
        },
        "dblclockfft_fftmain": {
            "status": "active",
            "top": "fftmain",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/dblclockfft/trunk/rtl/fftmain.v",
           "CLOCK_DATA": {
            "Clock1": "i_clk"
            }
        },
        "dblclockfft_ifftmain": {
            "status": "active",
            "top": "fftmain",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/dblclockfft/trunk/rtl/ifftmain.v",
           "CLOCK_DATA": {
            "Clock1": "i_clk"
            }
        },
        "fht": {
            "status": "active",
            "top": "fht",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/fht/trunk/fht.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "ima_adpcm_dec": {
            "status": "active",
            "top": "ima_adpcm_dec",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/ima_adpcm_enc_dec/trunk/verilog/rtl/ima_adpcm_dec.v",
           "CLOCK_DATA": {
            "Clock1": "clock"
            }
        },
        "ima_adpcm_enc": {
            "status": "active",
            "top": "ima_adpcm_enc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/ima_adpcm_enc_dec/trunk/verilog/rtl/ima_adpcm_enc.v",
           "CLOCK_DATA": {
            "Clock1": "clock"
            }
        },
        "linkruncca": {
            "status": "active",
            "top": "LinkRunCCA",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/linkruncca/trunk/src/LinkRunCCA.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "oc54x": {
            "status": "active",
            "top": "oc54_cpu",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/oc54x/rtl/oc54x.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "pid_controller": {
            "status": "active",
            "top": "PID",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pid_controller/trunk/PID.v",
           "CLOCK_DATA": {
            "Clock1": "i_clk"
            }
        },
        "usfft64_2b": {
            "status": "active",
            "top": "USFFT64_2B",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fft_64/trunk/RTL/usfft64_2b.v",
           "CLOCK_DATA": {
            "Clock1": "CLK"
            }
        },
        "pipelined_fft_128": {
            "status": "active",
            "top": "FFT128",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fft_128/trunk/SRC/fft128.v",
           "CLOCK_DATA": {
            "Clock1": "CLK"
            }
        },
        "pipelined_fft_256": {
            "status": "active",
            "top": "FFT256",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fft_256/trunk/SRC/fft256.v",
           "CLOCK_DATA": {
            "Clock1": "CLK"
            }
        },
        "pipelined_fixed_point_elementary_functions": {
            "status": "active",
            "top": "Ibniz_adapter",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/ibniz/ibniz.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "math_pipelined_atan2_pipelined": {
            "status": "active",
            "top": "atan2_pipelined",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/math_pipelined/atan2_pipelined.sv",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "math_pipelined_exp_pipelined": {
            "status": "active",
            "top": "exp_pipelined",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/math_pipelined/exp_pipelined.sv",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "math_pipelined_math_pipelined": {
            "status": "active",
            "top": "math_pipelined",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/math_pipelined/math_pipelined.sv",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "math_pipelined_sin_pipelined": {
            "status": "active",
            "top": "math_pipelined",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/math_pipelined/sin_pipelined.sv",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "math_pipelined_sqrt_pipelined": {
            "status": "active",
            "top": "math_pipelined",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/pipelined_fixed_point_elementary_functions/trunk/math_pipelined/sqrt_pipelined.sv",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "quadrature_oscillator_auto": {
            "status": "active",
            "top": "auto_oscillator",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/quadrature_oscillator/trunk/code/auto_oscillator.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "quadrature_oscillator_quad": {
            "status": "active",
            "top": "quad_oscillator",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/quadrature_oscillator/trunk/code/quad_oscillator.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "viterbi": {
            "status": "active",
            "top": "viterbi_decoder_r2",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/vitdec/trunk/viterbi_decoder_r2.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "wdsp_minsoc": {
            "status": "active",
            "top": "mc_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/mc/mc_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "wdsp_memif": {
            "status": "active",
            "top": "ssram_interface_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/memif/ssram_interface_top.v",
           "CLOCK_DATA": {
            "Clock1": "mc_clk_i",
            "Clock2": "sram_clk_o"
            }
        },
        "wdsp_minsoc_startup": {
            "status": "active",
            "top": "ssram_interface_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/minsoc_startup/spi_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
            "Clock2": "sclk_pad_o"
            }
        },
        "wdsp_pll": {
            "status": "active",
            "top": "pll1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/pll1/pll1.v",
           "CLOCK_DATA": {
            "Clock1": "inclk0"
            }
        },
        "wdsp_wb_conmax": {
            "status": "active",
            "top": "wb_conmax_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/wb_conmax/trunk/rtl/verilog/wb_conmax_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
            }
        },
        "wdsp_wb_conmax_minsoc_onchip_ram": {
            "status": "active",
            "top": "minsoc_onchip_ram_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/minsoc_onchip_ram_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "wdsp_wb_conmax_minsoc_top_dsp": {
            "status": "active",
            "top": "minsoc_top_dsp",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/minsoc_top_dsp.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "wdsp_wb_conmax_minsoc_tc_top": {
            "status": "active",
            "top": "minsoc_tc_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_core/wdsp/trunk/rtl/verilog/minsoc/minsoc_tc_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        }
    }
}
        
