
Audi_Sound_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ed0  08005ed0  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08005ed0  08005ed0  00015ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ed8  08005ed8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ed8  08005ed8  00015ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005edc  08005edc  00015edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005ee0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023a8  2000006c  08005f4c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002414  08005f4c  00022414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c5f  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003220  00000000  00000000  00035d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b0  00000000  00000000  00038f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f2e  00000000  00000000  0003a310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029504  00000000  00000000  0003b23e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a46d  00000000  00000000  00064742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9dc2  00000000  00000000  0007ebaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000059a0  00000000  00000000  00178974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0017e314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d90 	.word	0x08005d90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08005d90 	.word	0x08005d90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac1.Instance = DAC1;
 8000572:	4b14      	ldr	r3, [pc, #80]	; (80005c4 <MX_DAC1_Init+0x58>)
 8000574:	4a14      	ldr	r2, [pc, #80]	; (80005c8 <MX_DAC1_Init+0x5c>)
 8000576:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000578:	4812      	ldr	r0, [pc, #72]	; (80005c4 <MX_DAC1_Init+0x58>)
 800057a:	f000 ffce 	bl	800151a <HAL_DAC_Init>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d003      	beq.n	800058c <MX_DAC1_Init+0x20>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000584:	2140      	movs	r1, #64	; 0x40
 8000586:	4811      	ldr	r0, [pc, #68]	; (80005cc <MX_DAC1_Init+0x60>)
 8000588:	f000 fbd6 	bl	8000d38 <_Error_Handler>
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800058c:	2300      	movs	r3, #0
 800058e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000590:	2304      	movs	r3, #4
 8000592:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000594:	2300      	movs	r3, #0
 8000596:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000598:	2300      	movs	r3, #0
 800059a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80005a0:	1d3b      	adds	r3, r7, #4
 80005a2:	2200      	movs	r2, #0
 80005a4:	4619      	mov	r1, r3
 80005a6:	4807      	ldr	r0, [pc, #28]	; (80005c4 <MX_DAC1_Init+0x58>)
 80005a8:	f001 f910 	bl	80017cc <HAL_DAC_ConfigChannel>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d003      	beq.n	80005ba <MX_DAC1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80005b2:	214c      	movs	r1, #76	; 0x4c
 80005b4:	4805      	ldr	r0, [pc, #20]	; (80005cc <MX_DAC1_Init+0x60>)
 80005b6:	f000 fbbf 	bl	8000d38 <_Error_Handler>
  }

}
 80005ba:	bf00      	nop
 80005bc:	3728      	adds	r7, #40	; 0x28
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000088 	.word	0x20000088
 80005c8:	40007400 	.word	0x40007400
 80005cc:	08005da8 	.word	0x08005da8

080005d0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(dacHandle->Instance==DAC1)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a26      	ldr	r2, [pc, #152]	; (8000678 <HAL_DAC_MspInit+0xa8>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d145      	bne.n	800066e <HAL_DAC_MspInit+0x9e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80005e2:	4b26      	ldr	r3, [pc, #152]	; (800067c <HAL_DAC_MspInit+0xac>)
 80005e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005e6:	4a25      	ldr	r2, [pc, #148]	; (800067c <HAL_DAC_MspInit+0xac>)
 80005e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80005ec:	6593      	str	r3, [r2, #88]	; 0x58
 80005ee:	4b23      	ldr	r3, [pc, #140]	; (800067c <HAL_DAC_MspInit+0xac>)
 80005f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	68bb      	ldr	r3, [r7, #8]
  
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80005fa:	2310      	movs	r3, #16
 80005fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005fe:	2303      	movs	r3, #3
 8000600:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000606:	f107 030c 	add.w	r3, r7, #12
 800060a:	4619      	mov	r1, r3
 800060c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000610:	f001 ffc2 	bl	8002598 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8000614:	4b1a      	ldr	r3, [pc, #104]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000616:	4a1b      	ldr	r2, [pc, #108]	; (8000684 <HAL_DAC_MspInit+0xb4>)
 8000618:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 800061c:	2206      	movs	r2, #6
 800061e:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000620:	4b17      	ldr	r3, [pc, #92]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000622:	2210      	movs	r2, #16
 8000624:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000626:	4b16      	ldr	r3, [pc, #88]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800062c:	4b14      	ldr	r3, [pc, #80]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 800062e:	2280      	movs	r2, #128	; 0x80
 8000630:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000632:	4b13      	ldr	r3, [pc, #76]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000634:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000638:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 800063c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000640:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000644:	2220      	movs	r2, #32
 8000646:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000648:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 800064a:	2200      	movs	r2, #0
 800064c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 800064e:	480c      	ldr	r0, [pc, #48]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000650:	f001 fdaa 	bl	80021a8 <HAL_DMA_Init>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d003      	beq.n	8000662 <HAL_DAC_MspInit+0x92>
    {
      _Error_Handler(__FILE__, __LINE__);
 800065a:	2172      	movs	r1, #114	; 0x72
 800065c:	480a      	ldr	r0, [pc, #40]	; (8000688 <HAL_DAC_MspInit+0xb8>)
 800065e:	f000 fb6b 	bl	8000d38 <_Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	4a05      	ldr	r2, [pc, #20]	; (8000680 <HAL_DAC_MspInit+0xb0>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800066e:	bf00      	nop
 8000670:	3720      	adds	r7, #32
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40007400 	.word	0x40007400
 800067c:	40021000 	.word	0x40021000
 8000680:	2000009c 	.word	0x2000009c
 8000684:	40020030 	.word	0x40020030
 8000688:	08005da8 	.word	0x08005da8

0800068c <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000690:	4b2f      	ldr	r3, [pc, #188]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 8000692:	4a30      	ldr	r2, [pc, #192]	; (8000754 <MX_DFSDM1_Init+0xc8>)
 8000694:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000696:	4b2e      	ldr	r3, [pc, #184]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 8000698:	2200      	movs	r2, #0
 800069a:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800069c:	4b2c      	ldr	r3, [pc, #176]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 800069e:	2201      	movs	r2, #1
 80006a0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80006a2:	4b2b      	ldr	r3, [pc, #172]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80006a8:	4b29      	ldr	r3, [pc, #164]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 80006aa:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80006ae:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 32;
 80006b0:	4b27      	ldr	r3, [pc, #156]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 80006b2:	2220      	movs	r2, #32
 80006b4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80006b6:	4b26      	ldr	r3, [pc, #152]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80006bc:	4824      	ldr	r0, [pc, #144]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 80006be:	f001 faf7 	bl	8001cb0 <HAL_DFSDM_FilterInit>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d003      	beq.n	80006d0 <MX_DFSDM1_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 80006c8:	2143      	movs	r1, #67	; 0x43
 80006ca:	4823      	ldr	r0, [pc, #140]	; (8000758 <MX_DFSDM1_Init+0xcc>)
 80006cc:	f000 fb34 	bl	8000d38 <_Error_Handler>
  }

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80006d0:	4b22      	ldr	r3, [pc, #136]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006d2:	4a23      	ldr	r2, [pc, #140]	; (8000760 <MX_DFSDM1_Init+0xd4>)
 80006d4:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = ENABLE;
 80006d6:	4b21      	ldr	r3, [pc, #132]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006d8:	2201      	movs	r2, #1
 80006da:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80006dc:	4b1f      	ldr	r3, [pc, #124]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 17;
 80006e2:	4b1e      	ldr	r3, [pc, #120]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006e4:	2211      	movs	r2, #17
 80006e6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80006e8:	4b1c      	ldr	r3, [pc, #112]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80006ee:	4b1b      	ldr	r3, [pc, #108]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80006f4:	4b19      	ldr	r3, [pc, #100]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80006fa:	4b18      	ldr	r3, [pc, #96]	; (800075c <MX_DFSDM1_Init+0xd0>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000700:	4b16      	ldr	r3, [pc, #88]	; (800075c <MX_DFSDM1_Init+0xd0>)
 8000702:	2204      	movs	r2, #4
 8000704:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000706:	4b15      	ldr	r3, [pc, #84]	; (800075c <MX_DFSDM1_Init+0xd0>)
 8000708:	2200      	movs	r2, #0
 800070a:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 10;
 800070c:	4b13      	ldr	r3, [pc, #76]	; (800075c <MX_DFSDM1_Init+0xd0>)
 800070e:	220a      	movs	r2, #10
 8000710:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0;
 8000712:	4b12      	ldr	r3, [pc, #72]	; (800075c <MX_DFSDM1_Init+0xd0>)
 8000714:	2200      	movs	r2, #0
 8000716:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x02;
 8000718:	4b10      	ldr	r3, [pc, #64]	; (800075c <MX_DFSDM1_Init+0xd0>)
 800071a:	2202      	movs	r2, #2
 800071c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 800071e:	480f      	ldr	r0, [pc, #60]	; (800075c <MX_DFSDM1_Init+0xd0>)
 8000720:	f001 fa06 	bl	8001b30 <HAL_DFSDM_ChannelInit>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d003      	beq.n	8000732 <MX_DFSDM1_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800072a:	2155      	movs	r1, #85	; 0x55
 800072c:	480a      	ldr	r0, [pc, #40]	; (8000758 <MX_DFSDM1_Init+0xcc>)
 800072e:	f000 fb03 	bl	8000d38 <_Error_Handler>
  }

  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000732:	2201      	movs	r2, #1
 8000734:	2101      	movs	r1, #1
 8000736:	4806      	ldr	r0, [pc, #24]	; (8000750 <MX_DFSDM1_Init+0xc4>)
 8000738:	f001 fb94 	bl	8001e64 <HAL_DFSDM_FilterConfigRegChannel>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d003      	beq.n	800074a <MX_DFSDM1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000742:	215a      	movs	r1, #90	; 0x5a
 8000744:	4804      	ldr	r0, [pc, #16]	; (8000758 <MX_DFSDM1_Init+0xcc>)
 8000746:	f000 faf7 	bl	8000d38 <_Error_Handler>
  }

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	200000e4 	.word	0x200000e4
 8000754:	40016100 	.word	0x40016100
 8000758:	08005dbc 	.word	0x08005dbc
 800075c:	20000138 	.word	0x20000138
 8000760:	40016000 	.word	0x40016000

08000764 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 800076c:	4b3d      	ldr	r3, [pc, #244]	; (8000864 <HAL_DFSDM_FilterMspInit+0x100>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d139      	bne.n	80007e8 <HAL_DFSDM_FilterMspInit+0x84>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000774:	4b3c      	ldr	r3, [pc, #240]	; (8000868 <HAL_DFSDM_FilterMspInit+0x104>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	3301      	adds	r3, #1
 800077a:	4a3b      	ldr	r2, [pc, #236]	; (8000868 <HAL_DFSDM_FilterMspInit+0x104>)
 800077c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800077e:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <HAL_DFSDM_FilterMspInit+0x104>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d10b      	bne.n	800079e <HAL_DFSDM_FilterMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000786:	4b39      	ldr	r3, [pc, #228]	; (800086c <HAL_DFSDM_FilterMspInit+0x108>)
 8000788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078a:	4a38      	ldr	r2, [pc, #224]	; (800086c <HAL_DFSDM_FilterMspInit+0x108>)
 800078c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000790:	6613      	str	r3, [r2, #96]	; 0x60
 8000792:	4b36      	ldr	r3, [pc, #216]	; (800086c <HAL_DFSDM_FilterMspInit+0x108>)
 8000794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000796:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  
    /**DFSDM1 GPIO Configuration    
    PC2     ------> DFSDM1_CKOUT
    PB1     ------> DFSDM1_DATIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800079e:	2304      	movs	r3, #4
 80007a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a2:	2302      	movs	r3, #2
 80007a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80007ae:	2306      	movs	r3, #6
 80007b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	4619      	mov	r1, r3
 80007b8:	482d      	ldr	r0, [pc, #180]	; (8000870 <HAL_DFSDM_FilterMspInit+0x10c>)
 80007ba:	f001 feed 	bl	8002598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007be:	2302      	movs	r3, #2
 80007c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80007ce:	2306      	movs	r3, #6
 80007d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	4619      	mov	r1, r3
 80007d8:	4826      	ldr	r0, [pc, #152]	; (8000874 <HAL_DFSDM_FilterMspInit+0x110>)
 80007da:	f001 fedd 	bl	8002598 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80007de:	4b21      	ldr	r3, [pc, #132]	; (8000864 <HAL_DFSDM_FilterMspInit+0x100>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	3301      	adds	r3, #1
 80007e4:	4a1f      	ldr	r2, [pc, #124]	; (8000864 <HAL_DFSDM_FilterMspInit+0x100>)
 80007e6:	6013      	str	r3, [r2, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a22      	ldr	r2, [pc, #136]	; (8000878 <HAL_DFSDM_FilterMspInit+0x114>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d133      	bne.n	800085a <HAL_DFSDM_FilterMspInit+0xf6>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 80007f2:	4b22      	ldr	r3, [pc, #136]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 80007f4:	4a22      	ldr	r2, [pc, #136]	; (8000880 <HAL_DFSDM_FilterMspInit+0x11c>)
 80007f6:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 80007f8:	4b20      	ldr	r3, [pc, #128]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007fe:	4b1f      	ldr	r3, [pc, #124]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000804:	4b1d      	ldr	r3, [pc, #116]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800080a:	4b1c      	ldr	r3, [pc, #112]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 800080c:	2280      	movs	r2, #128	; 0x80
 800080e:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000810:	4b1a      	ldr	r3, [pc, #104]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000816:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000818:	4b18      	ldr	r3, [pc, #96]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 800081a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800081e:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000820:	4b16      	ldr	r3, [pc, #88]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000822:	2220      	movs	r2, #32
 8000824:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000826:	4b15      	ldr	r3, [pc, #84]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000828:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800082c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800082e:	4813      	ldr	r0, [pc, #76]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000830:	f001 fcba 	bl	80021a8 <HAL_DMA_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d003      	beq.n	8000842 <HAL_DFSDM_FilterMspInit+0xde>
    {
      _Error_Handler(__FILE__, __LINE__);
 800083a:	2198      	movs	r1, #152	; 0x98
 800083c:	4811      	ldr	r0, [pc, #68]	; (8000884 <HAL_DFSDM_FilterMspInit+0x120>)
 800083e:	f000 fa7b 	bl	8000d38 <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4a0d      	ldr	r2, [pc, #52]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000846:	62da      	str	r2, [r3, #44]	; 0x2c
 8000848:	4a0c      	ldr	r2, [pc, #48]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a0a      	ldr	r2, [pc, #40]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000852:	629a      	str	r2, [r3, #40]	; 0x28
 8000854:	4a09      	ldr	r2, [pc, #36]	; (800087c <HAL_DFSDM_FilterMspInit+0x118>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800085a:	bf00      	nop
 800085c:	3720      	adds	r7, #32
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	200001bc 	.word	0x200001bc
 8000868:	200001b8 	.word	0x200001b8
 800086c:	40021000 	.word	0x40021000
 8000870:	48000800 	.word	0x48000800
 8000874:	48000400 	.word	0x48000400
 8000878:	40016100 	.word	0x40016100
 800087c:	20000170 	.word	0x20000170
 8000880:	40020044 	.word	0x40020044
 8000884:	08005dbc 	.word	0x08005dbc

08000888 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 8000890:	4b20      	ldr	r3, [pc, #128]	; (8000914 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d139      	bne.n	800090c <HAL_DFSDM_ChannelMspInit+0x84>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000898:	4b1f      	ldr	r3, [pc, #124]	; (8000918 <HAL_DFSDM_ChannelMspInit+0x90>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	4a1e      	ldr	r2, [pc, #120]	; (8000918 <HAL_DFSDM_ChannelMspInit+0x90>)
 80008a0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80008a2:	4b1d      	ldr	r3, [pc, #116]	; (8000918 <HAL_DFSDM_ChannelMspInit+0x90>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d10b      	bne.n	80008c2 <HAL_DFSDM_ChannelMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <HAL_DFSDM_ChannelMspInit+0x94>)
 80008ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ae:	4a1b      	ldr	r2, [pc, #108]	; (800091c <HAL_DFSDM_ChannelMspInit+0x94>)
 80008b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80008b4:	6613      	str	r3, [r2, #96]	; 0x60
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <HAL_DFSDM_ChannelMspInit+0x94>)
 80008b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
  
    /**DFSDM1 GPIO Configuration    
    PC2     ------> DFSDM1_CKOUT
    PB1     ------> DFSDM1_DATIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008c2:	2304      	movs	r3, #4
 80008c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80008d2:	2306      	movs	r3, #6
 80008d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	4619      	mov	r1, r3
 80008dc:	4810      	ldr	r0, [pc, #64]	; (8000920 <HAL_DFSDM_ChannelMspInit+0x98>)
 80008de:	f001 fe5b 	bl	8002598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008e2:	2302      	movs	r3, #2
 80008e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80008f2:	2306      	movs	r3, #6
 80008f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	4619      	mov	r1, r3
 80008fc:	4809      	ldr	r0, [pc, #36]	; (8000924 <HAL_DFSDM_ChannelMspInit+0x9c>)
 80008fe:	f001 fe4b 	bl	8002598 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000902:	4b04      	ldr	r3, [pc, #16]	; (8000914 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	3301      	adds	r3, #1
 8000908:	4a02      	ldr	r2, [pc, #8]	; (8000914 <HAL_DFSDM_ChannelMspInit+0x8c>)
 800090a:	6013      	str	r3, [r2, #0]
  }
}
 800090c:	bf00      	nop
 800090e:	3720      	adds	r7, #32
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	200001bc 	.word	0x200001bc
 8000918:	200001b8 	.word	0x200001b8
 800091c:	40021000 	.word	0x40021000
 8000920:	48000800 	.word	0x48000800
 8000924:	48000400 	.word	0x48000400

08000928 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800092e:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <MX_DMA_Init+0x38>)
 8000930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000932:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <MX_DMA_Init+0x38>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6493      	str	r3, [r2, #72]	; 0x48
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_DMA_Init+0x38>)
 800093c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	200e      	movs	r0, #14
 800094c:	f000 fd85 	bl	800145a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000950:	200e      	movs	r0, #14
 8000952:	f000 fd9e 	bl	8001492 <HAL_NVIC_EnableIRQ>

}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	; 0x28
 8000968:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096a:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <MX_GPIO_Init+0xb4>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096e:	4a2a      	ldr	r2, [pc, #168]	; (8000a18 <MX_GPIO_Init+0xb4>)
 8000970:	f043 0304 	orr.w	r3, r3, #4
 8000974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000976:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <MX_GPIO_Init+0xb4>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097a:	f003 0304 	and.w	r3, r3, #4
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000982:	4b25      	ldr	r3, [pc, #148]	; (8000a18 <MX_GPIO_Init+0xb4>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000986:	4a24      	ldr	r2, [pc, #144]	; (8000a18 <MX_GPIO_Init+0xb4>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800098c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098e:	4b22      	ldr	r3, [pc, #136]	; (8000a18 <MX_GPIO_Init+0xb4>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <MX_GPIO_Init+0xb4>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099e:	4a1e      	ldr	r2, [pc, #120]	; (8000a18 <MX_GPIO_Init+0xb4>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a6:	4b1c      	ldr	r3, [pc, #112]	; (8000a18 <MX_GPIO_Init+0xb4>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <MX_GPIO_Init+0xb4>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a18      	ldr	r2, [pc, #96]	; (8000a18 <MX_GPIO_Init+0xb4>)
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <MX_GPIO_Init+0xb4>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2120      	movs	r1, #32
 80009ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d2:	f001 ff8b 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009dc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009e6:	f107 0314 	add.w	r3, r7, #20
 80009ea:	4619      	mov	r1, r3
 80009ec:	480b      	ldr	r0, [pc, #44]	; (8000a1c <MX_GPIO_Init+0xb8>)
 80009ee:	f001 fdd3 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009f2:	2320      	movs	r3, #32
 80009f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f6:	2301      	movs	r3, #1
 80009f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	4619      	mov	r1, r3
 8000a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a0c:	f001 fdc4 	bl	8002598 <HAL_GPIO_Init>

}
 8000a10:	bf00      	nop
 8000a12:	3728      	adds	r7, #40	; 0x28
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	48000800 	.word	0x48000800

08000a20 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a26:	f000 fb9d 	bl	8001164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a2a:	f000 f8bf 	bl	8000bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a2e:	f7ff ff99 	bl	8000964 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000a32:	f000 fab3 	bl	8000f9c <MX_TIM6_Init>
  MX_DMA_Init();
 8000a36:	f7ff ff77 	bl	8000928 <MX_DMA_Init>
  MX_DFSDM1_Init();
 8000a3a:	f7ff fe27 	bl	800068c <MX_DFSDM1_Init>
  MX_USART2_UART_Init();
 8000a3e:	f000 fb05 	bl	800104c <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000a42:	f7ff fd93 	bl	800056c <MX_DAC1_Init>

  // Start timer 6 and DAC for DMA
  HAL_TIM_Base_Start(&htim6);
 8000a46:	4849      	ldr	r0, [pc, #292]	; (8000b6c <main+0x14c>)
 8000a48:	f003 fae0 	bl	800400c <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4848      	ldr	r0, [pc, #288]	; (8000b70 <main+0x150>)
 8000a50:	f000 fd85 	bl	800155e <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac1_out1_buf, FFT_SampleNum,
 8000a54:	2300      	movs	r3, #0
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a5c:	4a45      	ldr	r2, [pc, #276]	; (8000b74 <main+0x154>)
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4843      	ldr	r0, [pc, #268]	; (8000b70 <main+0x150>)
 8000a62:	f000 fdc9 	bl	80015f8 <HAL_DAC_Start_DMA>
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

  /* USER CODE BEGIN 2 */
  printf("\r\n***** Program start! *****\r\n");
 8000a66:	4844      	ldr	r0, [pc, #272]	; (8000b78 <main+0x158>)
 8000a68:	f004 fb28 	bl	80050bc <puts>
  HAL_Delay(100);
 8000a6c:	2064      	movs	r0, #100	; 0x64
 8000a6e:	f000 fbf5 	bl	800125c <HAL_Delay>
    if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, Buff, FFT_SampleNum) != HAL_OK)
 8000a72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a76:	4941      	ldr	r1, [pc, #260]	; (8000b7c <main+0x15c>)
 8000a78:	4841      	ldr	r0, [pc, #260]	; (8000b80 <main+0x160>)
 8000a7a:	f001 fa39 	bl	8001ef0 <HAL_DFSDM_FilterRegularStart_DMA>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d003      	beq.n	8000a8c <main+0x6c>
    {
        Error_Handler();
 8000a84:	2188      	movs	r1, #136	; 0x88
 8000a86:	483f      	ldr	r0, [pc, #252]	; (8000b84 <main+0x164>)
 8000a88:	f000 f956 	bl	8000d38 <_Error_Handler>
    }

    // FFT init
    FFT_SampleRate = SystemCoreClock / hdfsdm1_channel0.Init.OutputClock.Divider
 8000a8c:	4b3e      	ldr	r3, [pc, #248]	; (8000b88 <main+0x168>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b3e      	ldr	r3, [pc, #248]	; (8000b8c <main+0x16c>)
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	fbb2 f2f3 	udiv	r2, r2, r3
            / hdfsdm1_filter0.Init.FilterParam.Oversampling
 8000a98:	4b39      	ldr	r3, [pc, #228]	; (8000b80 <main+0x160>)
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	fbb2 f2f3 	udiv	r2, r2, r3
            / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 8000aa0:	4b37      	ldr	r3, [pc, #220]	; (8000b80 <main+0x160>)
 8000aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa4:	fbb2 f3f3 	udiv	r3, r2, r3
    FFT_SampleRate = SystemCoreClock / hdfsdm1_channel0.Init.OutputClock.Divider
 8000aa8:	ee07 3a90 	vmov	s15, r3
 8000aac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ab0:	4b37      	ldr	r3, [pc, #220]	; (8000b90 <main+0x170>)
 8000ab2:	edc3 7a00 	vstr	s15, [r3]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
      {
            // Wait
    	    printf("\r\n***** test *****\r\n");
 8000ab6:	4837      	ldr	r0, [pc, #220]	; (8000b94 <main+0x174>)
 8000ab8:	f004 fb00 	bl	80050bc <puts>
            	FFT_inp[i] = (float) FFT_inp_int32[i];
            	dac1_out1_buf[i] = (uint32_t) FFT_inp[i];
            	printf("\r\n%u\r",dac1_out1_buf[i]);
            }*/

            if (adc1_in1_a) {
 8000abc:	4b36      	ldr	r3, [pc, #216]	; (8000b98 <main+0x178>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d032      	beq.n	8000b2c <main+0x10c>
                 if (Buff[0] >= (4095-128) || Buff[0] <128) {
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <main+0x15c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f640 727e 	movw	r2, #3966	; 0xf7e
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	dc03      	bgt.n	8000ada <main+0xba>
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	; (8000b7c <main+0x15c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ad8:	dc09      	bgt.n	8000aee <main+0xce>
                   printf("%u @ %lu\n", Buff[0], HAL_GetTick());
 8000ada:	4b28      	ldr	r3, [pc, #160]	; (8000b7c <main+0x15c>)
 8000adc:	681c      	ldr	r4, [r3, #0]
 8000ade:	f000 fbb1 	bl	8001244 <HAL_GetTick>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4621      	mov	r1, r4
 8000ae8:	482c      	ldr	r0, [pc, #176]	; (8000b9c <main+0x17c>)
 8000aea:	f004 fa81 	bl	8004ff0 <iprintf>
                 }
                 for (uint32_t n = 0; n < 1024; n++) {
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	e013      	b.n	8000b1c <main+0xfc>
                   dac1_out1_buf[n] = Buff[n];
 8000af4:	4a21      	ldr	r2, [pc, #132]	; (8000b7c <main+0x15c>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000afc:	4619      	mov	r1, r3
 8000afe:	4a1d      	ldr	r2, [pc, #116]	; (8000b74 <main+0x154>)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                   printf("\r\n%u\r",dac1_out1_buf[n]);
 8000b06:	4a1b      	ldr	r2, [pc, #108]	; (8000b74 <main+0x154>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4823      	ldr	r0, [pc, #140]	; (8000ba0 <main+0x180>)
 8000b12:	f004 fa6d 	bl	8004ff0 <iprintf>
                 for (uint32_t n = 0; n < 1024; n++) {
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b22:	d3e7      	bcc.n	8000af4 <main+0xd4>
                 }
                 adc1_in1_a = false;
 8000b24:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <main+0x178>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
 8000b2a:	e01a      	b.n	8000b62 <main+0x142>
               } else if (adc1_in1_b) {
 8000b2c:	4b1d      	ldr	r3, [pc, #116]	; (8000ba4 <main+0x184>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d015      	beq.n	8000b62 <main+0x142>
                 for (uint32_t n = 1024; n < 1024*2; n++) {
 8000b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	e00a      	b.n	8000b54 <main+0x134>
                	 printf("\r\n%u\r",dac1_out1_buf[n]);
 8000b3e:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <main+0x154>)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4815      	ldr	r0, [pc, #84]	; (8000ba0 <main+0x180>)
 8000b4a:	f004 fa51 	bl	8004ff0 <iprintf>
                 for (uint32_t n = 1024; n < 1024*2; n++) {
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	3301      	adds	r3, #1
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000b5a:	d3f0      	bcc.n	8000b3e <main+0x11e>
                 }
                 adc1_in1_b = false;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <main+0x184>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	701a      	strb	r2, [r3, #0]
               }


            flag = true;        // <- Continuous transformation
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <main+0x188>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
    	    printf("\r\n***** test *****\r\n");
 8000b68:	e7a5      	b.n	8000ab6 <main+0x96>
 8000b6a:	bf00      	nop
 8000b6c:	200021cc 	.word	0x200021cc
 8000b70:	20000088 	.word	0x20000088
 8000b74:	200011c4 	.word	0x200011c4
 8000b78:	08005dd0 	.word	0x08005dd0
 8000b7c:	200001c0 	.word	0x200001c0
 8000b80:	200000e4 	.word	0x200000e4
 8000b84:	08005df0 	.word	0x08005df0
 8000b88:	20000004 	.word	0x20000004
 8000b8c:	20000138 	.word	0x20000138
 8000b90:	200011c0 	.word	0x200011c0
 8000b94:	08005e04 	.word	0x08005e04
 8000b98:	200021c4 	.word	0x200021c4
 8000b9c:	08005e18 	.word	0x08005e18
 8000ba0:	08005e24 	.word	0x08005e24
 8000ba4:	200021c5 	.word	0x200021c5
 8000ba8:	20000000 	.word	0x20000000

08000bac <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b0b8      	sub	sp, #224	; 0xe0
 8000bb0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000bc0:	2310      	movs	r3, #16
 8000bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000bd8:	2314      	movs	r3, #20
 8000bda:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bde:	2307      	movs	r3, #7
 8000be0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000be4:	2302      	movs	r3, #2
 8000be6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bea:	2302      	movs	r3, #2
 8000bec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f001 fef5 	bl	80029e4 <HAL_RCC_OscConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d003      	beq.n	8000c08 <SystemClock_Config+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000c00:	21d3      	movs	r1, #211	; 0xd3
 8000c02:	4829      	ldr	r0, [pc, #164]	; (8000ca8 <SystemClock_Config+0xfc>)
 8000c04:	f000 f898 	bl	8000d38 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c08:	230f      	movs	r3, #15
 8000c0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c26:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 fab5 	bl	800319c <HAL_RCC_ClockConfig>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000c38:	21e1      	movs	r1, #225	; 0xe1
 8000c3a:	481b      	ldr	r0, [pc, #108]	; (8000ca8 <SystemClock_Config+0xfc>)
 8000c3c:	f000 f87c 	bl	8000d38 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_DFSDM1;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <SystemClock_Config+0x100>)
 8000c42:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c4e:	463b      	mov	r3, r7
 8000c50:	4618      	mov	r0, r3
 8000c52:	f002 fcc7 	bl	80035e4 <HAL_RCCEx_PeriphCLKConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d003      	beq.n	8000c64 <SystemClock_Config+0xb8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000c5c:	21e9      	movs	r1, #233	; 0xe9
 8000c5e:	4812      	ldr	r0, [pc, #72]	; (8000ca8 <SystemClock_Config+0xfc>)
 8000c60:	f000 f86a 	bl	8000d38 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c64:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c68:	f001 fe66 	bl	8002938 <HAL_PWREx_ControlVoltageScaling>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <SystemClock_Config+0xce>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000c72:	21f0      	movs	r1, #240	; 0xf0
 8000c74:	480c      	ldr	r0, [pc, #48]	; (8000ca8 <SystemClock_Config+0xfc>)
 8000c76:	f000 f85f 	bl	8000d38 <_Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000c7a:	f002 fc1b 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	4a0b      	ldr	r2, [pc, #44]	; (8000cb0 <SystemClock_Config+0x104>)
 8000c82:	fba2 2303 	umull	r2, r3, r2, r3
 8000c86:	099b      	lsrs	r3, r3, #6
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 fc10 	bl	80014ae <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000c8e:	2004      	movs	r0, #4
 8000c90:	f000 fc1a 	bl	80014c8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2100      	movs	r1, #0
 8000c98:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9c:	f000 fbdd 	bl	800145a <HAL_NVIC_SetPriority>
}
 8000ca0:	bf00      	nop
 8000ca2:	37e0      	adds	r7, #224	; 0xe0
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	08005df0 	.word	0x08005df0
 8000cac:	00010002 	.word	0x00010002
 8000cb0:	10624dd3 	.word	0x10624dd3

08000cb4 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	  if (hdfsdm_filter == &hdfsdm1_filter0) {
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x24>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d102      	bne.n	8000cca <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x16>
	    adc1_in1_a = true;
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x28>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
	  }

}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	200000e4 	.word	0x200000e4
 8000cdc:	200021c4 	.word	0x200021c4

08000ce0 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	 if (hdfsdm_filter == &hdfsdm1_filter0) {
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <HAL_DFSDM_FilterRegConvCpltCallback+0x24>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d102      	bne.n	8000cf6 <HAL_DFSDM_FilterRegConvCpltCallback+0x16>
	    adc1_in1_b = true;
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <HAL_DFSDM_FilterRegConvCpltCallback+0x28>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
	  }

}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	200000e4 	.word	0x200000e4
 8000d08:	200021c5 	.word	0x200021c5

08000d0c <_write>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int _write(int file, char *ptr, int len)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 0xFFFFFFFF);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d20:	68b9      	ldr	r1, [r7, #8]
 8000d22:	4804      	ldr	r0, [pc, #16]	; (8000d34 <_write+0x28>)
 8000d24:	f003 fb4a 	bl	80043bc <HAL_UART_Transmit>
    return len;
 8000d28:	687b      	ldr	r3, [r7, #4]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20002218 	.word	0x20002218

08000d38 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8000d42:	e7fe      	b.n	8000d42 <_Error_Handler+0xa>

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	4b24      	ldr	r3, [pc, #144]	; (8000ddc <HAL_MspInit+0x98>)
 8000d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d4e:	4a23      	ldr	r2, [pc, #140]	; (8000ddc <HAL_MspInit+0x98>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6613      	str	r3, [r2, #96]	; 0x60
 8000d56:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <HAL_MspInit+0x98>)
 8000d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <HAL_MspInit+0x98>)
 8000d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d66:	4a1d      	ldr	r2, [pc, #116]	; (8000ddc <HAL_MspInit+0x98>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <HAL_MspInit+0x98>)
 8000d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7a:	2003      	movs	r0, #3
 8000d7c:	f000 fb62 	bl	8001444 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	f06f 000b 	mvn.w	r0, #11
 8000d88:	f000 fb67 	bl	800145a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f06f 000a 	mvn.w	r0, #10
 8000d94:	f000 fb61 	bl	800145a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	f06f 0009 	mvn.w	r0, #9
 8000da0:	f000 fb5b 	bl	800145a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2100      	movs	r1, #0
 8000da8:	f06f 0004 	mvn.w	r0, #4
 8000dac:	f000 fb55 	bl	800145a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	f06f 0003 	mvn.w	r0, #3
 8000db8:	f000 fb4f 	bl	800145a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	f06f 0001 	mvn.w	r0, #1
 8000dc4:	f000 fb49 	bl	800145a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2100      	movs	r1, #0
 8000dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd0:	f000 fb43 	bl	800145a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40021000 	.word	0x40021000

08000de0 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 fa0c 	bl	800121c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000e04:	f000 fb7c 	bl	8001500 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <DMA1_Channel4_IRQHandler>:

/**
* @brief This function handles DMA1 channel4 global interrupt.
*/
void DMA1_Channel4_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8000e10:	4802      	ldr	r0, [pc, #8]	; (8000e1c <DMA1_Channel4_IRQHandler+0x10>)
 8000e12:	f001 fae1 	bl	80023d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000170 	.word	0x20000170

08000e20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	e00a      	b.n	8000e48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e32:	f3af 8000 	nop.w
 8000e36:	4601      	mov	r1, r0
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	1c5a      	adds	r2, r3, #1
 8000e3c:	60ba      	str	r2, [r7, #8]
 8000e3e:	b2ca      	uxtb	r2, r1
 8000e40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3301      	adds	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
 8000e48:	697a      	ldr	r2, [r7, #20]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	dbf0      	blt.n	8000e32 <_read+0x12>
  }

  return len;
 8000e50:	687b      	ldr	r3, [r7, #4]
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3718      	adds	r7, #24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	b083      	sub	sp, #12
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
 8000e7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e82:	605a      	str	r2, [r3, #4]
  return 0;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr

08000e92 <_isatty>:

int _isatty(int file)
{
 8000e92:	b480      	push	{r7}
 8000e94:	b083      	sub	sp, #12
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
	...

08000ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ecc:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <_sbrk+0x5c>)
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <_sbrk+0x60>)
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <_sbrk+0x64>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d102      	bne.n	8000ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <_sbrk+0x64>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	; (8000f2c <_sbrk+0x68>)
 8000ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <_sbrk+0x64>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d207      	bcs.n	8000f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ef4:	f004 fa10 	bl	8005318 <__errno>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	220c      	movs	r2, #12
 8000efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000efe:	f04f 33ff 	mov.w	r3, #4294967295
 8000f02:	e009      	b.n	8000f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <_sbrk+0x64>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <_sbrk+0x64>)
 8000f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f16:	68fb      	ldr	r3, [r7, #12]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20018000 	.word	0x20018000
 8000f24:	00000400 	.word	0x00000400
 8000f28:	200021c8 	.word	0x200021c8
 8000f2c:	20002418 	.word	0x20002418

08000f30 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f34:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <SystemInit+0x64>)
 8000f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f3a:	4a16      	ldr	r2, [pc, #88]	; (8000f94 <SystemInit+0x64>)
 8000f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <SystemInit+0x68>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <SystemInit+0x68>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <SystemInit+0x68>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <SystemInit+0x68>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a0f      	ldr	r2, [pc, #60]	; (8000f98 <SystemInit+0x68>)
 8000f5c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f60:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f64:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <SystemInit+0x68>)
 8000f68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f6c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <SystemInit+0x68>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a09      	ldr	r2, [pc, #36]	; (8000f98 <SystemInit+0x68>)
 8000f74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f78:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <SystemInit+0x68>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <SystemInit+0x64>)
 8000f82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f86:	609a      	str	r2, [r3, #8]
#endif
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000ed00 	.word	0xe000ed00
 8000f98:	40021000 	.word	0x40021000

08000f9c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
 8000fa2:	4b17      	ldr	r3, [pc, #92]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fa4:	4a17      	ldr	r2, [pc, #92]	; (8001004 <MX_TIM6_Init+0x68>)
 8000fa6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000fa8:	4b15      	ldr	r3, [pc, #84]	; (8001000 <MX_TIM6_Init+0x64>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fae:	4b14      	ldr	r3, [pc, #80]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1919;
 8000fb4:	4b12      	ldr	r3, [pc, #72]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fb6:	f240 727f 	movw	r2, #1919	; 0x77f
 8000fba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fbc:	4b10      	ldr	r3, [pc, #64]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fbe:	2280      	movs	r2, #128	; 0x80
 8000fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000fc2:	480f      	ldr	r0, [pc, #60]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fc4:	f002 ffca 	bl	8003f5c <HAL_TIM_Base_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <MX_TIM6_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000fce:	213d      	movs	r1, #61	; 0x3d
 8000fd0:	480d      	ldr	r0, [pc, #52]	; (8001008 <MX_TIM6_Init+0x6c>)
 8000fd2:	f7ff feb1 	bl	8000d38 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fd6:	2320      	movs	r3, #32
 8000fd8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4807      	ldr	r0, [pc, #28]	; (8001000 <MX_TIM6_Init+0x64>)
 8000fe4:	f003 f914 	bl	8004210 <HAL_TIMEx_MasterConfigSynchronization>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d003      	beq.n	8000ff6 <MX_TIM6_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000fee:	2144      	movs	r1, #68	; 0x44
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_TIM6_Init+0x6c>)
 8000ff2:	f7ff fea1 	bl	8000d38 <_Error_Handler>
  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200021cc 	.word	0x200021cc
 8001004:	40001000 	.word	0x40001000
 8001008:	08005e2c 	.word	0x08005e2c

0800100c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <HAL_TIM_Base_MspInit+0x38>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d10b      	bne.n	8001036 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <HAL_TIM_Base_MspInit+0x3c>)
 8001020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001022:	4a09      	ldr	r2, [pc, #36]	; (8001048 <HAL_TIM_Base_MspInit+0x3c>)
 8001024:	f043 0310 	orr.w	r3, r3, #16
 8001028:	6593      	str	r3, [r2, #88]	; 0x58
 800102a:	4b07      	ldr	r3, [pc, #28]	; (8001048 <HAL_TIM_Base_MspInit+0x3c>)
 800102c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800102e:	f003 0310 	and.w	r3, r3, #16
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001036:	bf00      	nop
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40001000 	.word	0x40001000
 8001048:	40021000 	.word	0x40021000

0800104c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001052:	4a16      	ldr	r2, [pc, #88]	; (80010ac <MX_USART2_UART_Init+0x60>)
 8001054:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001058:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800105c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001064:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800106a:	4b0f      	ldr	r3, [pc, #60]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001072:	220c      	movs	r2, #12
 8001074:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001082:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001088:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001090:	f003 f946 	bl	8004320 <HAL_UART_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <MX_USART2_UART_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800109a:	2144      	movs	r1, #68	; 0x44
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <MX_USART2_UART_Init+0x64>)
 800109e:	f7ff fe4b 	bl	8000d38 <_Error_Handler>
  }

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20002218 	.word	0x20002218
 80010ac:	40004400 	.word	0x40004400
 80010b0:	08005e40 	.word	0x08005e40

080010b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a11      	ldr	r2, [pc, #68]	; (8001108 <HAL_UART_MspInit+0x54>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d11c      	bne.n	8001100 <HAL_UART_MspInit+0x4c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010c6:	4b11      	ldr	r3, [pc, #68]	; (800110c <HAL_UART_MspInit+0x58>)
 80010c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ca:	4a10      	ldr	r2, [pc, #64]	; (800110c <HAL_UART_MspInit+0x58>)
 80010cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d0:	6593      	str	r3, [r2, #88]	; 0x58
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <HAL_UART_MspInit+0x58>)
 80010d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010de:	230c      	movs	r3, #12
 80010e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ea:	2303      	movs	r3, #3
 80010ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ee:	2307      	movs	r3, #7
 80010f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 030c 	add.w	r3, r7, #12
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010fc:	f001 fa4c 	bl	8002598 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001100:	bf00      	nop
 8001102:	3720      	adds	r7, #32
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40004400 	.word	0x40004400
 800110c:	40021000 	.word	0x40021000

08001110 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001148 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001114:	f7ff ff0c 	bl	8000f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <LoopForever+0x6>)
  ldr r1, =_edata
 800111a:	490d      	ldr	r1, [pc, #52]	; (8001150 <LoopForever+0xa>)
  ldr r2, =_sidata
 800111c:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <LoopForever+0xe>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001120:	e002      	b.n	8001128 <LoopCopyDataInit>

08001122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001126:	3304      	adds	r3, #4

08001128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800112a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800112c:	d3f9      	bcc.n	8001122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800112e:	4a0a      	ldr	r2, [pc, #40]	; (8001158 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001130:	4c0a      	ldr	r4, [pc, #40]	; (800115c <LoopForever+0x16>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001134:	e001      	b.n	800113a <LoopFillZerobss>

08001136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001138:	3204      	adds	r2, #4

0800113a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800113a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800113c:	d3fb      	bcc.n	8001136 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800113e:	f004 f8f1 	bl	8005324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001142:	f7ff fc6d 	bl	8000a20 <main>

08001146 <LoopForever>:

LoopForever:
    b LoopForever
 8001146:	e7fe      	b.n	8001146 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001148:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800114c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001150:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001154:	08005ee0 	.word	0x08005ee0
  ldr r2, =_sbss
 8001158:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800115c:	20002414 	.word	0x20002414

08001160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001160:	e7fe      	b.n	8001160 <ADC1_2_IRQHandler>
	...

08001164 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800116e:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <HAL_Init+0x3c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a0b      	ldr	r2, [pc, #44]	; (80011a0 <HAL_Init+0x3c>)
 8001174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001178:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117a:	2003      	movs	r0, #3
 800117c:	f000 f962 	bl	8001444 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001180:	2000      	movs	r0, #0
 8001182:	f000 f80f 	bl	80011a4 <HAL_InitTick>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d002      	beq.n	8001192 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	e001      	b.n	8001196 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001192:	f7ff fdd7 	bl	8000d44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001196:	79fb      	ldrb	r3, [r7, #7]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40022000 	.word	0x40022000

080011a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_InitTick+0x6c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d023      	beq.n	8001200 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <HAL_InitTick+0x70>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_InitTick+0x6c>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f96d 	bl	80014ae <HAL_SYSTICK_Config>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d10f      	bne.n	80011fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b0f      	cmp	r3, #15
 80011de:	d809      	bhi.n	80011f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e0:	2200      	movs	r2, #0
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	f04f 30ff 	mov.w	r0, #4294967295
 80011e8:	f000 f937 	bl	800145a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011ec:	4a0a      	ldr	r2, [pc, #40]	; (8001218 <HAL_InitTick+0x74>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	e007      	b.n	8001204 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e004      	b.n	8001204 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	73fb      	strb	r3, [r7, #15]
 80011fe:	e001      	b.n	8001204 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001204:	7bfb      	ldrb	r3, [r7, #15]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000000c 	.word	0x2000000c
 8001214:	20000004 	.word	0x20000004
 8001218:	20000008 	.word	0x20000008

0800121c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_IncTick+0x20>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	461a      	mov	r2, r3
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_IncTick+0x24>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a04      	ldr	r2, [pc, #16]	; (8001240 <HAL_IncTick+0x24>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	2000000c 	.word	0x2000000c
 8001240:	200022a0 	.word	0x200022a0

08001244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b03      	ldr	r3, [pc, #12]	; (8001258 <HAL_GetTick+0x14>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	200022a0 	.word	0x200022a0

0800125c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001264:	f7ff ffee 	bl	8001244 <HAL_GetTick>
 8001268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001274:	d005      	beq.n	8001282 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <HAL_Delay+0x44>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	4413      	add	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001282:	bf00      	nop
 8001284:	f7ff ffde 	bl	8001244 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	429a      	cmp	r2, r3
 8001292:	d8f7      	bhi.n	8001284 <HAL_Delay+0x28>
  {
  }
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000000c 	.word	0x2000000c

080012a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b4:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <__NVIC_SetPriorityGrouping+0x44>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012c0:	4013      	ands	r3, r2
 80012c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012d6:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <__NVIC_SetPriorityGrouping+0x44>)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	60d3      	str	r3, [r2, #12]
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f0:	4b04      	ldr	r3, [pc, #16]	; (8001304 <__NVIC_GetPriorityGrouping+0x18>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	0a1b      	lsrs	r3, r3, #8
 80012f6:	f003 0307 	and.w	r3, r3, #7
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001316:	2b00      	cmp	r3, #0
 8001318:	db0b      	blt.n	8001332 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	f003 021f 	and.w	r2, r3, #31
 8001320:	4907      	ldr	r1, [pc, #28]	; (8001340 <__NVIC_EnableIRQ+0x38>)
 8001322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001326:	095b      	lsrs	r3, r3, #5
 8001328:	2001      	movs	r0, #1
 800132a:	fa00 f202 	lsl.w	r2, r0, r2
 800132e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000e100 	.word	0xe000e100

08001344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	6039      	str	r1, [r7, #0]
 800134e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001354:	2b00      	cmp	r3, #0
 8001356:	db0a      	blt.n	800136e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	490c      	ldr	r1, [pc, #48]	; (8001390 <__NVIC_SetPriority+0x4c>)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	0112      	lsls	r2, r2, #4
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	440b      	add	r3, r1
 8001368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800136c:	e00a      	b.n	8001384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4908      	ldr	r1, [pc, #32]	; (8001394 <__NVIC_SetPriority+0x50>)
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	3b04      	subs	r3, #4
 800137c:	0112      	lsls	r2, r2, #4
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	440b      	add	r3, r1
 8001382:	761a      	strb	r2, [r3, #24]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000e100 	.word	0xe000e100
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001398:	b480      	push	{r7}
 800139a:	b089      	sub	sp, #36	; 0x24
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f1c3 0307 	rsb	r3, r3, #7
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	bf28      	it	cs
 80013b6:	2304      	movcs	r3, #4
 80013b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3304      	adds	r3, #4
 80013be:	2b06      	cmp	r3, #6
 80013c0:	d902      	bls.n	80013c8 <NVIC_EncodePriority+0x30>
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3b03      	subs	r3, #3
 80013c6:	e000      	b.n	80013ca <NVIC_EncodePriority+0x32>
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013cc:	f04f 32ff 	mov.w	r2, #4294967295
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43da      	mvns	r2, r3
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	401a      	ands	r2, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ea:	43d9      	mvns	r1, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f0:	4313      	orrs	r3, r2
         );
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3724      	adds	r7, #36	; 0x24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3b01      	subs	r3, #1
 800140c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001410:	d301      	bcc.n	8001416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001412:	2301      	movs	r3, #1
 8001414:	e00f      	b.n	8001436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001416:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <SysTick_Config+0x40>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800141e:	210f      	movs	r1, #15
 8001420:	f04f 30ff 	mov.w	r0, #4294967295
 8001424:	f7ff ff8e 	bl	8001344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <SysTick_Config+0x40>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <SysTick_Config+0x40>)
 8001430:	2207      	movs	r2, #7
 8001432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	e000e010 	.word	0xe000e010

08001444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ff29 	bl	80012a4 <__NVIC_SetPriorityGrouping>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b086      	sub	sp, #24
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800146c:	f7ff ff3e 	bl	80012ec <__NVIC_GetPriorityGrouping>
 8001470:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	68b9      	ldr	r1, [r7, #8]
 8001476:	6978      	ldr	r0, [r7, #20]
 8001478:	f7ff ff8e 	bl	8001398 <NVIC_EncodePriority>
 800147c:	4602      	mov	r2, r0
 800147e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001482:	4611      	mov	r1, r2
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff ff5d 	bl	8001344 <__NVIC_SetPriority>
}
 800148a:	bf00      	nop
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff31 	bl	8001308 <__NVIC_EnableIRQ>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ffa2 	bl	8001400 <SysTick_Config>
 80014bc:	4603      	mov	r3, r0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d106      	bne.n	80014e4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80014e2:	e005      	b.n	80014f0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80014e4:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a04      	ldr	r2, [pc, #16]	; (80014fc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80014ea:	f023 0304 	bic.w	r3, r3, #4
 80014ee:	6013      	str	r3, [r2, #0]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	e000e010 	.word	0xe000e010

08001500 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001504:	f000 f802 	bl	800150c <HAL_SYSTICK_Callback>
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}

0800150c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e014      	b.n	8001556 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	791b      	ldrb	r3, [r3, #4]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d105      	bne.n	8001542 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff f847 	bl	80005d0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2202      	movs	r2, #2
 8001546:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2201      	movs	r2, #1
 8001552:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	795b      	ldrb	r3, [r3, #5]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d101      	bne.n	8001574 <HAL_DAC_Start+0x16>
 8001570:	2302      	movs	r3, #2
 8001572:	e03b      	b.n	80015ec <HAL_DAC_Start+0x8e>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2202      	movs	r2, #2
 800157e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6819      	ldr	r1, [r3, #0]
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	f003 0310 	and.w	r3, r3, #16
 800158c:	2201      	movs	r2, #1
 800158e:	409a      	lsls	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10f      	bne.n	80015be <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d118      	bne.n	80015de <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f042 0201 	orr.w	r2, r2, #1
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	e00f      	b.n	80015de <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80015c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80015cc:	d107      	bne.n	80015de <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	685a      	ldr	r2, [r3, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f042 0202 	orr.w	r2, r2, #2
 80015dc:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
 8001604:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	795b      	ldrb	r3, [r3, #5]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d101      	bne.n	8001616 <HAL_DAC_Start_DMA+0x1e>
 8001612:	2302      	movs	r3, #2
 8001614:	e0ab      	b.n	800176e <HAL_DAC_Start_DMA+0x176>
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2201      	movs	r2, #1
 800161a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2202      	movs	r2, #2
 8001620:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d12f      	bne.n	8001688 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a52      	ldr	r2, [pc, #328]	; (8001778 <HAL_DAC_Start_DMA+0x180>)
 800162e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4a51      	ldr	r2, [pc, #324]	; (800177c <HAL_DAC_Start_DMA+0x184>)
 8001636:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	4a50      	ldr	r2, [pc, #320]	; (8001780 <HAL_DAC_Start_DMA+0x188>)
 800163e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800164e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001650:	6a3b      	ldr	r3, [r7, #32]
 8001652:	2b08      	cmp	r3, #8
 8001654:	d013      	beq.n	800167e <HAL_DAC_Start_DMA+0x86>
 8001656:	6a3b      	ldr	r3, [r7, #32]
 8001658:	2b08      	cmp	r3, #8
 800165a:	d845      	bhi.n	80016e8 <HAL_DAC_Start_DMA+0xf0>
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <HAL_DAC_Start_DMA+0x72>
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	2b04      	cmp	r3, #4
 8001666:	d005      	beq.n	8001674 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001668:	e03e      	b.n	80016e8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	3308      	adds	r3, #8
 8001670:	613b      	str	r3, [r7, #16]
        break;
 8001672:	e03c      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	330c      	adds	r3, #12
 800167a:	613b      	str	r3, [r7, #16]
        break;
 800167c:	e037      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	3310      	adds	r3, #16
 8001684:	613b      	str	r3, [r7, #16]
        break;
 8001686:	e032      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	4a3d      	ldr	r2, [pc, #244]	; (8001784 <HAL_DAC_Start_DMA+0x18c>)
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4a3c      	ldr	r2, [pc, #240]	; (8001788 <HAL_DAC_Start_DMA+0x190>)
 8001696:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	4a3b      	ldr	r2, [pc, #236]	; (800178c <HAL_DAC_Start_DMA+0x194>)
 800169e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016ae:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80016b0:	6a3b      	ldr	r3, [r7, #32]
 80016b2:	2b08      	cmp	r3, #8
 80016b4:	d013      	beq.n	80016de <HAL_DAC_Start_DMA+0xe6>
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	2b08      	cmp	r3, #8
 80016ba:	d817      	bhi.n	80016ec <HAL_DAC_Start_DMA+0xf4>
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_DAC_Start_DMA+0xd2>
 80016c2:	6a3b      	ldr	r3, [r7, #32]
 80016c4:	2b04      	cmp	r3, #4
 80016c6:	d005      	beq.n	80016d4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80016c8:	e010      	b.n	80016ec <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3314      	adds	r3, #20
 80016d0:	613b      	str	r3, [r7, #16]
        break;
 80016d2:	e00c      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	3318      	adds	r3, #24
 80016da:	613b      	str	r3, [r7, #16]
        break;
 80016dc:	e007      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	331c      	adds	r3, #28
 80016e4:	613b      	str	r3, [r7, #16]
        break;
 80016e6:	e002      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        break;
 80016e8:	bf00      	nop
 80016ea:	e000      	b.n	80016ee <HAL_DAC_Start_DMA+0xf6>
        break;
 80016ec:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d111      	bne.n	8001718 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001702:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6898      	ldr	r0, [r3, #8]
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	f000 fe03 	bl	8002318 <HAL_DMA_Start_IT>
 8001712:	4603      	mov	r3, r0
 8001714:	75fb      	strb	r3, [r7, #23]
 8001716:	e010      	b.n	800173a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001726:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	68d8      	ldr	r0, [r3, #12]
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	f000 fdf1 	bl	8002318 <HAL_DMA_Start_IT>
 8001736:	4603      	mov	r3, r0
 8001738:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2200      	movs	r2, #0
 800173e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001740:	7dfb      	ldrb	r3, [r7, #23]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10c      	bne.n	8001760 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6819      	ldr	r1, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	2201      	movs	r2, #1
 8001754:	409a      	lsls	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	e005      	b.n	800176c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	f043 0204 	orr.w	r2, r3, #4
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800176c:	7dfb      	ldrb	r3, [r7, #23]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	08001a1b 	.word	0x08001a1b
 800177c:	08001a3d 	.word	0x08001a3d
 8001780:	08001a59 	.word	0x08001a59
 8001784:	08001ac3 	.word	0x08001ac3
 8001788:	08001ae5 	.word	0x08001ae5
 800178c:	08001b01 	.word	0x08001b01

08001790 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b088      	sub	sp, #32
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	795b      	ldrb	r3, [r3, #5]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d101      	bne.n	80017e8 <HAL_DAC_ConfigChannel+0x1c>
 80017e4:	2302      	movs	r3, #2
 80017e6:	e114      	b.n	8001a12 <HAL_DAC_ConfigChannel+0x246>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2201      	movs	r2, #1
 80017ec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2202      	movs	r2, #2
 80017f2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	f040 8081 	bne.w	8001900 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80017fe:	f7ff fd21 	bl	8001244 <HAL_GetTick>
 8001802:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d140      	bne.n	800188c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800180a:	e018      	b.n	800183e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800180c:	f7ff fd1a 	bl	8001244 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b01      	cmp	r3, #1
 8001818:	d911      	bls.n	800183e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001820:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d00a      	beq.n	800183e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	f043 0208 	orr.w	r2, r3, #8
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2203      	movs	r2, #3
 8001838:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e0e9      	b.n	8001a12 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001844:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1df      	bne.n	800180c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f7ff fd05 	bl	800125c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	68ba      	ldr	r2, [r7, #8]
 8001858:	6992      	ldr	r2, [r2, #24]
 800185a:	641a      	str	r2, [r3, #64]	; 0x40
 800185c:	e023      	b.n	80018a6 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800185e:	f7ff fcf1 	bl	8001244 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b01      	cmp	r3, #1
 800186a:	d90f      	bls.n	800188c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001872:	2b00      	cmp	r3, #0
 8001874:	da0a      	bge.n	800188c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	f043 0208 	orr.w	r2, r3, #8
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2203      	movs	r2, #3
 8001886:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e0c2      	b.n	8001a12 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001892:	2b00      	cmp	r3, #0
 8001894:	dbe3      	blt.n	800185e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff fce0 	bl	800125c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	6992      	ldr	r2, [r2, #24]
 80018a4:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f003 0310 	and.w	r3, r3, #16
 80018b2:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80018b6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ba:	43db      	mvns	r3, r3
 80018bc:	ea02 0103 	and.w	r1, r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	69da      	ldr	r2, [r3, #28]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	409a      	lsls	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	430a      	orrs	r2, r1
 80018d2:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f003 0310 	and.w	r3, r3, #16
 80018e0:	21ff      	movs	r1, #255	; 0xff
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	43db      	mvns	r3, r3
 80018e8:	ea02 0103 	and.w	r1, r2, r3
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	6a1a      	ldr	r2, [r3, #32]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	409a      	lsls	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d11d      	bne.n	8001944 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800190e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f003 0310 	and.w	r3, r3, #16
 8001916:	221f      	movs	r2, #31
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	695b      	ldr	r3, [r3, #20]
 8001928:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f003 0310 	and.w	r3, r3, #16
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4313      	orrs	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800194a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f003 0310 	and.w	r3, r3, #16
 8001952:	2207      	movs	r2, #7
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	4013      	ands	r3, r2
 800195e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	431a      	orrs	r2, r3
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f003 0310 	and.w	r3, r3, #16
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6819      	ldr	r1, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f003 0310 	and.w	r3, r3, #16
 8001998:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43da      	mvns	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	400a      	ands	r2, r1
 80019a8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f003 0310 	and.w	r3, r3, #16
 80019b8:	f640 72fc 	movw	r2, #4092	; 0xffc
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6819      	ldr	r1, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f003 0310 	and.w	r3, r3, #16
 80019f4:	22c0      	movs	r2, #192	; 0xc0
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	400a      	ands	r2, r1
 8001a02:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2201      	movs	r2, #1
 8001a08:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3720      	adds	r7, #32
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b084      	sub	sp, #16
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a26:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f7ff feb1 	bl	8001790 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2201      	movs	r2, #1
 8001a32:	711a      	strb	r2, [r3, #4]
}
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a48:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f7ff feaa 	bl	80017a4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a64:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	f043 0204 	orr.w	r2, r3, #4
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f7ff fea0 	bl	80017b8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	711a      	strb	r2, [r3, #4]
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b084      	sub	sp, #16
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ace:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f7ff ffd8 	bl	8001a86 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	711a      	strb	r2, [r3, #4]
}
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f7ff ffd1 	bl	8001a9a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	f043 0204 	orr.w	r2, r3, #4
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	f7ff ffc7 	bl	8001aae <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2201      	movs	r2, #1
 8001b24:	711a      	strb	r2, [r3, #4]
}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e0ac      	b.n	8001c9c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 fa8c 	bl	8002064 <DFSDM_GetChannelFromInstance>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	4a55      	ldr	r2, [pc, #340]	; (8001ca4 <HAL_DFSDM_ChannelInit+0x174>)
 8001b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e09f      	b.n	8001c9c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7fe fe93 	bl	8000888 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001b62:	4b51      	ldr	r3, [pc, #324]	; (8001ca8 <HAL_DFSDM_ChannelInit+0x178>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a4f      	ldr	r2, [pc, #316]	; (8001ca8 <HAL_DFSDM_ChannelInit+0x178>)
 8001b6a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001b6c:	4b4e      	ldr	r3, [pc, #312]	; (8001ca8 <HAL_DFSDM_ChannelInit+0x178>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d125      	bne.n	8001bc0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001b74:	4b4d      	ldr	r3, [pc, #308]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a4c      	ldr	r2, [pc, #304]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b7e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001b80:	4b4a      	ldr	r3, [pc, #296]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4948      	ldr	r1, [pc, #288]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001b8e:	4b47      	ldr	r3, [pc, #284]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a46      	ldr	r2, [pc, #280]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001b94:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001b98:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	791b      	ldrb	r3, [r3, #4]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d108      	bne.n	8001bb4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001ba2:	4b42      	ldr	r3, [pc, #264]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	041b      	lsls	r3, r3, #16
 8001bae:	493f      	ldr	r1, [pc, #252]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001bb4:	4b3d      	ldr	r3, [pc, #244]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a3c      	ldr	r2, [pc, #240]	; (8001cac <HAL_DFSDM_ChannelInit+0x17c>)
 8001bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001bbe:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001bce:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6819      	ldr	r1, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001bde:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001be4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	430a      	orrs	r2, r1
 8001bec:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f022 020f 	bic.w	r2, r2, #15
 8001bfc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6819      	ldr	r1, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001c24:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6899      	ldr	r1, [r3, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c34:	3b01      	subs	r3, #1
 8001c36:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f002 0207 	and.w	r2, r2, #7
 8001c50:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6859      	ldr	r1, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c7c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 f9ea 	bl	8002064 <DFSDM_GetChannelFromInstance>
 8001c90:	4602      	mov	r2, r0
 8001c92:	4904      	ldr	r1, [pc, #16]	; (8001ca4 <HAL_DFSDM_ChannelInit+0x174>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200022a8 	.word	0x200022a8
 8001ca8:	200022a4 	.word	0x200022a4
 8001cac:	40016000 	.word	0x40016000

08001cb0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0ca      	b.n	8001e58 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a66      	ldr	r2, [pc, #408]	; (8001e60 <HAL_DFSDM_FilterInit+0x1b0>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d109      	bne.n	8001ce0 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d003      	beq.n	8001cdc <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e0bb      	b.n	8001e58 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7fe fd33 	bl	8000764 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001d0c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7a1b      	ldrb	r3, [r3, #8]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d108      	bne.n	8001d28 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	e007      	b.n	8001d38 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001d36:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	7a5b      	ldrb	r3, [r3, #9]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d108      	bne.n	8001d52 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	e007      	b.n	8001d62 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001d60:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8001d70:	f023 0308 	bic.w	r3, r3, #8
 8001d74:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d108      	bne.n	8001d90 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6819      	ldr	r1, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	695a      	ldr	r2, [r3, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	7c1b      	ldrb	r3, [r3, #16]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d108      	bne.n	8001daa <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f042 0210 	orr.w	r2, r2, #16
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	e007      	b.n	8001dba <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0210 	bic.w	r2, r2, #16
 8001db8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	7c5b      	ldrb	r3, [r3, #17]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d108      	bne.n	8001dd4 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0220 	orr.w	r2, r2, #32
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	e007      	b.n	8001de4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0220 	bic.w	r2, r2, #32
 8001de2:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6812      	ldr	r2, [r2, #0]
 8001dee:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8001df2:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8001df6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6959      	ldr	r1, [r3, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a1b      	ldr	r3, [r3, #32]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001e0a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001e12:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	699a      	ldr	r2, [r3, #24]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7c1a      	ldrb	r2, [r3, #16]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0201 	orr.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40016100 	.word	0x40016100

08001e64 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d02e      	beq.n	8001edc <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001e84:	2bff      	cmp	r3, #255	; 0xff
 8001e86:	d029      	beq.n	8001edc <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	6812      	ldr	r2, [r2, #0]
 8001e92:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9a:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d10d      	bne.n	8001ebe <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	e00a      	b.n	8001ed4 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	631a      	str	r2, [r3, #48]	; 0x30
 8001eda:	e001      	b.n	8001ee0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	371c      	adds	r7, #28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
	...

08001ef0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	75fb      	strb	r3, [r7, #23]
 8001f10:	e064      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f20:	d002      	beq.n	8001f28 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	75fb      	strb	r3, [r7, #23]
 8001f26:	e059      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d10e      	bne.n	8001f4e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10a      	bne.n	8001f4e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d105      	bne.n	8001f4e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d002      	beq.n	8001f4e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	75fb      	strb	r3, [r7, #23]
 8001f4c:	e046      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10b      	bne.n	8001f6e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d107      	bne.n	8001f6e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001f64:	2b20      	cmp	r3, #32
 8001f66:	d102      	bne.n	8001f6e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	75fb      	strb	r3, [r7, #23]
 8001f6c:	e036      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d004      	beq.n	8001f82 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001f7e:	2b03      	cmp	r3, #3
 8001f80:	d12a      	bne.n	8001fd8 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	4a18      	ldr	r2, [pc, #96]	; (8001fe8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001f88:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8e:	4a17      	ldr	r2, [pc, #92]	; (8001fec <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001f90:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001f98:	2b20      	cmp	r3, #32
 8001f9a:	d101      	bne.n	8001fa0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8001f9c:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8001f9e:	e000      	b.n	8001fa2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001fa0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	331c      	adds	r3, #28
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f000 f9ae 	bl	8002318 <HAL_DMA_Start_IT>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d006      	beq.n	8001fd0 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	22ff      	movs	r2, #255	; 0xff
 8001fc6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001fce:	e005      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f893 	bl	80020fc <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001fd6:	e001      	b.n	8001fdc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	08002025 	.word	0x08002025
 8001fec:	08002041 	.word	0x08002041
 8001ff0:	08002009 	.word	0x08002009

08001ff4 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002014:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f7fe fe4c 	bl	8000cb4 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002030:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f7fe fe54 	bl	8000ce0 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8002038:	bf00      	nop
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2203      	movs	r2, #3
 8002052:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f7ff ffcd 	bl	8001ff4 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800205a:	bf00      	nop
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a1c      	ldr	r2, [pc, #112]	; (80020e0 <DFSDM_GetChannelFromInstance+0x7c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d102      	bne.n	800207a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	e02b      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a19      	ldr	r2, [pc, #100]	; (80020e4 <DFSDM_GetChannelFromInstance+0x80>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d102      	bne.n	8002088 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002082:	2301      	movs	r3, #1
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	e024      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a17      	ldr	r2, [pc, #92]	; (80020e8 <DFSDM_GetChannelFromInstance+0x84>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d102      	bne.n	8002096 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002090:	2302      	movs	r3, #2
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	e01d      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a14      	ldr	r2, [pc, #80]	; (80020ec <DFSDM_GetChannelFromInstance+0x88>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d102      	bne.n	80020a4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800209e:	2304      	movs	r3, #4
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e016      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a12      	ldr	r2, [pc, #72]	; (80020f0 <DFSDM_GetChannelFromInstance+0x8c>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d102      	bne.n	80020b2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80020ac:	2305      	movs	r3, #5
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	e00f      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0f      	ldr	r2, [pc, #60]	; (80020f4 <DFSDM_GetChannelFromInstance+0x90>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d102      	bne.n	80020c0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80020ba:	2306      	movs	r3, #6
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e008      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <DFSDM_GetChannelFromInstance+0x94>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d102      	bne.n	80020ce <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80020c8:	2307      	movs	r3, #7
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e001      	b.n	80020d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80020ce:	2303      	movs	r3, #3
 80020d0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	40016000 	.word	0x40016000
 80020e4:	40016020 	.word	0x40016020
 80020e8:	40016040 	.word	0x40016040
 80020ec:	40016080 	.word	0x40016080
 80020f0:	400160a0 	.word	0x400160a0
 80020f4:	400160c0 	.word	0x400160c0
 80020f8:	400160e0 	.word	0x400160e0

080020fc <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002108:	2b00      	cmp	r3, #0
 800210a:	d108      	bne.n	800211e <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	e033      	b.n	8002186 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 0201 	bic.w	r2, r2, #1
 800212c:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800213c:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0201 	orr.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002154:	2b03      	cmp	r3, #3
 8002156:	d116      	bne.n	8002186 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800215c:	2b00      	cmp	r3, #0
 800215e:	d107      	bne.n	8002170 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0202 	orr.w	r2, r2, #2
 800216e:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002176:	2b01      	cmp	r3, #1
 8002178:	d102      	bne.n	8002180 <DFSDM_RegConvStart+0x84>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217e:	e000      	b.n	8002182 <DFSDM_RegConvStart+0x86>
 8002180:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <DFSDM_RegConvStart+0x98>
 8002190:	2202      	movs	r2, #2
 8002192:	e000      	b.n	8002196 <DFSDM_RegConvStart+0x9a>
 8002194:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e098      	b.n	80022ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4b4d      	ldr	r3, [pc, #308]	; (80022f8 <HAL_DMA_Init+0x150>)
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d80f      	bhi.n	80021e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b4b      	ldr	r3, [pc, #300]	; (80022fc <HAL_DMA_Init+0x154>)
 80021ce:	4413      	add	r3, r2
 80021d0:	4a4b      	ldr	r2, [pc, #300]	; (8002300 <HAL_DMA_Init+0x158>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	009a      	lsls	r2, r3, #2
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a48      	ldr	r2, [pc, #288]	; (8002304 <HAL_DMA_Init+0x15c>)
 80021e2:	641a      	str	r2, [r3, #64]	; 0x40
 80021e4:	e00e      	b.n	8002204 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b46      	ldr	r3, [pc, #280]	; (8002308 <HAL_DMA_Init+0x160>)
 80021ee:	4413      	add	r3, r2
 80021f0:	4a43      	ldr	r2, [pc, #268]	; (8002300 <HAL_DMA_Init+0x158>)
 80021f2:	fba2 2303 	umull	r2, r3, r2, r3
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	009a      	lsls	r2, r3, #2
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a42      	ldr	r2, [pc, #264]	; (800230c <HAL_DMA_Init+0x164>)
 8002202:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800221a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800221e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	4313      	orrs	r3, r2
 800224c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800225e:	d039      	beq.n	80022d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	4a27      	ldr	r2, [pc, #156]	; (8002304 <HAL_DMA_Init+0x15c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d11a      	bne.n	80022a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800226a:	4b29      	ldr	r3, [pc, #164]	; (8002310 <HAL_DMA_Init+0x168>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002272:	f003 031c 	and.w	r3, r3, #28
 8002276:	210f      	movs	r1, #15
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	4924      	ldr	r1, [pc, #144]	; (8002310 <HAL_DMA_Init+0x168>)
 8002280:	4013      	ands	r3, r2
 8002282:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002284:	4b22      	ldr	r3, [pc, #136]	; (8002310 <HAL_DMA_Init+0x168>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6859      	ldr	r1, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002290:	f003 031c 	and.w	r3, r3, #28
 8002294:	fa01 f303 	lsl.w	r3, r1, r3
 8002298:	491d      	ldr	r1, [pc, #116]	; (8002310 <HAL_DMA_Init+0x168>)
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
 800229e:	e019      	b.n	80022d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022a0:	4b1c      	ldr	r3, [pc, #112]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a8:	f003 031c 	and.w	r3, r3, #28
 80022ac:	210f      	movs	r1, #15
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	4917      	ldr	r1, [pc, #92]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022ba:	4b16      	ldr	r3, [pc, #88]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	f003 031c 	and.w	r3, r3, #28
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	4911      	ldr	r1, [pc, #68]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	40020407 	.word	0x40020407
 80022fc:	bffdfff8 	.word	0xbffdfff8
 8002300:	cccccccd 	.word	0xcccccccd
 8002304:	40020000 	.word	0x40020000
 8002308:	bffdfbf8 	.word	0xbffdfbf8
 800230c:	40020400 	.word	0x40020400
 8002310:	400200a8 	.word	0x400200a8
 8002314:	400204a8 	.word	0x400204a8

08002318 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_DMA_Start_IT+0x20>
 8002334:	2302      	movs	r3, #2
 8002336:	e04b      	b.n	80023d0 <HAL_DMA_Start_IT+0xb8>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b01      	cmp	r3, #1
 800234a:	d13a      	bne.n	80023c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0201 	bic.w	r2, r2, #1
 8002368:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	68b9      	ldr	r1, [r7, #8]
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 f8e0 	bl	8002536 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	2b00      	cmp	r3, #0
 800237c:	d008      	beq.n	8002390 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f042 020e 	orr.w	r2, r2, #14
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e00f      	b.n	80023b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0204 	bic.w	r2, r2, #4
 800239e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 020a 	orr.w	r2, r2, #10
 80023ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	e005      	b.n	80023ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80023ca:	2302      	movs	r3, #2
 80023cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f4:	f003 031c 	and.w	r3, r3, #28
 80023f8:	2204      	movs	r2, #4
 80023fa:	409a      	lsls	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d026      	beq.n	8002452 <HAL_DMA_IRQHandler+0x7a>
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d021      	beq.n	8002452 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	2b00      	cmp	r3, #0
 800241a:	d107      	bne.n	800242c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0204 	bic.w	r2, r2, #4
 800242a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002430:	f003 021c 	and.w	r2, r3, #28
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	2104      	movs	r1, #4
 800243a:	fa01 f202 	lsl.w	r2, r1, r2
 800243e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	2b00      	cmp	r3, #0
 8002446:	d071      	beq.n	800252c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002450:	e06c      	b.n	800252c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	f003 031c 	and.w	r3, r3, #28
 800245a:	2202      	movs	r2, #2
 800245c:	409a      	lsls	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	4013      	ands	r3, r2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d02e      	beq.n	80024c4 <HAL_DMA_IRQHandler+0xec>
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d029      	beq.n	80024c4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0320 	and.w	r3, r3, #32
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10b      	bne.n	8002496 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 020a 	bic.w	r2, r2, #10
 800248c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249a:	f003 021c 	and.w	r2, r3, #28
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	2102      	movs	r1, #2
 80024a4:	fa01 f202 	lsl.w	r2, r1, r2
 80024a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d038      	beq.n	800252c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80024c2:	e033      	b.n	800252c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c8:	f003 031c 	and.w	r3, r3, #28
 80024cc:	2208      	movs	r2, #8
 80024ce:	409a      	lsls	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d02a      	beq.n	800252e <HAL_DMA_IRQHandler+0x156>
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d025      	beq.n	800252e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 020e 	bic.w	r2, r2, #14
 80024f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f6:	f003 021c 	and.w	r2, r3, #28
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	2101      	movs	r1, #1
 8002500:	fa01 f202 	lsl.w	r2, r1, r2
 8002504:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2201      	movs	r2, #1
 800250a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002520:	2b00      	cmp	r3, #0
 8002522:	d004      	beq.n	800252e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800252c:	bf00      	nop
 800252e:	bf00      	nop
}
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002536:	b480      	push	{r7}
 8002538:	b085      	sub	sp, #20
 800253a:	af00      	add	r7, sp, #0
 800253c:	60f8      	str	r0, [r7, #12]
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002548:	f003 021c 	and.w	r2, r3, #28
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	2101      	movs	r1, #1
 8002552:	fa01 f202 	lsl.w	r2, r1, r2
 8002556:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b10      	cmp	r3, #16
 8002566:	d108      	bne.n	800257a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002578:	e007      	b.n	800258a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	60da      	str	r2, [r3, #12]
}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002598:	b480      	push	{r7}
 800259a:	b087      	sub	sp, #28
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a6:	e17f      	b.n	80028a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	2101      	movs	r1, #1
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	4013      	ands	r3, r2
 80025b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 8171 	beq.w	80028a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d005      	beq.n	80025d8 <HAL_GPIO_Init+0x40>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d130      	bne.n	800263a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	2203      	movs	r2, #3
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4013      	ands	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	4313      	orrs	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800260e:	2201      	movs	r2, #1
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4013      	ands	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	091b      	lsrs	r3, r3, #4
 8002624:	f003 0201 	and.w	r2, r3, #1
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f003 0303 	and.w	r3, r3, #3
 8002642:	2b03      	cmp	r3, #3
 8002644:	d118      	bne.n	8002678 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800264c:	2201      	movs	r2, #1
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	08db      	lsrs	r3, r3, #3
 8002662:	f003 0201 	and.w	r2, r3, #1
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b03      	cmp	r3, #3
 8002682:	d017      	beq.n	80026b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	2203      	movs	r2, #3
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d123      	bne.n	8002708 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	08da      	lsrs	r2, r3, #3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3208      	adds	r2, #8
 80026c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	220f      	movs	r2, #15
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	08da      	lsrs	r2, r3, #3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3208      	adds	r2, #8
 8002702:	6939      	ldr	r1, [r7, #16]
 8002704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0203 	and.w	r2, r3, #3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80ac 	beq.w	80028a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	4b5f      	ldr	r3, [pc, #380]	; (80028c8 <HAL_GPIO_Init+0x330>)
 800274c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800274e:	4a5e      	ldr	r2, [pc, #376]	; (80028c8 <HAL_GPIO_Init+0x330>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6613      	str	r3, [r2, #96]	; 0x60
 8002756:	4b5c      	ldr	r3, [pc, #368]	; (80028c8 <HAL_GPIO_Init+0x330>)
 8002758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60bb      	str	r3, [r7, #8]
 8002760:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002762:	4a5a      	ldr	r2, [pc, #360]	; (80028cc <HAL_GPIO_Init+0x334>)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	089b      	lsrs	r3, r3, #2
 8002768:	3302      	adds	r3, #2
 800276a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	220f      	movs	r2, #15
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4013      	ands	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800278c:	d025      	beq.n	80027da <HAL_GPIO_Init+0x242>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4f      	ldr	r2, [pc, #316]	; (80028d0 <HAL_GPIO_Init+0x338>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d01f      	beq.n	80027d6 <HAL_GPIO_Init+0x23e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4e      	ldr	r2, [pc, #312]	; (80028d4 <HAL_GPIO_Init+0x33c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d019      	beq.n	80027d2 <HAL_GPIO_Init+0x23a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a4d      	ldr	r2, [pc, #308]	; (80028d8 <HAL_GPIO_Init+0x340>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d013      	beq.n	80027ce <HAL_GPIO_Init+0x236>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a4c      	ldr	r2, [pc, #304]	; (80028dc <HAL_GPIO_Init+0x344>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00d      	beq.n	80027ca <HAL_GPIO_Init+0x232>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a4b      	ldr	r2, [pc, #300]	; (80028e0 <HAL_GPIO_Init+0x348>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d007      	beq.n	80027c6 <HAL_GPIO_Init+0x22e>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a4a      	ldr	r2, [pc, #296]	; (80028e4 <HAL_GPIO_Init+0x34c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d101      	bne.n	80027c2 <HAL_GPIO_Init+0x22a>
 80027be:	2306      	movs	r3, #6
 80027c0:	e00c      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027c2:	2307      	movs	r3, #7
 80027c4:	e00a      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027c6:	2305      	movs	r3, #5
 80027c8:	e008      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027ca:	2304      	movs	r3, #4
 80027cc:	e006      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027ce:	2303      	movs	r3, #3
 80027d0:	e004      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027d2:	2302      	movs	r3, #2
 80027d4:	e002      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <HAL_GPIO_Init+0x244>
 80027da:	2300      	movs	r3, #0
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	f002 0203 	and.w	r2, r2, #3
 80027e2:	0092      	lsls	r2, r2, #2
 80027e4:	4093      	lsls	r3, r2
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027ec:	4937      	ldr	r1, [pc, #220]	; (80028cc <HAL_GPIO_Init+0x334>)
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	089b      	lsrs	r3, r3, #2
 80027f2:	3302      	adds	r3, #2
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027fa:	4b3b      	ldr	r3, [pc, #236]	; (80028e8 <HAL_GPIO_Init+0x350>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	43db      	mvns	r3, r3
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4013      	ands	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800281e:	4a32      	ldr	r2, [pc, #200]	; (80028e8 <HAL_GPIO_Init+0x350>)
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002824:	4b30      	ldr	r3, [pc, #192]	; (80028e8 <HAL_GPIO_Init+0x350>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	43db      	mvns	r3, r3
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	4013      	ands	r3, r2
 8002832:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	4313      	orrs	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002848:	4a27      	ldr	r2, [pc, #156]	; (80028e8 <HAL_GPIO_Init+0x350>)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800284e:	4b26      	ldr	r3, [pc, #152]	; (80028e8 <HAL_GPIO_Init+0x350>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	43db      	mvns	r3, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4013      	ands	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4313      	orrs	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002872:	4a1d      	ldr	r2, [pc, #116]	; (80028e8 <HAL_GPIO_Init+0x350>)
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002878:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <HAL_GPIO_Init+0x350>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	43db      	mvns	r3, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4313      	orrs	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800289c:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <HAL_GPIO_Init+0x350>)
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	3301      	adds	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa22 f303 	lsr.w	r3, r2, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f47f ae78 	bne.w	80025a8 <HAL_GPIO_Init+0x10>
  }
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	371c      	adds	r7, #28
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40010000 	.word	0x40010000
 80028d0:	48000400 	.word	0x48000400
 80028d4:	48000800 	.word	0x48000800
 80028d8:	48000c00 	.word	0x48000c00
 80028dc:	48001000 	.word	0x48001000
 80028e0:	48001400 	.word	0x48001400
 80028e4:	48001800 	.word	0x48001800
 80028e8:	40010400 	.word	0x40010400

080028ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
 80028f8:	4613      	mov	r3, r2
 80028fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002902:	887a      	ldrh	r2, [r7, #2]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002908:	e002      	b.n	8002910 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800290a:	887a      	ldrh	r2, [r7, #2]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <HAL_PWREx_GetVoltageRange+0x18>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002928:	4618      	mov	r0, r3
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40007000 	.word	0x40007000

08002938 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002946:	d130      	bne.n	80029aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002948:	4b23      	ldr	r3, [pc, #140]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002954:	d038      	beq.n	80029c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002956:	4b20      	ldr	r3, [pc, #128]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800295e:	4a1e      	ldr	r2, [pc, #120]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002960:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002964:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002966:	4b1d      	ldr	r3, [pc, #116]	; (80029dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2232      	movs	r2, #50	; 0x32
 800296c:	fb02 f303 	mul.w	r3, r2, r3
 8002970:	4a1b      	ldr	r2, [pc, #108]	; (80029e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	0c9b      	lsrs	r3, r3, #18
 8002978:	3301      	adds	r3, #1
 800297a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800297c:	e002      	b.n	8002984 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	3b01      	subs	r3, #1
 8002982:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002984:	4b14      	ldr	r3, [pc, #80]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002990:	d102      	bne.n	8002998 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f2      	bne.n	800297e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002998:	4b0f      	ldr	r3, [pc, #60]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a4:	d110      	bne.n	80029c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e00f      	b.n	80029ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80029aa:	4b0b      	ldr	r3, [pc, #44]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80029b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029b6:	d007      	beq.n	80029c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029b8:	4b07      	ldr	r3, [pc, #28]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029c0:	4a05      	ldr	r2, [pc, #20]	; (80029d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40007000 	.word	0x40007000
 80029dc:	20000004 	.word	0x20000004
 80029e0:	431bde83 	.word	0x431bde83

080029e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e3ca      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029f6:	4b97      	ldr	r3, [pc, #604]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
 80029fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a00:	4b94      	ldr	r3, [pc, #592]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0310 	and.w	r3, r3, #16
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f000 80e4 	beq.w	8002be0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d007      	beq.n	8002a2e <HAL_RCC_OscConfig+0x4a>
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b0c      	cmp	r3, #12
 8002a22:	f040 808b 	bne.w	8002b3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	f040 8087 	bne.w	8002b3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a2e:	4b89      	ldr	r3, [pc, #548]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d005      	beq.n	8002a46 <HAL_RCC_OscConfig+0x62>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e3a2      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a1a      	ldr	r2, [r3, #32]
 8002a4a:	4b82      	ldr	r3, [pc, #520]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0308 	and.w	r3, r3, #8
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d004      	beq.n	8002a60 <HAL_RCC_OscConfig+0x7c>
 8002a56:	4b7f      	ldr	r3, [pc, #508]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a5e:	e005      	b.n	8002a6c <HAL_RCC_OscConfig+0x88>
 8002a60:	4b7c      	ldr	r3, [pc, #496]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a66:	091b      	lsrs	r3, r3, #4
 8002a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d223      	bcs.n	8002ab8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f000 fd55 	bl	8003524 <RCC_SetFlashLatencyFromMSIRange>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e383      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a84:	4b73      	ldr	r3, [pc, #460]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a72      	ldr	r2, [pc, #456]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a8a:	f043 0308 	orr.w	r3, r3, #8
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	4b70      	ldr	r3, [pc, #448]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	496d      	ldr	r1, [pc, #436]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aa2:	4b6c      	ldr	r3, [pc, #432]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	021b      	lsls	r3, r3, #8
 8002ab0:	4968      	ldr	r1, [pc, #416]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
 8002ab6:	e025      	b.n	8002b04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ab8:	4b66      	ldr	r3, [pc, #408]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a65      	ldr	r2, [pc, #404]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002abe:	f043 0308 	orr.w	r3, r3, #8
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	4b63      	ldr	r3, [pc, #396]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	4960      	ldr	r1, [pc, #384]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ad6:	4b5f      	ldr	r3, [pc, #380]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	021b      	lsls	r3, r3, #8
 8002ae4:	495b      	ldr	r1, [pc, #364]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d109      	bne.n	8002b04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fd15 	bl	8003524 <RCC_SetFlashLatencyFromMSIRange>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e343      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b04:	f000 fc4a 	bl	800339c <HAL_RCC_GetSysClockFreq>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4b52      	ldr	r3, [pc, #328]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	091b      	lsrs	r3, r3, #4
 8002b10:	f003 030f 	and.w	r3, r3, #15
 8002b14:	4950      	ldr	r1, [pc, #320]	; (8002c58 <HAL_RCC_OscConfig+0x274>)
 8002b16:	5ccb      	ldrb	r3, [r1, r3]
 8002b18:	f003 031f 	and.w	r3, r3, #31
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b20:	4a4e      	ldr	r2, [pc, #312]	; (8002c5c <HAL_RCC_OscConfig+0x278>)
 8002b22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b24:	4b4e      	ldr	r3, [pc, #312]	; (8002c60 <HAL_RCC_OscConfig+0x27c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7fe fb3b 	bl	80011a4 <HAL_InitTick>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d052      	beq.n	8002bde <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	e327      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d032      	beq.n	8002baa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b44:	4b43      	ldr	r3, [pc, #268]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a42      	ldr	r2, [pc, #264]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b50:	f7fe fb78 	bl	8001244 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b58:	f7fe fb74 	bl	8001244 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e310      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b6a:	4b3a      	ldr	r3, [pc, #232]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b76:	4b37      	ldr	r3, [pc, #220]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a36      	ldr	r2, [pc, #216]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b7c:	f043 0308 	orr.w	r3, r3, #8
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	4b34      	ldr	r3, [pc, #208]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	4931      	ldr	r1, [pc, #196]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b94:	4b2f      	ldr	r3, [pc, #188]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	021b      	lsls	r3, r3, #8
 8002ba2:	492c      	ldr	r1, [pc, #176]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	604b      	str	r3, [r1, #4]
 8002ba8:	e01a      	b.n	8002be0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002baa:	4b2a      	ldr	r3, [pc, #168]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a29      	ldr	r2, [pc, #164]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002bb0:	f023 0301 	bic.w	r3, r3, #1
 8002bb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bb6:	f7fe fb45 	bl	8001244 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bbe:	f7fe fb41 	bl	8001244 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e2dd      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bd0:	4b20      	ldr	r3, [pc, #128]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f0      	bne.n	8002bbe <HAL_RCC_OscConfig+0x1da>
 8002bdc:	e000      	b.n	8002be0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bde:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d074      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d005      	beq.n	8002bfe <HAL_RCC_OscConfig+0x21a>
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d10e      	bne.n	8002c16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	2b03      	cmp	r3, #3
 8002bfc:	d10b      	bne.n	8002c16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfe:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d064      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x2f0>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d160      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e2ba      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c1e:	d106      	bne.n	8002c2e <HAL_RCC_OscConfig+0x24a>
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a0b      	ldr	r2, [pc, #44]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c2a:	6013      	str	r3, [r2, #0]
 8002c2c:	e026      	b.n	8002c7c <HAL_RCC_OscConfig+0x298>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c36:	d115      	bne.n	8002c64 <HAL_RCC_OscConfig+0x280>
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	4b03      	ldr	r3, [pc, #12]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a02      	ldr	r2, [pc, #8]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	e014      	b.n	8002c7c <HAL_RCC_OscConfig+0x298>
 8002c52:	bf00      	nop
 8002c54:	40021000 	.word	0x40021000
 8002c58:	08005e54 	.word	0x08005e54
 8002c5c:	20000004 	.word	0x20000004
 8002c60:	20000008 	.word	0x20000008
 8002c64:	4ba0      	ldr	r3, [pc, #640]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a9f      	ldr	r2, [pc, #636]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c6e:	6013      	str	r3, [r2, #0]
 8002c70:	4b9d      	ldr	r3, [pc, #628]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a9c      	ldr	r2, [pc, #624]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d013      	beq.n	8002cac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c84:	f7fe fade 	bl	8001244 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c8c:	f7fe fada 	bl	8001244 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b64      	cmp	r3, #100	; 0x64
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e276      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c9e:	4b92      	ldr	r3, [pc, #584]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0f0      	beq.n	8002c8c <HAL_RCC_OscConfig+0x2a8>
 8002caa:	e014      	b.n	8002cd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cac:	f7fe faca 	bl	8001244 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb4:	f7fe fac6 	bl	8001244 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b64      	cmp	r3, #100	; 0x64
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e262      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cc6:	4b88      	ldr	r3, [pc, #544]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x2d0>
 8002cd2:	e000      	b.n	8002cd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d060      	beq.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2b04      	cmp	r3, #4
 8002ce6:	d005      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x310>
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	2b0c      	cmp	r3, #12
 8002cec:	d119      	bne.n	8002d22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d116      	bne.n	8002d22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cf4:	4b7c      	ldr	r3, [pc, #496]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_RCC_OscConfig+0x328>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e23f      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d0c:	4b76      	ldr	r3, [pc, #472]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	061b      	lsls	r3, r3, #24
 8002d1a:	4973      	ldr	r1, [pc, #460]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d20:	e040      	b.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d023      	beq.n	8002d72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d2a:	4b6f      	ldr	r3, [pc, #444]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a6e      	ldr	r2, [pc, #440]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d36:	f7fe fa85 	bl	8001244 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7fe fa81 	bl	8001244 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e21d      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d50:	4b65      	ldr	r3, [pc, #404]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0f0      	beq.n	8002d3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5c:	4b62      	ldr	r3, [pc, #392]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	061b      	lsls	r3, r3, #24
 8002d6a:	495f      	ldr	r1, [pc, #380]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	604b      	str	r3, [r1, #4]
 8002d70:	e018      	b.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d72:	4b5d      	ldr	r3, [pc, #372]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a5c      	ldr	r2, [pc, #368]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7e:	f7fe fa61 	bl	8001244 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d86:	f7fe fa5d 	bl	8001244 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e1f9      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d98:	4b53      	ldr	r3, [pc, #332]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f0      	bne.n	8002d86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d03c      	beq.n	8002e2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01c      	beq.n	8002df2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002db8:	4b4b      	ldr	r3, [pc, #300]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dbe:	4a4a      	ldr	r2, [pc, #296]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fa3c 	bl	8001244 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd0:	f7fe fa38 	bl	8001244 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e1d4      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002de2:	4b41      	ldr	r3, [pc, #260]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0ef      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x3ec>
 8002df0:	e01b      	b.n	8002e2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002df2:	4b3d      	ldr	r3, [pc, #244]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002df8:	4a3b      	ldr	r2, [pc, #236]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e02:	f7fe fa1f 	bl	8001244 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e0a:	f7fe fa1b 	bl	8001244 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e1b7      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e1c:	4b32      	ldr	r3, [pc, #200]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1ef      	bne.n	8002e0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0304 	and.w	r3, r3, #4
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 80a6 	beq.w	8002f84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e3c:	4b2a      	ldr	r3, [pc, #168]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10d      	bne.n	8002e64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	4b27      	ldr	r3, [pc, #156]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4c:	4a26      	ldr	r2, [pc, #152]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e52:	6593      	str	r3, [r2, #88]	; 0x58
 8002e54:	4b24      	ldr	r3, [pc, #144]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e60:	2301      	movs	r3, #1
 8002e62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e64:	4b21      	ldr	r3, [pc, #132]	; (8002eec <HAL_RCC_OscConfig+0x508>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d118      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e70:	4b1e      	ldr	r3, [pc, #120]	; (8002eec <HAL_RCC_OscConfig+0x508>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a1d      	ldr	r2, [pc, #116]	; (8002eec <HAL_RCC_OscConfig+0x508>)
 8002e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e7c:	f7fe f9e2 	bl	8001244 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e84:	f7fe f9de 	bl	8001244 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e17a      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e96:	4b15      	ldr	r3, [pc, #84]	; (8002eec <HAL_RCC_OscConfig+0x508>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f0      	beq.n	8002e84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d108      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4d8>
 8002eaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002eb2:	f043 0301 	orr.w	r3, r3, #1
 8002eb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eba:	e029      	b.n	8002f10 <HAL_RCC_OscConfig+0x52c>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b05      	cmp	r3, #5
 8002ec2:	d115      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x50c>
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eca:	4a07      	ldr	r2, [pc, #28]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002ecc:	f043 0304 	orr.w	r3, r3, #4
 8002ed0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ed4:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	4a03      	ldr	r2, [pc, #12]	; (8002ee8 <HAL_RCC_OscConfig+0x504>)
 8002edc:	f043 0301 	orr.w	r3, r3, #1
 8002ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ee4:	e014      	b.n	8002f10 <HAL_RCC_OscConfig+0x52c>
 8002ee6:	bf00      	nop
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40007000 	.word	0x40007000
 8002ef0:	4b9c      	ldr	r3, [pc, #624]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef6:	4a9b      	ldr	r2, [pc, #620]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002ef8:	f023 0301 	bic.w	r3, r3, #1
 8002efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f00:	4b98      	ldr	r3, [pc, #608]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f06:	4a97      	ldr	r2, [pc, #604]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f08:	f023 0304 	bic.w	r3, r3, #4
 8002f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d016      	beq.n	8002f46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f18:	f7fe f994 	bl	8001244 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f1e:	e00a      	b.n	8002f36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f20:	f7fe f990 	bl	8001244 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e12a      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f36:	4b8b      	ldr	r3, [pc, #556]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0ed      	beq.n	8002f20 <HAL_RCC_OscConfig+0x53c>
 8002f44:	e015      	b.n	8002f72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f46:	f7fe f97d 	bl	8001244 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f4c:	e00a      	b.n	8002f64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f4e:	f7fe f979 	bl	8001244 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e113      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f64:	4b7f      	ldr	r3, [pc, #508]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1ed      	bne.n	8002f4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f72:	7ffb      	ldrb	r3, [r7, #31]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d105      	bne.n	8002f84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f78:	4b7a      	ldr	r3, [pc, #488]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7c:	4a79      	ldr	r2, [pc, #484]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f82:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 80fe 	beq.w	800318a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	f040 80d0 	bne.w	8003138 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f98:	4b72      	ldr	r3, [pc, #456]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0203 	and.w	r2, r3, #3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d130      	bne.n	800300e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d127      	bne.n	800300e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d11f      	bne.n	800300e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fd8:	2a07      	cmp	r2, #7
 8002fda:	bf14      	ite	ne
 8002fdc:	2201      	movne	r2, #1
 8002fde:	2200      	moveq	r2, #0
 8002fe0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d113      	bne.n	800300e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff0:	085b      	lsrs	r3, r3, #1
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d109      	bne.n	800300e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	085b      	lsrs	r3, r3, #1
 8003006:	3b01      	subs	r3, #1
 8003008:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800300a:	429a      	cmp	r2, r3
 800300c:	d06e      	beq.n	80030ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	2b0c      	cmp	r3, #12
 8003012:	d069      	beq.n	80030e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003014:	4b53      	ldr	r3, [pc, #332]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d105      	bne.n	800302c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003020:	4b50      	ldr	r3, [pc, #320]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0ad      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003030:	4b4c      	ldr	r3, [pc, #304]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a4b      	ldr	r2, [pc, #300]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800303a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800303c:	f7fe f902 	bl	8001244 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003044:	f7fe f8fe 	bl	8001244 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e09a      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003056:	4b43      	ldr	r3, [pc, #268]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003062:	4b40      	ldr	r3, [pc, #256]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	4b40      	ldr	r3, [pc, #256]	; (8003168 <HAL_RCC_OscConfig+0x784>)
 8003068:	4013      	ands	r3, r2
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003072:	3a01      	subs	r2, #1
 8003074:	0112      	lsls	r2, r2, #4
 8003076:	4311      	orrs	r1, r2
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800307c:	0212      	lsls	r2, r2, #8
 800307e:	4311      	orrs	r1, r2
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003084:	0852      	lsrs	r2, r2, #1
 8003086:	3a01      	subs	r2, #1
 8003088:	0552      	lsls	r2, r2, #21
 800308a:	4311      	orrs	r1, r2
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003090:	0852      	lsrs	r2, r2, #1
 8003092:	3a01      	subs	r2, #1
 8003094:	0652      	lsls	r2, r2, #25
 8003096:	4311      	orrs	r1, r2
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800309c:	0912      	lsrs	r2, r2, #4
 800309e:	0452      	lsls	r2, r2, #17
 80030a0:	430a      	orrs	r2, r1
 80030a2:	4930      	ldr	r1, [pc, #192]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030a8:	4b2e      	ldr	r3, [pc, #184]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a2d      	ldr	r2, [pc, #180]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030b4:	4b2b      	ldr	r3, [pc, #172]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030c0:	f7fe f8c0 	bl	8001244 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c8:	f7fe f8bc 	bl	8001244 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e058      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030da:	4b22      	ldr	r3, [pc, #136]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030e6:	e050      	b.n	800318a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e04f      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ec:	4b1d      	ldr	r3, [pc, #116]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d148      	bne.n	800318a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030f8:	4b1a      	ldr	r3, [pc, #104]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a19      	ldr	r2, [pc, #100]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 80030fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003102:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003104:	4b17      	ldr	r3, [pc, #92]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	4a16      	ldr	r2, [pc, #88]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 800310a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800310e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003110:	f7fe f898 	bl	8001244 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003118:	f7fe f894 	bl	8001244 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e030      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312a:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0x734>
 8003136:	e028      	b.n	800318a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2b0c      	cmp	r3, #12
 800313c:	d023      	beq.n	8003186 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800313e:	4b09      	ldr	r3, [pc, #36]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a08      	ldr	r2, [pc, #32]	; (8003164 <HAL_RCC_OscConfig+0x780>)
 8003144:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7fe f87b 	bl	8001244 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003150:	e00c      	b.n	800316c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003152:	f7fe f877 	bl	8001244 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d905      	bls.n	800316c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e013      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
 8003164:	40021000 	.word	0x40021000
 8003168:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800316c:	4b09      	ldr	r3, [pc, #36]	; (8003194 <HAL_RCC_OscConfig+0x7b0>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ec      	bne.n	8003152 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003178:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_RCC_OscConfig+0x7b0>)
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	4905      	ldr	r1, [pc, #20]	; (8003194 <HAL_RCC_OscConfig+0x7b0>)
 800317e:	4b06      	ldr	r3, [pc, #24]	; (8003198 <HAL_RCC_OscConfig+0x7b4>)
 8003180:	4013      	ands	r3, r2
 8003182:	60cb      	str	r3, [r1, #12]
 8003184:	e001      	b.n	800318a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3720      	adds	r7, #32
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	feeefffc 	.word	0xfeeefffc

0800319c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0e7      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031b0:	4b75      	ldr	r3, [pc, #468]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d910      	bls.n	80031e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031be:	4b72      	ldr	r3, [pc, #456]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 0207 	bic.w	r2, r3, #7
 80031c6:	4970      	ldr	r1, [pc, #448]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b6e      	ldr	r3, [pc, #440]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0cf      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d010      	beq.n	800320e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	4b66      	ldr	r3, [pc, #408]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d908      	bls.n	800320e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031fc:	4b63      	ldr	r3, [pc, #396]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	4960      	ldr	r1, [pc, #384]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 800320a:	4313      	orrs	r3, r2
 800320c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d04c      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b03      	cmp	r3, #3
 8003220:	d107      	bne.n	8003232 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003222:	4b5a      	ldr	r3, [pc, #360]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d121      	bne.n	8003272 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e0a6      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d107      	bne.n	800324a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800323a:	4b54      	ldr	r3, [pc, #336]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d115      	bne.n	8003272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e09a      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003252:	4b4e      	ldr	r3, [pc, #312]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d109      	bne.n	8003272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e08e      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003262:	4b4a      	ldr	r3, [pc, #296]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e086      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003272:	4b46      	ldr	r3, [pc, #280]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f023 0203 	bic.w	r2, r3, #3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	4943      	ldr	r1, [pc, #268]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003280:	4313      	orrs	r3, r2
 8003282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003284:	f7fd ffde 	bl	8001244 <HAL_GetTick>
 8003288:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328a:	e00a      	b.n	80032a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800328c:	f7fd ffda 	bl	8001244 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	f241 3288 	movw	r2, #5000	; 0x1388
 800329a:	4293      	cmp	r3, r2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e06e      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a2:	4b3a      	ldr	r3, [pc, #232]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 020c 	and.w	r2, r3, #12
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d1eb      	bne.n	800328c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d010      	beq.n	80032e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	4b31      	ldr	r3, [pc, #196]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d208      	bcs.n	80032e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d0:	4b2e      	ldr	r3, [pc, #184]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	492b      	ldr	r1, [pc, #172]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032e2:	4b29      	ldr	r3, [pc, #164]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d210      	bcs.n	8003312 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f0:	4b25      	ldr	r3, [pc, #148]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f023 0207 	bic.w	r2, r3, #7
 80032f8:	4923      	ldr	r1, [pc, #140]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003300:	4b21      	ldr	r3, [pc, #132]	; (8003388 <HAL_RCC_ClockConfig+0x1ec>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	429a      	cmp	r2, r3
 800330c:	d001      	beq.n	8003312 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e036      	b.n	8003380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	d008      	beq.n	8003330 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800331e:	4b1b      	ldr	r3, [pc, #108]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	4918      	ldr	r1, [pc, #96]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 800332c:	4313      	orrs	r3, r2
 800332e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d009      	beq.n	8003350 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800333c:	4b13      	ldr	r3, [pc, #76]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	4910      	ldr	r1, [pc, #64]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 800334c:	4313      	orrs	r3, r2
 800334e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003350:	f000 f824 	bl	800339c <HAL_RCC_GetSysClockFreq>
 8003354:	4602      	mov	r2, r0
 8003356:	4b0d      	ldr	r3, [pc, #52]	; (800338c <HAL_RCC_ClockConfig+0x1f0>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	091b      	lsrs	r3, r3, #4
 800335c:	f003 030f 	and.w	r3, r3, #15
 8003360:	490b      	ldr	r1, [pc, #44]	; (8003390 <HAL_RCC_ClockConfig+0x1f4>)
 8003362:	5ccb      	ldrb	r3, [r1, r3]
 8003364:	f003 031f 	and.w	r3, r3, #31
 8003368:	fa22 f303 	lsr.w	r3, r2, r3
 800336c:	4a09      	ldr	r2, [pc, #36]	; (8003394 <HAL_RCC_ClockConfig+0x1f8>)
 800336e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003370:	4b09      	ldr	r3, [pc, #36]	; (8003398 <HAL_RCC_ClockConfig+0x1fc>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4618      	mov	r0, r3
 8003376:	f7fd ff15 	bl	80011a4 <HAL_InitTick>
 800337a:	4603      	mov	r3, r0
 800337c:	72fb      	strb	r3, [r7, #11]

  return status;
 800337e:	7afb      	ldrb	r3, [r7, #11]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40022000 	.word	0x40022000
 800338c:	40021000 	.word	0x40021000
 8003390:	08005e54 	.word	0x08005e54
 8003394:	20000004 	.word	0x20000004
 8003398:	20000008 	.word	0x20000008

0800339c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800339c:	b480      	push	{r7}
 800339e:	b089      	sub	sp, #36	; 0x24
 80033a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61fb      	str	r3, [r7, #28]
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033aa:	4b3e      	ldr	r3, [pc, #248]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f003 030c 	and.w	r3, r3, #12
 80033b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033b4:	4b3b      	ldr	r3, [pc, #236]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0303 	and.w	r3, r3, #3
 80033bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_GetSysClockFreq+0x34>
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	2b0c      	cmp	r3, #12
 80033c8:	d121      	bne.n	800340e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d11e      	bne.n	800340e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80033d0:	4b34      	ldr	r3, [pc, #208]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d107      	bne.n	80033ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80033dc:	4b31      	ldr	r3, [pc, #196]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	f003 030f 	and.w	r3, r3, #15
 80033e8:	61fb      	str	r3, [r7, #28]
 80033ea:	e005      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80033ec:	4b2d      	ldr	r3, [pc, #180]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	091b      	lsrs	r3, r3, #4
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80033f8:	4a2b      	ldr	r2, [pc, #172]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003400:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10d      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800340c:	e00a      	b.n	8003424 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d102      	bne.n	800341a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003414:	4b25      	ldr	r3, [pc, #148]	; (80034ac <HAL_RCC_GetSysClockFreq+0x110>)
 8003416:	61bb      	str	r3, [r7, #24]
 8003418:	e004      	b.n	8003424 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	2b08      	cmp	r3, #8
 800341e:	d101      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003420:	4b23      	ldr	r3, [pc, #140]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003422:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	2b0c      	cmp	r3, #12
 8003428:	d134      	bne.n	8003494 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800342a:	4b1e      	ldr	r3, [pc, #120]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f003 0303 	and.w	r3, r3, #3
 8003432:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d003      	beq.n	8003442 <HAL_RCC_GetSysClockFreq+0xa6>
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d003      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0xac>
 8003440:	e005      	b.n	800344e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003442:	4b1a      	ldr	r3, [pc, #104]	; (80034ac <HAL_RCC_GetSysClockFreq+0x110>)
 8003444:	617b      	str	r3, [r7, #20]
      break;
 8003446:	e005      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003448:	4b19      	ldr	r3, [pc, #100]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x114>)
 800344a:	617b      	str	r3, [r7, #20]
      break;
 800344c:	e002      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	617b      	str	r3, [r7, #20]
      break;
 8003452:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003454:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	091b      	lsrs	r3, r3, #4
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	3301      	adds	r3, #1
 8003460:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003462:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	0a1b      	lsrs	r3, r3, #8
 8003468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	fb03 f202 	mul.w	r2, r3, r2
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	fbb2 f3f3 	udiv	r3, r2, r3
 8003478:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	0e5b      	lsrs	r3, r3, #25
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	3301      	adds	r3, #1
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003492:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003494:	69bb      	ldr	r3, [r7, #24]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3724      	adds	r7, #36	; 0x24
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	08005e6c 	.word	0x08005e6c
 80034ac:	00f42400 	.word	0x00f42400
 80034b0:	007a1200 	.word	0x007a1200

080034b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034b8:	4b03      	ldr	r3, [pc, #12]	; (80034c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80034ba:	681b      	ldr	r3, [r3, #0]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000004 	.word	0x20000004

080034cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034d0:	f7ff fff0 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 80034d4:	4602      	mov	r2, r0
 80034d6:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	0a1b      	lsrs	r3, r3, #8
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	4904      	ldr	r1, [pc, #16]	; (80034f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034e2:	5ccb      	ldrb	r3, [r1, r3]
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40021000 	.word	0x40021000
 80034f4:	08005e64 	.word	0x08005e64

080034f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80034fc:	f7ff ffda 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 8003500:	4602      	mov	r2, r0
 8003502:	4b06      	ldr	r3, [pc, #24]	; (800351c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	0adb      	lsrs	r3, r3, #11
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	4904      	ldr	r1, [pc, #16]	; (8003520 <HAL_RCC_GetPCLK2Freq+0x28>)
 800350e:	5ccb      	ldrb	r3, [r1, r3]
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003518:	4618      	mov	r0, r3
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40021000 	.word	0x40021000
 8003520:	08005e64 	.word	0x08005e64

08003524 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003530:	4b2a      	ldr	r3, [pc, #168]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d003      	beq.n	8003544 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800353c:	f7ff f9ee 	bl	800291c <HAL_PWREx_GetVoltageRange>
 8003540:	6178      	str	r0, [r7, #20]
 8003542:	e014      	b.n	800356e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003544:	4b25      	ldr	r3, [pc, #148]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003548:	4a24      	ldr	r2, [pc, #144]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800354a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800354e:	6593      	str	r3, [r2, #88]	; 0x58
 8003550:	4b22      	ldr	r3, [pc, #136]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800355c:	f7ff f9de 	bl	800291c <HAL_PWREx_GetVoltageRange>
 8003560:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003562:	4b1e      	ldr	r3, [pc, #120]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003566:	4a1d      	ldr	r2, [pc, #116]	; (80035dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003568:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800356c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003574:	d10b      	bne.n	800358e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b80      	cmp	r3, #128	; 0x80
 800357a:	d919      	bls.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2ba0      	cmp	r3, #160	; 0xa0
 8003580:	d902      	bls.n	8003588 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003582:	2302      	movs	r3, #2
 8003584:	613b      	str	r3, [r7, #16]
 8003586:	e013      	b.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003588:	2301      	movs	r3, #1
 800358a:	613b      	str	r3, [r7, #16]
 800358c:	e010      	b.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b80      	cmp	r3, #128	; 0x80
 8003592:	d902      	bls.n	800359a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003594:	2303      	movs	r3, #3
 8003596:	613b      	str	r3, [r7, #16]
 8003598:	e00a      	b.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b80      	cmp	r3, #128	; 0x80
 800359e:	d102      	bne.n	80035a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035a0:	2302      	movs	r3, #2
 80035a2:	613b      	str	r3, [r7, #16]
 80035a4:	e004      	b.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b70      	cmp	r3, #112	; 0x70
 80035aa:	d101      	bne.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035ac:	2301      	movs	r3, #1
 80035ae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035b0:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f023 0207 	bic.w	r2, r3, #7
 80035b8:	4909      	ldr	r1, [pc, #36]	; (80035e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d001      	beq.n	80035d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40022000 	.word	0x40022000

080035e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035ec:	2300      	movs	r3, #0
 80035ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035f0:	2300      	movs	r3, #0
 80035f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d041      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003604:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003608:	d02a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800360a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800360e:	d824      	bhi.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003610:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003614:	d008      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003616:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800361a:	d81e      	bhi.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00a      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003620:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003624:	d010      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003626:	e018      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003628:	4b86      	ldr	r3, [pc, #536]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4a85      	ldr	r2, [pc, #532]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003632:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003634:	e015      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3304      	adds	r3, #4
 800363a:	2100      	movs	r1, #0
 800363c:	4618      	mov	r0, r3
 800363e:	f000 fabb 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 8003642:	4603      	mov	r3, r0
 8003644:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003646:	e00c      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3320      	adds	r3, #32
 800364c:	2100      	movs	r1, #0
 800364e:	4618      	mov	r0, r3
 8003650:	f000 fba6 	bl	8003da0 <RCCEx_PLLSAI2_Config>
 8003654:	4603      	mov	r3, r0
 8003656:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003658:	e003      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	74fb      	strb	r3, [r7, #19]
      break;
 800365e:	e000      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003660:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003662:	7cfb      	ldrb	r3, [r7, #19]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d10b      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003668:	4b76      	ldr	r3, [pc, #472]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003676:	4973      	ldr	r1, [pc, #460]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800367e:	e001      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003680:	7cfb      	ldrb	r3, [r7, #19]
 8003682:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d041      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003694:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003698:	d02a      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800369a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800369e:	d824      	bhi.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036a4:	d008      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036aa:	d81e      	bhi.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80036b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036b4:	d010      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036b6:	e018      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036b8:	4b62      	ldr	r3, [pc, #392]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	4a61      	ldr	r2, [pc, #388]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036c4:	e015      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3304      	adds	r3, #4
 80036ca:	2100      	movs	r1, #0
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fa73 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 80036d2:	4603      	mov	r3, r0
 80036d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036d6:	e00c      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3320      	adds	r3, #32
 80036dc:	2100      	movs	r1, #0
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 fb5e 	bl	8003da0 <RCCEx_PLLSAI2_Config>
 80036e4:	4603      	mov	r3, r0
 80036e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036e8:	e003      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	74fb      	strb	r3, [r7, #19]
      break;
 80036ee:	e000      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80036f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036f2:	7cfb      	ldrb	r3, [r7, #19]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10b      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80036f8:	4b52      	ldr	r3, [pc, #328]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003706:	494f      	ldr	r1, [pc, #316]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800370e:	e001      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003710:	7cfb      	ldrb	r3, [r7, #19]
 8003712:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80a0 	beq.w	8003862 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003722:	2300      	movs	r3, #0
 8003724:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003726:	4b47      	ldr	r3, [pc, #284]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003736:	2300      	movs	r3, #0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373c:	4b41      	ldr	r3, [pc, #260]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003740:	4a40      	ldr	r2, [pc, #256]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003746:	6593      	str	r3, [r2, #88]	; 0x58
 8003748:	4b3e      	ldr	r3, [pc, #248]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003754:	2301      	movs	r3, #1
 8003756:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003758:	4b3b      	ldr	r3, [pc, #236]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a3a      	ldr	r2, [pc, #232]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800375e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003762:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003764:	f7fd fd6e 	bl	8001244 <HAL_GetTick>
 8003768:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800376a:	e009      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376c:	f7fd fd6a 	bl	8001244 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d902      	bls.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	74fb      	strb	r3, [r7, #19]
        break;
 800377e:	e005      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003780:	4b31      	ldr	r3, [pc, #196]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0ef      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800378c:	7cfb      	ldrb	r3, [r7, #19]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d15c      	bne.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003792:	4b2c      	ldr	r3, [pc, #176]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003798:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800379c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d01f      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d019      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037b0:	4b24      	ldr	r3, [pc, #144]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037bc:	4b21      	ldr	r3, [pc, #132]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c2:	4a20      	ldr	r2, [pc, #128]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037cc:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d2:	4a1c      	ldr	r2, [pc, #112]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037dc:	4a19      	ldr	r2, [pc, #100]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d016      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ee:	f7fd fd29 	bl	8001244 <HAL_GetTick>
 80037f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037f4:	e00b      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f6:	f7fd fd25 	bl	8001244 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	f241 3288 	movw	r2, #5000	; 0x1388
 8003804:	4293      	cmp	r3, r2
 8003806:	d902      	bls.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	74fb      	strb	r3, [r7, #19]
            break;
 800380c:	e006      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800380e:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0ec      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800381c:	7cfb      	ldrb	r3, [r7, #19]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10c      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003822:	4b08      	ldr	r3, [pc, #32]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003828:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003832:	4904      	ldr	r1, [pc, #16]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800383a:	e009      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
 8003840:	e006      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003842:	bf00      	nop
 8003844:	40021000 	.word	0x40021000
 8003848:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384c:	7cfb      	ldrb	r3, [r7, #19]
 800384e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003850:	7c7b      	ldrb	r3, [r7, #17]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d105      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003856:	4b9e      	ldr	r3, [pc, #632]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385a:	4a9d      	ldr	r2, [pc, #628]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003860:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00a      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800386e:	4b98      	ldr	r3, [pc, #608]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003874:	f023 0203 	bic.w	r2, r3, #3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387c:	4994      	ldr	r1, [pc, #592]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00a      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003890:	4b8f      	ldr	r3, [pc, #572]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003896:	f023 020c 	bic.w	r2, r3, #12
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389e:	498c      	ldr	r1, [pc, #560]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00a      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038b2:	4b87      	ldr	r3, [pc, #540]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	4983      	ldr	r1, [pc, #524]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00a      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038d4:	4b7e      	ldr	r3, [pc, #504]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e2:	497b      	ldr	r1, [pc, #492]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0310 	and.w	r3, r3, #16
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038f6:	4b76      	ldr	r3, [pc, #472]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003904:	4972      	ldr	r1, [pc, #456]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003906:	4313      	orrs	r3, r2
 8003908:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0320 	and.w	r3, r3, #32
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00a      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003918:	4b6d      	ldr	r3, [pc, #436]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003926:	496a      	ldr	r1, [pc, #424]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003928:	4313      	orrs	r3, r2
 800392a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00a      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800393a:	4b65      	ldr	r3, [pc, #404]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003940:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003948:	4961      	ldr	r1, [pc, #388]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394a:	4313      	orrs	r3, r2
 800394c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00a      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800395c:	4b5c      	ldr	r3, [pc, #368]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003962:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800396a:	4959      	ldr	r1, [pc, #356]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396c:	4313      	orrs	r3, r2
 800396e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00a      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800397e:	4b54      	ldr	r3, [pc, #336]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003984:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800398c:	4950      	ldr	r1, [pc, #320]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00a      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039a0:	4b4b      	ldr	r3, [pc, #300]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ae:	4948      	ldr	r1, [pc, #288]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039c2:	4b43      	ldr	r3, [pc, #268]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d0:	493f      	ldr	r1, [pc, #252]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d028      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039e4:	4b3a      	ldr	r3, [pc, #232]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039f2:	4937      	ldr	r1, [pc, #220]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a02:	d106      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a04:	4b32      	ldr	r3, [pc, #200]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	4a31      	ldr	r2, [pc, #196]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a0e:	60d3      	str	r3, [r2, #12]
 8003a10:	e011      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a16:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a1a:	d10c      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	2101      	movs	r1, #1
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 f8c8 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a2c:	7cfb      	ldrb	r3, [r7, #19]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a32:	7cfb      	ldrb	r3, [r7, #19]
 8003a34:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d028      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a42:	4b23      	ldr	r3, [pc, #140]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a48:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a50:	491f      	ldr	r1, [pc, #124]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a60:	d106      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a62:	4b1b      	ldr	r3, [pc, #108]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	4a1a      	ldr	r2, [pc, #104]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a6c:	60d3      	str	r3, [r2, #12]
 8003a6e:	e011      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a78:	d10c      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	2101      	movs	r1, #1
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 f899 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 8003a86:	4603      	mov	r3, r0
 8003a88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a8a:	7cfb      	ldrb	r3, [r7, #19]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003a90:	7cfb      	ldrb	r3, [r7, #19]
 8003a92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d02b      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aae:	4908      	ldr	r1, [pc, #32]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003abe:	d109      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ac0:	4b03      	ldr	r3, [pc, #12]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	4a02      	ldr	r2, [pc, #8]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aca:	60d3      	str	r3, [r2, #12]
 8003acc:	e014      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ace:	bf00      	nop
 8003ad0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 f867 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 8003aea:	4603      	mov	r3, r0
 8003aec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aee:	7cfb      	ldrb	r3, [r7, #19]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003af4:	7cfb      	ldrb	r3, [r7, #19]
 8003af6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d02f      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b04:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b12:	4928      	ldr	r1, [pc, #160]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b22:	d10d      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3304      	adds	r3, #4
 8003b28:	2102      	movs	r1, #2
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 f844 	bl	8003bb8 <RCCEx_PLLSAI1_Config>
 8003b30:	4603      	mov	r3, r0
 8003b32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d014      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b3a:	7cfb      	ldrb	r3, [r7, #19]
 8003b3c:	74bb      	strb	r3, [r7, #18]
 8003b3e:	e011      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b48:	d10c      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3320      	adds	r3, #32
 8003b4e:	2102      	movs	r1, #2
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 f925 	bl	8003da0 <RCCEx_PLLSAI2_Config>
 8003b56:	4603      	mov	r3, r0
 8003b58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b5a:	7cfb      	ldrb	r3, [r7, #19]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b60:	7cfb      	ldrb	r3, [r7, #19]
 8003b62:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00a      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b70:	4b10      	ldr	r3, [pc, #64]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b7e:	490d      	ldr	r1, [pc, #52]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00b      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b92:	4b08      	ldr	r3, [pc, #32]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b98:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ba2:	4904      	ldr	r1, [pc, #16]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003baa:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000

08003bb8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bc6:	4b75      	ldr	r3, [pc, #468]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d018      	beq.n	8003c04 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003bd2:	4b72      	ldr	r3, [pc, #456]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f003 0203 	and.w	r2, r3, #3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d10d      	bne.n	8003bfe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
       ||
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d009      	beq.n	8003bfe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003bea:	4b6c      	ldr	r3, [pc, #432]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	091b      	lsrs	r3, r3, #4
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
       ||
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d047      	beq.n	8003c8e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
 8003c02:	e044      	b.n	8003c8e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d018      	beq.n	8003c3e <RCCEx_PLLSAI1_Config+0x86>
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d825      	bhi.n	8003c5c <RCCEx_PLLSAI1_Config+0xa4>
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d002      	beq.n	8003c1a <RCCEx_PLLSAI1_Config+0x62>
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d009      	beq.n	8003c2c <RCCEx_PLLSAI1_Config+0x74>
 8003c18:	e020      	b.n	8003c5c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c1a:	4b60      	ldr	r3, [pc, #384]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d11d      	bne.n	8003c62 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2a:	e01a      	b.n	8003c62 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c2c:	4b5b      	ldr	r3, [pc, #364]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d116      	bne.n	8003c66 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c3c:	e013      	b.n	8003c66 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c3e:	4b57      	ldr	r3, [pc, #348]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10f      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c4a:	4b54      	ldr	r3, [pc, #336]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d109      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c5a:	e006      	b.n	8003c6a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c60:	e004      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c62:	bf00      	nop
 8003c64:	e002      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c66:	bf00      	nop
 8003c68:	e000      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10d      	bne.n	8003c8e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c72:	4b4a      	ldr	r3, [pc, #296]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6819      	ldr	r1, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	430b      	orrs	r3, r1
 8003c88:	4944      	ldr	r1, [pc, #272]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d17d      	bne.n	8003d90 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c94:	4b41      	ldr	r3, [pc, #260]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a40      	ldr	r2, [pc, #256]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ca0:	f7fd fad0 	bl	8001244 <HAL_GetTick>
 8003ca4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ca6:	e009      	b.n	8003cbc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ca8:	f7fd facc 	bl	8001244 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d902      	bls.n	8003cbc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	73fb      	strb	r3, [r7, #15]
        break;
 8003cba:	e005      	b.n	8003cc8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cbc:	4b37      	ldr	r3, [pc, #220]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1ef      	bne.n	8003ca8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d160      	bne.n	8003d90 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d111      	bne.n	8003cf8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cd4:	4b31      	ldr	r3, [pc, #196]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003cdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6892      	ldr	r2, [r2, #8]
 8003ce4:	0211      	lsls	r1, r2, #8
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68d2      	ldr	r2, [r2, #12]
 8003cea:	0912      	lsrs	r2, r2, #4
 8003cec:	0452      	lsls	r2, r2, #17
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	492a      	ldr	r1, [pc, #168]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	610b      	str	r3, [r1, #16]
 8003cf6:	e027      	b.n	8003d48 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d112      	bne.n	8003d24 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cfe:	4b27      	ldr	r3, [pc, #156]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d06:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6892      	ldr	r2, [r2, #8]
 8003d0e:	0211      	lsls	r1, r2, #8
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6912      	ldr	r2, [r2, #16]
 8003d14:	0852      	lsrs	r2, r2, #1
 8003d16:	3a01      	subs	r2, #1
 8003d18:	0552      	lsls	r2, r2, #21
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	491f      	ldr	r1, [pc, #124]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	610b      	str	r3, [r1, #16]
 8003d22:	e011      	b.n	8003d48 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d24:	4b1d      	ldr	r3, [pc, #116]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6892      	ldr	r2, [r2, #8]
 8003d34:	0211      	lsls	r1, r2, #8
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6952      	ldr	r2, [r2, #20]
 8003d3a:	0852      	lsrs	r2, r2, #1
 8003d3c:	3a01      	subs	r2, #1
 8003d3e:	0652      	lsls	r2, r2, #25
 8003d40:	430a      	orrs	r2, r1
 8003d42:	4916      	ldr	r1, [pc, #88]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d48:	4b14      	ldr	r3, [pc, #80]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a13      	ldr	r2, [pc, #76]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d54:	f7fd fa76 	bl	8001244 <HAL_GetTick>
 8003d58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d5a:	e009      	b.n	8003d70 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d5c:	f7fd fa72 	bl	8001244 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d902      	bls.n	8003d70 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	73fb      	strb	r3, [r7, #15]
          break;
 8003d6e:	e005      	b.n	8003d7c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d70:	4b0a      	ldr	r3, [pc, #40]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0ef      	beq.n	8003d5c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003d7c:	7bfb      	ldrb	r3, [r7, #15]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d106      	bne.n	8003d90 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d82:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	4904      	ldr	r1, [pc, #16]	; (8003d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40021000 	.word	0x40021000

08003da0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003daa:	2300      	movs	r3, #0
 8003dac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dae:	4b6a      	ldr	r3, [pc, #424]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d018      	beq.n	8003dec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dba:	4b67      	ldr	r3, [pc, #412]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f003 0203 	and.w	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d10d      	bne.n	8003de6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
       ||
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003dd2:	4b61      	ldr	r3, [pc, #388]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	091b      	lsrs	r3, r3, #4
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
       ||
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d047      	beq.n	8003e76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
 8003dea:	e044      	b.n	8003e76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d018      	beq.n	8003e26 <RCCEx_PLLSAI2_Config+0x86>
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d825      	bhi.n	8003e44 <RCCEx_PLLSAI2_Config+0xa4>
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d002      	beq.n	8003e02 <RCCEx_PLLSAI2_Config+0x62>
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d009      	beq.n	8003e14 <RCCEx_PLLSAI2_Config+0x74>
 8003e00:	e020      	b.n	8003e44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e02:	4b55      	ldr	r3, [pc, #340]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d11d      	bne.n	8003e4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e12:	e01a      	b.n	8003e4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e14:	4b50      	ldr	r3, [pc, #320]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d116      	bne.n	8003e4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e24:	e013      	b.n	8003e4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e26:	4b4c      	ldr	r3, [pc, #304]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10f      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e32:	4b49      	ldr	r3, [pc, #292]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d109      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e42:	e006      	b.n	8003e52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]
      break;
 8003e48:	e004      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e002      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e52:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10d      	bne.n	8003e76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e5a:	4b3f      	ldr	r3, [pc, #252]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6819      	ldr	r1, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	430b      	orrs	r3, r1
 8003e70:	4939      	ldr	r1, [pc, #228]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d167      	bne.n	8003f4c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003e7c:	4b36      	ldr	r3, [pc, #216]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a35      	ldr	r2, [pc, #212]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e88:	f7fd f9dc 	bl	8001244 <HAL_GetTick>
 8003e8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e8e:	e009      	b.n	8003ea4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e90:	f7fd f9d8 	bl	8001244 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d902      	bls.n	8003ea4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ea2:	e005      	b.n	8003eb0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ea4:	4b2c      	ldr	r3, [pc, #176]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1ef      	bne.n	8003e90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d14a      	bne.n	8003f4c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d111      	bne.n	8003ee0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ebc:	4b26      	ldr	r3, [pc, #152]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ec4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	6892      	ldr	r2, [r2, #8]
 8003ecc:	0211      	lsls	r1, r2, #8
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68d2      	ldr	r2, [r2, #12]
 8003ed2:	0912      	lsrs	r2, r2, #4
 8003ed4:	0452      	lsls	r2, r2, #17
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	491f      	ldr	r1, [pc, #124]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	614b      	str	r3, [r1, #20]
 8003ede:	e011      	b.n	8003f04 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ee0:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ee8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6892      	ldr	r2, [r2, #8]
 8003ef0:	0211      	lsls	r1, r2, #8
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6912      	ldr	r2, [r2, #16]
 8003ef6:	0852      	lsrs	r2, r2, #1
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	0652      	lsls	r2, r2, #25
 8003efc:	430a      	orrs	r2, r1
 8003efe:	4916      	ldr	r1, [pc, #88]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f04:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a13      	ldr	r2, [pc, #76]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f10:	f7fd f998 	bl	8001244 <HAL_GetTick>
 8003f14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f16:	e009      	b.n	8003f2c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f18:	f7fd f994 	bl	8001244 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d902      	bls.n	8003f2c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	73fb      	strb	r3, [r7, #15]
          break;
 8003f2a:	e005      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ef      	beq.n	8003f18 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f40:	695a      	ldr	r2, [r3, #20]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4904      	ldr	r1, [pc, #16]	; (8003f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000

08003f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e049      	b.n	8004002 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fd f842 	bl	800100c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	f000 f89e 	bl	80040dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
	...

0800400c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b01      	cmp	r3, #1
 800401e:	d001      	beq.n	8004024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e047      	b.n	80040b4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a23      	ldr	r2, [pc, #140]	; (80040c0 <HAL_TIM_Base_Start+0xb4>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d01d      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800403e:	d018      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a1f      	ldr	r2, [pc, #124]	; (80040c4 <HAL_TIM_Base_Start+0xb8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d013      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1e      	ldr	r2, [pc, #120]	; (80040c8 <HAL_TIM_Base_Start+0xbc>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d00e      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <HAL_TIM_Base_Start+0xc0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d009      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <HAL_TIM_Base_Start+0xc4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <HAL_TIM_Base_Start+0x66>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a19      	ldr	r2, [pc, #100]	; (80040d4 <HAL_TIM_Base_Start+0xc8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d115      	bne.n	800409e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <HAL_TIM_Base_Start+0xcc>)
 800407a:	4013      	ands	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b06      	cmp	r3, #6
 8004082:	d015      	beq.n	80040b0 <HAL_TIM_Base_Start+0xa4>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800408a:	d011      	beq.n	80040b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409c:	e008      	b.n	80040b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f042 0201 	orr.w	r2, r2, #1
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	e000      	b.n	80040b2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	40012c00 	.word	0x40012c00
 80040c4:	40000400 	.word	0x40000400
 80040c8:	40000800 	.word	0x40000800
 80040cc:	40000c00 	.word	0x40000c00
 80040d0:	40013400 	.word	0x40013400
 80040d4:	40014000 	.word	0x40014000
 80040d8:	00010007 	.word	0x00010007

080040dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a40      	ldr	r2, [pc, #256]	; (80041f0 <TIM_Base_SetConfig+0x114>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d013      	beq.n	800411c <TIM_Base_SetConfig+0x40>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040fa:	d00f      	beq.n	800411c <TIM_Base_SetConfig+0x40>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a3d      	ldr	r2, [pc, #244]	; (80041f4 <TIM_Base_SetConfig+0x118>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d00b      	beq.n	800411c <TIM_Base_SetConfig+0x40>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a3c      	ldr	r2, [pc, #240]	; (80041f8 <TIM_Base_SetConfig+0x11c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d007      	beq.n	800411c <TIM_Base_SetConfig+0x40>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a3b      	ldr	r2, [pc, #236]	; (80041fc <TIM_Base_SetConfig+0x120>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d003      	beq.n	800411c <TIM_Base_SetConfig+0x40>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a3a      	ldr	r2, [pc, #232]	; (8004200 <TIM_Base_SetConfig+0x124>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d108      	bne.n	800412e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a2f      	ldr	r2, [pc, #188]	; (80041f0 <TIM_Base_SetConfig+0x114>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d01f      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800413c:	d01b      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a2c      	ldr	r2, [pc, #176]	; (80041f4 <TIM_Base_SetConfig+0x118>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d017      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a2b      	ldr	r2, [pc, #172]	; (80041f8 <TIM_Base_SetConfig+0x11c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d013      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a2a      	ldr	r2, [pc, #168]	; (80041fc <TIM_Base_SetConfig+0x120>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d00f      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a29      	ldr	r2, [pc, #164]	; (8004200 <TIM_Base_SetConfig+0x124>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00b      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a28      	ldr	r2, [pc, #160]	; (8004204 <TIM_Base_SetConfig+0x128>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d007      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a27      	ldr	r2, [pc, #156]	; (8004208 <TIM_Base_SetConfig+0x12c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d003      	beq.n	8004176 <TIM_Base_SetConfig+0x9a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a26      	ldr	r2, [pc, #152]	; (800420c <TIM_Base_SetConfig+0x130>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d108      	bne.n	8004188 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800417c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4313      	orrs	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	4313      	orrs	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a10      	ldr	r2, [pc, #64]	; (80041f0 <TIM_Base_SetConfig+0x114>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d00f      	beq.n	80041d4 <TIM_Base_SetConfig+0xf8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a12      	ldr	r2, [pc, #72]	; (8004200 <TIM_Base_SetConfig+0x124>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d00b      	beq.n	80041d4 <TIM_Base_SetConfig+0xf8>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a11      	ldr	r2, [pc, #68]	; (8004204 <TIM_Base_SetConfig+0x128>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d007      	beq.n	80041d4 <TIM_Base_SetConfig+0xf8>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a10      	ldr	r2, [pc, #64]	; (8004208 <TIM_Base_SetConfig+0x12c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d003      	beq.n	80041d4 <TIM_Base_SetConfig+0xf8>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a0f      	ldr	r2, [pc, #60]	; (800420c <TIM_Base_SetConfig+0x130>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d103      	bne.n	80041dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	615a      	str	r2, [r3, #20]
}
 80041e2:	bf00      	nop
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40012c00 	.word	0x40012c00
 80041f4:	40000400 	.word	0x40000400
 80041f8:	40000800 	.word	0x40000800
 80041fc:	40000c00 	.word	0x40000c00
 8004200:	40013400 	.word	0x40013400
 8004204:	40014000 	.word	0x40014000
 8004208:	40014400 	.word	0x40014400
 800420c:	40014800 	.word	0x40014800

08004210 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004220:	2b01      	cmp	r3, #1
 8004222:	d101      	bne.n	8004228 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004224:	2302      	movs	r3, #2
 8004226:	e068      	b.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a2e      	ldr	r2, [pc, #184]	; (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d004      	beq.n	800425c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a2d      	ldr	r2, [pc, #180]	; (800430c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d108      	bne.n	800426e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004262:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004274:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4313      	orrs	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a1e      	ldr	r2, [pc, #120]	; (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d01d      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800429a:	d018      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a1b      	ldr	r2, [pc, #108]	; (8004310 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d013      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a1a      	ldr	r2, [pc, #104]	; (8004314 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00e      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a18      	ldr	r2, [pc, #96]	; (8004318 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d009      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a13      	ldr	r2, [pc, #76]	; (800430c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d004      	beq.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a14      	ldr	r2, [pc, #80]	; (800431c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d10c      	bne.n	80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	4313      	orrs	r3, r2
 80042de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40012c00 	.word	0x40012c00
 800430c:	40013400 	.word	0x40013400
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40014000 	.word	0x40014000

08004320 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e040      	b.n	80043b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004336:	2b00      	cmp	r3, #0
 8004338:	d106      	bne.n	8004348 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7fc feb6 	bl	80010b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2224      	movs	r2, #36	; 0x24
 800434c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 0201 	bic.w	r2, r2, #1
 800435c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004362:	2b00      	cmp	r3, #0
 8004364:	d002      	beq.n	800436c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 fb6a 	bl	8004a40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f8af 	bl	80044d0 <UART_SetConfig>
 8004372:	4603      	mov	r3, r0
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e01b      	b.n	80043b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800438a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800439a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0201 	orr.w	r2, r2, #1
 80043aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fbe9 	bl	8004b84 <UART_CheckIdleState>
 80043b2:	4603      	mov	r3, r0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08a      	sub	sp, #40	; 0x28
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	4613      	mov	r3, r2
 80043ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	d178      	bne.n	80044c6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <HAL_UART_Transmit+0x24>
 80043da:	88fb      	ldrh	r3, [r7, #6]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e071      	b.n	80044c8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2221      	movs	r2, #33	; 0x21
 80043f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043f2:	f7fc ff27 	bl	8001244 <HAL_GetTick>
 80043f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	88fa      	ldrh	r2, [r7, #6]
 80043fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	88fa      	ldrh	r2, [r7, #6]
 8004404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004410:	d108      	bne.n	8004424 <HAL_UART_Transmit+0x68>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d104      	bne.n	8004424 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800441a:	2300      	movs	r3, #0
 800441c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	61bb      	str	r3, [r7, #24]
 8004422:	e003      	b.n	800442c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800442c:	e030      	b.n	8004490 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2200      	movs	r2, #0
 8004436:	2180      	movs	r1, #128	; 0x80
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 fc4b 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d004      	beq.n	800444e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e03c      	b.n	80044c8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10b      	bne.n	800446c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	881a      	ldrh	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004460:	b292      	uxth	r2, r2
 8004462:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	3302      	adds	r3, #2
 8004468:	61bb      	str	r3, [r7, #24]
 800446a:	e008      	b.n	800447e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	781a      	ldrb	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	b292      	uxth	r2, r2
 8004476:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	3301      	adds	r3, #1
 800447c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004496:	b29b      	uxth	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1c8      	bne.n	800442e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	2200      	movs	r2, #0
 80044a4:	2140      	movs	r1, #64	; 0x40
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 fc14 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d004      	beq.n	80044bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2220      	movs	r2, #32
 80044b6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e005      	b.n	80044c8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	e000      	b.n	80044c8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80044c6:	2302      	movs	r3, #2
  }
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3720      	adds	r7, #32
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044d4:	b08a      	sub	sp, #40	; 0x28
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044da:	2300      	movs	r3, #0
 80044dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	431a      	orrs	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	431a      	orrs	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	4ba4      	ldr	r3, [pc, #656]	; (8004790 <UART_SetConfig+0x2c0>)
 8004500:	4013      	ands	r3, r2
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	6812      	ldr	r2, [r2, #0]
 8004506:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004508:	430b      	orrs	r3, r1
 800450a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a99      	ldr	r2, [pc, #612]	; (8004794 <UART_SetConfig+0x2c4>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d004      	beq.n	800453c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004538:	4313      	orrs	r3, r2
 800453a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800454c:	430a      	orrs	r2, r1
 800454e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a90      	ldr	r2, [pc, #576]	; (8004798 <UART_SetConfig+0x2c8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d126      	bne.n	80045a8 <UART_SetConfig+0xd8>
 800455a:	4b90      	ldr	r3, [pc, #576]	; (800479c <UART_SetConfig+0x2cc>)
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004560:	f003 0303 	and.w	r3, r3, #3
 8004564:	2b03      	cmp	r3, #3
 8004566:	d81b      	bhi.n	80045a0 <UART_SetConfig+0xd0>
 8004568:	a201      	add	r2, pc, #4	; (adr r2, 8004570 <UART_SetConfig+0xa0>)
 800456a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456e:	bf00      	nop
 8004570:	08004581 	.word	0x08004581
 8004574:	08004591 	.word	0x08004591
 8004578:	08004589 	.word	0x08004589
 800457c:	08004599 	.word	0x08004599
 8004580:	2301      	movs	r3, #1
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004586:	e116      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004588:	2302      	movs	r3, #2
 800458a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800458e:	e112      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004590:	2304      	movs	r3, #4
 8004592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004596:	e10e      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004598:	2308      	movs	r3, #8
 800459a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800459e:	e10a      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80045a0:	2310      	movs	r3, #16
 80045a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045a6:	e106      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a7c      	ldr	r2, [pc, #496]	; (80047a0 <UART_SetConfig+0x2d0>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d138      	bne.n	8004624 <UART_SetConfig+0x154>
 80045b2:	4b7a      	ldr	r3, [pc, #488]	; (800479c <UART_SetConfig+0x2cc>)
 80045b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b8:	f003 030c 	and.w	r3, r3, #12
 80045bc:	2b0c      	cmp	r3, #12
 80045be:	d82d      	bhi.n	800461c <UART_SetConfig+0x14c>
 80045c0:	a201      	add	r2, pc, #4	; (adr r2, 80045c8 <UART_SetConfig+0xf8>)
 80045c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c6:	bf00      	nop
 80045c8:	080045fd 	.word	0x080045fd
 80045cc:	0800461d 	.word	0x0800461d
 80045d0:	0800461d 	.word	0x0800461d
 80045d4:	0800461d 	.word	0x0800461d
 80045d8:	0800460d 	.word	0x0800460d
 80045dc:	0800461d 	.word	0x0800461d
 80045e0:	0800461d 	.word	0x0800461d
 80045e4:	0800461d 	.word	0x0800461d
 80045e8:	08004605 	.word	0x08004605
 80045ec:	0800461d 	.word	0x0800461d
 80045f0:	0800461d 	.word	0x0800461d
 80045f4:	0800461d 	.word	0x0800461d
 80045f8:	08004615 	.word	0x08004615
 80045fc:	2300      	movs	r3, #0
 80045fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004602:	e0d8      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004604:	2302      	movs	r3, #2
 8004606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800460a:	e0d4      	b.n	80047b6 <UART_SetConfig+0x2e6>
 800460c:	2304      	movs	r3, #4
 800460e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004612:	e0d0      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004614:	2308      	movs	r3, #8
 8004616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800461a:	e0cc      	b.n	80047b6 <UART_SetConfig+0x2e6>
 800461c:	2310      	movs	r3, #16
 800461e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004622:	e0c8      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a5e      	ldr	r2, [pc, #376]	; (80047a4 <UART_SetConfig+0x2d4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d125      	bne.n	800467a <UART_SetConfig+0x1aa>
 800462e:	4b5b      	ldr	r3, [pc, #364]	; (800479c <UART_SetConfig+0x2cc>)
 8004630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004634:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004638:	2b30      	cmp	r3, #48	; 0x30
 800463a:	d016      	beq.n	800466a <UART_SetConfig+0x19a>
 800463c:	2b30      	cmp	r3, #48	; 0x30
 800463e:	d818      	bhi.n	8004672 <UART_SetConfig+0x1a2>
 8004640:	2b20      	cmp	r3, #32
 8004642:	d00a      	beq.n	800465a <UART_SetConfig+0x18a>
 8004644:	2b20      	cmp	r3, #32
 8004646:	d814      	bhi.n	8004672 <UART_SetConfig+0x1a2>
 8004648:	2b00      	cmp	r3, #0
 800464a:	d002      	beq.n	8004652 <UART_SetConfig+0x182>
 800464c:	2b10      	cmp	r3, #16
 800464e:	d008      	beq.n	8004662 <UART_SetConfig+0x192>
 8004650:	e00f      	b.n	8004672 <UART_SetConfig+0x1a2>
 8004652:	2300      	movs	r3, #0
 8004654:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004658:	e0ad      	b.n	80047b6 <UART_SetConfig+0x2e6>
 800465a:	2302      	movs	r3, #2
 800465c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004660:	e0a9      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004662:	2304      	movs	r3, #4
 8004664:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004668:	e0a5      	b.n	80047b6 <UART_SetConfig+0x2e6>
 800466a:	2308      	movs	r3, #8
 800466c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004670:	e0a1      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004672:	2310      	movs	r3, #16
 8004674:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004678:	e09d      	b.n	80047b6 <UART_SetConfig+0x2e6>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a4a      	ldr	r2, [pc, #296]	; (80047a8 <UART_SetConfig+0x2d8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d125      	bne.n	80046d0 <UART_SetConfig+0x200>
 8004684:	4b45      	ldr	r3, [pc, #276]	; (800479c <UART_SetConfig+0x2cc>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800468e:	2bc0      	cmp	r3, #192	; 0xc0
 8004690:	d016      	beq.n	80046c0 <UART_SetConfig+0x1f0>
 8004692:	2bc0      	cmp	r3, #192	; 0xc0
 8004694:	d818      	bhi.n	80046c8 <UART_SetConfig+0x1f8>
 8004696:	2b80      	cmp	r3, #128	; 0x80
 8004698:	d00a      	beq.n	80046b0 <UART_SetConfig+0x1e0>
 800469a:	2b80      	cmp	r3, #128	; 0x80
 800469c:	d814      	bhi.n	80046c8 <UART_SetConfig+0x1f8>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <UART_SetConfig+0x1d8>
 80046a2:	2b40      	cmp	r3, #64	; 0x40
 80046a4:	d008      	beq.n	80046b8 <UART_SetConfig+0x1e8>
 80046a6:	e00f      	b.n	80046c8 <UART_SetConfig+0x1f8>
 80046a8:	2300      	movs	r3, #0
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ae:	e082      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80046b0:	2302      	movs	r3, #2
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b6:	e07e      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80046b8:	2304      	movs	r3, #4
 80046ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046be:	e07a      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80046c0:	2308      	movs	r3, #8
 80046c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c6:	e076      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80046c8:	2310      	movs	r3, #16
 80046ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ce:	e072      	b.n	80047b6 <UART_SetConfig+0x2e6>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a35      	ldr	r2, [pc, #212]	; (80047ac <UART_SetConfig+0x2dc>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d12a      	bne.n	8004730 <UART_SetConfig+0x260>
 80046da:	4b30      	ldr	r3, [pc, #192]	; (800479c <UART_SetConfig+0x2cc>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046e8:	d01a      	beq.n	8004720 <UART_SetConfig+0x250>
 80046ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046ee:	d81b      	bhi.n	8004728 <UART_SetConfig+0x258>
 80046f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046f4:	d00c      	beq.n	8004710 <UART_SetConfig+0x240>
 80046f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046fa:	d815      	bhi.n	8004728 <UART_SetConfig+0x258>
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <UART_SetConfig+0x238>
 8004700:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004704:	d008      	beq.n	8004718 <UART_SetConfig+0x248>
 8004706:	e00f      	b.n	8004728 <UART_SetConfig+0x258>
 8004708:	2300      	movs	r3, #0
 800470a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800470e:	e052      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004710:	2302      	movs	r3, #2
 8004712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004716:	e04e      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004718:	2304      	movs	r3, #4
 800471a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800471e:	e04a      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004720:	2308      	movs	r3, #8
 8004722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004726:	e046      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004728:	2310      	movs	r3, #16
 800472a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800472e:	e042      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a17      	ldr	r2, [pc, #92]	; (8004794 <UART_SetConfig+0x2c4>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d13a      	bne.n	80047b0 <UART_SetConfig+0x2e0>
 800473a:	4b18      	ldr	r3, [pc, #96]	; (800479c <UART_SetConfig+0x2cc>)
 800473c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004740:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004744:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004748:	d01a      	beq.n	8004780 <UART_SetConfig+0x2b0>
 800474a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800474e:	d81b      	bhi.n	8004788 <UART_SetConfig+0x2b8>
 8004750:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004754:	d00c      	beq.n	8004770 <UART_SetConfig+0x2a0>
 8004756:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800475a:	d815      	bhi.n	8004788 <UART_SetConfig+0x2b8>
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <UART_SetConfig+0x298>
 8004760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004764:	d008      	beq.n	8004778 <UART_SetConfig+0x2a8>
 8004766:	e00f      	b.n	8004788 <UART_SetConfig+0x2b8>
 8004768:	2300      	movs	r3, #0
 800476a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800476e:	e022      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004770:	2302      	movs	r3, #2
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004776:	e01e      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004778:	2304      	movs	r3, #4
 800477a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800477e:	e01a      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004780:	2308      	movs	r3, #8
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004786:	e016      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004788:	2310      	movs	r3, #16
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800478e:	e012      	b.n	80047b6 <UART_SetConfig+0x2e6>
 8004790:	efff69f3 	.word	0xefff69f3
 8004794:	40008000 	.word	0x40008000
 8004798:	40013800 	.word	0x40013800
 800479c:	40021000 	.word	0x40021000
 80047a0:	40004400 	.word	0x40004400
 80047a4:	40004800 	.word	0x40004800
 80047a8:	40004c00 	.word	0x40004c00
 80047ac:	40005000 	.word	0x40005000
 80047b0:	2310      	movs	r3, #16
 80047b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a9f      	ldr	r2, [pc, #636]	; (8004a38 <UART_SetConfig+0x568>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d17a      	bne.n	80048b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d824      	bhi.n	8004812 <UART_SetConfig+0x342>
 80047c8:	a201      	add	r2, pc, #4	; (adr r2, 80047d0 <UART_SetConfig+0x300>)
 80047ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ce:	bf00      	nop
 80047d0:	080047f5 	.word	0x080047f5
 80047d4:	08004813 	.word	0x08004813
 80047d8:	080047fd 	.word	0x080047fd
 80047dc:	08004813 	.word	0x08004813
 80047e0:	08004803 	.word	0x08004803
 80047e4:	08004813 	.word	0x08004813
 80047e8:	08004813 	.word	0x08004813
 80047ec:	08004813 	.word	0x08004813
 80047f0:	0800480b 	.word	0x0800480b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047f4:	f7fe fe6a 	bl	80034cc <HAL_RCC_GetPCLK1Freq>
 80047f8:	61f8      	str	r0, [r7, #28]
        break;
 80047fa:	e010      	b.n	800481e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047fc:	4b8f      	ldr	r3, [pc, #572]	; (8004a3c <UART_SetConfig+0x56c>)
 80047fe:	61fb      	str	r3, [r7, #28]
        break;
 8004800:	e00d      	b.n	800481e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004802:	f7fe fdcb 	bl	800339c <HAL_RCC_GetSysClockFreq>
 8004806:	61f8      	str	r0, [r7, #28]
        break;
 8004808:	e009      	b.n	800481e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800480a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800480e:	61fb      	str	r3, [r7, #28]
        break;
 8004810:	e005      	b.n	800481e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004812:	2300      	movs	r3, #0
 8004814:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800481c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 80fb 	beq.w	8004a1c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	4413      	add	r3, r2
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	429a      	cmp	r2, r3
 8004834:	d305      	bcc.n	8004842 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	429a      	cmp	r2, r3
 8004840:	d903      	bls.n	800484a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004848:	e0e8      	b.n	8004a1c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	2200      	movs	r2, #0
 800484e:	461c      	mov	r4, r3
 8004850:	4615      	mov	r5, r2
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	f04f 0300 	mov.w	r3, #0
 800485a:	022b      	lsls	r3, r5, #8
 800485c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004860:	0222      	lsls	r2, r4, #8
 8004862:	68f9      	ldr	r1, [r7, #12]
 8004864:	6849      	ldr	r1, [r1, #4]
 8004866:	0849      	lsrs	r1, r1, #1
 8004868:	2000      	movs	r0, #0
 800486a:	4688      	mov	r8, r1
 800486c:	4681      	mov	r9, r0
 800486e:	eb12 0a08 	adds.w	sl, r2, r8
 8004872:	eb43 0b09 	adc.w	fp, r3, r9
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	603b      	str	r3, [r7, #0]
 800487e:	607a      	str	r2, [r7, #4]
 8004880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004884:	4650      	mov	r0, sl
 8004886:	4659      	mov	r1, fp
 8004888:	f7fb fcf2 	bl	8000270 <__aeabi_uldivmod>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4613      	mov	r3, r2
 8004892:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800489a:	d308      	bcc.n	80048ae <UART_SetConfig+0x3de>
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048a2:	d204      	bcs.n	80048ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	60da      	str	r2, [r3, #12]
 80048ac:	e0b6      	b.n	8004a1c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80048b4:	e0b2      	b.n	8004a1c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048be:	d15e      	bne.n	800497e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80048c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d828      	bhi.n	800491a <UART_SetConfig+0x44a>
 80048c8:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <UART_SetConfig+0x400>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048f5 	.word	0x080048f5
 80048d4:	080048fd 	.word	0x080048fd
 80048d8:	08004905 	.word	0x08004905
 80048dc:	0800491b 	.word	0x0800491b
 80048e0:	0800490b 	.word	0x0800490b
 80048e4:	0800491b 	.word	0x0800491b
 80048e8:	0800491b 	.word	0x0800491b
 80048ec:	0800491b 	.word	0x0800491b
 80048f0:	08004913 	.word	0x08004913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048f4:	f7fe fdea 	bl	80034cc <HAL_RCC_GetPCLK1Freq>
 80048f8:	61f8      	str	r0, [r7, #28]
        break;
 80048fa:	e014      	b.n	8004926 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048fc:	f7fe fdfc 	bl	80034f8 <HAL_RCC_GetPCLK2Freq>
 8004900:	61f8      	str	r0, [r7, #28]
        break;
 8004902:	e010      	b.n	8004926 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004904:	4b4d      	ldr	r3, [pc, #308]	; (8004a3c <UART_SetConfig+0x56c>)
 8004906:	61fb      	str	r3, [r7, #28]
        break;
 8004908:	e00d      	b.n	8004926 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800490a:	f7fe fd47 	bl	800339c <HAL_RCC_GetSysClockFreq>
 800490e:	61f8      	str	r0, [r7, #28]
        break;
 8004910:	e009      	b.n	8004926 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004916:	61fb      	str	r3, [r7, #28]
        break;
 8004918:	e005      	b.n	8004926 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004924:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d077      	beq.n	8004a1c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	005a      	lsls	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	441a      	add	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004940:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	2b0f      	cmp	r3, #15
 8004946:	d916      	bls.n	8004976 <UART_SetConfig+0x4a6>
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800494e:	d212      	bcs.n	8004976 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	b29b      	uxth	r3, r3
 8004954:	f023 030f 	bic.w	r3, r3, #15
 8004958:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	085b      	lsrs	r3, r3, #1
 800495e:	b29b      	uxth	r3, r3
 8004960:	f003 0307 	and.w	r3, r3, #7
 8004964:	b29a      	uxth	r2, r3
 8004966:	8afb      	ldrh	r3, [r7, #22]
 8004968:	4313      	orrs	r3, r2
 800496a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	8afa      	ldrh	r2, [r7, #22]
 8004972:	60da      	str	r2, [r3, #12]
 8004974:	e052      	b.n	8004a1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800497c:	e04e      	b.n	8004a1c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800497e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004982:	2b08      	cmp	r3, #8
 8004984:	d827      	bhi.n	80049d6 <UART_SetConfig+0x506>
 8004986:	a201      	add	r2, pc, #4	; (adr r2, 800498c <UART_SetConfig+0x4bc>)
 8004988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498c:	080049b1 	.word	0x080049b1
 8004990:	080049b9 	.word	0x080049b9
 8004994:	080049c1 	.word	0x080049c1
 8004998:	080049d7 	.word	0x080049d7
 800499c:	080049c7 	.word	0x080049c7
 80049a0:	080049d7 	.word	0x080049d7
 80049a4:	080049d7 	.word	0x080049d7
 80049a8:	080049d7 	.word	0x080049d7
 80049ac:	080049cf 	.word	0x080049cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049b0:	f7fe fd8c 	bl	80034cc <HAL_RCC_GetPCLK1Freq>
 80049b4:	61f8      	str	r0, [r7, #28]
        break;
 80049b6:	e014      	b.n	80049e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049b8:	f7fe fd9e 	bl	80034f8 <HAL_RCC_GetPCLK2Freq>
 80049bc:	61f8      	str	r0, [r7, #28]
        break;
 80049be:	e010      	b.n	80049e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049c0:	4b1e      	ldr	r3, [pc, #120]	; (8004a3c <UART_SetConfig+0x56c>)
 80049c2:	61fb      	str	r3, [r7, #28]
        break;
 80049c4:	e00d      	b.n	80049e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049c6:	f7fe fce9 	bl	800339c <HAL_RCC_GetSysClockFreq>
 80049ca:	61f8      	str	r0, [r7, #28]
        break;
 80049cc:	e009      	b.n	80049e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d2:	61fb      	str	r3, [r7, #28]
        break;
 80049d4:	e005      	b.n	80049e2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80049e0:	bf00      	nop
    }

    if (pclk != 0U)
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d019      	beq.n	8004a1c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	085a      	lsrs	r2, r3, #1
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	441a      	add	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	2b0f      	cmp	r3, #15
 8004a00:	d909      	bls.n	8004a16 <UART_SetConfig+0x546>
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a08:	d205      	bcs.n	8004a16 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60da      	str	r2, [r3, #12]
 8004a14:	e002      	b.n	8004a1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004a28:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3728      	adds	r7, #40	; 0x28
 8004a30:	46bd      	mov	sp, r7
 8004a32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a36:	bf00      	nop
 8004a38:	40008000 	.word	0x40008000
 8004a3c:	00f42400 	.word	0x00f42400

08004a40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4c:	f003 0308 	and.w	r3, r3, #8
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00a      	beq.n	8004ad0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	f003 0310 	and.w	r3, r3, #16
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00a      	beq.n	8004af2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	f003 0320 	and.w	r3, r3, #32
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00a      	beq.n	8004b14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d01a      	beq.n	8004b56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b3e:	d10a      	bne.n	8004b56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	605a      	str	r2, [r3, #4]
  }
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b098      	sub	sp, #96	; 0x60
 8004b88:	af02      	add	r7, sp, #8
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b94:	f7fc fb56 	bl	8001244 <HAL_GetTick>
 8004b98:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0308 	and.w	r3, r3, #8
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d12e      	bne.n	8004c06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ba8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f88c 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d021      	beq.n	8004c06 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bd6:	653b      	str	r3, [r7, #80]	; 0x50
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be0:	647b      	str	r3, [r7, #68]	; 0x44
 8004be2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004be6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e6      	bne.n	8004bc2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e062      	b.n	8004ccc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b04      	cmp	r3, #4
 8004c12:	d149      	bne.n	8004ca8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f856 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d03c      	beq.n	8004ca8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c36:	e853 3f00 	ldrex	r3, [r3]
 8004c3a:	623b      	str	r3, [r7, #32]
   return(result);
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	461a      	mov	r2, r3
 8004c4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c4c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c4e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c54:	e841 2300 	strex	r3, r2, [r1]
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1e6      	bne.n	8004c2e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3308      	adds	r3, #8
 8004c66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	e853 3f00 	ldrex	r3, [r3]
 8004c6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0301 	bic.w	r3, r3, #1
 8004c76:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	3308      	adds	r3, #8
 8004c7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c80:	61fa      	str	r2, [r7, #28]
 8004c82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c84:	69b9      	ldr	r1, [r7, #24]
 8004c86:	69fa      	ldr	r2, [r7, #28]
 8004c88:	e841 2300 	strex	r3, r2, [r1]
 8004c8c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1e5      	bne.n	8004c60 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e011      	b.n	8004ccc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2220      	movs	r2, #32
 8004cac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3758      	adds	r7, #88	; 0x58
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce4:	e049      	b.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cec:	d045      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cee:	f7fc faa9 	bl	8001244 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d302      	bcc.n	8004d04 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e048      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d031      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d110      	bne.n	8004d46 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2208      	movs	r2, #8
 8004d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 f838 	bl	8004da2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2208      	movs	r2, #8
 8004d36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e029      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d54:	d111      	bne.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 f81e 	bl	8004da2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2220      	movs	r2, #32
 8004d6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e00f      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	4013      	ands	r3, r2
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	bf0c      	ite	eq
 8004d8a:	2301      	moveq	r3, #1
 8004d8c:	2300      	movne	r3, #0
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	461a      	mov	r2, r3
 8004d92:	79fb      	ldrb	r3, [r7, #7]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d0a6      	beq.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b095      	sub	sp, #84	; 0x54
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dc8:	643b      	str	r3, [r7, #64]	; 0x40
 8004dca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e6      	bne.n	8004daa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3308      	adds	r3, #8
 8004de2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	e853 3f00 	ldrex	r3, [r3]
 8004dea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f023 0301 	bic.w	r3, r3, #1
 8004df2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	3308      	adds	r3, #8
 8004dfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e04:	e841 2300 	strex	r3, r2, [r1]
 8004e08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e5      	bne.n	8004ddc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d118      	bne.n	8004e4a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	e853 3f00 	ldrex	r3, [r3]
 8004e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f023 0310 	bic.w	r3, r3, #16
 8004e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	461a      	mov	r2, r3
 8004e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e36:	61bb      	str	r3, [r7, #24]
 8004e38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3a:	6979      	ldr	r1, [r7, #20]
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	e841 2300 	strex	r3, r2, [r1]
 8004e42:	613b      	str	r3, [r7, #16]
   return(result);
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1e6      	bne.n	8004e18 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004e5e:	bf00      	nop
 8004e60:	3754      	adds	r7, #84	; 0x54
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <std>:
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	b510      	push	{r4, lr}
 8004e70:	4604      	mov	r4, r0
 8004e72:	e9c0 3300 	strd	r3, r3, [r0]
 8004e76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e7a:	6083      	str	r3, [r0, #8]
 8004e7c:	8181      	strh	r1, [r0, #12]
 8004e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8004e80:	81c2      	strh	r2, [r0, #14]
 8004e82:	6183      	str	r3, [r0, #24]
 8004e84:	4619      	mov	r1, r3
 8004e86:	2208      	movs	r2, #8
 8004e88:	305c      	adds	r0, #92	; 0x5c
 8004e8a:	f000 f9f7 	bl	800527c <memset>
 8004e8e:	4b0d      	ldr	r3, [pc, #52]	; (8004ec4 <std+0x58>)
 8004e90:	6263      	str	r3, [r4, #36]	; 0x24
 8004e92:	4b0d      	ldr	r3, [pc, #52]	; (8004ec8 <std+0x5c>)
 8004e94:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e96:	4b0d      	ldr	r3, [pc, #52]	; (8004ecc <std+0x60>)
 8004e98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <std+0x64>)
 8004e9c:	6323      	str	r3, [r4, #48]	; 0x30
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <std+0x68>)
 8004ea0:	6224      	str	r4, [r4, #32]
 8004ea2:	429c      	cmp	r4, r3
 8004ea4:	d006      	beq.n	8004eb4 <std+0x48>
 8004ea6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004eaa:	4294      	cmp	r4, r2
 8004eac:	d002      	beq.n	8004eb4 <std+0x48>
 8004eae:	33d0      	adds	r3, #208	; 0xd0
 8004eb0:	429c      	cmp	r4, r3
 8004eb2:	d105      	bne.n	8004ec0 <std+0x54>
 8004eb4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ebc:	f000 ba56 	b.w	800536c <__retarget_lock_init_recursive>
 8004ec0:	bd10      	pop	{r4, pc}
 8004ec2:	bf00      	nop
 8004ec4:	080050cd 	.word	0x080050cd
 8004ec8:	080050ef 	.word	0x080050ef
 8004ecc:	08005127 	.word	0x08005127
 8004ed0:	0800514b 	.word	0x0800514b
 8004ed4:	200022c8 	.word	0x200022c8

08004ed8 <stdio_exit_handler>:
 8004ed8:	4a02      	ldr	r2, [pc, #8]	; (8004ee4 <stdio_exit_handler+0xc>)
 8004eda:	4903      	ldr	r1, [pc, #12]	; (8004ee8 <stdio_exit_handler+0x10>)
 8004edc:	4803      	ldr	r0, [pc, #12]	; (8004eec <stdio_exit_handler+0x14>)
 8004ede:	f000 b869 	b.w	8004fb4 <_fwalk_sglue>
 8004ee2:	bf00      	nop
 8004ee4:	20000010 	.word	0x20000010
 8004ee8:	08005c19 	.word	0x08005c19
 8004eec:	2000001c 	.word	0x2000001c

08004ef0 <cleanup_stdio>:
 8004ef0:	6841      	ldr	r1, [r0, #4]
 8004ef2:	4b0c      	ldr	r3, [pc, #48]	; (8004f24 <cleanup_stdio+0x34>)
 8004ef4:	4299      	cmp	r1, r3
 8004ef6:	b510      	push	{r4, lr}
 8004ef8:	4604      	mov	r4, r0
 8004efa:	d001      	beq.n	8004f00 <cleanup_stdio+0x10>
 8004efc:	f000 fe8c 	bl	8005c18 <_fflush_r>
 8004f00:	68a1      	ldr	r1, [r4, #8]
 8004f02:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <cleanup_stdio+0x38>)
 8004f04:	4299      	cmp	r1, r3
 8004f06:	d002      	beq.n	8004f0e <cleanup_stdio+0x1e>
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f000 fe85 	bl	8005c18 <_fflush_r>
 8004f0e:	68e1      	ldr	r1, [r4, #12]
 8004f10:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <cleanup_stdio+0x3c>)
 8004f12:	4299      	cmp	r1, r3
 8004f14:	d004      	beq.n	8004f20 <cleanup_stdio+0x30>
 8004f16:	4620      	mov	r0, r4
 8004f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f1c:	f000 be7c 	b.w	8005c18 <_fflush_r>
 8004f20:	bd10      	pop	{r4, pc}
 8004f22:	bf00      	nop
 8004f24:	200022c8 	.word	0x200022c8
 8004f28:	20002330 	.word	0x20002330
 8004f2c:	20002398 	.word	0x20002398

08004f30 <global_stdio_init.part.0>:
 8004f30:	b510      	push	{r4, lr}
 8004f32:	4b0b      	ldr	r3, [pc, #44]	; (8004f60 <global_stdio_init.part.0+0x30>)
 8004f34:	4c0b      	ldr	r4, [pc, #44]	; (8004f64 <global_stdio_init.part.0+0x34>)
 8004f36:	4a0c      	ldr	r2, [pc, #48]	; (8004f68 <global_stdio_init.part.0+0x38>)
 8004f38:	601a      	str	r2, [r3, #0]
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2104      	movs	r1, #4
 8004f40:	f7ff ff94 	bl	8004e6c <std>
 8004f44:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004f48:	2201      	movs	r2, #1
 8004f4a:	2109      	movs	r1, #9
 8004f4c:	f7ff ff8e 	bl	8004e6c <std>
 8004f50:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004f54:	2202      	movs	r2, #2
 8004f56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f5a:	2112      	movs	r1, #18
 8004f5c:	f7ff bf86 	b.w	8004e6c <std>
 8004f60:	20002400 	.word	0x20002400
 8004f64:	200022c8 	.word	0x200022c8
 8004f68:	08004ed9 	.word	0x08004ed9

08004f6c <__sfp_lock_acquire>:
 8004f6c:	4801      	ldr	r0, [pc, #4]	; (8004f74 <__sfp_lock_acquire+0x8>)
 8004f6e:	f000 b9fe 	b.w	800536e <__retarget_lock_acquire_recursive>
 8004f72:	bf00      	nop
 8004f74:	20002409 	.word	0x20002409

08004f78 <__sfp_lock_release>:
 8004f78:	4801      	ldr	r0, [pc, #4]	; (8004f80 <__sfp_lock_release+0x8>)
 8004f7a:	f000 b9f9 	b.w	8005370 <__retarget_lock_release_recursive>
 8004f7e:	bf00      	nop
 8004f80:	20002409 	.word	0x20002409

08004f84 <__sinit>:
 8004f84:	b510      	push	{r4, lr}
 8004f86:	4604      	mov	r4, r0
 8004f88:	f7ff fff0 	bl	8004f6c <__sfp_lock_acquire>
 8004f8c:	6a23      	ldr	r3, [r4, #32]
 8004f8e:	b11b      	cbz	r3, 8004f98 <__sinit+0x14>
 8004f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f94:	f7ff bff0 	b.w	8004f78 <__sfp_lock_release>
 8004f98:	4b04      	ldr	r3, [pc, #16]	; (8004fac <__sinit+0x28>)
 8004f9a:	6223      	str	r3, [r4, #32]
 8004f9c:	4b04      	ldr	r3, [pc, #16]	; (8004fb0 <__sinit+0x2c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1f5      	bne.n	8004f90 <__sinit+0xc>
 8004fa4:	f7ff ffc4 	bl	8004f30 <global_stdio_init.part.0>
 8004fa8:	e7f2      	b.n	8004f90 <__sinit+0xc>
 8004faa:	bf00      	nop
 8004fac:	08004ef1 	.word	0x08004ef1
 8004fb0:	20002400 	.word	0x20002400

08004fb4 <_fwalk_sglue>:
 8004fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fb8:	4607      	mov	r7, r0
 8004fba:	4688      	mov	r8, r1
 8004fbc:	4614      	mov	r4, r2
 8004fbe:	2600      	movs	r6, #0
 8004fc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fc4:	f1b9 0901 	subs.w	r9, r9, #1
 8004fc8:	d505      	bpl.n	8004fd6 <_fwalk_sglue+0x22>
 8004fca:	6824      	ldr	r4, [r4, #0]
 8004fcc:	2c00      	cmp	r4, #0
 8004fce:	d1f7      	bne.n	8004fc0 <_fwalk_sglue+0xc>
 8004fd0:	4630      	mov	r0, r6
 8004fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fd6:	89ab      	ldrh	r3, [r5, #12]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d907      	bls.n	8004fec <_fwalk_sglue+0x38>
 8004fdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	d003      	beq.n	8004fec <_fwalk_sglue+0x38>
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	47c0      	blx	r8
 8004fea:	4306      	orrs	r6, r0
 8004fec:	3568      	adds	r5, #104	; 0x68
 8004fee:	e7e9      	b.n	8004fc4 <_fwalk_sglue+0x10>

08004ff0 <iprintf>:
 8004ff0:	b40f      	push	{r0, r1, r2, r3}
 8004ff2:	b507      	push	{r0, r1, r2, lr}
 8004ff4:	4906      	ldr	r1, [pc, #24]	; (8005010 <iprintf+0x20>)
 8004ff6:	ab04      	add	r3, sp, #16
 8004ff8:	6808      	ldr	r0, [r1, #0]
 8004ffa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ffe:	6881      	ldr	r1, [r0, #8]
 8005000:	9301      	str	r3, [sp, #4]
 8005002:	f000 fad9 	bl	80055b8 <_vfiprintf_r>
 8005006:	b003      	add	sp, #12
 8005008:	f85d eb04 	ldr.w	lr, [sp], #4
 800500c:	b004      	add	sp, #16
 800500e:	4770      	bx	lr
 8005010:	20000068 	.word	0x20000068

08005014 <_puts_r>:
 8005014:	6a03      	ldr	r3, [r0, #32]
 8005016:	b570      	push	{r4, r5, r6, lr}
 8005018:	6884      	ldr	r4, [r0, #8]
 800501a:	4605      	mov	r5, r0
 800501c:	460e      	mov	r6, r1
 800501e:	b90b      	cbnz	r3, 8005024 <_puts_r+0x10>
 8005020:	f7ff ffb0 	bl	8004f84 <__sinit>
 8005024:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005026:	07db      	lsls	r3, r3, #31
 8005028:	d405      	bmi.n	8005036 <_puts_r+0x22>
 800502a:	89a3      	ldrh	r3, [r4, #12]
 800502c:	0598      	lsls	r0, r3, #22
 800502e:	d402      	bmi.n	8005036 <_puts_r+0x22>
 8005030:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005032:	f000 f99c 	bl	800536e <__retarget_lock_acquire_recursive>
 8005036:	89a3      	ldrh	r3, [r4, #12]
 8005038:	0719      	lsls	r1, r3, #28
 800503a:	d513      	bpl.n	8005064 <_puts_r+0x50>
 800503c:	6923      	ldr	r3, [r4, #16]
 800503e:	b18b      	cbz	r3, 8005064 <_puts_r+0x50>
 8005040:	3e01      	subs	r6, #1
 8005042:	68a3      	ldr	r3, [r4, #8]
 8005044:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005048:	3b01      	subs	r3, #1
 800504a:	60a3      	str	r3, [r4, #8]
 800504c:	b9e9      	cbnz	r1, 800508a <_puts_r+0x76>
 800504e:	2b00      	cmp	r3, #0
 8005050:	da2e      	bge.n	80050b0 <_puts_r+0x9c>
 8005052:	4622      	mov	r2, r4
 8005054:	210a      	movs	r1, #10
 8005056:	4628      	mov	r0, r5
 8005058:	f000 f87b 	bl	8005152 <__swbuf_r>
 800505c:	3001      	adds	r0, #1
 800505e:	d007      	beq.n	8005070 <_puts_r+0x5c>
 8005060:	250a      	movs	r5, #10
 8005062:	e007      	b.n	8005074 <_puts_r+0x60>
 8005064:	4621      	mov	r1, r4
 8005066:	4628      	mov	r0, r5
 8005068:	f000 f8b0 	bl	80051cc <__swsetup_r>
 800506c:	2800      	cmp	r0, #0
 800506e:	d0e7      	beq.n	8005040 <_puts_r+0x2c>
 8005070:	f04f 35ff 	mov.w	r5, #4294967295
 8005074:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005076:	07da      	lsls	r2, r3, #31
 8005078:	d405      	bmi.n	8005086 <_puts_r+0x72>
 800507a:	89a3      	ldrh	r3, [r4, #12]
 800507c:	059b      	lsls	r3, r3, #22
 800507e:	d402      	bmi.n	8005086 <_puts_r+0x72>
 8005080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005082:	f000 f975 	bl	8005370 <__retarget_lock_release_recursive>
 8005086:	4628      	mov	r0, r5
 8005088:	bd70      	pop	{r4, r5, r6, pc}
 800508a:	2b00      	cmp	r3, #0
 800508c:	da04      	bge.n	8005098 <_puts_r+0x84>
 800508e:	69a2      	ldr	r2, [r4, #24]
 8005090:	429a      	cmp	r2, r3
 8005092:	dc06      	bgt.n	80050a2 <_puts_r+0x8e>
 8005094:	290a      	cmp	r1, #10
 8005096:	d004      	beq.n	80050a2 <_puts_r+0x8e>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	6022      	str	r2, [r4, #0]
 800509e:	7019      	strb	r1, [r3, #0]
 80050a0:	e7cf      	b.n	8005042 <_puts_r+0x2e>
 80050a2:	4622      	mov	r2, r4
 80050a4:	4628      	mov	r0, r5
 80050a6:	f000 f854 	bl	8005152 <__swbuf_r>
 80050aa:	3001      	adds	r0, #1
 80050ac:	d1c9      	bne.n	8005042 <_puts_r+0x2e>
 80050ae:	e7df      	b.n	8005070 <_puts_r+0x5c>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	250a      	movs	r5, #10
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	6022      	str	r2, [r4, #0]
 80050b8:	701d      	strb	r5, [r3, #0]
 80050ba:	e7db      	b.n	8005074 <_puts_r+0x60>

080050bc <puts>:
 80050bc:	4b02      	ldr	r3, [pc, #8]	; (80050c8 <puts+0xc>)
 80050be:	4601      	mov	r1, r0
 80050c0:	6818      	ldr	r0, [r3, #0]
 80050c2:	f7ff bfa7 	b.w	8005014 <_puts_r>
 80050c6:	bf00      	nop
 80050c8:	20000068 	.word	0x20000068

080050cc <__sread>:
 80050cc:	b510      	push	{r4, lr}
 80050ce:	460c      	mov	r4, r1
 80050d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d4:	f000 f8fc 	bl	80052d0 <_read_r>
 80050d8:	2800      	cmp	r0, #0
 80050da:	bfab      	itete	ge
 80050dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050de:	89a3      	ldrhlt	r3, [r4, #12]
 80050e0:	181b      	addge	r3, r3, r0
 80050e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050e6:	bfac      	ite	ge
 80050e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80050ea:	81a3      	strhlt	r3, [r4, #12]
 80050ec:	bd10      	pop	{r4, pc}

080050ee <__swrite>:
 80050ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050f2:	461f      	mov	r7, r3
 80050f4:	898b      	ldrh	r3, [r1, #12]
 80050f6:	05db      	lsls	r3, r3, #23
 80050f8:	4605      	mov	r5, r0
 80050fa:	460c      	mov	r4, r1
 80050fc:	4616      	mov	r6, r2
 80050fe:	d505      	bpl.n	800510c <__swrite+0x1e>
 8005100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005104:	2302      	movs	r3, #2
 8005106:	2200      	movs	r2, #0
 8005108:	f000 f8d0 	bl	80052ac <_lseek_r>
 800510c:	89a3      	ldrh	r3, [r4, #12]
 800510e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005112:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005116:	81a3      	strh	r3, [r4, #12]
 8005118:	4632      	mov	r2, r6
 800511a:	463b      	mov	r3, r7
 800511c:	4628      	mov	r0, r5
 800511e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005122:	f000 b8e7 	b.w	80052f4 <_write_r>

08005126 <__sseek>:
 8005126:	b510      	push	{r4, lr}
 8005128:	460c      	mov	r4, r1
 800512a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800512e:	f000 f8bd 	bl	80052ac <_lseek_r>
 8005132:	1c43      	adds	r3, r0, #1
 8005134:	89a3      	ldrh	r3, [r4, #12]
 8005136:	bf15      	itete	ne
 8005138:	6560      	strne	r0, [r4, #84]	; 0x54
 800513a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800513e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005142:	81a3      	strheq	r3, [r4, #12]
 8005144:	bf18      	it	ne
 8005146:	81a3      	strhne	r3, [r4, #12]
 8005148:	bd10      	pop	{r4, pc}

0800514a <__sclose>:
 800514a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800514e:	f000 b89d 	b.w	800528c <_close_r>

08005152 <__swbuf_r>:
 8005152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005154:	460e      	mov	r6, r1
 8005156:	4614      	mov	r4, r2
 8005158:	4605      	mov	r5, r0
 800515a:	b118      	cbz	r0, 8005164 <__swbuf_r+0x12>
 800515c:	6a03      	ldr	r3, [r0, #32]
 800515e:	b90b      	cbnz	r3, 8005164 <__swbuf_r+0x12>
 8005160:	f7ff ff10 	bl	8004f84 <__sinit>
 8005164:	69a3      	ldr	r3, [r4, #24]
 8005166:	60a3      	str	r3, [r4, #8]
 8005168:	89a3      	ldrh	r3, [r4, #12]
 800516a:	071a      	lsls	r2, r3, #28
 800516c:	d525      	bpl.n	80051ba <__swbuf_r+0x68>
 800516e:	6923      	ldr	r3, [r4, #16]
 8005170:	b31b      	cbz	r3, 80051ba <__swbuf_r+0x68>
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	6922      	ldr	r2, [r4, #16]
 8005176:	1a98      	subs	r0, r3, r2
 8005178:	6963      	ldr	r3, [r4, #20]
 800517a:	b2f6      	uxtb	r6, r6
 800517c:	4283      	cmp	r3, r0
 800517e:	4637      	mov	r7, r6
 8005180:	dc04      	bgt.n	800518c <__swbuf_r+0x3a>
 8005182:	4621      	mov	r1, r4
 8005184:	4628      	mov	r0, r5
 8005186:	f000 fd47 	bl	8005c18 <_fflush_r>
 800518a:	b9e0      	cbnz	r0, 80051c6 <__swbuf_r+0x74>
 800518c:	68a3      	ldr	r3, [r4, #8]
 800518e:	3b01      	subs	r3, #1
 8005190:	60a3      	str	r3, [r4, #8]
 8005192:	6823      	ldr	r3, [r4, #0]
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	6022      	str	r2, [r4, #0]
 8005198:	701e      	strb	r6, [r3, #0]
 800519a:	6962      	ldr	r2, [r4, #20]
 800519c:	1c43      	adds	r3, r0, #1
 800519e:	429a      	cmp	r2, r3
 80051a0:	d004      	beq.n	80051ac <__swbuf_r+0x5a>
 80051a2:	89a3      	ldrh	r3, [r4, #12]
 80051a4:	07db      	lsls	r3, r3, #31
 80051a6:	d506      	bpl.n	80051b6 <__swbuf_r+0x64>
 80051a8:	2e0a      	cmp	r6, #10
 80051aa:	d104      	bne.n	80051b6 <__swbuf_r+0x64>
 80051ac:	4621      	mov	r1, r4
 80051ae:	4628      	mov	r0, r5
 80051b0:	f000 fd32 	bl	8005c18 <_fflush_r>
 80051b4:	b938      	cbnz	r0, 80051c6 <__swbuf_r+0x74>
 80051b6:	4638      	mov	r0, r7
 80051b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051ba:	4621      	mov	r1, r4
 80051bc:	4628      	mov	r0, r5
 80051be:	f000 f805 	bl	80051cc <__swsetup_r>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d0d5      	beq.n	8005172 <__swbuf_r+0x20>
 80051c6:	f04f 37ff 	mov.w	r7, #4294967295
 80051ca:	e7f4      	b.n	80051b6 <__swbuf_r+0x64>

080051cc <__swsetup_r>:
 80051cc:	b538      	push	{r3, r4, r5, lr}
 80051ce:	4b2a      	ldr	r3, [pc, #168]	; (8005278 <__swsetup_r+0xac>)
 80051d0:	4605      	mov	r5, r0
 80051d2:	6818      	ldr	r0, [r3, #0]
 80051d4:	460c      	mov	r4, r1
 80051d6:	b118      	cbz	r0, 80051e0 <__swsetup_r+0x14>
 80051d8:	6a03      	ldr	r3, [r0, #32]
 80051da:	b90b      	cbnz	r3, 80051e0 <__swsetup_r+0x14>
 80051dc:	f7ff fed2 	bl	8004f84 <__sinit>
 80051e0:	89a3      	ldrh	r3, [r4, #12]
 80051e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051e6:	0718      	lsls	r0, r3, #28
 80051e8:	d422      	bmi.n	8005230 <__swsetup_r+0x64>
 80051ea:	06d9      	lsls	r1, r3, #27
 80051ec:	d407      	bmi.n	80051fe <__swsetup_r+0x32>
 80051ee:	2309      	movs	r3, #9
 80051f0:	602b      	str	r3, [r5, #0]
 80051f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80051f6:	81a3      	strh	r3, [r4, #12]
 80051f8:	f04f 30ff 	mov.w	r0, #4294967295
 80051fc:	e034      	b.n	8005268 <__swsetup_r+0x9c>
 80051fe:	0758      	lsls	r0, r3, #29
 8005200:	d512      	bpl.n	8005228 <__swsetup_r+0x5c>
 8005202:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005204:	b141      	cbz	r1, 8005218 <__swsetup_r+0x4c>
 8005206:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800520a:	4299      	cmp	r1, r3
 800520c:	d002      	beq.n	8005214 <__swsetup_r+0x48>
 800520e:	4628      	mov	r0, r5
 8005210:	f000 f8b0 	bl	8005374 <_free_r>
 8005214:	2300      	movs	r3, #0
 8005216:	6363      	str	r3, [r4, #52]	; 0x34
 8005218:	89a3      	ldrh	r3, [r4, #12]
 800521a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800521e:	81a3      	strh	r3, [r4, #12]
 8005220:	2300      	movs	r3, #0
 8005222:	6063      	str	r3, [r4, #4]
 8005224:	6923      	ldr	r3, [r4, #16]
 8005226:	6023      	str	r3, [r4, #0]
 8005228:	89a3      	ldrh	r3, [r4, #12]
 800522a:	f043 0308 	orr.w	r3, r3, #8
 800522e:	81a3      	strh	r3, [r4, #12]
 8005230:	6923      	ldr	r3, [r4, #16]
 8005232:	b94b      	cbnz	r3, 8005248 <__swsetup_r+0x7c>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800523a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800523e:	d003      	beq.n	8005248 <__swsetup_r+0x7c>
 8005240:	4621      	mov	r1, r4
 8005242:	4628      	mov	r0, r5
 8005244:	f000 fd36 	bl	8005cb4 <__smakebuf_r>
 8005248:	89a0      	ldrh	r0, [r4, #12]
 800524a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800524e:	f010 0301 	ands.w	r3, r0, #1
 8005252:	d00a      	beq.n	800526a <__swsetup_r+0x9e>
 8005254:	2300      	movs	r3, #0
 8005256:	60a3      	str	r3, [r4, #8]
 8005258:	6963      	ldr	r3, [r4, #20]
 800525a:	425b      	negs	r3, r3
 800525c:	61a3      	str	r3, [r4, #24]
 800525e:	6923      	ldr	r3, [r4, #16]
 8005260:	b943      	cbnz	r3, 8005274 <__swsetup_r+0xa8>
 8005262:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005266:	d1c4      	bne.n	80051f2 <__swsetup_r+0x26>
 8005268:	bd38      	pop	{r3, r4, r5, pc}
 800526a:	0781      	lsls	r1, r0, #30
 800526c:	bf58      	it	pl
 800526e:	6963      	ldrpl	r3, [r4, #20]
 8005270:	60a3      	str	r3, [r4, #8]
 8005272:	e7f4      	b.n	800525e <__swsetup_r+0x92>
 8005274:	2000      	movs	r0, #0
 8005276:	e7f7      	b.n	8005268 <__swsetup_r+0x9c>
 8005278:	20000068 	.word	0x20000068

0800527c <memset>:
 800527c:	4402      	add	r2, r0
 800527e:	4603      	mov	r3, r0
 8005280:	4293      	cmp	r3, r2
 8005282:	d100      	bne.n	8005286 <memset+0xa>
 8005284:	4770      	bx	lr
 8005286:	f803 1b01 	strb.w	r1, [r3], #1
 800528a:	e7f9      	b.n	8005280 <memset+0x4>

0800528c <_close_r>:
 800528c:	b538      	push	{r3, r4, r5, lr}
 800528e:	4d06      	ldr	r5, [pc, #24]	; (80052a8 <_close_r+0x1c>)
 8005290:	2300      	movs	r3, #0
 8005292:	4604      	mov	r4, r0
 8005294:	4608      	mov	r0, r1
 8005296:	602b      	str	r3, [r5, #0]
 8005298:	f7fb fddf 	bl	8000e5a <_close>
 800529c:	1c43      	adds	r3, r0, #1
 800529e:	d102      	bne.n	80052a6 <_close_r+0x1a>
 80052a0:	682b      	ldr	r3, [r5, #0]
 80052a2:	b103      	cbz	r3, 80052a6 <_close_r+0x1a>
 80052a4:	6023      	str	r3, [r4, #0]
 80052a6:	bd38      	pop	{r3, r4, r5, pc}
 80052a8:	20002404 	.word	0x20002404

080052ac <_lseek_r>:
 80052ac:	b538      	push	{r3, r4, r5, lr}
 80052ae:	4d07      	ldr	r5, [pc, #28]	; (80052cc <_lseek_r+0x20>)
 80052b0:	4604      	mov	r4, r0
 80052b2:	4608      	mov	r0, r1
 80052b4:	4611      	mov	r1, r2
 80052b6:	2200      	movs	r2, #0
 80052b8:	602a      	str	r2, [r5, #0]
 80052ba:	461a      	mov	r2, r3
 80052bc:	f7fb fdf4 	bl	8000ea8 <_lseek>
 80052c0:	1c43      	adds	r3, r0, #1
 80052c2:	d102      	bne.n	80052ca <_lseek_r+0x1e>
 80052c4:	682b      	ldr	r3, [r5, #0]
 80052c6:	b103      	cbz	r3, 80052ca <_lseek_r+0x1e>
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	bd38      	pop	{r3, r4, r5, pc}
 80052cc:	20002404 	.word	0x20002404

080052d0 <_read_r>:
 80052d0:	b538      	push	{r3, r4, r5, lr}
 80052d2:	4d07      	ldr	r5, [pc, #28]	; (80052f0 <_read_r+0x20>)
 80052d4:	4604      	mov	r4, r0
 80052d6:	4608      	mov	r0, r1
 80052d8:	4611      	mov	r1, r2
 80052da:	2200      	movs	r2, #0
 80052dc:	602a      	str	r2, [r5, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	f7fb fd9e 	bl	8000e20 <_read>
 80052e4:	1c43      	adds	r3, r0, #1
 80052e6:	d102      	bne.n	80052ee <_read_r+0x1e>
 80052e8:	682b      	ldr	r3, [r5, #0]
 80052ea:	b103      	cbz	r3, 80052ee <_read_r+0x1e>
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	bd38      	pop	{r3, r4, r5, pc}
 80052f0:	20002404 	.word	0x20002404

080052f4 <_write_r>:
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	4d07      	ldr	r5, [pc, #28]	; (8005314 <_write_r+0x20>)
 80052f8:	4604      	mov	r4, r0
 80052fa:	4608      	mov	r0, r1
 80052fc:	4611      	mov	r1, r2
 80052fe:	2200      	movs	r2, #0
 8005300:	602a      	str	r2, [r5, #0]
 8005302:	461a      	mov	r2, r3
 8005304:	f7fb fd02 	bl	8000d0c <_write>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d102      	bne.n	8005312 <_write_r+0x1e>
 800530c:	682b      	ldr	r3, [r5, #0]
 800530e:	b103      	cbz	r3, 8005312 <_write_r+0x1e>
 8005310:	6023      	str	r3, [r4, #0]
 8005312:	bd38      	pop	{r3, r4, r5, pc}
 8005314:	20002404 	.word	0x20002404

08005318 <__errno>:
 8005318:	4b01      	ldr	r3, [pc, #4]	; (8005320 <__errno+0x8>)
 800531a:	6818      	ldr	r0, [r3, #0]
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	20000068 	.word	0x20000068

08005324 <__libc_init_array>:
 8005324:	b570      	push	{r4, r5, r6, lr}
 8005326:	4d0d      	ldr	r5, [pc, #52]	; (800535c <__libc_init_array+0x38>)
 8005328:	4c0d      	ldr	r4, [pc, #52]	; (8005360 <__libc_init_array+0x3c>)
 800532a:	1b64      	subs	r4, r4, r5
 800532c:	10a4      	asrs	r4, r4, #2
 800532e:	2600      	movs	r6, #0
 8005330:	42a6      	cmp	r6, r4
 8005332:	d109      	bne.n	8005348 <__libc_init_array+0x24>
 8005334:	4d0b      	ldr	r5, [pc, #44]	; (8005364 <__libc_init_array+0x40>)
 8005336:	4c0c      	ldr	r4, [pc, #48]	; (8005368 <__libc_init_array+0x44>)
 8005338:	f000 fd2a 	bl	8005d90 <_init>
 800533c:	1b64      	subs	r4, r4, r5
 800533e:	10a4      	asrs	r4, r4, #2
 8005340:	2600      	movs	r6, #0
 8005342:	42a6      	cmp	r6, r4
 8005344:	d105      	bne.n	8005352 <__libc_init_array+0x2e>
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	f855 3b04 	ldr.w	r3, [r5], #4
 800534c:	4798      	blx	r3
 800534e:	3601      	adds	r6, #1
 8005350:	e7ee      	b.n	8005330 <__libc_init_array+0xc>
 8005352:	f855 3b04 	ldr.w	r3, [r5], #4
 8005356:	4798      	blx	r3
 8005358:	3601      	adds	r6, #1
 800535a:	e7f2      	b.n	8005342 <__libc_init_array+0x1e>
 800535c:	08005ed8 	.word	0x08005ed8
 8005360:	08005ed8 	.word	0x08005ed8
 8005364:	08005ed8 	.word	0x08005ed8
 8005368:	08005edc 	.word	0x08005edc

0800536c <__retarget_lock_init_recursive>:
 800536c:	4770      	bx	lr

0800536e <__retarget_lock_acquire_recursive>:
 800536e:	4770      	bx	lr

08005370 <__retarget_lock_release_recursive>:
 8005370:	4770      	bx	lr
	...

08005374 <_free_r>:
 8005374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005376:	2900      	cmp	r1, #0
 8005378:	d044      	beq.n	8005404 <_free_r+0x90>
 800537a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800537e:	9001      	str	r0, [sp, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	f1a1 0404 	sub.w	r4, r1, #4
 8005386:	bfb8      	it	lt
 8005388:	18e4      	addlt	r4, r4, r3
 800538a:	f000 f8df 	bl	800554c <__malloc_lock>
 800538e:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <_free_r+0x94>)
 8005390:	9801      	ldr	r0, [sp, #4]
 8005392:	6813      	ldr	r3, [r2, #0]
 8005394:	b933      	cbnz	r3, 80053a4 <_free_r+0x30>
 8005396:	6063      	str	r3, [r4, #4]
 8005398:	6014      	str	r4, [r2, #0]
 800539a:	b003      	add	sp, #12
 800539c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053a0:	f000 b8da 	b.w	8005558 <__malloc_unlock>
 80053a4:	42a3      	cmp	r3, r4
 80053a6:	d908      	bls.n	80053ba <_free_r+0x46>
 80053a8:	6825      	ldr	r5, [r4, #0]
 80053aa:	1961      	adds	r1, r4, r5
 80053ac:	428b      	cmp	r3, r1
 80053ae:	bf01      	itttt	eq
 80053b0:	6819      	ldreq	r1, [r3, #0]
 80053b2:	685b      	ldreq	r3, [r3, #4]
 80053b4:	1949      	addeq	r1, r1, r5
 80053b6:	6021      	streq	r1, [r4, #0]
 80053b8:	e7ed      	b.n	8005396 <_free_r+0x22>
 80053ba:	461a      	mov	r2, r3
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	b10b      	cbz	r3, 80053c4 <_free_r+0x50>
 80053c0:	42a3      	cmp	r3, r4
 80053c2:	d9fa      	bls.n	80053ba <_free_r+0x46>
 80053c4:	6811      	ldr	r1, [r2, #0]
 80053c6:	1855      	adds	r5, r2, r1
 80053c8:	42a5      	cmp	r5, r4
 80053ca:	d10b      	bne.n	80053e4 <_free_r+0x70>
 80053cc:	6824      	ldr	r4, [r4, #0]
 80053ce:	4421      	add	r1, r4
 80053d0:	1854      	adds	r4, r2, r1
 80053d2:	42a3      	cmp	r3, r4
 80053d4:	6011      	str	r1, [r2, #0]
 80053d6:	d1e0      	bne.n	800539a <_free_r+0x26>
 80053d8:	681c      	ldr	r4, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	6053      	str	r3, [r2, #4]
 80053de:	440c      	add	r4, r1
 80053e0:	6014      	str	r4, [r2, #0]
 80053e2:	e7da      	b.n	800539a <_free_r+0x26>
 80053e4:	d902      	bls.n	80053ec <_free_r+0x78>
 80053e6:	230c      	movs	r3, #12
 80053e8:	6003      	str	r3, [r0, #0]
 80053ea:	e7d6      	b.n	800539a <_free_r+0x26>
 80053ec:	6825      	ldr	r5, [r4, #0]
 80053ee:	1961      	adds	r1, r4, r5
 80053f0:	428b      	cmp	r3, r1
 80053f2:	bf04      	itt	eq
 80053f4:	6819      	ldreq	r1, [r3, #0]
 80053f6:	685b      	ldreq	r3, [r3, #4]
 80053f8:	6063      	str	r3, [r4, #4]
 80053fa:	bf04      	itt	eq
 80053fc:	1949      	addeq	r1, r1, r5
 80053fe:	6021      	streq	r1, [r4, #0]
 8005400:	6054      	str	r4, [r2, #4]
 8005402:	e7ca      	b.n	800539a <_free_r+0x26>
 8005404:	b003      	add	sp, #12
 8005406:	bd30      	pop	{r4, r5, pc}
 8005408:	2000240c 	.word	0x2000240c

0800540c <sbrk_aligned>:
 800540c:	b570      	push	{r4, r5, r6, lr}
 800540e:	4e0e      	ldr	r6, [pc, #56]	; (8005448 <sbrk_aligned+0x3c>)
 8005410:	460c      	mov	r4, r1
 8005412:	6831      	ldr	r1, [r6, #0]
 8005414:	4605      	mov	r5, r0
 8005416:	b911      	cbnz	r1, 800541e <sbrk_aligned+0x12>
 8005418:	f000 fcaa 	bl	8005d70 <_sbrk_r>
 800541c:	6030      	str	r0, [r6, #0]
 800541e:	4621      	mov	r1, r4
 8005420:	4628      	mov	r0, r5
 8005422:	f000 fca5 	bl	8005d70 <_sbrk_r>
 8005426:	1c43      	adds	r3, r0, #1
 8005428:	d00a      	beq.n	8005440 <sbrk_aligned+0x34>
 800542a:	1cc4      	adds	r4, r0, #3
 800542c:	f024 0403 	bic.w	r4, r4, #3
 8005430:	42a0      	cmp	r0, r4
 8005432:	d007      	beq.n	8005444 <sbrk_aligned+0x38>
 8005434:	1a21      	subs	r1, r4, r0
 8005436:	4628      	mov	r0, r5
 8005438:	f000 fc9a 	bl	8005d70 <_sbrk_r>
 800543c:	3001      	adds	r0, #1
 800543e:	d101      	bne.n	8005444 <sbrk_aligned+0x38>
 8005440:	f04f 34ff 	mov.w	r4, #4294967295
 8005444:	4620      	mov	r0, r4
 8005446:	bd70      	pop	{r4, r5, r6, pc}
 8005448:	20002410 	.word	0x20002410

0800544c <_malloc_r>:
 800544c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005450:	1ccd      	adds	r5, r1, #3
 8005452:	f025 0503 	bic.w	r5, r5, #3
 8005456:	3508      	adds	r5, #8
 8005458:	2d0c      	cmp	r5, #12
 800545a:	bf38      	it	cc
 800545c:	250c      	movcc	r5, #12
 800545e:	2d00      	cmp	r5, #0
 8005460:	4607      	mov	r7, r0
 8005462:	db01      	blt.n	8005468 <_malloc_r+0x1c>
 8005464:	42a9      	cmp	r1, r5
 8005466:	d905      	bls.n	8005474 <_malloc_r+0x28>
 8005468:	230c      	movs	r3, #12
 800546a:	603b      	str	r3, [r7, #0]
 800546c:	2600      	movs	r6, #0
 800546e:	4630      	mov	r0, r6
 8005470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005474:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005548 <_malloc_r+0xfc>
 8005478:	f000 f868 	bl	800554c <__malloc_lock>
 800547c:	f8d8 3000 	ldr.w	r3, [r8]
 8005480:	461c      	mov	r4, r3
 8005482:	bb5c      	cbnz	r4, 80054dc <_malloc_r+0x90>
 8005484:	4629      	mov	r1, r5
 8005486:	4638      	mov	r0, r7
 8005488:	f7ff ffc0 	bl	800540c <sbrk_aligned>
 800548c:	1c43      	adds	r3, r0, #1
 800548e:	4604      	mov	r4, r0
 8005490:	d155      	bne.n	800553e <_malloc_r+0xf2>
 8005492:	f8d8 4000 	ldr.w	r4, [r8]
 8005496:	4626      	mov	r6, r4
 8005498:	2e00      	cmp	r6, #0
 800549a:	d145      	bne.n	8005528 <_malloc_r+0xdc>
 800549c:	2c00      	cmp	r4, #0
 800549e:	d048      	beq.n	8005532 <_malloc_r+0xe6>
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	4631      	mov	r1, r6
 80054a4:	4638      	mov	r0, r7
 80054a6:	eb04 0903 	add.w	r9, r4, r3
 80054aa:	f000 fc61 	bl	8005d70 <_sbrk_r>
 80054ae:	4581      	cmp	r9, r0
 80054b0:	d13f      	bne.n	8005532 <_malloc_r+0xe6>
 80054b2:	6821      	ldr	r1, [r4, #0]
 80054b4:	1a6d      	subs	r5, r5, r1
 80054b6:	4629      	mov	r1, r5
 80054b8:	4638      	mov	r0, r7
 80054ba:	f7ff ffa7 	bl	800540c <sbrk_aligned>
 80054be:	3001      	adds	r0, #1
 80054c0:	d037      	beq.n	8005532 <_malloc_r+0xe6>
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	442b      	add	r3, r5
 80054c6:	6023      	str	r3, [r4, #0]
 80054c8:	f8d8 3000 	ldr.w	r3, [r8]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d038      	beq.n	8005542 <_malloc_r+0xf6>
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	42a2      	cmp	r2, r4
 80054d4:	d12b      	bne.n	800552e <_malloc_r+0xe2>
 80054d6:	2200      	movs	r2, #0
 80054d8:	605a      	str	r2, [r3, #4]
 80054da:	e00f      	b.n	80054fc <_malloc_r+0xb0>
 80054dc:	6822      	ldr	r2, [r4, #0]
 80054de:	1b52      	subs	r2, r2, r5
 80054e0:	d41f      	bmi.n	8005522 <_malloc_r+0xd6>
 80054e2:	2a0b      	cmp	r2, #11
 80054e4:	d917      	bls.n	8005516 <_malloc_r+0xca>
 80054e6:	1961      	adds	r1, r4, r5
 80054e8:	42a3      	cmp	r3, r4
 80054ea:	6025      	str	r5, [r4, #0]
 80054ec:	bf18      	it	ne
 80054ee:	6059      	strne	r1, [r3, #4]
 80054f0:	6863      	ldr	r3, [r4, #4]
 80054f2:	bf08      	it	eq
 80054f4:	f8c8 1000 	streq.w	r1, [r8]
 80054f8:	5162      	str	r2, [r4, r5]
 80054fa:	604b      	str	r3, [r1, #4]
 80054fc:	4638      	mov	r0, r7
 80054fe:	f104 060b 	add.w	r6, r4, #11
 8005502:	f000 f829 	bl	8005558 <__malloc_unlock>
 8005506:	f026 0607 	bic.w	r6, r6, #7
 800550a:	1d23      	adds	r3, r4, #4
 800550c:	1af2      	subs	r2, r6, r3
 800550e:	d0ae      	beq.n	800546e <_malloc_r+0x22>
 8005510:	1b9b      	subs	r3, r3, r6
 8005512:	50a3      	str	r3, [r4, r2]
 8005514:	e7ab      	b.n	800546e <_malloc_r+0x22>
 8005516:	42a3      	cmp	r3, r4
 8005518:	6862      	ldr	r2, [r4, #4]
 800551a:	d1dd      	bne.n	80054d8 <_malloc_r+0x8c>
 800551c:	f8c8 2000 	str.w	r2, [r8]
 8005520:	e7ec      	b.n	80054fc <_malloc_r+0xb0>
 8005522:	4623      	mov	r3, r4
 8005524:	6864      	ldr	r4, [r4, #4]
 8005526:	e7ac      	b.n	8005482 <_malloc_r+0x36>
 8005528:	4634      	mov	r4, r6
 800552a:	6876      	ldr	r6, [r6, #4]
 800552c:	e7b4      	b.n	8005498 <_malloc_r+0x4c>
 800552e:	4613      	mov	r3, r2
 8005530:	e7cc      	b.n	80054cc <_malloc_r+0x80>
 8005532:	230c      	movs	r3, #12
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	4638      	mov	r0, r7
 8005538:	f000 f80e 	bl	8005558 <__malloc_unlock>
 800553c:	e797      	b.n	800546e <_malloc_r+0x22>
 800553e:	6025      	str	r5, [r4, #0]
 8005540:	e7dc      	b.n	80054fc <_malloc_r+0xb0>
 8005542:	605b      	str	r3, [r3, #4]
 8005544:	deff      	udf	#255	; 0xff
 8005546:	bf00      	nop
 8005548:	2000240c 	.word	0x2000240c

0800554c <__malloc_lock>:
 800554c:	4801      	ldr	r0, [pc, #4]	; (8005554 <__malloc_lock+0x8>)
 800554e:	f7ff bf0e 	b.w	800536e <__retarget_lock_acquire_recursive>
 8005552:	bf00      	nop
 8005554:	20002408 	.word	0x20002408

08005558 <__malloc_unlock>:
 8005558:	4801      	ldr	r0, [pc, #4]	; (8005560 <__malloc_unlock+0x8>)
 800555a:	f7ff bf09 	b.w	8005370 <__retarget_lock_release_recursive>
 800555e:	bf00      	nop
 8005560:	20002408 	.word	0x20002408

08005564 <__sfputc_r>:
 8005564:	6893      	ldr	r3, [r2, #8]
 8005566:	3b01      	subs	r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	b410      	push	{r4}
 800556c:	6093      	str	r3, [r2, #8]
 800556e:	da08      	bge.n	8005582 <__sfputc_r+0x1e>
 8005570:	6994      	ldr	r4, [r2, #24]
 8005572:	42a3      	cmp	r3, r4
 8005574:	db01      	blt.n	800557a <__sfputc_r+0x16>
 8005576:	290a      	cmp	r1, #10
 8005578:	d103      	bne.n	8005582 <__sfputc_r+0x1e>
 800557a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800557e:	f7ff bde8 	b.w	8005152 <__swbuf_r>
 8005582:	6813      	ldr	r3, [r2, #0]
 8005584:	1c58      	adds	r0, r3, #1
 8005586:	6010      	str	r0, [r2, #0]
 8005588:	7019      	strb	r1, [r3, #0]
 800558a:	4608      	mov	r0, r1
 800558c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005590:	4770      	bx	lr

08005592 <__sfputs_r>:
 8005592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005594:	4606      	mov	r6, r0
 8005596:	460f      	mov	r7, r1
 8005598:	4614      	mov	r4, r2
 800559a:	18d5      	adds	r5, r2, r3
 800559c:	42ac      	cmp	r4, r5
 800559e:	d101      	bne.n	80055a4 <__sfputs_r+0x12>
 80055a0:	2000      	movs	r0, #0
 80055a2:	e007      	b.n	80055b4 <__sfputs_r+0x22>
 80055a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055a8:	463a      	mov	r2, r7
 80055aa:	4630      	mov	r0, r6
 80055ac:	f7ff ffda 	bl	8005564 <__sfputc_r>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d1f3      	bne.n	800559c <__sfputs_r+0xa>
 80055b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055b8 <_vfiprintf_r>:
 80055b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055bc:	460d      	mov	r5, r1
 80055be:	b09d      	sub	sp, #116	; 0x74
 80055c0:	4614      	mov	r4, r2
 80055c2:	4698      	mov	r8, r3
 80055c4:	4606      	mov	r6, r0
 80055c6:	b118      	cbz	r0, 80055d0 <_vfiprintf_r+0x18>
 80055c8:	6a03      	ldr	r3, [r0, #32]
 80055ca:	b90b      	cbnz	r3, 80055d0 <_vfiprintf_r+0x18>
 80055cc:	f7ff fcda 	bl	8004f84 <__sinit>
 80055d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055d2:	07d9      	lsls	r1, r3, #31
 80055d4:	d405      	bmi.n	80055e2 <_vfiprintf_r+0x2a>
 80055d6:	89ab      	ldrh	r3, [r5, #12]
 80055d8:	059a      	lsls	r2, r3, #22
 80055da:	d402      	bmi.n	80055e2 <_vfiprintf_r+0x2a>
 80055dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055de:	f7ff fec6 	bl	800536e <__retarget_lock_acquire_recursive>
 80055e2:	89ab      	ldrh	r3, [r5, #12]
 80055e4:	071b      	lsls	r3, r3, #28
 80055e6:	d501      	bpl.n	80055ec <_vfiprintf_r+0x34>
 80055e8:	692b      	ldr	r3, [r5, #16]
 80055ea:	b99b      	cbnz	r3, 8005614 <_vfiprintf_r+0x5c>
 80055ec:	4629      	mov	r1, r5
 80055ee:	4630      	mov	r0, r6
 80055f0:	f7ff fdec 	bl	80051cc <__swsetup_r>
 80055f4:	b170      	cbz	r0, 8005614 <_vfiprintf_r+0x5c>
 80055f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055f8:	07dc      	lsls	r4, r3, #31
 80055fa:	d504      	bpl.n	8005606 <_vfiprintf_r+0x4e>
 80055fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005600:	b01d      	add	sp, #116	; 0x74
 8005602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005606:	89ab      	ldrh	r3, [r5, #12]
 8005608:	0598      	lsls	r0, r3, #22
 800560a:	d4f7      	bmi.n	80055fc <_vfiprintf_r+0x44>
 800560c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800560e:	f7ff feaf 	bl	8005370 <__retarget_lock_release_recursive>
 8005612:	e7f3      	b.n	80055fc <_vfiprintf_r+0x44>
 8005614:	2300      	movs	r3, #0
 8005616:	9309      	str	r3, [sp, #36]	; 0x24
 8005618:	2320      	movs	r3, #32
 800561a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800561e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005622:	2330      	movs	r3, #48	; 0x30
 8005624:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80057d8 <_vfiprintf_r+0x220>
 8005628:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800562c:	f04f 0901 	mov.w	r9, #1
 8005630:	4623      	mov	r3, r4
 8005632:	469a      	mov	sl, r3
 8005634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005638:	b10a      	cbz	r2, 800563e <_vfiprintf_r+0x86>
 800563a:	2a25      	cmp	r2, #37	; 0x25
 800563c:	d1f9      	bne.n	8005632 <_vfiprintf_r+0x7a>
 800563e:	ebba 0b04 	subs.w	fp, sl, r4
 8005642:	d00b      	beq.n	800565c <_vfiprintf_r+0xa4>
 8005644:	465b      	mov	r3, fp
 8005646:	4622      	mov	r2, r4
 8005648:	4629      	mov	r1, r5
 800564a:	4630      	mov	r0, r6
 800564c:	f7ff ffa1 	bl	8005592 <__sfputs_r>
 8005650:	3001      	adds	r0, #1
 8005652:	f000 80a9 	beq.w	80057a8 <_vfiprintf_r+0x1f0>
 8005656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005658:	445a      	add	r2, fp
 800565a:	9209      	str	r2, [sp, #36]	; 0x24
 800565c:	f89a 3000 	ldrb.w	r3, [sl]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80a1 	beq.w	80057a8 <_vfiprintf_r+0x1f0>
 8005666:	2300      	movs	r3, #0
 8005668:	f04f 32ff 	mov.w	r2, #4294967295
 800566c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005670:	f10a 0a01 	add.w	sl, sl, #1
 8005674:	9304      	str	r3, [sp, #16]
 8005676:	9307      	str	r3, [sp, #28]
 8005678:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800567c:	931a      	str	r3, [sp, #104]	; 0x68
 800567e:	4654      	mov	r4, sl
 8005680:	2205      	movs	r2, #5
 8005682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005686:	4854      	ldr	r0, [pc, #336]	; (80057d8 <_vfiprintf_r+0x220>)
 8005688:	f7fa fda2 	bl	80001d0 <memchr>
 800568c:	9a04      	ldr	r2, [sp, #16]
 800568e:	b9d8      	cbnz	r0, 80056c8 <_vfiprintf_r+0x110>
 8005690:	06d1      	lsls	r1, r2, #27
 8005692:	bf44      	itt	mi
 8005694:	2320      	movmi	r3, #32
 8005696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800569a:	0713      	lsls	r3, r2, #28
 800569c:	bf44      	itt	mi
 800569e:	232b      	movmi	r3, #43	; 0x2b
 80056a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056a4:	f89a 3000 	ldrb.w	r3, [sl]
 80056a8:	2b2a      	cmp	r3, #42	; 0x2a
 80056aa:	d015      	beq.n	80056d8 <_vfiprintf_r+0x120>
 80056ac:	9a07      	ldr	r2, [sp, #28]
 80056ae:	4654      	mov	r4, sl
 80056b0:	2000      	movs	r0, #0
 80056b2:	f04f 0c0a 	mov.w	ip, #10
 80056b6:	4621      	mov	r1, r4
 80056b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056bc:	3b30      	subs	r3, #48	; 0x30
 80056be:	2b09      	cmp	r3, #9
 80056c0:	d94d      	bls.n	800575e <_vfiprintf_r+0x1a6>
 80056c2:	b1b0      	cbz	r0, 80056f2 <_vfiprintf_r+0x13a>
 80056c4:	9207      	str	r2, [sp, #28]
 80056c6:	e014      	b.n	80056f2 <_vfiprintf_r+0x13a>
 80056c8:	eba0 0308 	sub.w	r3, r0, r8
 80056cc:	fa09 f303 	lsl.w	r3, r9, r3
 80056d0:	4313      	orrs	r3, r2
 80056d2:	9304      	str	r3, [sp, #16]
 80056d4:	46a2      	mov	sl, r4
 80056d6:	e7d2      	b.n	800567e <_vfiprintf_r+0xc6>
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	1d19      	adds	r1, r3, #4
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	9103      	str	r1, [sp, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	bfbb      	ittet	lt
 80056e4:	425b      	neglt	r3, r3
 80056e6:	f042 0202 	orrlt.w	r2, r2, #2
 80056ea:	9307      	strge	r3, [sp, #28]
 80056ec:	9307      	strlt	r3, [sp, #28]
 80056ee:	bfb8      	it	lt
 80056f0:	9204      	strlt	r2, [sp, #16]
 80056f2:	7823      	ldrb	r3, [r4, #0]
 80056f4:	2b2e      	cmp	r3, #46	; 0x2e
 80056f6:	d10c      	bne.n	8005712 <_vfiprintf_r+0x15a>
 80056f8:	7863      	ldrb	r3, [r4, #1]
 80056fa:	2b2a      	cmp	r3, #42	; 0x2a
 80056fc:	d134      	bne.n	8005768 <_vfiprintf_r+0x1b0>
 80056fe:	9b03      	ldr	r3, [sp, #12]
 8005700:	1d1a      	adds	r2, r3, #4
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	9203      	str	r2, [sp, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	bfb8      	it	lt
 800570a:	f04f 33ff 	movlt.w	r3, #4294967295
 800570e:	3402      	adds	r4, #2
 8005710:	9305      	str	r3, [sp, #20]
 8005712:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80057e8 <_vfiprintf_r+0x230>
 8005716:	7821      	ldrb	r1, [r4, #0]
 8005718:	2203      	movs	r2, #3
 800571a:	4650      	mov	r0, sl
 800571c:	f7fa fd58 	bl	80001d0 <memchr>
 8005720:	b138      	cbz	r0, 8005732 <_vfiprintf_r+0x17a>
 8005722:	9b04      	ldr	r3, [sp, #16]
 8005724:	eba0 000a 	sub.w	r0, r0, sl
 8005728:	2240      	movs	r2, #64	; 0x40
 800572a:	4082      	lsls	r2, r0
 800572c:	4313      	orrs	r3, r2
 800572e:	3401      	adds	r4, #1
 8005730:	9304      	str	r3, [sp, #16]
 8005732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005736:	4829      	ldr	r0, [pc, #164]	; (80057dc <_vfiprintf_r+0x224>)
 8005738:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800573c:	2206      	movs	r2, #6
 800573e:	f7fa fd47 	bl	80001d0 <memchr>
 8005742:	2800      	cmp	r0, #0
 8005744:	d03f      	beq.n	80057c6 <_vfiprintf_r+0x20e>
 8005746:	4b26      	ldr	r3, [pc, #152]	; (80057e0 <_vfiprintf_r+0x228>)
 8005748:	bb1b      	cbnz	r3, 8005792 <_vfiprintf_r+0x1da>
 800574a:	9b03      	ldr	r3, [sp, #12]
 800574c:	3307      	adds	r3, #7
 800574e:	f023 0307 	bic.w	r3, r3, #7
 8005752:	3308      	adds	r3, #8
 8005754:	9303      	str	r3, [sp, #12]
 8005756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005758:	443b      	add	r3, r7
 800575a:	9309      	str	r3, [sp, #36]	; 0x24
 800575c:	e768      	b.n	8005630 <_vfiprintf_r+0x78>
 800575e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005762:	460c      	mov	r4, r1
 8005764:	2001      	movs	r0, #1
 8005766:	e7a6      	b.n	80056b6 <_vfiprintf_r+0xfe>
 8005768:	2300      	movs	r3, #0
 800576a:	3401      	adds	r4, #1
 800576c:	9305      	str	r3, [sp, #20]
 800576e:	4619      	mov	r1, r3
 8005770:	f04f 0c0a 	mov.w	ip, #10
 8005774:	4620      	mov	r0, r4
 8005776:	f810 2b01 	ldrb.w	r2, [r0], #1
 800577a:	3a30      	subs	r2, #48	; 0x30
 800577c:	2a09      	cmp	r2, #9
 800577e:	d903      	bls.n	8005788 <_vfiprintf_r+0x1d0>
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0c6      	beq.n	8005712 <_vfiprintf_r+0x15a>
 8005784:	9105      	str	r1, [sp, #20]
 8005786:	e7c4      	b.n	8005712 <_vfiprintf_r+0x15a>
 8005788:	fb0c 2101 	mla	r1, ip, r1, r2
 800578c:	4604      	mov	r4, r0
 800578e:	2301      	movs	r3, #1
 8005790:	e7f0      	b.n	8005774 <_vfiprintf_r+0x1bc>
 8005792:	ab03      	add	r3, sp, #12
 8005794:	9300      	str	r3, [sp, #0]
 8005796:	462a      	mov	r2, r5
 8005798:	4b12      	ldr	r3, [pc, #72]	; (80057e4 <_vfiprintf_r+0x22c>)
 800579a:	a904      	add	r1, sp, #16
 800579c:	4630      	mov	r0, r6
 800579e:	f3af 8000 	nop.w
 80057a2:	4607      	mov	r7, r0
 80057a4:	1c78      	adds	r0, r7, #1
 80057a6:	d1d6      	bne.n	8005756 <_vfiprintf_r+0x19e>
 80057a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057aa:	07d9      	lsls	r1, r3, #31
 80057ac:	d405      	bmi.n	80057ba <_vfiprintf_r+0x202>
 80057ae:	89ab      	ldrh	r3, [r5, #12]
 80057b0:	059a      	lsls	r2, r3, #22
 80057b2:	d402      	bmi.n	80057ba <_vfiprintf_r+0x202>
 80057b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057b6:	f7ff fddb 	bl	8005370 <__retarget_lock_release_recursive>
 80057ba:	89ab      	ldrh	r3, [r5, #12]
 80057bc:	065b      	lsls	r3, r3, #25
 80057be:	f53f af1d 	bmi.w	80055fc <_vfiprintf_r+0x44>
 80057c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057c4:	e71c      	b.n	8005600 <_vfiprintf_r+0x48>
 80057c6:	ab03      	add	r3, sp, #12
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	462a      	mov	r2, r5
 80057cc:	4b05      	ldr	r3, [pc, #20]	; (80057e4 <_vfiprintf_r+0x22c>)
 80057ce:	a904      	add	r1, sp, #16
 80057d0:	4630      	mov	r0, r6
 80057d2:	f000 f879 	bl	80058c8 <_printf_i>
 80057d6:	e7e4      	b.n	80057a2 <_vfiprintf_r+0x1ea>
 80057d8:	08005e9c 	.word	0x08005e9c
 80057dc:	08005ea6 	.word	0x08005ea6
 80057e0:	00000000 	.word	0x00000000
 80057e4:	08005593 	.word	0x08005593
 80057e8:	08005ea2 	.word	0x08005ea2

080057ec <_printf_common>:
 80057ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f0:	4616      	mov	r6, r2
 80057f2:	4699      	mov	r9, r3
 80057f4:	688a      	ldr	r2, [r1, #8]
 80057f6:	690b      	ldr	r3, [r1, #16]
 80057f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057fc:	4293      	cmp	r3, r2
 80057fe:	bfb8      	it	lt
 8005800:	4613      	movlt	r3, r2
 8005802:	6033      	str	r3, [r6, #0]
 8005804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005808:	4607      	mov	r7, r0
 800580a:	460c      	mov	r4, r1
 800580c:	b10a      	cbz	r2, 8005812 <_printf_common+0x26>
 800580e:	3301      	adds	r3, #1
 8005810:	6033      	str	r3, [r6, #0]
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	0699      	lsls	r1, r3, #26
 8005816:	bf42      	ittt	mi
 8005818:	6833      	ldrmi	r3, [r6, #0]
 800581a:	3302      	addmi	r3, #2
 800581c:	6033      	strmi	r3, [r6, #0]
 800581e:	6825      	ldr	r5, [r4, #0]
 8005820:	f015 0506 	ands.w	r5, r5, #6
 8005824:	d106      	bne.n	8005834 <_printf_common+0x48>
 8005826:	f104 0a19 	add.w	sl, r4, #25
 800582a:	68e3      	ldr	r3, [r4, #12]
 800582c:	6832      	ldr	r2, [r6, #0]
 800582e:	1a9b      	subs	r3, r3, r2
 8005830:	42ab      	cmp	r3, r5
 8005832:	dc26      	bgt.n	8005882 <_printf_common+0x96>
 8005834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005838:	1e13      	subs	r3, r2, #0
 800583a:	6822      	ldr	r2, [r4, #0]
 800583c:	bf18      	it	ne
 800583e:	2301      	movne	r3, #1
 8005840:	0692      	lsls	r2, r2, #26
 8005842:	d42b      	bmi.n	800589c <_printf_common+0xb0>
 8005844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005848:	4649      	mov	r1, r9
 800584a:	4638      	mov	r0, r7
 800584c:	47c0      	blx	r8
 800584e:	3001      	adds	r0, #1
 8005850:	d01e      	beq.n	8005890 <_printf_common+0xa4>
 8005852:	6823      	ldr	r3, [r4, #0]
 8005854:	6922      	ldr	r2, [r4, #16]
 8005856:	f003 0306 	and.w	r3, r3, #6
 800585a:	2b04      	cmp	r3, #4
 800585c:	bf02      	ittt	eq
 800585e:	68e5      	ldreq	r5, [r4, #12]
 8005860:	6833      	ldreq	r3, [r6, #0]
 8005862:	1aed      	subeq	r5, r5, r3
 8005864:	68a3      	ldr	r3, [r4, #8]
 8005866:	bf0c      	ite	eq
 8005868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800586c:	2500      	movne	r5, #0
 800586e:	4293      	cmp	r3, r2
 8005870:	bfc4      	itt	gt
 8005872:	1a9b      	subgt	r3, r3, r2
 8005874:	18ed      	addgt	r5, r5, r3
 8005876:	2600      	movs	r6, #0
 8005878:	341a      	adds	r4, #26
 800587a:	42b5      	cmp	r5, r6
 800587c:	d11a      	bne.n	80058b4 <_printf_common+0xc8>
 800587e:	2000      	movs	r0, #0
 8005880:	e008      	b.n	8005894 <_printf_common+0xa8>
 8005882:	2301      	movs	r3, #1
 8005884:	4652      	mov	r2, sl
 8005886:	4649      	mov	r1, r9
 8005888:	4638      	mov	r0, r7
 800588a:	47c0      	blx	r8
 800588c:	3001      	adds	r0, #1
 800588e:	d103      	bne.n	8005898 <_printf_common+0xac>
 8005890:	f04f 30ff 	mov.w	r0, #4294967295
 8005894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005898:	3501      	adds	r5, #1
 800589a:	e7c6      	b.n	800582a <_printf_common+0x3e>
 800589c:	18e1      	adds	r1, r4, r3
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	2030      	movs	r0, #48	; 0x30
 80058a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058a6:	4422      	add	r2, r4
 80058a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058b0:	3302      	adds	r3, #2
 80058b2:	e7c7      	b.n	8005844 <_printf_common+0x58>
 80058b4:	2301      	movs	r3, #1
 80058b6:	4622      	mov	r2, r4
 80058b8:	4649      	mov	r1, r9
 80058ba:	4638      	mov	r0, r7
 80058bc:	47c0      	blx	r8
 80058be:	3001      	adds	r0, #1
 80058c0:	d0e6      	beq.n	8005890 <_printf_common+0xa4>
 80058c2:	3601      	adds	r6, #1
 80058c4:	e7d9      	b.n	800587a <_printf_common+0x8e>
	...

080058c8 <_printf_i>:
 80058c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058cc:	7e0f      	ldrb	r7, [r1, #24]
 80058ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058d0:	2f78      	cmp	r7, #120	; 0x78
 80058d2:	4691      	mov	r9, r2
 80058d4:	4680      	mov	r8, r0
 80058d6:	460c      	mov	r4, r1
 80058d8:	469a      	mov	sl, r3
 80058da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058de:	d807      	bhi.n	80058f0 <_printf_i+0x28>
 80058e0:	2f62      	cmp	r7, #98	; 0x62
 80058e2:	d80a      	bhi.n	80058fa <_printf_i+0x32>
 80058e4:	2f00      	cmp	r7, #0
 80058e6:	f000 80d4 	beq.w	8005a92 <_printf_i+0x1ca>
 80058ea:	2f58      	cmp	r7, #88	; 0x58
 80058ec:	f000 80c0 	beq.w	8005a70 <_printf_i+0x1a8>
 80058f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058f8:	e03a      	b.n	8005970 <_printf_i+0xa8>
 80058fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058fe:	2b15      	cmp	r3, #21
 8005900:	d8f6      	bhi.n	80058f0 <_printf_i+0x28>
 8005902:	a101      	add	r1, pc, #4	; (adr r1, 8005908 <_printf_i+0x40>)
 8005904:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005908:	08005961 	.word	0x08005961
 800590c:	08005975 	.word	0x08005975
 8005910:	080058f1 	.word	0x080058f1
 8005914:	080058f1 	.word	0x080058f1
 8005918:	080058f1 	.word	0x080058f1
 800591c:	080058f1 	.word	0x080058f1
 8005920:	08005975 	.word	0x08005975
 8005924:	080058f1 	.word	0x080058f1
 8005928:	080058f1 	.word	0x080058f1
 800592c:	080058f1 	.word	0x080058f1
 8005930:	080058f1 	.word	0x080058f1
 8005934:	08005a79 	.word	0x08005a79
 8005938:	080059a1 	.word	0x080059a1
 800593c:	08005a33 	.word	0x08005a33
 8005940:	080058f1 	.word	0x080058f1
 8005944:	080058f1 	.word	0x080058f1
 8005948:	08005a9b 	.word	0x08005a9b
 800594c:	080058f1 	.word	0x080058f1
 8005950:	080059a1 	.word	0x080059a1
 8005954:	080058f1 	.word	0x080058f1
 8005958:	080058f1 	.word	0x080058f1
 800595c:	08005a3b 	.word	0x08005a3b
 8005960:	682b      	ldr	r3, [r5, #0]
 8005962:	1d1a      	adds	r2, r3, #4
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	602a      	str	r2, [r5, #0]
 8005968:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800596c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005970:	2301      	movs	r3, #1
 8005972:	e09f      	b.n	8005ab4 <_printf_i+0x1ec>
 8005974:	6820      	ldr	r0, [r4, #0]
 8005976:	682b      	ldr	r3, [r5, #0]
 8005978:	0607      	lsls	r7, r0, #24
 800597a:	f103 0104 	add.w	r1, r3, #4
 800597e:	6029      	str	r1, [r5, #0]
 8005980:	d501      	bpl.n	8005986 <_printf_i+0xbe>
 8005982:	681e      	ldr	r6, [r3, #0]
 8005984:	e003      	b.n	800598e <_printf_i+0xc6>
 8005986:	0646      	lsls	r6, r0, #25
 8005988:	d5fb      	bpl.n	8005982 <_printf_i+0xba>
 800598a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800598e:	2e00      	cmp	r6, #0
 8005990:	da03      	bge.n	800599a <_printf_i+0xd2>
 8005992:	232d      	movs	r3, #45	; 0x2d
 8005994:	4276      	negs	r6, r6
 8005996:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800599a:	485a      	ldr	r0, [pc, #360]	; (8005b04 <_printf_i+0x23c>)
 800599c:	230a      	movs	r3, #10
 800599e:	e012      	b.n	80059c6 <_printf_i+0xfe>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	6820      	ldr	r0, [r4, #0]
 80059a4:	1d19      	adds	r1, r3, #4
 80059a6:	6029      	str	r1, [r5, #0]
 80059a8:	0605      	lsls	r5, r0, #24
 80059aa:	d501      	bpl.n	80059b0 <_printf_i+0xe8>
 80059ac:	681e      	ldr	r6, [r3, #0]
 80059ae:	e002      	b.n	80059b6 <_printf_i+0xee>
 80059b0:	0641      	lsls	r1, r0, #25
 80059b2:	d5fb      	bpl.n	80059ac <_printf_i+0xe4>
 80059b4:	881e      	ldrh	r6, [r3, #0]
 80059b6:	4853      	ldr	r0, [pc, #332]	; (8005b04 <_printf_i+0x23c>)
 80059b8:	2f6f      	cmp	r7, #111	; 0x6f
 80059ba:	bf0c      	ite	eq
 80059bc:	2308      	moveq	r3, #8
 80059be:	230a      	movne	r3, #10
 80059c0:	2100      	movs	r1, #0
 80059c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059c6:	6865      	ldr	r5, [r4, #4]
 80059c8:	60a5      	str	r5, [r4, #8]
 80059ca:	2d00      	cmp	r5, #0
 80059cc:	bfa2      	ittt	ge
 80059ce:	6821      	ldrge	r1, [r4, #0]
 80059d0:	f021 0104 	bicge.w	r1, r1, #4
 80059d4:	6021      	strge	r1, [r4, #0]
 80059d6:	b90e      	cbnz	r6, 80059dc <_printf_i+0x114>
 80059d8:	2d00      	cmp	r5, #0
 80059da:	d04b      	beq.n	8005a74 <_printf_i+0x1ac>
 80059dc:	4615      	mov	r5, r2
 80059de:	fbb6 f1f3 	udiv	r1, r6, r3
 80059e2:	fb03 6711 	mls	r7, r3, r1, r6
 80059e6:	5dc7      	ldrb	r7, [r0, r7]
 80059e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059ec:	4637      	mov	r7, r6
 80059ee:	42bb      	cmp	r3, r7
 80059f0:	460e      	mov	r6, r1
 80059f2:	d9f4      	bls.n	80059de <_printf_i+0x116>
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d10b      	bne.n	8005a10 <_printf_i+0x148>
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	07de      	lsls	r6, r3, #31
 80059fc:	d508      	bpl.n	8005a10 <_printf_i+0x148>
 80059fe:	6923      	ldr	r3, [r4, #16]
 8005a00:	6861      	ldr	r1, [r4, #4]
 8005a02:	4299      	cmp	r1, r3
 8005a04:	bfde      	ittt	le
 8005a06:	2330      	movle	r3, #48	; 0x30
 8005a08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a10:	1b52      	subs	r2, r2, r5
 8005a12:	6122      	str	r2, [r4, #16]
 8005a14:	f8cd a000 	str.w	sl, [sp]
 8005a18:	464b      	mov	r3, r9
 8005a1a:	aa03      	add	r2, sp, #12
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	4640      	mov	r0, r8
 8005a20:	f7ff fee4 	bl	80057ec <_printf_common>
 8005a24:	3001      	adds	r0, #1
 8005a26:	d14a      	bne.n	8005abe <_printf_i+0x1f6>
 8005a28:	f04f 30ff 	mov.w	r0, #4294967295
 8005a2c:	b004      	add	sp, #16
 8005a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a32:	6823      	ldr	r3, [r4, #0]
 8005a34:	f043 0320 	orr.w	r3, r3, #32
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	4833      	ldr	r0, [pc, #204]	; (8005b08 <_printf_i+0x240>)
 8005a3c:	2778      	movs	r7, #120	; 0x78
 8005a3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	6829      	ldr	r1, [r5, #0]
 8005a46:	061f      	lsls	r7, r3, #24
 8005a48:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a4c:	d402      	bmi.n	8005a54 <_printf_i+0x18c>
 8005a4e:	065f      	lsls	r7, r3, #25
 8005a50:	bf48      	it	mi
 8005a52:	b2b6      	uxthmi	r6, r6
 8005a54:	07df      	lsls	r7, r3, #31
 8005a56:	bf48      	it	mi
 8005a58:	f043 0320 	orrmi.w	r3, r3, #32
 8005a5c:	6029      	str	r1, [r5, #0]
 8005a5e:	bf48      	it	mi
 8005a60:	6023      	strmi	r3, [r4, #0]
 8005a62:	b91e      	cbnz	r6, 8005a6c <_printf_i+0x1a4>
 8005a64:	6823      	ldr	r3, [r4, #0]
 8005a66:	f023 0320 	bic.w	r3, r3, #32
 8005a6a:	6023      	str	r3, [r4, #0]
 8005a6c:	2310      	movs	r3, #16
 8005a6e:	e7a7      	b.n	80059c0 <_printf_i+0xf8>
 8005a70:	4824      	ldr	r0, [pc, #144]	; (8005b04 <_printf_i+0x23c>)
 8005a72:	e7e4      	b.n	8005a3e <_printf_i+0x176>
 8005a74:	4615      	mov	r5, r2
 8005a76:	e7bd      	b.n	80059f4 <_printf_i+0x12c>
 8005a78:	682b      	ldr	r3, [r5, #0]
 8005a7a:	6826      	ldr	r6, [r4, #0]
 8005a7c:	6961      	ldr	r1, [r4, #20]
 8005a7e:	1d18      	adds	r0, r3, #4
 8005a80:	6028      	str	r0, [r5, #0]
 8005a82:	0635      	lsls	r5, r6, #24
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	d501      	bpl.n	8005a8c <_printf_i+0x1c4>
 8005a88:	6019      	str	r1, [r3, #0]
 8005a8a:	e002      	b.n	8005a92 <_printf_i+0x1ca>
 8005a8c:	0670      	lsls	r0, r6, #25
 8005a8e:	d5fb      	bpl.n	8005a88 <_printf_i+0x1c0>
 8005a90:	8019      	strh	r1, [r3, #0]
 8005a92:	2300      	movs	r3, #0
 8005a94:	6123      	str	r3, [r4, #16]
 8005a96:	4615      	mov	r5, r2
 8005a98:	e7bc      	b.n	8005a14 <_printf_i+0x14c>
 8005a9a:	682b      	ldr	r3, [r5, #0]
 8005a9c:	1d1a      	adds	r2, r3, #4
 8005a9e:	602a      	str	r2, [r5, #0]
 8005aa0:	681d      	ldr	r5, [r3, #0]
 8005aa2:	6862      	ldr	r2, [r4, #4]
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	f7fa fb92 	bl	80001d0 <memchr>
 8005aac:	b108      	cbz	r0, 8005ab2 <_printf_i+0x1ea>
 8005aae:	1b40      	subs	r0, r0, r5
 8005ab0:	6060      	str	r0, [r4, #4]
 8005ab2:	6863      	ldr	r3, [r4, #4]
 8005ab4:	6123      	str	r3, [r4, #16]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005abc:	e7aa      	b.n	8005a14 <_printf_i+0x14c>
 8005abe:	6923      	ldr	r3, [r4, #16]
 8005ac0:	462a      	mov	r2, r5
 8005ac2:	4649      	mov	r1, r9
 8005ac4:	4640      	mov	r0, r8
 8005ac6:	47d0      	blx	sl
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d0ad      	beq.n	8005a28 <_printf_i+0x160>
 8005acc:	6823      	ldr	r3, [r4, #0]
 8005ace:	079b      	lsls	r3, r3, #30
 8005ad0:	d413      	bmi.n	8005afa <_printf_i+0x232>
 8005ad2:	68e0      	ldr	r0, [r4, #12]
 8005ad4:	9b03      	ldr	r3, [sp, #12]
 8005ad6:	4298      	cmp	r0, r3
 8005ad8:	bfb8      	it	lt
 8005ada:	4618      	movlt	r0, r3
 8005adc:	e7a6      	b.n	8005a2c <_printf_i+0x164>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4632      	mov	r2, r6
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	4640      	mov	r0, r8
 8005ae6:	47d0      	blx	sl
 8005ae8:	3001      	adds	r0, #1
 8005aea:	d09d      	beq.n	8005a28 <_printf_i+0x160>
 8005aec:	3501      	adds	r5, #1
 8005aee:	68e3      	ldr	r3, [r4, #12]
 8005af0:	9903      	ldr	r1, [sp, #12]
 8005af2:	1a5b      	subs	r3, r3, r1
 8005af4:	42ab      	cmp	r3, r5
 8005af6:	dcf2      	bgt.n	8005ade <_printf_i+0x216>
 8005af8:	e7eb      	b.n	8005ad2 <_printf_i+0x20a>
 8005afa:	2500      	movs	r5, #0
 8005afc:	f104 0619 	add.w	r6, r4, #25
 8005b00:	e7f5      	b.n	8005aee <_printf_i+0x226>
 8005b02:	bf00      	nop
 8005b04:	08005ead 	.word	0x08005ead
 8005b08:	08005ebe 	.word	0x08005ebe

08005b0c <__sflush_r>:
 8005b0c:	898a      	ldrh	r2, [r1, #12]
 8005b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b12:	4605      	mov	r5, r0
 8005b14:	0710      	lsls	r0, r2, #28
 8005b16:	460c      	mov	r4, r1
 8005b18:	d458      	bmi.n	8005bcc <__sflush_r+0xc0>
 8005b1a:	684b      	ldr	r3, [r1, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	dc05      	bgt.n	8005b2c <__sflush_r+0x20>
 8005b20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	dc02      	bgt.n	8005b2c <__sflush_r+0x20>
 8005b26:	2000      	movs	r0, #0
 8005b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b2e:	2e00      	cmp	r6, #0
 8005b30:	d0f9      	beq.n	8005b26 <__sflush_r+0x1a>
 8005b32:	2300      	movs	r3, #0
 8005b34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b38:	682f      	ldr	r7, [r5, #0]
 8005b3a:	6a21      	ldr	r1, [r4, #32]
 8005b3c:	602b      	str	r3, [r5, #0]
 8005b3e:	d032      	beq.n	8005ba6 <__sflush_r+0x9a>
 8005b40:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b42:	89a3      	ldrh	r3, [r4, #12]
 8005b44:	075a      	lsls	r2, r3, #29
 8005b46:	d505      	bpl.n	8005b54 <__sflush_r+0x48>
 8005b48:	6863      	ldr	r3, [r4, #4]
 8005b4a:	1ac0      	subs	r0, r0, r3
 8005b4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b4e:	b10b      	cbz	r3, 8005b54 <__sflush_r+0x48>
 8005b50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b52:	1ac0      	subs	r0, r0, r3
 8005b54:	2300      	movs	r3, #0
 8005b56:	4602      	mov	r2, r0
 8005b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b5a:	6a21      	ldr	r1, [r4, #32]
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	47b0      	blx	r6
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	89a3      	ldrh	r3, [r4, #12]
 8005b64:	d106      	bne.n	8005b74 <__sflush_r+0x68>
 8005b66:	6829      	ldr	r1, [r5, #0]
 8005b68:	291d      	cmp	r1, #29
 8005b6a:	d82b      	bhi.n	8005bc4 <__sflush_r+0xb8>
 8005b6c:	4a29      	ldr	r2, [pc, #164]	; (8005c14 <__sflush_r+0x108>)
 8005b6e:	410a      	asrs	r2, r1
 8005b70:	07d6      	lsls	r6, r2, #31
 8005b72:	d427      	bmi.n	8005bc4 <__sflush_r+0xb8>
 8005b74:	2200      	movs	r2, #0
 8005b76:	6062      	str	r2, [r4, #4]
 8005b78:	04d9      	lsls	r1, r3, #19
 8005b7a:	6922      	ldr	r2, [r4, #16]
 8005b7c:	6022      	str	r2, [r4, #0]
 8005b7e:	d504      	bpl.n	8005b8a <__sflush_r+0x7e>
 8005b80:	1c42      	adds	r2, r0, #1
 8005b82:	d101      	bne.n	8005b88 <__sflush_r+0x7c>
 8005b84:	682b      	ldr	r3, [r5, #0]
 8005b86:	b903      	cbnz	r3, 8005b8a <__sflush_r+0x7e>
 8005b88:	6560      	str	r0, [r4, #84]	; 0x54
 8005b8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b8c:	602f      	str	r7, [r5, #0]
 8005b8e:	2900      	cmp	r1, #0
 8005b90:	d0c9      	beq.n	8005b26 <__sflush_r+0x1a>
 8005b92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b96:	4299      	cmp	r1, r3
 8005b98:	d002      	beq.n	8005ba0 <__sflush_r+0x94>
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	f7ff fbea 	bl	8005374 <_free_r>
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	6360      	str	r0, [r4, #52]	; 0x34
 8005ba4:	e7c0      	b.n	8005b28 <__sflush_r+0x1c>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	4628      	mov	r0, r5
 8005baa:	47b0      	blx	r6
 8005bac:	1c41      	adds	r1, r0, #1
 8005bae:	d1c8      	bne.n	8005b42 <__sflush_r+0x36>
 8005bb0:	682b      	ldr	r3, [r5, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0c5      	beq.n	8005b42 <__sflush_r+0x36>
 8005bb6:	2b1d      	cmp	r3, #29
 8005bb8:	d001      	beq.n	8005bbe <__sflush_r+0xb2>
 8005bba:	2b16      	cmp	r3, #22
 8005bbc:	d101      	bne.n	8005bc2 <__sflush_r+0xb6>
 8005bbe:	602f      	str	r7, [r5, #0]
 8005bc0:	e7b1      	b.n	8005b26 <__sflush_r+0x1a>
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bc8:	81a3      	strh	r3, [r4, #12]
 8005bca:	e7ad      	b.n	8005b28 <__sflush_r+0x1c>
 8005bcc:	690f      	ldr	r7, [r1, #16]
 8005bce:	2f00      	cmp	r7, #0
 8005bd0:	d0a9      	beq.n	8005b26 <__sflush_r+0x1a>
 8005bd2:	0793      	lsls	r3, r2, #30
 8005bd4:	680e      	ldr	r6, [r1, #0]
 8005bd6:	bf08      	it	eq
 8005bd8:	694b      	ldreq	r3, [r1, #20]
 8005bda:	600f      	str	r7, [r1, #0]
 8005bdc:	bf18      	it	ne
 8005bde:	2300      	movne	r3, #0
 8005be0:	eba6 0807 	sub.w	r8, r6, r7
 8005be4:	608b      	str	r3, [r1, #8]
 8005be6:	f1b8 0f00 	cmp.w	r8, #0
 8005bea:	dd9c      	ble.n	8005b26 <__sflush_r+0x1a>
 8005bec:	6a21      	ldr	r1, [r4, #32]
 8005bee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005bf0:	4643      	mov	r3, r8
 8005bf2:	463a      	mov	r2, r7
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	47b0      	blx	r6
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	dc06      	bgt.n	8005c0a <__sflush_r+0xfe>
 8005bfc:	89a3      	ldrh	r3, [r4, #12]
 8005bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c02:	81a3      	strh	r3, [r4, #12]
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295
 8005c08:	e78e      	b.n	8005b28 <__sflush_r+0x1c>
 8005c0a:	4407      	add	r7, r0
 8005c0c:	eba8 0800 	sub.w	r8, r8, r0
 8005c10:	e7e9      	b.n	8005be6 <__sflush_r+0xda>
 8005c12:	bf00      	nop
 8005c14:	dfbffffe 	.word	0xdfbffffe

08005c18 <_fflush_r>:
 8005c18:	b538      	push	{r3, r4, r5, lr}
 8005c1a:	690b      	ldr	r3, [r1, #16]
 8005c1c:	4605      	mov	r5, r0
 8005c1e:	460c      	mov	r4, r1
 8005c20:	b913      	cbnz	r3, 8005c28 <_fflush_r+0x10>
 8005c22:	2500      	movs	r5, #0
 8005c24:	4628      	mov	r0, r5
 8005c26:	bd38      	pop	{r3, r4, r5, pc}
 8005c28:	b118      	cbz	r0, 8005c32 <_fflush_r+0x1a>
 8005c2a:	6a03      	ldr	r3, [r0, #32]
 8005c2c:	b90b      	cbnz	r3, 8005c32 <_fflush_r+0x1a>
 8005c2e:	f7ff f9a9 	bl	8004f84 <__sinit>
 8005c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0f3      	beq.n	8005c22 <_fflush_r+0xa>
 8005c3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c3c:	07d0      	lsls	r0, r2, #31
 8005c3e:	d404      	bmi.n	8005c4a <_fflush_r+0x32>
 8005c40:	0599      	lsls	r1, r3, #22
 8005c42:	d402      	bmi.n	8005c4a <_fflush_r+0x32>
 8005c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c46:	f7ff fb92 	bl	800536e <__retarget_lock_acquire_recursive>
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	f7ff ff5d 	bl	8005b0c <__sflush_r>
 8005c52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c54:	07da      	lsls	r2, r3, #31
 8005c56:	4605      	mov	r5, r0
 8005c58:	d4e4      	bmi.n	8005c24 <_fflush_r+0xc>
 8005c5a:	89a3      	ldrh	r3, [r4, #12]
 8005c5c:	059b      	lsls	r3, r3, #22
 8005c5e:	d4e1      	bmi.n	8005c24 <_fflush_r+0xc>
 8005c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c62:	f7ff fb85 	bl	8005370 <__retarget_lock_release_recursive>
 8005c66:	e7dd      	b.n	8005c24 <_fflush_r+0xc>

08005c68 <__swhatbuf_r>:
 8005c68:	b570      	push	{r4, r5, r6, lr}
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c70:	2900      	cmp	r1, #0
 8005c72:	b096      	sub	sp, #88	; 0x58
 8005c74:	4615      	mov	r5, r2
 8005c76:	461e      	mov	r6, r3
 8005c78:	da0d      	bge.n	8005c96 <__swhatbuf_r+0x2e>
 8005c7a:	89a3      	ldrh	r3, [r4, #12]
 8005c7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005c80:	f04f 0100 	mov.w	r1, #0
 8005c84:	bf0c      	ite	eq
 8005c86:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005c8a:	2340      	movne	r3, #64	; 0x40
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	6031      	str	r1, [r6, #0]
 8005c90:	602b      	str	r3, [r5, #0]
 8005c92:	b016      	add	sp, #88	; 0x58
 8005c94:	bd70      	pop	{r4, r5, r6, pc}
 8005c96:	466a      	mov	r2, sp
 8005c98:	f000 f848 	bl	8005d2c <_fstat_r>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	dbec      	blt.n	8005c7a <__swhatbuf_r+0x12>
 8005ca0:	9901      	ldr	r1, [sp, #4]
 8005ca2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005ca6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005caa:	4259      	negs	r1, r3
 8005cac:	4159      	adcs	r1, r3
 8005cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cb2:	e7eb      	b.n	8005c8c <__swhatbuf_r+0x24>

08005cb4 <__smakebuf_r>:
 8005cb4:	898b      	ldrh	r3, [r1, #12]
 8005cb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cb8:	079d      	lsls	r5, r3, #30
 8005cba:	4606      	mov	r6, r0
 8005cbc:	460c      	mov	r4, r1
 8005cbe:	d507      	bpl.n	8005cd0 <__smakebuf_r+0x1c>
 8005cc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	b002      	add	sp, #8
 8005cce:	bd70      	pop	{r4, r5, r6, pc}
 8005cd0:	ab01      	add	r3, sp, #4
 8005cd2:	466a      	mov	r2, sp
 8005cd4:	f7ff ffc8 	bl	8005c68 <__swhatbuf_r>
 8005cd8:	9900      	ldr	r1, [sp, #0]
 8005cda:	4605      	mov	r5, r0
 8005cdc:	4630      	mov	r0, r6
 8005cde:	f7ff fbb5 	bl	800544c <_malloc_r>
 8005ce2:	b948      	cbnz	r0, 8005cf8 <__smakebuf_r+0x44>
 8005ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce8:	059a      	lsls	r2, r3, #22
 8005cea:	d4ef      	bmi.n	8005ccc <__smakebuf_r+0x18>
 8005cec:	f023 0303 	bic.w	r3, r3, #3
 8005cf0:	f043 0302 	orr.w	r3, r3, #2
 8005cf4:	81a3      	strh	r3, [r4, #12]
 8005cf6:	e7e3      	b.n	8005cc0 <__smakebuf_r+0xc>
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	6020      	str	r0, [r4, #0]
 8005cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d00:	81a3      	strh	r3, [r4, #12]
 8005d02:	9b00      	ldr	r3, [sp, #0]
 8005d04:	6163      	str	r3, [r4, #20]
 8005d06:	9b01      	ldr	r3, [sp, #4]
 8005d08:	6120      	str	r0, [r4, #16]
 8005d0a:	b15b      	cbz	r3, 8005d24 <__smakebuf_r+0x70>
 8005d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d10:	4630      	mov	r0, r6
 8005d12:	f000 f81d 	bl	8005d50 <_isatty_r>
 8005d16:	b128      	cbz	r0, 8005d24 <__smakebuf_r+0x70>
 8005d18:	89a3      	ldrh	r3, [r4, #12]
 8005d1a:	f023 0303 	bic.w	r3, r3, #3
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	81a3      	strh	r3, [r4, #12]
 8005d24:	89a3      	ldrh	r3, [r4, #12]
 8005d26:	431d      	orrs	r5, r3
 8005d28:	81a5      	strh	r5, [r4, #12]
 8005d2a:	e7cf      	b.n	8005ccc <__smakebuf_r+0x18>

08005d2c <_fstat_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d07      	ldr	r5, [pc, #28]	; (8005d4c <_fstat_r+0x20>)
 8005d30:	2300      	movs	r3, #0
 8005d32:	4604      	mov	r4, r0
 8005d34:	4608      	mov	r0, r1
 8005d36:	4611      	mov	r1, r2
 8005d38:	602b      	str	r3, [r5, #0]
 8005d3a:	f7fb f89a 	bl	8000e72 <_fstat>
 8005d3e:	1c43      	adds	r3, r0, #1
 8005d40:	d102      	bne.n	8005d48 <_fstat_r+0x1c>
 8005d42:	682b      	ldr	r3, [r5, #0]
 8005d44:	b103      	cbz	r3, 8005d48 <_fstat_r+0x1c>
 8005d46:	6023      	str	r3, [r4, #0]
 8005d48:	bd38      	pop	{r3, r4, r5, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20002404 	.word	0x20002404

08005d50 <_isatty_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4d06      	ldr	r5, [pc, #24]	; (8005d6c <_isatty_r+0x1c>)
 8005d54:	2300      	movs	r3, #0
 8005d56:	4604      	mov	r4, r0
 8005d58:	4608      	mov	r0, r1
 8005d5a:	602b      	str	r3, [r5, #0]
 8005d5c:	f7fb f899 	bl	8000e92 <_isatty>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	d102      	bne.n	8005d6a <_isatty_r+0x1a>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b103      	cbz	r3, 8005d6a <_isatty_r+0x1a>
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	20002404 	.word	0x20002404

08005d70 <_sbrk_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d06      	ldr	r5, [pc, #24]	; (8005d8c <_sbrk_r+0x1c>)
 8005d74:	2300      	movs	r3, #0
 8005d76:	4604      	mov	r4, r0
 8005d78:	4608      	mov	r0, r1
 8005d7a:	602b      	str	r3, [r5, #0]
 8005d7c:	f7fb f8a2 	bl	8000ec4 <_sbrk>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d102      	bne.n	8005d8a <_sbrk_r+0x1a>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	b103      	cbz	r3, 8005d8a <_sbrk_r+0x1a>
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	20002404 	.word	0x20002404

08005d90 <_init>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	bf00      	nop
 8005d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d96:	bc08      	pop	{r3}
 8005d98:	469e      	mov	lr, r3
 8005d9a:	4770      	bx	lr

08005d9c <_fini>:
 8005d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9e:	bf00      	nop
 8005da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da2:	bc08      	pop	{r3}
 8005da4:	469e      	mov	lr, r3
 8005da6:	4770      	bx	lr
