// Seed: 860758234
module module_0 (
    output wor  id_0,
    input  wand id_1
);
  wire id_3;
  wire id_4;
  assign  id_0  =  -1  ?  id_1  :  id_1  ?  id_1  .  id_1  -  id_3  :  id_3  !==  id_1  ?  id_1  -  id_3  :  id_4  ?  1  *  1 'b0 :  id_4  ;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
