{
    "code": "module TopModule (\n    input wire clk,\n    input wire areset,\n    input wire [7:0] d,\n    output reg [7:0] q\n);\n\nalways @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 8'b00000000;\n    end else begin\n        q <= d;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}