{
    "nl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/mult8_2bits_1op_e17306.nl.v",
    "pnl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/mult8_2bits_1op_e17306.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/mult8_2bits_1op_e17306.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/mult8_2bits_1op_e17306.odb",
    "sdc": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/mult8_2bits_1op_e17306.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_tt_025C_1v80/mult8_2bits_1op_e17306__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_ss_100C_1v60/mult8_2bits_1op_e17306__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_ff_n40C_1v95/mult8_2bits_1op_e17306__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/28-yosys-jsonheader/mult8_2bits_1op_e17306.h.json",
    "vh": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/51-odb-writeverilogheader/mult8_2bits_1op_e17306.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 464,
        "design__inferred_latch__count": 0,
        "design__instance__count": 805,
        "design__instance__area": 3371.98,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 7.78486e-05,
        "power__switching__total": 0.000134113,
        "power__leakage__total": 1.48665e-09,
        "power__total": 0.000211963,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.25829,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.3966,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.187933673942365,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -3.9319180135800265,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -30.441399596034238,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -3.9319180135800265,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.9057123085656262,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.9392018539836857,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.25829,
        "timing__setup__ws": 1.3966,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 34,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 805,
        "design__instance__area__stdcell": 3371.98,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.101126,
        "design__instance__utilization__stdcell": 0.101126,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:inverter": 5,
        "design__instance__count__class:multi_input_combinational_cell": 240,
        "flow__warnings__count": 6,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 130,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 32,
        "design__io__hpwl": 3137004,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 289.77,
        "design__instance__displacement__mean": 0.309,
        "design__instance__displacement__max": 9.567,
        "route__wirelength__estimated": 8217.97,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 90,
        "design__instance__count__setup_buffer": 40,
        "design__instance__count__hold_buffer": 0
    }
}