Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 16 19:30:53 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7307)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7307)
---------------------------------
 There are 7307 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.319        0.000                      0                 7399        0.049        0.000                      0                 7399        2.000        0.000                       0                  7313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         19.319        0.000                      0                 7399        0.209        0.000                      0                 7399       19.500        0.000                       0                  7309  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       19.332        0.000                      0                 7399        0.209        0.000                      0                 7399       19.500        0.000                       0                  7309  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         19.319        0.000                      0                 7399        0.049        0.000                      0                 7399  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       19.319        0.000                      0                 7399        0.049        0.000                      0                 7399  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.319ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.122ns  (logic 0.890ns (4.423%)  route 19.232ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.318    19.258    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1/O
                         net (fo=1, routed)           0.000    19.382    design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1_n_0
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.029    38.701    design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                 19.319    

Slack (MET) :             19.323ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 0.890ns (4.423%)  route 19.230ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.316    19.257    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.381 r  design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1_n_0
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 19.323    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.130ns  (logic 0.890ns (4.421%)  route 19.240ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.327    19.267    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.391 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1/O
                         net (fo=1, routed)           0.000    19.391    design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 0.890ns (4.440%)  route 19.153ns (95.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.240    19.180    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 0.890ns (4.432%)  route 19.189ns (95.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.276    19.216    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1/O
                         net (fo=1, routed)           0.000    19.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 0.890ns (4.450%)  route 19.109ns (95.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.195    19.135    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.259 r  design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1/O
                         net (fo=1, routed)           0.000    19.259    design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.081    38.754    design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                         -19.259    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.585ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 0.890ns (4.472%)  route 19.014ns (95.528%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.100    19.040    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X66Y84         FDRE (Setup_fdre_C_D)        0.077    38.749    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                         -19.164    
  -------------------------------------------------------------------
                         slack                                 19.585    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.137ns  (logic 0.890ns (4.420%)  route 19.247ns (95.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.333    19.273    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X56Y101        LUT5 (Prop_lut5_I1_O)        0.124    19.397 r  design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1/O
                         net (fo=1, routed)           0.000    19.397    design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.397    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.604ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.133ns  (logic 0.890ns (4.421%)  route 19.243ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.330    19.270    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124    19.394 r  design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1/O
                         net (fo=1, routed)           0.000    19.394    design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.711    38.542    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/C
                         clock pessimism              0.584    39.127    
                         clock uncertainty           -0.160    38.966    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    38.997    design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                         -19.394    
  -------------------------------------------------------------------
                         slack                                 19.604    

Slack (MET) :             19.606ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 0.890ns (4.421%)  route 19.242ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.329    19.269    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.393 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1/O
                         net (fo=1, routed)           0.000    19.393    design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 19.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[592][11]
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                         clock pessimism              0.240    -0.658    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.091    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[584][1]
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1_n_0
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                         clock pessimism              0.241    -0.658    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.091    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[519][9]
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.871    -0.869    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                         clock pessimism              0.239    -0.629    
    SLICE_X105Y82        FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[449][7]
    SLICE_X87Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1_n_0
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][4]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                         clock pessimism              0.241    -0.660    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.566    -0.665    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/Q
                         net (fo=2, routed)           0.114    -0.410    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][8]
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.833    -0.907    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                         clock pessimism              0.241    -0.665    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091    -0.574    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[533][11]
    SLICE_X95Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                         clock pessimism              0.240    -0.634    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.595    -0.636    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/Q
                         net (fo=2, routed)           0.114    -0.381    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][7]
    SLICE_X95Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.336 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1_n_0
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.862    -0.878    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                         clock pessimism              0.241    -0.636    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.091    -0.545    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][9]
    SLICE_X91Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1_n_0
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                         clock pessimism              0.240    -0.634    
    SLICE_X91Y79         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.600    -0.631    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/Q
                         net (fo=2, routed)           0.115    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[516][2]
    SLICE_X99Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.330 r  design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1_n_0
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.868    -0.872    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                         clock pessimism              0.240    -0.631    
    SLICE_X99Y80         FDRE (Hold_fdre_C_D)         0.091    -0.540    design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X100Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X96Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[341][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[342][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[582][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[582][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[343][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.332ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.122ns  (logic 0.890ns (4.423%)  route 19.232ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.318    19.258    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1/O
                         net (fo=1, routed)           0.000    19.382    design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1_n_0
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.147    38.685    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                 19.332    

Slack (MET) :             19.336ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 0.890ns (4.423%)  route 19.230ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.316    19.257    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.381 r  design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1_n_0
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 19.336    

Slack (MET) :             19.374ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.130ns  (logic 0.890ns (4.421%)  route 19.240ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.327    19.267    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.391 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1/O
                         net (fo=1, routed)           0.000    19.391    design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.765    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 19.374    

Slack (MET) :             19.413ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 0.890ns (4.440%)  route 19.153ns (95.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.240    19.180    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 19.413    

Slack (MET) :             19.425ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 0.890ns (4.432%)  route 19.189ns (95.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.276    19.216    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1/O
                         net (fo=1, routed)           0.000    19.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.765    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 19.425    

Slack (MET) :             19.508ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 0.890ns (4.450%)  route 19.109ns (95.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.195    19.135    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.259 r  design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1/O
                         net (fo=1, routed)           0.000    19.259    design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.081    38.767    design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                         -19.259    
  -------------------------------------------------------------------
                         slack                                 19.508    

Slack (MET) :             19.598ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 0.890ns (4.472%)  route 19.014ns (95.528%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.100    19.040    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.147    38.685    
    SLICE_X66Y84         FDRE (Setup_fdre_C_D)        0.077    38.762    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]
  -------------------------------------------------------------------
                         required time                         38.762    
                         arrival time                         -19.164    
  -------------------------------------------------------------------
                         slack                                 19.598    

Slack (MET) :             19.614ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.137ns  (logic 0.890ns (4.420%)  route 19.247ns (95.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.333    19.273    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X56Y101        LUT5 (Prop_lut5_I1_O)        0.124    19.397 r  design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1/O
                         net (fo=1, routed)           0.000    19.397    design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.147    38.980    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)        0.031    39.011    design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                         -19.397    
  -------------------------------------------------------------------
                         slack                                 19.614    

Slack (MET) :             19.616ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.133ns  (logic 0.890ns (4.421%)  route 19.243ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.330    19.270    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124    19.394 r  design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1/O
                         net (fo=1, routed)           0.000    19.394    design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.711    38.542    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/C
                         clock pessimism              0.584    39.127    
                         clock uncertainty           -0.147    38.979    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    39.010    design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                         -19.394    
  -------------------------------------------------------------------
                         slack                                 19.616    

Slack (MET) :             19.619ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 0.890ns (4.421%)  route 19.242ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.329    19.269    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.393 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1/O
                         net (fo=1, routed)           0.000    19.393    design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.147    38.980    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.031    39.011    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 19.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[592][11]
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                         clock pessimism              0.240    -0.658    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.091    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[584][1]
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1_n_0
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                         clock pessimism              0.241    -0.658    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.091    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[519][9]
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.871    -0.869    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                         clock pessimism              0.239    -0.629    
    SLICE_X105Y82        FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[449][7]
    SLICE_X87Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1_n_0
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][4]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                         clock pessimism              0.241    -0.660    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.566    -0.665    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/Q
                         net (fo=2, routed)           0.114    -0.410    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][8]
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.833    -0.907    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                         clock pessimism              0.241    -0.665    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091    -0.574    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[533][11]
    SLICE_X95Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                         clock pessimism              0.240    -0.634    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.595    -0.636    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/Q
                         net (fo=2, routed)           0.114    -0.381    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][7]
    SLICE_X95Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.336 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1_n_0
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.862    -0.878    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                         clock pessimism              0.241    -0.636    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.091    -0.545    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][9]
    SLICE_X91Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1_n_0
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                         clock pessimism              0.240    -0.634    
    SLICE_X91Y79         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.600    -0.631    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/Q
                         net (fo=2, routed)           0.115    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[516][2]
    SLICE_X99Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.330 r  design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1_n_0
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.868    -0.872    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                         clock pessimism              0.240    -0.631    
    SLICE_X99Y80         FDRE (Hold_fdre_C_D)         0.091    -0.540    design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X100Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X96Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y32    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y35    design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[100][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[341][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[342][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[582][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[582][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[343][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y87     design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y80     design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.319ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.122ns  (logic 0.890ns (4.423%)  route 19.232ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.318    19.258    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1/O
                         net (fo=1, routed)           0.000    19.382    design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1_n_0
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.029    38.701    design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                 19.319    

Slack (MET) :             19.323ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 0.890ns (4.423%)  route 19.230ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.316    19.257    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.381 r  design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1_n_0
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 19.323    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.130ns  (logic 0.890ns (4.421%)  route 19.240ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.327    19.267    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.391 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1/O
                         net (fo=1, routed)           0.000    19.391    design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 0.890ns (4.440%)  route 19.153ns (95.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.240    19.180    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 0.890ns (4.432%)  route 19.189ns (95.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.276    19.216    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1/O
                         net (fo=1, routed)           0.000    19.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 0.890ns (4.450%)  route 19.109ns (95.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.195    19.135    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.259 r  design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1/O
                         net (fo=1, routed)           0.000    19.259    design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.081    38.754    design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                         -19.259    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.585ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 0.890ns (4.472%)  route 19.014ns (95.528%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.100    19.040    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X66Y84         FDRE (Setup_fdre_C_D)        0.077    38.749    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                         -19.164    
  -------------------------------------------------------------------
                         slack                                 19.585    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.137ns  (logic 0.890ns (4.420%)  route 19.247ns (95.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.333    19.273    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X56Y101        LUT5 (Prop_lut5_I1_O)        0.124    19.397 r  design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1/O
                         net (fo=1, routed)           0.000    19.397    design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.397    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.604ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.133ns  (logic 0.890ns (4.421%)  route 19.243ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.330    19.270    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124    19.394 r  design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1/O
                         net (fo=1, routed)           0.000    19.394    design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.711    38.542    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/C
                         clock pessimism              0.584    39.127    
                         clock uncertainty           -0.160    38.966    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    38.997    design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                         -19.394    
  -------------------------------------------------------------------
                         slack                                 19.604    

Slack (MET) :             19.606ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 0.890ns (4.421%)  route 19.242ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.329    19.269    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.393 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1/O
                         net (fo=1, routed)           0.000    19.393    design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 19.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[592][11]
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                         clock pessimism              0.240    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[584][1]
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1_n_0
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                         clock pessimism              0.241    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[519][9]
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.871    -0.869    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                         clock pessimism              0.239    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X105Y82        FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[449][7]
    SLICE_X87Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1_n_0
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                         clock pessimism              0.240    -0.657    
                         clock uncertainty            0.160    -0.497    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][4]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                         clock pessimism              0.241    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.566    -0.665    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/Q
                         net (fo=2, routed)           0.114    -0.410    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][8]
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.833    -0.907    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                         clock pessimism              0.241    -0.665    
                         clock uncertainty            0.160    -0.505    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091    -0.414    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[533][11]
    SLICE_X95Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                         clock pessimism              0.240    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.595    -0.636    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/Q
                         net (fo=2, routed)           0.114    -0.381    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][7]
    SLICE_X95Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.336 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1_n_0
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.862    -0.878    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                         clock pessimism              0.241    -0.636    
                         clock uncertainty            0.160    -0.476    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][9]
    SLICE_X91Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1_n_0
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                         clock pessimism              0.240    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X91Y79         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.600    -0.631    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/Q
                         net (fo=2, routed)           0.115    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[516][2]
    SLICE_X99Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.330 r  design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1_n_0
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.868    -0.872    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.160    -0.471    
    SLICE_X99Y80         FDRE (Hold_fdre_C_D)         0.091    -0.380    design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.319ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.122ns  (logic 0.890ns (4.423%)  route 19.232ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.318    19.258    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1/O
                         net (fo=1, routed)           0.000    19.382    design_1_i/ScreenBufferMem_0/inst/rMem[498][5]_i_1_n_0
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.029    38.701    design_1_i/ScreenBufferMem_0/inst/rMem_reg[498][5]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                 19.319    

Slack (MET) :             19.323ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 0.890ns (4.423%)  route 19.230ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.316    19.257    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.381 r  design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/ScreenBufferMem_0/inst/rMem[497][5]_i_1_n_0
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[497][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 19.323    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.130ns  (logic 0.890ns (4.421%)  route 19.240ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.327    19.267    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.391 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1/O
                         net (fo=1, routed)           0.000    19.391    design_1_i/ScreenBufferMem_0/inst/rMem[508][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 0.890ns (4.440%)  route 19.153ns (95.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.240    19.180    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/ScreenBufferMem_0/inst/rMem[505][5]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 0.890ns (4.432%)  route 19.189ns (95.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.276    19.216    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1/O
                         net (fo=1, routed)           0.000    19.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.079    38.752    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][5]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 0.890ns (4.450%)  route 19.109ns (95.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.195    19.135    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.259 r  design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1/O
                         net (fo=1, routed)           0.000    19.259    design_1_i/ScreenBufferMem_0/inst/rMem[507][5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y85         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.081    38.754    design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][5]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                         -19.259    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.585ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 0.890ns (4.472%)  route 19.014ns (95.528%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.100    19.040    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X66Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/ScreenBufferMem_0/inst/rMem[501][5]_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X66Y84         FDRE (Setup_fdre_C_D)        0.077    38.749    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][5]
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                         -19.164    
  -------------------------------------------------------------------
                         slack                                 19.585    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.137ns  (logic 0.890ns (4.420%)  route 19.247ns (95.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.333    19.273    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X56Y101        LUT5 (Prop_lut5_I1_O)        0.124    19.397 r  design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1/O
                         net (fo=1, routed)           0.000    19.397    design_1_i/ScreenBufferMem_0/inst/rMem[378][5]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y101        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[378][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.397    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.604ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.133ns  (logic 0.890ns (4.421%)  route 19.243ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.330    19.270    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124    19.394 r  design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1/O
                         net (fo=1, routed)           0.000    19.394    design_1_i/ScreenBufferMem_0/inst/rMem[376][5]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.711    38.542    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]/C
                         clock pessimism              0.584    39.127    
                         clock uncertainty           -0.160    38.966    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    38.997    design_1_i/ScreenBufferMem_0/inst/rMem_reg[376][5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                         -19.394    
  -------------------------------------------------------------------
                         slack                                 19.604    

Slack (MET) :             19.606ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 0.890ns (4.421%)  route 19.242ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 38.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.977    -0.739    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y104       FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=34, routed)          1.451     1.229    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.124     1.353 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.463     1.816    design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0_i_1_n_0
    SLICE_X102Y100       LUT5 (Prop_lut5_I0_O)        0.124     1.940 r  design_1_i/num_capture_4bit_0/inst/oData[5]_INST_0/O
                         net (fo=600, routed)        17.329    19.269    design_1_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.393 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1/O
                         net (fo=1, routed)           0.000    19.393    design_1_i/ScreenBufferMem_0/inst/rMem[375][5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.712    38.543    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y100        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]/C
                         clock pessimism              0.584    39.128    
                         clock uncertainty           -0.160    38.967    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.031    38.998    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][5]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 19.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[592][11]
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[592][11]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]/C
                         clock pessimism              0.240    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[592][11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/Q
                         net (fo=2, routed)           0.114    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[584][1]
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[584][1]_i_1_n_0
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
                         clock pessimism              0.241    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[519][9]
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[519][9]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.871    -0.869    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]/C
                         clock pessimism              0.239    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X105Y82        FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem_reg[519][9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[449][7]
    SLICE_X87Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[449][7]_i_1_n_0
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]/C
                         clock pessimism              0.240    -0.657    
                         clock uncertainty            0.160    -0.497    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[449][7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][4]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[467][4]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]/C
                         clock pessimism              0.241    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.566    -0.665    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/Q
                         net (fo=2, routed)           0.114    -0.410    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[467][8]
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem[467][8]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.833    -0.907    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]/C
                         clock pessimism              0.241    -0.665    
                         clock uncertainty            0.160    -0.505    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091    -0.414    design_1_i/ScreenBufferMem_0/inst/rMem_reg[467][8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[533][11]
    SLICE_X95Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[533][11]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]/C
                         clock pessimism              0.240    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/ScreenBufferMem_0/inst/rMem_reg[533][11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.595    -0.636    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/Q
                         net (fo=2, routed)           0.114    -0.381    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][7]
    SLICE_X95Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.336 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/ScreenBufferMem_0/inst/rMem[579][7]_i_1_n_0
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.862    -0.878    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y73         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]/C
                         clock pessimism              0.241    -0.636    
                         clock uncertainty            0.160    -0.476    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.597    -0.634    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/Q
                         net (fo=2, routed)           0.114    -0.379    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[579][9]
    SLICE_X91Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/ScreenBufferMem_0/inst/rMem[579][9]_i_1_n_0
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.865    -0.875    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]/C
                         clock pessimism              0.240    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X91Y79         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.600    -0.631    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/Q
                         net (fo=2, routed)           0.115    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[516][2]
    SLICE_X99Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.330 r  design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/ScreenBufferMem_0/inst/rMem[516][2]_i_1_n_0
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.868    -0.872    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X99Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.160    -0.471    
    SLICE_X99Y80         FDRE (Hold_fdre_C_D)         0.091    -0.380    design_1_i/ScreenBufferMem_0/inst/rMem_reg[516][2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.050    





