$date
	Tue Aug  5 15:16:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module q1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & Bn $end
$var wire 1 $ C $end
$var wire 1 ' Cn $end
$var wire 1 % D $end
$var wire 1 ( Dn $end
$var wire 1 ! F $end
$var wire 1 ) o1 $end
$var wire 1 * o2 $end
$var wire 1 + o3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#20
1!
0(
1*
1%
#40
1(
0*
0'
1+
0%
1$
#60
0(
1*
1%
#80
1)
1!
1(
0*
1'
0+
0&
0%
0$
1#
#100
0!
0)
0(
1%
#120
1(
0'
0%
1$
#140
0(
1%
#160
1(
1'
1&
0%
0$
0#
1"
#180
1!
0(
1*
1%
#200
1(
0*
0'
1+
0%
1$
#220
0(
1*
1%
#240
1)
1!
1(
0*
1'
0+
0&
0%
0$
1#
#260
0!
0)
0(
1%
#280
1(
0'
0%
1$
#300
0(
1%
#320
