\hypertarget{classuwrt_1_1arm_1_1_arm_control_loop}{}\section{uwrt\+:\+:arm\+:\+:Arm\+Control\+Loop Class Reference}
\label{classuwrt_1_1arm_1_1_arm_control_loop}\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}


{\ttfamily \#include $<$arm\+\_\+control\+\_\+loop.\+h$>$}



Inheritance diagram for uwrt\+:\+:arm\+:\+:Arm\+Control\+Loop\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classuwrt_1_1arm_1_1_arm_control_loop__inherit__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a205726d352abb0e7696c10e337db0347}{Arm\+Control\+Loop} (std\+::string name, const ros\+::\+Node\+Handle \&nh=ros\+::\+Node\+Handle())
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
virtual \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a35e34c53f7a7d42bc430e1b8a26328ee}{$\sim$\+Arm\+Control\+Loop} ()=default
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\item 
virtual bool \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a40fbe9c3e41bd01174c61aca2faec58b}{init} ()
\begin{DoxyCompactList}\small\item\em Initializer for the class. \end{DoxyCompactList}\item 
void \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a3f779ad43e5c210bf977469d25f15036}{update} (const ros\+::\+Time \&time\+\_\+now, bool update\+\_\+controllers=true)
\begin{DoxyCompactList}\small\item\em Performs reads/writes and updates controllers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
const std\+::string \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a6082448e453dda1b08d3af23e156b889}{name\+\_\+}
\begin{DoxyCompactList}\small\item\em Name of the control loop object. \end{DoxyCompactList}\item 
ros\+::\+Node\+Handle \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_ac893531965c914e8ed54dfe97909be7d}{nh\+\_\+}
\begin{DoxyCompactList}\small\item\em Nodehandle. \end{DoxyCompactList}\item 
std\+::unique\+\_\+ptr$<$ \hyperlink{classuwrt_1_1arm_1_1_arm_h_w}{Arm\+HW} $>$ \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_ae28be35b3cf089ea2640f1104742cc32}{arm\+\_\+hw\+\_\+}
\begin{DoxyCompactList}\small\item\em Pointer to the hardware interface for the Arm $\ast$/. \end{DoxyCompactList}\item 
std\+::unique\+\_\+ptr$<$ controller\+\_\+manager\+::\+Controller\+Manager $>$ \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a06f6565117c5a6052b09c1c41e9daba8}{controller\+\_\+manager\+\_\+}
\begin{DoxyCompactList}\small\item\em Manages all active and inactive controllers $\ast$/. \end{DoxyCompactList}\item 
ros\+::\+Time \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_aa9847f51f9c32be800979ac9422ba3b3}{last\+\_\+update\+\_\+time\+\_\+}
\begin{DoxyCompactList}\small\item\em The last time the controller manager updated the state of the controllers. \end{DoxyCompactList}\item 
ros\+::\+Time \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a91b726de7d1791a6efedfaaa31344dea}{last\+\_\+rw\+\_\+time\+\_\+}
\begin{DoxyCompactList}\small\item\em The last time data was read from or written to the hardware interface. \end{DoxyCompactList}\item 
double \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a28d7faaababb37ce0ffbb705ffe4fe0a}{controller\+\_\+watchdog\+\_\+timeout\+\_\+}
\begin{DoxyCompactList}\small\item\em Watchdog timer timeout for the active controller(s) \end{DoxyCompactList}\item 
double \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop_a8c03c0b16204b0a38c1233ba0ea6ad0e}{control\+\_\+freq\+\_\+}
\begin{DoxyCompactList}\small\item\em Frequency of controller updates. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Base class for Arm control loops that perform reads, writes and updates of controllers 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a205726d352abb0e7696c10e337db0347}\label{classuwrt_1_1arm_1_1_arm_control_loop_a205726d352abb0e7696c10e337db0347}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!Arm\+Control\+Loop@{Arm\+Control\+Loop}}
\index{Arm\+Control\+Loop@{Arm\+Control\+Loop}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{Arm\+Control\+Loop()}{ArmControlLoop()}}
{\footnotesize\ttfamily uwrt\+::arm\+::\+Arm\+Control\+Loop\+::\+Arm\+Control\+Loop (\begin{DoxyParamCaption}\item[{std\+::string}]{name,  }\item[{const ros\+::\+Node\+Handle \&}]{nh = {\ttfamily ros\+:\+:NodeHandle()} }\end{DoxyParamCaption})}



Constructor. 


\begin{DoxyParams}{Parameters}
{\em name} & Name for the \hyperlink{classuwrt_1_1arm_1_1_arm_control_loop}{Arm\+Control\+Loop} object \\
\hline
{\em nh} & R\+OS Nodehandle for root of the arm namespace \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a35e34c53f7a7d42bc430e1b8a26328ee}\label{classuwrt_1_1arm_1_1_arm_control_loop_a35e34c53f7a7d42bc430e1b8a26328ee}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!````~Arm\+Control\+Loop@{$\sim$\+Arm\+Control\+Loop}}
\index{````~Arm\+Control\+Loop@{$\sim$\+Arm\+Control\+Loop}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{$\sim$\+Arm\+Control\+Loop()}{~ArmControlLoop()}}
{\footnotesize\ttfamily virtual uwrt\+::arm\+::\+Arm\+Control\+Loop\+::$\sim$\+Arm\+Control\+Loop (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}, {\ttfamily [default]}}



Destructor. 



\subsection{Member Function Documentation}
\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a40fbe9c3e41bd01174c61aca2faec58b}\label{classuwrt_1_1arm_1_1_arm_control_loop_a40fbe9c3e41bd01174c61aca2faec58b}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!init@{init}}
\index{init@{init}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{init()}{init()}}
{\footnotesize\ttfamily bool uwrt\+::arm\+::\+Arm\+Control\+Loop\+::init (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Initializer for the class. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a3f779ad43e5c210bf977469d25f15036}\label{classuwrt_1_1arm_1_1_arm_control_loop_a3f779ad43e5c210bf977469d25f15036}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!update@{update}}
\index{update@{update}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{update()}{update()}}
{\footnotesize\ttfamily void uwrt\+::arm\+::\+Arm\+Control\+Loop\+::update (\begin{DoxyParamCaption}\item[{const ros\+::\+Time \&}]{time\+\_\+now,  }\item[{bool}]{update\+\_\+controllers = {\ttfamily true} }\end{DoxyParamCaption})}



Performs reads/writes and updates controllers. 

Reads and writes to the hardware are performed at each call to this function. The controller manager updates the state of the controllers when specified


\begin{DoxyParams}{Parameters}
{\em time\+\_\+now} & The current R\+OS time \\
\hline
{\em update\+\_\+controllers} & Whether to update the controller states (e.\+g. start, stop, switch, etc) \\
\hline
\end{DoxyParams}


\subsection{Member Data Documentation}
\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_ae28be35b3cf089ea2640f1104742cc32}\label{classuwrt_1_1arm_1_1_arm_control_loop_ae28be35b3cf089ea2640f1104742cc32}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!arm\+\_\+hw\+\_\+@{arm\+\_\+hw\+\_\+}}
\index{arm\+\_\+hw\+\_\+@{arm\+\_\+hw\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{arm\+\_\+hw\+\_\+}{arm\_hw\_}}
{\footnotesize\ttfamily std\+::unique\+\_\+ptr$<$\hyperlink{classuwrt_1_1arm_1_1_arm_h_w}{Arm\+HW}$>$ uwrt\+::arm\+::\+Arm\+Control\+Loop\+::arm\+\_\+hw\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Pointer to the hardware interface for the Arm $\ast$/. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a8c03c0b16204b0a38c1233ba0ea6ad0e}\label{classuwrt_1_1arm_1_1_arm_control_loop_a8c03c0b16204b0a38c1233ba0ea6ad0e}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!control\+\_\+freq\+\_\+@{control\+\_\+freq\+\_\+}}
\index{control\+\_\+freq\+\_\+@{control\+\_\+freq\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{control\+\_\+freq\+\_\+}{control\_freq\_}}
{\footnotesize\ttfamily double uwrt\+::arm\+::\+Arm\+Control\+Loop\+::control\+\_\+freq\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Frequency of controller updates. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a06f6565117c5a6052b09c1c41e9daba8}\label{classuwrt_1_1arm_1_1_arm_control_loop_a06f6565117c5a6052b09c1c41e9daba8}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!controller\+\_\+manager\+\_\+@{controller\+\_\+manager\+\_\+}}
\index{controller\+\_\+manager\+\_\+@{controller\+\_\+manager\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{controller\+\_\+manager\+\_\+}{controller\_manager\_}}
{\footnotesize\ttfamily std\+::unique\+\_\+ptr$<$controller\+\_\+manager\+::\+Controller\+Manager$>$ uwrt\+::arm\+::\+Arm\+Control\+Loop\+::controller\+\_\+manager\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Manages all active and inactive controllers $\ast$/. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a28d7faaababb37ce0ffbb705ffe4fe0a}\label{classuwrt_1_1arm_1_1_arm_control_loop_a28d7faaababb37ce0ffbb705ffe4fe0a}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!controller\+\_\+watchdog\+\_\+timeout\+\_\+@{controller\+\_\+watchdog\+\_\+timeout\+\_\+}}
\index{controller\+\_\+watchdog\+\_\+timeout\+\_\+@{controller\+\_\+watchdog\+\_\+timeout\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{controller\+\_\+watchdog\+\_\+timeout\+\_\+}{controller\_watchdog\_timeout\_}}
{\footnotesize\ttfamily double uwrt\+::arm\+::\+Arm\+Control\+Loop\+::controller\+\_\+watchdog\+\_\+timeout\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Watchdog timer timeout for the active controller(s) 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a91b726de7d1791a6efedfaaa31344dea}\label{classuwrt_1_1arm_1_1_arm_control_loop_a91b726de7d1791a6efedfaaa31344dea}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!last\+\_\+rw\+\_\+time\+\_\+@{last\+\_\+rw\+\_\+time\+\_\+}}
\index{last\+\_\+rw\+\_\+time\+\_\+@{last\+\_\+rw\+\_\+time\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{last\+\_\+rw\+\_\+time\+\_\+}{last\_rw\_time\_}}
{\footnotesize\ttfamily ros\+::\+Time uwrt\+::arm\+::\+Arm\+Control\+Loop\+::last\+\_\+rw\+\_\+time\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



The last time data was read from or written to the hardware interface. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_aa9847f51f9c32be800979ac9422ba3b3}\label{classuwrt_1_1arm_1_1_arm_control_loop_aa9847f51f9c32be800979ac9422ba3b3}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!last\+\_\+update\+\_\+time\+\_\+@{last\+\_\+update\+\_\+time\+\_\+}}
\index{last\+\_\+update\+\_\+time\+\_\+@{last\+\_\+update\+\_\+time\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{last\+\_\+update\+\_\+time\+\_\+}{last\_update\_time\_}}
{\footnotesize\ttfamily ros\+::\+Time uwrt\+::arm\+::\+Arm\+Control\+Loop\+::last\+\_\+update\+\_\+time\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



The last time the controller manager updated the state of the controllers. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_a6082448e453dda1b08d3af23e156b889}\label{classuwrt_1_1arm_1_1_arm_control_loop_a6082448e453dda1b08d3af23e156b889}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!name\+\_\+@{name\+\_\+}}
\index{name\+\_\+@{name\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{name\+\_\+}{name\_}}
{\footnotesize\ttfamily const std\+::string uwrt\+::arm\+::\+Arm\+Control\+Loop\+::name\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Name of the control loop object. 

\mbox{\Hypertarget{classuwrt_1_1arm_1_1_arm_control_loop_ac893531965c914e8ed54dfe97909be7d}\label{classuwrt_1_1arm_1_1_arm_control_loop_ac893531965c914e8ed54dfe97909be7d}} 
\index{uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}!nh\+\_\+@{nh\+\_\+}}
\index{nh\+\_\+@{nh\+\_\+}!uwrt\+::arm\+::\+Arm\+Control\+Loop@{uwrt\+::arm\+::\+Arm\+Control\+Loop}}
\subsubsection{\texorpdfstring{nh\+\_\+}{nh\_}}
{\footnotesize\ttfamily ros\+::\+Node\+Handle uwrt\+::arm\+::\+Arm\+Control\+Loop\+::nh\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Nodehandle. 



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
uwrt\+\_\+arm\+\_\+hw/include/uwrt\+\_\+arm\+\_\+hw/\hyperlink{arm__control__loop_8h}{arm\+\_\+control\+\_\+loop.\+h}\item 
uwrt\+\_\+arm\+\_\+hw/src/\hyperlink{arm__control__loop_8cpp}{arm\+\_\+control\+\_\+loop.\+cpp}\end{DoxyCompactItemize}
