Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2624e4242f894cb9a0d050bd9709b7fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Sim_behav xil_defaultlib.Top_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.program_counter(n=32)
Compiling module xil_defaultlib.pc_module
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.Top_Level
Compiling module xil_defaultlib.Top_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Sim_behav
