

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:43:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      3|      3|         3|          1|          1|     2|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 9 8 
8 --> 6 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 14 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 20 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i11" [maxpool/max_pool.cpp:13]   --->   Operation 22 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 23 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 24 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 25 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [maxpool/max_pool.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 28 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 30 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [maxpool/max_pool.cpp:13]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 35 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 36 'specregionend' 'empty_12' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 37 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 38 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 40 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 41 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [maxpool/max_pool.cpp:16]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 44 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 45 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:20]   --->   Operation 46 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 47 'specregionend' 'empty_11' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 48 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.92>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 49 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 50 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 51 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [maxpool/max_pool.cpp:20]   --->   Operation 54 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [maxpool/max_pool.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 57 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 58 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [maxpool/max_pool.cpp:29]   --->   Operation 59 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 60 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.76ns)   --->   "br label %5" [maxpool/max_pool.cpp:23]   --->   Operation 61 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %c_0 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 63 'add' 'add_ln36' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 64 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 65 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %tmp_8 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 66 'zext' 'zext_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl2_cast, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 67 'sub' 'sub_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln13_1, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 68 'add' 'add_ln36_1' <Predicate = (icmp_ln20)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 69 'zext' 'zext_ln36_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 70 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 71 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 72 'specregionend' 'empty_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 73 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 74 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [maxpool/max_pool.cpp:23]   --->   Operation 76 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 77 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.78ns)   --->   "%j = add i5 %zext_ln23, %shl_ln1" [maxpool/max_pool.cpp:27]   --->   Operation 78 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %j to i10" [maxpool/max_pool.cpp:29]   --->   Operation 79 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 80 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 81 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 82 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i11 %tmp_9 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 83 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl_cast, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 84 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 85 'add' 'add_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 86 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 87 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 88 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_0, %Pool_Row_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 89 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %Pool_Col_Loop" [maxpool/max_pool.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 92 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 93 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 93 'fcmp' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 95 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:25]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %max to i32" [maxpool/max_pool.cpp:29]   --->   Operation 97 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 98 'partselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 99 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 100 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 101 'partselect' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 102 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [maxpool/max_pool.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 104 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 105 'or' 'or_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 106 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 107 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 108 'or' 'or_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 109 'and' 'and_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 110 'fcmp' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_7" [maxpool/max_pool.cpp:29]   --->   Operation 111 'and' 'and_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln29_1, float %max, float %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 112 'select' 'max_2' <Predicate = (!icmp_ln23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_5) nounwind" [maxpool/max_pool.cpp:33]   --->   Operation 113 'specregionend' 'empty_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br label %5" [maxpool/max_pool.cpp:23]   --->   Operation 114 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 115 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:20]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
br_ln10           (br               ) [ 0111111111]
f_0               (phi              ) [ 0010000000]
icmp_ln10         (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
f                 (add              ) [ 0111111111]
br_ln10           (br               ) [ 0000000000]
specloopname_ln11 (specloopname     ) [ 0000000000]
tmp_1             (specregionbegin  ) [ 0001111111]
zext_ln13         (zext             ) [ 0001111111]
zext_ln13_1       (zext             ) [ 0001111111]
br_ln13           (br               ) [ 0011111111]
ret_ln40          (ret              ) [ 0000000000]
r_0               (phi              ) [ 0001000000]
phi_mul           (phi              ) [ 0001011111]
add_ln13          (add              ) [ 0011111111]
icmp_ln13         (icmp             ) [ 0011111111]
empty_4           (speclooptripcount) [ 0000000000]
r                 (add              ) [ 0011111111]
br_ln13           (br               ) [ 0000000000]
specloopname_ln14 (specloopname     ) [ 0000000000]
tmp_2             (specregionbegin  ) [ 0000111111]
shl_ln            (bitconcatenate   ) [ 0000111111]
br_ln16           (br               ) [ 0011111111]
empty_12          (specregionend    ) [ 0000000000]
br_ln10           (br               ) [ 0111111111]
c_0               (phi              ) [ 0000111111]
icmp_ln16         (icmp             ) [ 0011111111]
empty_5           (speclooptripcount) [ 0000000000]
c                 (add              ) [ 0011111111]
br_ln16           (br               ) [ 0000000000]
specloopname_ln17 (specloopname     ) [ 0000000000]
tmp_3             (specregionbegin  ) [ 0000011111]
shl_ln1           (bitconcatenate   ) [ 0000011111]
br_ln20           (br               ) [ 0011111111]
empty_11          (specregionend    ) [ 0000000000]
br_ln13           (br               ) [ 0011111111]
max_0             (phi              ) [ 0000011110]
mpr_0             (phi              ) [ 0000010000]
zext_ln20         (zext             ) [ 0000000000]
icmp_ln20         (icmp             ) [ 0011111111]
empty_6           (speclooptripcount) [ 0000000000]
mpr               (add              ) [ 0011111111]
br_ln20           (br               ) [ 0000000000]
specloopname_ln21 (specloopname     ) [ 0000000000]
tmp_4             (specregionbegin  ) [ 0000001111]
i                 (add              ) [ 0000000000]
zext_ln29         (zext             ) [ 0000000000]
mul_ln29          (mul              ) [ 0000001110]
br_ln23           (br               ) [ 0011111111]
zext_ln36         (zext             ) [ 0000000000]
add_ln36          (add              ) [ 0000000000]
p_shl2_cast       (bitconcatenate   ) [ 0000000000]
tmp_8             (bitconcatenate   ) [ 0000000000]
zext_ln36_1       (zext             ) [ 0000000000]
sub_ln36          (sub              ) [ 0000000000]
add_ln36_1        (add              ) [ 0000000000]
zext_ln36_2       (zext             ) [ 0000000000]
max_pool_out_addr (getelementptr    ) [ 0000000000]
store_ln36        (store            ) [ 0000000000]
empty_10          (specregionend    ) [ 0000000000]
br_ln16           (br               ) [ 0011111111]
mpc_0             (phi              ) [ 0000001000]
icmp_ln23         (icmp             ) [ 0011111111]
mpc               (add              ) [ 0011111111]
zext_ln23         (zext             ) [ 0000000000]
j                 (add              ) [ 0000000000]
zext_ln29_1       (zext             ) [ 0000000000]
add_ln29          (add              ) [ 0000000000]
p_shl_cast        (bitconcatenate   ) [ 0000000000]
tmp_9             (bitconcatenate   ) [ 0000000000]
zext_ln29_2       (zext             ) [ 0000000000]
sub_ln29          (sub              ) [ 0000000000]
add_ln29_1        (add              ) [ 0000000000]
zext_ln29_3       (zext             ) [ 0000000000]
conv_out_addr     (getelementptr    ) [ 0000001100]
max_1             (phi              ) [ 0011111111]
empty_7           (speclooptripcount) [ 0000000000]
br_ln23           (br               ) [ 0000000000]
max               (load             ) [ 0000001010]
specloopname_ln24 (specloopname     ) [ 0000000000]
tmp_5             (specregionbegin  ) [ 0000000000]
specpipeline_ln25 (specpipeline     ) [ 0000000000]
bitcast_ln29      (bitcast          ) [ 0000000000]
tmp               (partselect       ) [ 0000000000]
trunc_ln29        (trunc            ) [ 0000000000]
bitcast_ln29_1    (bitcast          ) [ 0000000000]
tmp_6             (partselect       ) [ 0000000000]
trunc_ln29_1      (trunc            ) [ 0000000000]
icmp_ln29         (icmp             ) [ 0000000000]
icmp_ln29_1       (icmp             ) [ 0000000000]
or_ln29           (or               ) [ 0000000000]
icmp_ln29_2       (icmp             ) [ 0000000000]
icmp_ln29_3       (icmp             ) [ 0000000000]
or_ln29_1         (or               ) [ 0000000000]
and_ln29          (and              ) [ 0000000000]
tmp_7             (fcmp             ) [ 0000000000]
and_ln29_1        (and              ) [ 0000000000]
max_2             (select           ) [ 0011111111]
empty_8           (specregionend    ) [ 0000000000]
br_ln23           (br               ) [ 0011111111]
empty_9           (specregionend    ) [ 0000000000]
br_ln20           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="max_pool_out_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln36_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_out_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="f_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="r_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="r_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="phi_mul_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="phi_mul_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="max_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="max_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="mpr_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="mpr_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="mpc_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="mpc_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="max_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="max_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln10_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="f_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln13_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln13_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln13_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln13_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln16_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="shl_ln1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln20_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln20_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mpr_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="2"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln29_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mul_ln29_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln36_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln36_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="2"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_shl2_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln36_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln36_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln36_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="3"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln36_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln23_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mpc_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln23_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="j_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="2"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln29_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln29_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="1"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln29_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sub_ln29_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln29_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="4"/>
<pin id="421" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln29_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="bitcast_ln29_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln29_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="bitcast_ln29_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln29_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln29_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln29_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="23" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln29_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln29_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln29_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="23" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln29_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="and_ln29_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln29_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="max_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="0" index="2" bw="32" slack="1"/>
<pin id="515" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/8 "/>
</bind>
</comp>

<comp id="521" class="1005" name="f_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln13_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="13" slack="4"/>
<pin id="528" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln13_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="3"/>
<pin id="533" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="add_ln13_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="544" class="1005" name="r_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="549" class="1005" name="shl_ln_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="2"/>
<pin id="551" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="557" class="1005" name="c_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="562" class="1005" name="shl_ln1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="2"/>
<pin id="564" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln20_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="571" class="1005" name="mpr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="576" class="1005" name="mul_ln29_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln23_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="585" class="1005" name="mpc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv_out_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="max_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="602" class="1005" name="max_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="178"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="211"><net_src comp="166" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="114" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="205" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="124" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="124" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="124" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="124" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="146" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="135" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="135" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="135" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="158" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="158" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="158" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="183" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="183" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="183" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="285" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="154" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="142" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="320" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="326" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="366"><net_src comp="194" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="194" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="194" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="10" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="387" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="392" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="86" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="428" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="201" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="88" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="445" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="431" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="441" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="92" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="463" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="449" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="90" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="459" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="475" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="213" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="201" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="225" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="529"><net_src comp="231" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="534"><net_src comp="235" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="539"><net_src comp="239" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="547"><net_src comp="251" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="552"><net_src comp="257" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="560"><net_src comp="271" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="565"><net_src comp="277" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="570"><net_src comp="289" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="295" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="579"><net_src comp="310" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="584"><net_src comp="362" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="368" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="593"><net_src comp="107" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="598"><net_src comp="114" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="605"><net_src comp="511" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="205" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool : conv_out | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln29 : 3
		mul_ln29 : 4
		add_ln36 : 1
		p_shl2_cast : 2
		tmp_8 : 2
		zext_ln36_1 : 3
		sub_ln36 : 4
		add_ln36_1 : 5
		zext_ln36_2 : 6
		max_pool_out_addr : 7
		store_ln36 : 8
	State 6
		icmp_ln23 : 1
		mpc : 1
		zext_ln23 : 1
		j : 2
		zext_ln29_1 : 3
		add_ln29 : 4
		p_shl_cast : 5
		tmp_9 : 5
		zext_ln29_2 : 6
		sub_ln29 : 7
		add_ln29_1 : 8
		zext_ln29_3 : 9
		conv_out_addr : 10
		max : 11
	State 7
		tmp_7 : 1
	State 8
		tmp : 1
		trunc_ln29 : 1
		tmp_6 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		max_2 : 3
		empty_8 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_213     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_225      |    0    |    0    |    12   |
|          |   add_ln13_fu_239   |    0    |    0    |    15   |
|          |       r_fu_251      |    0    |    0    |    13   |
|          |       c_fu_271      |    0    |    0    |    13   |
|          |      mpr_fu_295     |    0    |    0    |    10   |
|    add   |       i_fu_301      |    0    |    0    |    15   |
|          |   add_ln36_fu_320   |    0    |    0    |    15   |
|          |  add_ln36_1_fu_352  |    0    |    0    |    11   |
|          |      mpc_fu_368     |    0    |    0    |    10   |
|          |       j_fu_378      |    0    |    0    |    15   |
|          |   add_ln29_fu_387   |    0    |    0    |    14   |
|          |  add_ln29_1_fu_418  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln10_fu_219  |    0    |    0    |    9    |
|          |   icmp_ln13_fu_245  |    0    |    0    |    9    |
|          |   icmp_ln16_fu_265  |    0    |    0    |    9    |
|          |   icmp_ln20_fu_289  |    0    |    0    |    8    |
|   icmp   |   icmp_ln23_fu_362  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_463  |    0    |    0    |    11   |
|          |  icmp_ln29_1_fu_469 |    0    |    0    |    18   |
|          |  icmp_ln29_2_fu_481 |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_487 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |     max_2_fu_511    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln29_fu_310   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln36_fu_346   |    0    |    0    |    11   |
|          |   sub_ln29_fu_412   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln29_fu_475   |    0    |    0    |    2    |
|          |   or_ln29_1_fu_493  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln29_fu_499   |    0    |    0    |    2    |
|          |  and_ln29_1_fu_505  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln13_fu_231  |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_235 |    0    |    0    |    0    |
|          |   zext_ln20_fu_285  |    0    |    0    |    0    |
|          |   zext_ln29_fu_306  |    0    |    0    |    0    |
|          |   zext_ln36_fu_316  |    0    |    0    |    0    |
|   zext   |  zext_ln36_1_fu_342 |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_357 |    0    |    0    |    0    |
|          |   zext_ln23_fu_374  |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_383 |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_408 |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_423 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_257    |    0    |    0    |    0    |
|          |    shl_ln1_fu_277   |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_326 |    0    |    0    |    0    |
|          |     tmp_8_fu_334    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_392  |    0    |    0    |    0    |
|          |     tmp_9_fu_400    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_431     |    0    |    0    |    0    |
|          |     tmp_6_fu_449    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln29_fu_441  |    0    |    0    |    0    |
|          | trunc_ln29_1_fu_459 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   582   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln13_reg_536  |    8   |
|     c_0_reg_154     |    4   |
|      c_reg_557      |    4   |
|conv_out_addr_reg_590|   12   |
|     f_0_reg_120     |    3   |
|      f_reg_521      |    3   |
|  icmp_ln20_reg_567  |    1   |
|  icmp_ln23_reg_581  |    1   |
|    max_0_reg_166    |   32   |
|    max_1_reg_201    |   32   |
|    max_2_reg_602    |   32   |
|     max_reg_595     |   32   |
|    mpc_0_reg_190    |    2   |
|     mpc_reg_585     |    2   |
|    mpr_0_reg_179    |    2   |
|     mpr_reg_571     |    2   |
|   mul_ln29_reg_576  |   10   |
|   phi_mul_reg_142   |    8   |
|     r_0_reg_131     |    4   |
|      r_reg_544      |    4   |
|   shl_ln1_reg_562   |    5   |
|    shl_ln_reg_549   |    5   |
| zext_ln13_1_reg_531 |   11   |
|  zext_ln13_reg_526  |   13   |
+---------------------+--------+
|        Total        |   232  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  12  |   24   ||    9    |
|  phi_mul_reg_142  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_154    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_166   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_213    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   582  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   298  |   627  |
+-----------+--------+--------+--------+--------+
