INFO-FLOW: Workspace C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1 opened at Sat Jul 31 14:20:36 +0800 2021
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xc7s25-csga324-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.897 sec.
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       ap_family_info -name spartan7 -data info 
Execute       add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7s25-csga324-2 
Execute         ap_part_info -name xc7s25-csga324-2 -data resources 
Execute         config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute         ap_part_info -name xc7s25-csga324-2 -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/spartan7/spartan7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7s25-csga324-2'
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.991 sec.
Execute     ap_part_info -data single -name xc7s25-csga324-2 
Execute     ap_part_info -name xc7s25-csga324-2 -data resources 
Execute     config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=0 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
Execute     config_interface -clock_enable=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=4 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=4
Execute     config_interface -m_axi_alignment_byte_size=4 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_bitwidth=1024 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
Execute     config_interface -m_axi_max_bitwidth=1024 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_read_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
Execute     config_interface -m_axi_max_read_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_write_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
Execute     config_interface -m_axi_max_write_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_min_bitwidth=8 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
Execute     config_interface -m_axi_min_bitwidth=8 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_read_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
Execute     config_interface -m_axi_num_read_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_write_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
Execute     config_interface -m_axi_num_write_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 1.219 sec.
Execute   set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xc7s25-csga324-2 -data single -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     ap_family_info -name spartan7 -data info 
Execute     add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7s25-csga324-2 
Execute       ap_part_info -name xc7s25-csga324-2 -data resources 
Execute       config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/spartan7/spartan7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_interface -clock_enable=0 -default_slave_interface none -m_axi_addr64=0 -m_axi_alignment_byte_size 4 -m_axi_auto_max_ports=0 -m_axi_latency 0 -m_axi_max_bitwidth 1024 -m_axi_max_read_burst_length 16 -m_axi_max_widen_bitwidth 0 -m_axi_max_write_burst_length 16 -m_axi_min_bitwidth 8 -m_axi_num_read_outstanding 16 -m_axi_num_write_outstanding 16 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   config_export -format ip_catalog -rtl vhdl 
Execute   source ./parallel_to_AXI/solution1/directives.tcl 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI rdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI radd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
Execute     set_directive_interface parallel_to_AXI cmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI sta 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
Execute     set_directive_interface -mode m_axi -depth 1024 -offset direct parallel_to_AXI AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
Execute     set_directive_top -name parallel_to_AXI parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
Execute     set_directive_pipeline -enable_flush parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'parallel_to_AXI/src/parallel_to_AXI.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling parallel_to_AXI/src/parallel_to_AXI.cpp as C++
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.cpp.diag.yml -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E parallel_to_AXI/src/parallel_to_AXI.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top parallel_to_AXI -name=parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/.systemc_flag -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.322 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/all.directive.json -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.541 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.579 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.err.log 
Command         ap_eval done; 0.556 sec.
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.571 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.err.log 
Command         ap_eval done; 0.299 sec.
Command       clang_tidy done; 0.301 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.err.log 
Command         ap_eval done; 0.312 sec.
Command       clang_tidy done; 0.313 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/xilinx-dataflow-lawyer.parallel_to_AXI.pp.0.cpp.diag.yml C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/xilinx-dataflow-lawyer.parallel_to_AXI.pp.0.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/xilinx-dataflow-lawyer.parallel_to_AXI.pp.0.cpp.err.log 
Command       ap_eval done; 0.328 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang-tidy.parallel_to_AXI.pp.0.cpp.err.log 
Command         ap_eval done; 0.359 sec.
Command       clang_tidy done; 0.36 sec.
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.pragma.2.cpp.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.parallel_to_AXI.pragma.2.cpp.err.log 
Command       ap_eval done; 0.326 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.g.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.0.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2020.1/win64/lib/libhlsmc++_39.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.08 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.081 sec.
Execute       run_link_or_opt -opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=parallel_to_AXI -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=parallel_to_AXI -reflow-float-conversion -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.79 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.793 sec.
Execute       run_link_or_opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libfloatconversion_39.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=parallel_to_AXI 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=parallel_to_AXI -mllvm -hls-db-dir -mllvm C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=4 -mllvm -no-unaligned-maxi-accesses=false -x ir C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.lto.bc > C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:39:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:38:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:38:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:36:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:34:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:32:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:31:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:30:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:29:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:29:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:27:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:27:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:27:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:25:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:24:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:21:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:19:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:17:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'parallel_to_AXI(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>, ap_uint<8>, ap_uint<8>*, ap_uint<32>*)' (parallel_to_AXI/src/parallel_to_AXI.cpp:15:31)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 997.711 ; gain = 900.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 997.711 ; gain = 900.051
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top parallel_to_AXI -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.0.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 997.711 ; gain = 900.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.1.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 997.711 ; gain = 900.051
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.g.1.bc to C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.1.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.106 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 997.711 ; gain = 900.051
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.2.bc -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.471 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.711 ; gain = 900.051
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.826 sec.
Command     elaborate done; 8.219 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'parallel_to_AXI' ...
Execute       ap_set_top_model parallel_to_AXI 
Execute       get_model_list parallel_to_AXI -filter all-wo-channel -topdown 
Execute       preproc_iomode -model parallel_to_AXI 
Execute       get_model_list parallel_to_AXI -filter all-wo-channel 
INFO-FLOW: Model list for configure: parallel_to_AXI
INFO-FLOW: Configuring Module : parallel_to_AXI ...
Execute       set_default_model parallel_to_AXI 
Execute       apply_spec_resource_limit parallel_to_AXI 
INFO-FLOW: Model list for preprocess: parallel_to_AXI
INFO-FLOW: Preprocessing Module: parallel_to_AXI ...
Execute       set_default_model parallel_to_AXI 
Execute       cdfg_preprocess -model parallel_to_AXI 
Execute       rtl_gen_preprocess parallel_to_AXI 
INFO-FLOW: Model list for synthesis: parallel_to_AXI
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parallel_to_AXI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parallel_to_AXI 
Execute       schedule -model parallel_to_AXI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'parallel_to_AXI'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last cycle (II = 1).
Please consider increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
WARNING: [HLS 200-871] Estimated clock period (5.807ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'parallel_to_AXI' consists of the following:	wire read on port 'AXI' (parallel_to_AXI/src/parallel_to_AXI.cpp:4) [28]  (0 ns)
	'add' operation ('add_ln324') [58]  (2.92 ns)
	blocking operation 2.89 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 10.187 seconds; current allocated memory: 191.636 MB.
Execute       syn_report -verbosereport -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.sched.adb -f 
INFO-FLOW: Finish scheduling parallel_to_AXI.
Execute       set_default_model parallel_to_AXI 
Execute       bind -model parallel_to_AXI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 192.978 MB.
Execute       syn_report -verbosereport -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.bind.adb -f 
INFO-FLOW: Finish binding parallel_to_AXI.
Execute       get_model_list parallel_to_AXI -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess parallel_to_AXI 
INFO-FLOW: Model list for RTL generation: parallel_to_AXI
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parallel_to_AXI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model parallel_to_AXI -top_prefix  -sub_prefix parallel_to_AXI_ -mg_file C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/wadd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/rdata' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/radd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/cmd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/sta' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parallel_to_AXI/AXI' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parallel_to_AXI' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'clear_flag' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parallel_to_AXI'.
Command       create_rtl_model done; 0.181 sec.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 194.066 MB.
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute       gen_rtl parallel_to_AXI -istop -style xilinx -f -lang vhdl -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/syn/vhdl/parallel_to_AXI 
Execute       gen_rtl parallel_to_AXI -istop -style xilinx -f -lang vlog -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/syn/verilog/parallel_to_AXI 
Execute       syn_report -csynth -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/syn/report/parallel_to_AXI_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/syn/report/parallel_to_AXI_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model parallel_to_AXI -f -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.adb 
Execute       gen_tb_info parallel_to_AXI -p C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI 
Execute       export_constraint_db -f -tool general -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute       syn_report -designview -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model parallel_to_AXI -o C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks parallel_to_AXI 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain parallel_to_AXI 
INFO-FLOW: Model list for RTL component generation: parallel_to_AXI
INFO-FLOW: Handling components in module [parallel_to_AXI] ... 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
INFO-FLOW: Found component parallel_to_AXI_gmem_m_axi.
INFO-FLOW: Append model parallel_to_AXI_gmem_m_axi
INFO-FLOW: Append model parallel_to_AXI
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: parallel_to_AXI_gmem_m_axi parallel_to_AXI
INFO-FLOW: To file: write model parallel_to_AXI_gmem_m_axi
INFO-FLOW: To file: write model parallel_to_AXI
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): parallel_to_AXI
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=parallel_to_AXI xml_exists=0
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute         ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Command       ap_source done; 0.204 sec.
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=16
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute       sc_get_clocks parallel_to_AXI 
Execute       source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 997.711 ; gain = 900.051
INFO: [VHDL 208-304] Generating VHDL RTL for parallel_to_AXI.
INFO: [VLOG 209-307] Generating Verilog RTL for parallel_to_AXI.
Execute       syn_report -model parallel_to_AXI -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 172.21 MHz
Command     autosyn done; 1.841 sec.
Command   csynth_design done; 10.065 sec.
Command ap_source done; 11.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1 opened at Sat Jul 31 14:20:54 +0800 2021
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xc7s25-csga324-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.885 sec.
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       ap_family_info -name spartan7 -data info 
Execute       add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7s25-csga324-2 
Execute         ap_part_info -name xc7s25-csga324-2 -data resources 
Execute         config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute         ap_part_info -name xc7s25-csga324-2 -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/spartan7/spartan7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7s25-csga324-2'
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       get_default_platform 
Command     set_part done; 1.025 sec.
Execute     ap_part_info -data single -name xc7s25-csga324-2 
Execute     ap_part_info -name xc7s25-csga324-2 -data resources 
Execute     config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=0 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
Execute     config_interface -clock_enable=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=4 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=4
Execute     config_interface -m_axi_alignment_byte_size=4 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_bitwidth=1024 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
Execute     config_interface -m_axi_max_bitwidth=1024 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_read_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
Execute     config_interface -m_axi_max_read_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_write_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
Execute     config_interface -m_axi_max_write_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_min_bitwidth=8 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
Execute     config_interface -m_axi_min_bitwidth=8 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_read_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
Execute     config_interface -m_axi_num_read_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_write_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
Execute     config_interface -m_axi_num_write_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 1.254 sec.
Execute   set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xc7s25-csga324-2 -data single -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     ap_family_info -name spartan7 -data info 
Execute     add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7s25-csga324-2 
Execute       ap_part_info -name xc7s25-csga324-2 -data resources 
Execute       config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/spartan7/spartan7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 5 -name default 
Execute   config_interface -clock_enable=0 -default_slave_interface none -m_axi_addr64=0 -m_axi_alignment_byte_size 4 -m_axi_auto_max_ports=0 -m_axi_latency 0 -m_axi_max_bitwidth 1024 -m_axi_max_read_burst_length 16 -m_axi_max_widen_bitwidth 0 -m_axi_max_write_burst_length 16 -m_axi_min_bitwidth 8 -m_axi_num_read_outstanding 16 -m_axi_num_write_outstanding 16 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   config_export -format ip_catalog -rtl vhdl 
Execute   source ./parallel_to_AXI/solution1/directives.tcl 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI rdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI radd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
Execute     set_directive_interface parallel_to_AXI cmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI sta 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
Execute     set_directive_interface -mode m_axi -depth 1024 -offset direct parallel_to_AXI AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
Execute     set_directive_top -name parallel_to_AXI parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
Execute     set_directive_pipeline -enable_flush parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
Execute   export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): parallel_to_AXI
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=parallel_to_AXI xml_exists=1
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Command     ap_source done; 0.193 sec.
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=parallel_to_AXI
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=parallel_to_AXI
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/ip/pack.bat
INFO-FLOW: Workspace C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1 opened at Sat Jul 31 14:23:01 +0800 2021
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xc7s25-csga324-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.883 sec.
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       ap_family_info -name spartan7 -data info 
Execute       add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7s25-csga324-2 
Execute         ap_part_info -name xc7s25-csga324-2 -data resources 
Execute         config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute         ap_part_info -name xc7s25-csga324-2 -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/spartan7/spartan7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7s25-csga324-2'
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.966 sec.
Execute     ap_part_info -data single -name xc7s25-csga324-2 
Execute     ap_part_info -name xc7s25-csga324-2 -data resources 
Execute     config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=0 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
Execute     config_interface -clock_enable=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=4 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=4
Execute     config_interface -m_axi_alignment_byte_size=4 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_bitwidth=1024 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
Execute     config_interface -m_axi_max_bitwidth=1024 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_read_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
Execute     config_interface -m_axi_max_read_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_write_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
Execute     config_interface -m_axi_max_write_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_min_bitwidth=8 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
Execute     config_interface -m_axi_min_bitwidth=8 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_read_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
Execute     config_interface -m_axi_num_read_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_write_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
Execute     config_interface -m_axi_num_write_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 1.141 sec.
Execute   set_part xc7s25-csga324-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xc7s25-csga324-2 -data single -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     ap_family_info -name spartan7 -data info 
Execute     add_library xilinx/spartan7/spartan7:xc7s25:-csga324:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7s25-csga324-2 
Execute       ap_part_info -name xc7s25-csga324-2 -data resources 
Execute       config_chip_info -resource {SLICE 3650} {LUT 14600} {FF 29200} {DSP 80} {BRAM 90} {URAM 0} 
Execute       ap_part_info -name xc7s25-csga324-2 -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/spartan7/spartan7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7s25-csga324-2 -data info 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_interface -clock_enable=0 -default_slave_interface none -m_axi_addr64=0 -m_axi_alignment_byte_size 4 -m_axi_auto_max_ports=0 -m_axi_latency 0 -m_axi_max_bitwidth 1024 -m_axi_max_read_burst_length 16 -m_axi_max_widen_bitwidth 0 -m_axi_max_write_burst_length 16 -m_axi_min_bitwidth 8 -m_axi_num_read_outstanding 16 -m_axi_num_write_outstanding 16 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   config_export -format ip_catalog -rtl vhdl 
Execute   source ./parallel_to_AXI/solution1/directives.tcl 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI wadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI rdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
Execute     set_directive_interface -mode ap_none parallel_to_AXI radd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
Execute     set_directive_interface parallel_to_AXI cmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
Execute     set_directive_interface -mode ap_ovld parallel_to_AXI sta 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
Execute     set_directive_interface -mode m_axi -depth 1024 -offset direct parallel_to_AXI AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
Execute     set_directive_top -name parallel_to_AXI parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
Execute     set_directive_pipeline -enable_flush parallel_to_AXI 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredwadd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredrdata 
INFO-FLOW: Setting directive 'INTERFACE' ap_none=positionBoolean0mode port=positionBooleanTextRequiredradd 
INFO-FLOW: Setting directive 'INTERFACE' port=positionBooleanTextRequiredcmd 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredsta 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=1024 port=positionBooleanTextRequiredAXI offset=direct 
INFO-FLOW: Setting directive 'TOP' name=parallel_to_AXI 
INFO-FLOW: Setting directive 'PIPELINE' enable_flush=positionBoolean1 
Execute   export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): parallel_to_AXI
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=parallel_to_AXI xml_exists=1
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Command     ap_source done; 0.251 sec.
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.compgen.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=parallel_to_AXI
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=parallel_to_AXI
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.rtl_wrap.cfg.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.constraint.tcl 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/parallel_to_AXI.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/spartan7/spartan7_fpv6.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7s25-csga324-2 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s parallel_to_AXI/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file parallel_to_AXI/solution1/impl/export.zip
Command   export_design done; 7.071 sec.
Command ap_source done; 8.36 sec.
Execute cleanup_all 
