Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 23:22:28 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                             Path #1                                                                             |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                           6.250 |                 6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                          12.565 |                 0.606 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.226(26%)                                                                                                                                                      | 0.096(16%)            |
| Net Delay                 | 6.106(74%)                                                                                               | 9.339(74%)                                                                                                                                                      | 0.510(84%)            |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                           0.083 |                -0.357 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                          -6.240 |                 5.278 |
| Timing Exception          |                                                                                                          |                                                                                                                                                                 |                       |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                         | 0% x 0%               |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                          | (0, 0)                |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                             208 |                     1 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                                    | Safely Timed          |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                              30 |                     0 |
| Routes                    |                                                                                                       20 |                                                                                                                                                              30 |                     1 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                             | clk                   |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                             | clk                   |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                            | None                  |
| BRAM                      | None                                                                                                     | None                                                                                                                                                            | None                  |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                              16 |                     1 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                          | FDRE/C                |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                          | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                         | sr_p.sr_1_11.roi[4]/C |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_11.roi[4]/D                                                                                                                                           | sr_p.sr_2_11.roi[4]/D |
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                        Path #2                                                                        |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                 6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                12.387 |                                                                                                                        9.423 |
| Logic Delay               | 2.036(26%)                                                                                               | 2.993(25%)                                                                                                                                            | 2.354(25%)                                                                                                                   |
| Net Delay                 | 6.106(74%)                                                                                               | 9.394(75%)                                                                                                                                            | 7.069(75%)                                                                                                                   |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                -0.092 |                                                                                                                       -0.144 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                -6.237 |                                                                                                                       -3.326 |
| Timing Exception          |                                                                                                          |                                                                                                                                                       |                                                                                                                              |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                               | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                   195 |                                                                                                                          143 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                    28 |                                                                                                                           23 |
| Routes                    |                                                                                                       20 |                                                                                                                                                    29 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                                          |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                  | None                                                                                                                         |
| BRAM                      | None                                                                                                     | None                                                                                                                                                  | None                                                                                                                         |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                    16 |                                                                                                                           17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                               | sr_p.sr_1_15.roi_ret_1248/C                                                                                                  |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_15.roi_ret_1248/D                                                                                                                           | sr_p.sr_2_1.pt_ret_112/D                                                                                                     |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                           Path #3                                                                          |                                          WorstPath from Dst                                         |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                      6.250 |                                                                                               6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                     12.559 |                                                                                               7.866 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.055(25%)                                                                                                                                                 | 1.964(25%)                                                                                          |
| Net Delay                 | 6.106(74%)                                                                                               | 9.504(75%)                                                                                                                                                 | 5.902(75%)                                                                                          |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                      0.082 |                                                                                              -0.430 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                     -6.235 |                                                                                              -2.054 |
| Timing Exception          |                                                                                                          |                                                                                                                                                            |                                                                                                     |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                    | 9% x 2%                                                                                             |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                     | (0, 1)                                                                                              |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                        195 |                                                                                                 112 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                               | Safely Timed                                                                                        |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                         29 |                                                                                                  18 |
| Routes                    |                                                                                                       20 |                                                                                                                                                         29 |                                                                                                  18 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                 |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                 |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                       | None                                                                                                |
| BRAM                      | None                                                                                                     | None                                                                                                                                                       | None                                                                                                |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                         16 |                                                                                                  17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                     | FDRE/C                                                                                              |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                              |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_14.sector_ret_130/C                                                                       |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_14.sector_ret_130/D                                                                                                                              | sr_p.sr_2_1.pt_ret_112/D                                                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                        Path #4                                                                        |                                                 WorstPath from Dst                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                 6.250 |                                                                                                              6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                12.243 |                                                                                                              8.825 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.142(26%)                                                                                                                                            | 2.422(28%)                                                                                                         |
| Net Delay                 | 6.106(74%)                                                                                               | 9.101(74%)                                                                                                                                            | 6.403(72%)                                                                                                         |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                -0.133 |                                                                                                             -0.188 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                -6.233 |                                                                                                             -2.771 |
| Timing Exception          |                                                                                                          |                                                                                                                                                       |                                                                                                                    |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                               | 8% x 2%                                                                                                            |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                | (0, 1)                                                                                                             |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                   190 |                                                                                                                133 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                          | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                    28 |                                                                                                                 21 |
| Routes                    |                                                                                                       20 |                                                                                                                                                    29 |                                                                                                                 21 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                                |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                                |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                  | None                                                                                                               |
| BRAM                      | None                                                                                                     | None                                                                                                                                                  | None                                                                                                               |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                    16 |                                                                                                                 17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/R                                                                                                                                                | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                               | sr_p.sr_1_13.sector_ret_74/C                                                                                       |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_13.sector_ret_74/R                                                                                                                          | sr_p.sr_2_1.pt_ret_112/D                                                                                           |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                        Path #5                                                                        |                                            WorstPath from Dst                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                 6.250 |                                                                                                    6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                12.243 |                                                                                                    8.592 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.142(26%)                                                                                                                                            | 2.361(28%)                                                                                               |
| Net Delay                 | 6.106(74%)                                                                                               | 9.101(74%)                                                                                                                                            | 6.231(72%)                                                                                               |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                -0.133 |                                                                                                   -0.188 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                -6.233 |                                                                                                   -2.538 |
| Timing Exception          |                                                                                                          |                                                                                                                                                       |                                                                                                          |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                               | 8% x 2%                                                                                                  |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                | (0, 1)                                                                                                   |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                   190 |                                                                                                      121 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                          | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                    28 |                                                                                                       19 |
| Routes                    |                                                                                                       20 |                                                                                                                                                    29 |                                                                                                       19 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                      |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                   | clk                                                                                                      |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                  | None                                                                                                     |
| BRAM                      | None                                                                                                     | None                                                                                                                                                  | None                                                                                                     |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                    16 |                                                                                                       17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                     0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/R                                                                                                                                                | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                               | sr_p.sr_1_13.sector_ret_74_1/C                                                                           |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_13.sector_ret_74_1/R                                                                                                                        | sr_p.sr_2_1.pt_ret_112/D                                                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                           Path #6                                                                          |                                               WorstPath from Dst                                              |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                      6.250 |                                                                                                         6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                     12.402 |                                                                                                         8.343 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.247(27%)                                                                                                                                                 | 2.080(25%)                                                                                                    |
| Net Delay                 | 6.106(74%)                                                                                               | 9.155(73%)                                                                                                                                                 | 6.263(75%)                                                                                                    |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                     -0.071 |                                                                                                        -0.251 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                     -6.231 |                                                                                                        -2.352 |
| Timing Exception          |                                                                                                          |                                                                                                                                                            |                                                                                                               |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                    | 6% x 2%                                                                                                       |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                        |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                        196 |                                                                                                           133 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                               | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                         29 |                                                                                                            20 |
| Routes                    |                                                                                                       20 |                                                                                                                                                         29 |                                                                                                            20 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 FDRE | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                           |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                           |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                       | None                                                                                                          |
| BRAM                      | None                                                                                                     | None                                                                                                                                                       | None                                                                                                          |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                         16 |                                                                                                            17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_15.sector_ret_1294_1/C                                                                              |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_15.sector_ret_1294_1/D                                                                                                                           | sr_p.sr_2_1.pt_ret_112/D                                                                                      |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                           Path #7                                                                          |    WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                      6.250 |                    6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                     12.545 |                    0.657 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.172(26%)                                                                                                                                                 | 0.093(15%)               |
| Net Delay                 | 6.106(74%)                                                                                               | 9.373(74%)                                                                                                                                                 | 0.564(85%)               |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                      0.074 |                   -0.246 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                     -6.229 |                    5.339 |
| Timing Exception          |                                                                                                          |                                                                                                                                                            |                          |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                    | 0% x 0%                  |
| Clock Region Distance     | (0, 1)                                                                                                   | (1, 1)                                                                                                                                                     | (0, 0)                   |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                        204 |                        1 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                               | Safely Timed             |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                         29 |                        0 |
| Routes                    |                                                                                                       20 |                                                                                                                                                         29 |                        1 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                        | clk                      |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                        | clk                      |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                       | None                     |
| BRAM                      | None                                                                                                     | None                                                                                                                                                       | None                     |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                         16 |                        1 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                          0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                     | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                     | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_11.sector[2]/C |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_11.sector[2]/D                                                                                                                                   | sr_p.sr_2_11.sector[2]/D |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                      Path #8                                                                     |                                            WorstPath from Dst                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                            6.250 |                                                                                                    6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                           12.332 |                                                                                                    8.191 |
| Logic Delay               | 2.036(26%)                                                                                               | 2.877(24%)                                                                                                                                       | 1.847(23%)                                                                                               |
| Net Delay                 | 6.106(74%)                                                                                               | 9.455(76%)                                                                                                                                       | 6.344(77%)                                                                                               |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                           -0.134 |                                                                                                   -0.177 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                           -6.224 |                                                                                                   -2.126 |
| Timing Exception          |                                                                                                          |                                                                                                                                                  |                                                                                                          |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                          | 7% x 2%                                                                                                  |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                           | (0, 1)                                                                                                   |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                              194 |                                                                                                      118 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                     | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                       19 |                                                                                                                                               27 |                                                                                                       19 |
| Routes                    |                                                                                                       20 |                                                                                                                                               28 |                                                                                                       19 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                              | clk                                                                                                      |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                              | clk                                                                                                      |
| DSP Block                 | None                                                                                                     | None                                                                                                                                             | None                                                                                                     |
| BRAM                      | None                                                                                                     | None                                                                                                                                             | None                                                                                                     |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                               16 |                                                                                                       17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                          | sr_p.sr_1_15.sector_ret_1105/C                                                                           |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_15.sector_ret_1105/D                                                                                                                   | sr_p.sr_2_1.pt_ret_112/D                                                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                             Path #9                                                                             |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                           6.250 |                 6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                          12.546 |                 0.623 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.129(25%)                                                                                                                                                      | 0.096(16%)            |
| Net Delay                 | 6.106(74%)                                                                                               | 9.417(75%)                                                                                                                                                      | 0.527(84%)            |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                           0.083 |                -0.229 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                          -6.221 |                 5.390 |
| Timing Exception          |                                                                                                          |                                                                                                                                                                 |                       |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                         | 1% x 0%               |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                          | (0, 0)                |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                             204 |                     1 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                                    | Safely Timed          |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                              30 |                     0 |
| Routes                    |                                                                                                       20 |                                                                                                                                                              30 |                     1 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                             | clk                   |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                             | clk                   |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                            | None                  |
| BRAM                      | None                                                                                                     | None                                                                                                                                                            | None                  |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                              16 |                     1 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                               0 |                     0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                          | FDRE/C                |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                          | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                         | sr_p.sr_1_11.roi[5]/C |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_11.roi[5]/D                                                                                                                                           | sr_p.sr_2_11.roi[5]/D |
+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                          Path #10                                                                          |                                            WorstPath from Dst                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                                      6.250 |                                                                                                    6.250 |
| Path Delay                |                                                                                                    8.142 |                                                                                                                                                     12.332 |                                                                                                    8.557 |
| Logic Delay               | 2.036(26%)                                                                                               | 3.264(27%)                                                                                                                                                 | 2.311(28%)                                                                                               |
| Net Delay                 | 6.106(74%)                                                                                               | 9.068(73%)                                                                                                                                                 | 6.246(72%)                                                                                               |
| Clock Skew                |                                                                                                   -0.405 |                                                                                                                                                     -0.128 |                                                                                                   -0.190 |
| Slack                     |                                                                                                   -2.305 |                                                                                                                                                     -6.218 |                                                                                                   -2.505 |
| Timing Exception          |                                                                                                          |                                                                                                                                                            |                                                                                                          |
| Bounding Box Size         | 8% x 2%                                                                                                  | 8% x 3%                                                                                                                                                    | 8% x 2%                                                                                                  |
| Clock Region Distance     | (0, 1)                                                                                                   | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                   |
| Cumulative Fanout         |                                                                                                      142 |                                                                                                                                                        190 |                                                                                                      121 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                                               | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                       19 |                                                                                                                                                         29 |                                                                                                       19 |
| Routes                    |                                                                                                       20 |                                                                                                                                                         29 |                                                                                                       19 |
| Logical Path              | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                      |
| End Point Clock           | clk                                                                                                      | clk                                                                                                                                                        | clk                                                                                                      |
| DSP Block                 | None                                                                                                     | None                                                                                                                                                       | None                                                                                                     |
| BRAM                      | None                                                                                                     | None                                                                                                                                                       | None                                                                                                     |
| IO Crossings              |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| High Fanout               |                                                                                                       17 |                                                                                                                                                         16 |                                                                                                       17 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                                          0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_165/C                                                                               | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_13.sector_ret_43_1/C                                                                           |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                                  | sr_p.sr_1_13.sector_ret_43_1/D                                                                                                                             | sr_p.sr_2_1.pt_ret_112/D                                                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 |  3 |  4 | 5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |  20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 239 | 24 | 22 | 19 | 9 | 10 | 19 | 7 | 13 | 10 | 10 |  8 | 21 | 15 |  4 |  8 | 24 | 29 | 51 | 111 | 39 | 25 |  1 | 16 |  3 | 40 | 97 | 69 | 45 | 11 |  1 |
+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.46 |           3.46 |           11540 | 0(0.0%) | 74(1.1%) | 227(3.5%) | 681(10.6%) | 1530(23.8%) | 3925(61.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq160retfan16_rev_1 | 0.83 |           4.76 |            7523 | 0(0.0%) | 74(1.2%) | 227(3.6%) |  596(9.4%) | 1530(24.1%) | 3925(61.8%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3588 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |             Congestion Window             |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       108% | (CLE_CLE_M_DECAP_FT_X57Y479,CLEM_X61Y486) | wrapper(100%) |            0% |       5.46354 | 99%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       103% | (CLEM_X60Y478,CLEM_X64Y485)               | wrapper(100%) |            0% |       5.40848 | 97%          | 0%         |  11% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                3 |       112% | (CLEM_X60Y457,CLEM_X64Y464)               | wrapper(100%) |            0% |       5.20759 | 96%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       100% | (CLEM_X60Y457,CLEM_X64Y464)               | wrapper(100%) |            0% |       5.20759 | 96%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.038% | (CLEM_X60Y460,CLEM_X63Y467)   | wrapper(100%) |            0% |       5.35938 | 99%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                4 |           0.122% | (CLEM_X56Y468,CLEM_X63Y483)   | wrapper(100%) |            0% |       5.27344 | 97%          | 0%         |   4% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.114% | (CLEM_X56Y472,CLEM_X63Y487)   | wrapper(100%) |            0% |       5.30327 | 97%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.126% | (CLEM_X56Y454,CLEM_X63Y469)   | wrapper(100%) |            0% |       5.06037 | 93%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.008% | (CLEM_X66Y459,CLEL_R_X68Y462) | wrapper(100%) |            0% |       5.24375 | 92%          | 0%         |   7% |   0% | 0%   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.005% | (CLEM_X63Y472,CLEM_X63Y474)   | wrapper(100%) |            0% |       4.79167 | 83%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.006% | (CLEM_X61Y485,CLEM_X63Y487)   | wrapper(100%) |            0% |       5.08333 | 95%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.139% | (CLEM_X56Y455,CLEM_X63Y470)   | wrapper(100%) |            0% |        5.1733 | 95%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.250% | (CLEM_X51Y457,CLEM_X66Y488)   | wrapper(100%) |            0% |       3.81182 | 69%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.244% | (CLEM_X51Y461,CLEM_X66Y492)   | wrapper(100%) |            0% |       3.49915 | 63%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.279% | (CLEM_X52Y451,CLEM_X67Y482)   | wrapper(100%) |            0% |       3.85726 | 70%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        85% | (CLEM_X59Y483,CLEM_X59Y483) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X60Y480,CLEM_X60Y480) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X58Y479,CLEM_X58Y479) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X57Y471,CLEM_X57Y471) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y467 | 379             | 448          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X64Y464   | 380             | 451          | 55%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y466 | 379             | 449          | 54%                  | wrapper(100%) | Y                   |
| CLEM_X64Y467   | 380             | 448          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X64Y466   | 380             | 449          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X67Y478   | 393             | 437          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X64Y463   | 380             | 452          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X64Y465   | 380             | 450          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X67Y479   | 393             | 436          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X65Y466   | 384             | 449          | 52%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y483   | 368             | 431          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y482 | 365             | 432          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y483 | 365             | 431          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X61Y484   | 368             | 430          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y467   | 384             | 448          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X64Y463   | 380             | 452          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y483 | 374             | 431          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y481 | 365             | 433          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X64Y467   | 380             | 448          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X61Y481   | 368             | 433          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


