// Seed: 511795511
module module_0 (
    output tri1 id_0
    , id_24,
    output tri id_1,
    input wand id_2,
    input supply1 id_3,
    input wire id_4,
    input tri0 id_5,
    output supply0 id_6,
    output wire id_7,
    output wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    output wire id_15,
    output tri0 id_16,
    output wand id_17,
    output wand id_18
    , id_25,
    output tri0 id_19,
    input wor id_20,
    input supply0 id_21,
    input supply1 id_22
);
  wire id_26;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    output logic id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9
    , id_14,
    input tri0 id_10
    , id_15,
    input supply0 id_11
    , id_16,
    output wor id_12
);
  assign id_14 = 1;
  if (1) begin : LABEL_0
    for (id_17 = id_0; id_8; id_6 = id_14) begin : LABEL_1
    end
  end
  assign id_12 = id_7;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_2,
      id_5,
      id_5,
      id_3,
      id_12,
      id_12,
      id_12,
      id_11,
      id_3,
      id_1,
      id_9,
      id_10,
      id_2,
      id_1,
      id_12,
      id_12,
      id_1,
      id_12,
      id_3,
      id_7,
      id_8
  );
  assign modCall_1.id_16 = 0;
  assign id_14 = id_8;
  wire  id_18;
  logic id_19 = 1'd0;
endmodule
