Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9598
gpu_sim_insn = 6008832
gpu_ipc =     626.0504
gpu_tot_sim_cycle = 9598
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     626.0504
gpu_tot_issued_cta = 256
gpu_occupancy = 85.0812% 
gpu_tot_occupancy = 85.0812% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2936
partiton_level_parallism_total  =       2.2936
partiton_level_parallism_util =       9.9837
partiton_level_parallism_util_total  =       9.9837
L2_BW  =      88.0743 GB/Sec
L2_BW_total  =      88.0743 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 401
	L1D_cache_core[1]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 446
	L1D_cache_core[2]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 317
	L1D_cache_core[3]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 463
	L1D_cache_core[4]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 367
	L1D_cache_core[5]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 400
	L1D_cache_core[6]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 370
	L1D_cache_core[7]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 494
	L1D_cache_core[8]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 402
	L1D_cache_core[9]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 362
	L1D_cache_core[10]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 300
	L1D_cache_core[11]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 452
	L1D_cache_core[12]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 415
	L1D_cache_core[13]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 511
	L1D_cache_core[14]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 401
	L1D_cache_core[15]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 440
	L1D_cache_core[16]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 386
	L1D_cache_core[17]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 486
	L1D_cache_core[18]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 417
	L1D_cache_core[19]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 291
	L1D_cache_core[20]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 380
	L1D_cache_core[21]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 444
	L1D_cache_core[22]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 368
	L1D_cache_core[23]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 461
	L1D_cache_core[24]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 370
	L1D_cache_core[25]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 360
	L1D_cache_core[26]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 255
	L1D_cache_core[27]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 415
	L1D_cache_core[28]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 456
	L1D_cache_core[29]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 492
	L1D_cache_core[30]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 358
	L1D_cache_core[31]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 350
	L1D_cache_core[32]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 321
	L1D_cache_core[33]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 461
	L1D_cache_core[34]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 370
	L1D_cache_core[35]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 416
	L1D_cache_core[36]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 379
	L1D_cache_core[37]: Access = 784, Miss = 318, Miss_rate = 0.406, Pending_hits = 93, Reservation_fails = 386
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 10238
	L1D_total_cache_miss_rate = 0.4081
	L1D_total_cache_pending_hits = 3069
	L1D_total_cache_reservation_fails = 15163
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3069
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9418
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5745
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9726
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208329	W0_Idle:46295	W0_Scoreboard:154300	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77808 {8:9726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389040 {40:9726,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1149 
max_icnt2mem_latency = 325 
maxmrqlatency = 73 
max_icnt2sh_latency = 50 
averagemflatency = 515 
avg_icnt2mem_latency = 100 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 5 
mrq_lat_table:3908 	549 	746 	1200 	1846 	946 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5984 	6304 	8023 	1703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9006 	7065 	5418 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11628 	5214 	3433 	1533 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352         0         0         0         0         0         0 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384         0         0         0         0         0         0 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355         0         0         0         0         0         0 
dram[3]:      5234      5234      5944      5936      6009      6020      6285      6297      6339      6342         0         0         0         0         0         0 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367         0         0         0         0         0         0 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364         0         0         0         0         0         0 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394         0         0         0         0         0         0 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366         0         0         0         0         0         0 
dram[8]:      5227      5227      5959      5962      6028      6015      6078      6079      8553      8561         0         0         0         0         0         0 
dram[9]:      5227      5227      5941      5973      6032      6038      6095      6093      8557      8562         0         0         0         0         0         0 
dram[10]:      5227      5227      5949      5945      6014      6020      6097      6091      6398      6398         0         0         0         0         0         0 
dram[11]:      5227      5227      5936      5946      6035      6042      6294      6309      6404      8549         0         0         0         0         0         0 
dram[12]:      5227      5227      5945      5938      6013      6012      6091      6097      6375      6373         0         0         0         0         0         0 
dram[13]:      5227      5227      5946      5946      6016      6013      6090      6081      6387      6365         0         0         0         0         0         0 
dram[14]:      5227      5227      5953      5958      6028      6034      6078      6075      6353      6357         0         0         0         0         0         0 
dram[15]:      5227      5227      5951      5951      6006      6004      6078      6080      6357      6401         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        984       971      1080      1117      1304      1263      1452      1433      1606      1557    none      none      none      none      none      none  
dram[1]:        986       986      1063      1103      1278      1273      1429      1427      1515      1527    none      none      none      none      none      none  
dram[2]:        960      1014      1048      1071      1281      1268      1423      1428      1615      1630    none      none      none      none      none      none  
dram[3]:        966       981      1038      1072      1263      1258      1429      1422      1582      1570    none      none      none      none      none      none  
dram[4]:        954      1003      1063      1064      1256      1259      1416      1442      1555      1531    none      none      none      none      none      none  
dram[5]:        944       997      1120      1085      1253      1235      1424      1436      1564      1541    none      none      none      none      none      none  
dram[6]:        959      1014      1077      1084      1269      1283      1419      1439      1552      1664    none      none      none      none      none      none  
dram[7]:        966      1014      1036      1055      1301      1285      1430      1443      1596      1635    none      none      none      none      none      none  
dram[8]:        999       985      1122      1073      1227      1246      1387      1396      1434      1472    none      none      none      none      none      none  
dram[9]:        985       990      1104      1081      1208      1244      1417      1408      1476      1501    none      none      none      none      none      none  
dram[10]:       1002       959      1082      1030      1239      1259      1439      1438      1653      1741    none      none      none      none      none      none  
dram[11]:        965       968      1055      1029      1243      1254      1419      1422      1645      1664    none      none      none      none      none      none  
dram[12]:       1019       954      1065      1072      1254      1268      1379      1390      1500      1486    none      none      none      none      none      none  
dram[13]:       1026       956      1081      1075      1231      1277      1377      1379      1487      1466    none      none      none      none      none      none  
dram[14]:        992       957      1087      1098      1264      1262      1431      1394      1370      1359    none      none      none      none      none      none  
dram[15]:        988       961      1095      1083      1275      1228      1450      1411      1379      1377    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        739       748      1124       937      1104      1117      1124      1116      1017      1027         0         0         0         0         0         0
dram[1]:        734       739      1127      1075      1117      1118      1110      1109      1018      1038         0         0         0         0         0         0
dram[2]:        738       731      1093      1078      1124      1116      1121      1115      1096      1019         0         0         0         0         0         0
dram[3]:        738       724      1104      1116      1107      1105      1123      1114      1003      1020         0         0         0         0         0         0
dram[4]:        751       750      1074      1051      1104      1100      1134      1121      1068      1074         0         0         0         0         0         0
dram[5]:        748       743      1108      1037      1107      1090      1135      1119      1051      1062         0         0         0         0         0         0
dram[6]:        733       737      1125      1071      1124      1106      1142      1111      1080      1080         0         0         0         0         0         0
dram[7]:        738       732       992      1115      1107      1120      1119      1130      1077      1075         0         0         0         0         0         0
dram[8]:        740       745      1137      1122      1129      1127      1126      1121       661       665         0         0         0         0         0         0
dram[9]:        734       729      1114      1144      1137      1143      1123      1117       670       670         0         0         0         0         0         0
dram[10]:        753       743       819      1027      1143      1149      1114      1124      1069      1055         0         0         0         0         0         0
dram[11]:        728       749       793      1050      1110      1112      1119      1115      1036       658         0         0         0         0         0         0
dram[12]:        741       731      1046      1085      1105      1120      1118      1116      1053      1045         0         0         0         0         0         0
dram[13]:        720       726      1097      1085      1106      1097      1119      1110      1047      1047         0         0         0         0         0         0
dram[14]:        742       738      1041      1116      1118      1124      1125      1112      1015      1027         0         0         0         0         0         0
dram[15]:        726       743      1121      1102      1098      1120      1122      1112      1052      1053         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55407 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4786 dram_eff=0.1204
bk0: 64a 55139i bk1: 64a 55149i bk2: 64a 55065i bk3: 64a 54989i bk4: 64a 55382i bk5: 64a 55320i bk6: 64a 54940i bk7: 64a 55174i bk8: 32a 55554i bk9: 32a 55522i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.427773
Bank_Level_Parallism_Col = 2.407004
Bank_Level_Parallism_Ready = 1.050347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.273690 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2823 
Wasted_Row = 0 
Idle = 52592 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5932 
rwq = 0 
CCDLc_limit_alone = 5932 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55407 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010430 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.882785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.882785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55407 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4625 dram_eff=0.1245
bk0: 64a 55193i bk1: 64a 55091i bk2: 64a 55047i bk3: 64a 55042i bk4: 64a 55472i bk5: 64a 55519i bk6: 64a 55093i bk7: 64a 55018i bk8: 32a 55595i bk9: 32a 55565i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.564848
Bank_Level_Parallism_Col = 2.550507
Bank_Level_Parallism_Ready = 1.059028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.348807 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2485 
Wasted_Row = 0 
Idle = 52930 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5618 
rwq = 0 
CCDLc_limit_alone = 5618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55407 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010430 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.703220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.70322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55405 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4560 dram_eff=0.1263
bk0: 64a 55178i bk1: 64a 55127i bk2: 64a 54989i bk3: 64a 55033i bk4: 64a 55368i bk5: 64a 55545i bk6: 64a 55093i bk7: 64a 55109i bk8: 32a 55546i bk9: 32a 55638i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.556098
Bank_Level_Parallism_Col = 2.543443
Bank_Level_Parallism_Ready = 1.059028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.411975 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2499 
Wasted_Row = 0 
Idle = 52916 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5518 
rwq = 0 
CCDLc_limit_alone = 5518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55405 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.707435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.707435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55405 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4760 dram_eff=0.121
bk0: 64a 55236i bk1: 64a 55172i bk2: 64a 55023i bk3: 64a 55083i bk4: 64a 55432i bk5: 64a 55359i bk6: 64a 55021i bk7: 64a 55028i bk8: 32a 55709i bk9: 32a 55708i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.515487
Bank_Level_Parallism_Col = 2.501958
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.405679 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2491 
Wasted_Row = 0 
Idle = 52924 

BW Util Bottlenecks: 
RCDc_limit = 870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5306 
rwq = 0 
CCDLc_limit_alone = 5306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55405 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.615724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.615724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55406 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4316 dram_eff=0.1335
bk0: 64a 55154i bk1: 64a 55079i bk2: 64a 55027i bk3: 64a 55052i bk4: 64a 55379i bk5: 64a 55448i bk6: 64a 55024i bk7: 64a 54989i bk8: 32a 55608i bk9: 32a 55582i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.583756
Bank_Level_Parallism_Col = 2.562222
Bank_Level_Parallism_Ready = 1.029514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.456825 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2576 
Wasted_Row = 0 
Idle = 52839 

BW Util Bottlenecks: 
RCDc_limit = 854 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5779 
rwq = 0 
CCDLc_limit_alone = 5779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55406 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010448 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001709 
queue_avg = 0.692468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.692468
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55407 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4874 dram_eff=0.1182
bk0: 64a 55151i bk1: 64a 55105i bk2: 64a 54990i bk3: 64a 55057i bk4: 64a 55440i bk5: 64a 55420i bk6: 64a 55008i bk7: 64a 55064i bk8: 32a 55663i bk9: 32a 55695i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.468105
Bank_Level_Parallism_Col = 2.450563
Bank_Level_Parallism_Ready = 1.043403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.346370 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2622 
Wasted_Row = 0 
Idle = 52793 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5582 
rwq = 0 
CCDLc_limit_alone = 5582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55407 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010430 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.781858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.781858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55405 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=5035 dram_eff=0.1144
bk0: 64a 55130i bk1: 64a 55160i bk2: 64a 55046i bk3: 64a 54966i bk4: 64a 55421i bk5: 64a 55330i bk6: 64a 55179i bk7: 64a 55102i bk8: 32a 55563i bk9: 32a 55631i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.340588
Bank_Level_Parallism_Col = 2.318917
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.236540 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2824 
Wasted_Row = 0 
Idle = 52591 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5618 
rwq = 0 
CCDLc_limit_alone = 5618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55405 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.800897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.800897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55406 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01029
n_activity=4776 dram_eff=0.1206
bk0: 64a 55129i bk1: 64a 55088i bk2: 64a 55024i bk3: 64a 55037i bk4: 64a 55311i bk5: 64a 55196i bk6: 64a 55133i bk7: 64a 55140i bk8: 32a 55563i bk9: 32a 55544i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.511621
Bank_Level_Parallism_Col = 2.502417
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.219637 

BW Util details:
bwutil = 0.010287 
total_CMD = 55991 
util_bw = 576 
Wasted_Col = 2737 
Wasted_Row = 0 
Idle = 52678 

BW Util Bottlenecks: 
RCDc_limit = 836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6068 
rwq = 0 
CCDLc_limit_alone = 6068 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55406 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010287 
Either_Row_CoL_Bus_Util = 0.010448 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001709 
queue_avg = 0.825222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.825222
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55410 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0102
n_activity=4784 dram_eff=0.1194
bk0: 60a 55180i bk1: 60a 55151i bk2: 64a 54982i bk3: 64a 55019i bk4: 64a 55429i bk5: 64a 55430i bk6: 64a 55058i bk7: 64a 54998i bk8: 35a 55615i bk9: 32a 55638i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.457204
Bank_Level_Parallism_Col = 2.437153
Bank_Level_Parallism_Ready = 1.073555
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.252927 

BW Util details:
bwutil = 0.010198 
total_CMD = 55991 
util_bw = 571 
Wasted_Col = 2677 
Wasted_Row = 0 
Idle = 52743 

BW Util Bottlenecks: 
RCDc_limit = 869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5616 
rwq = 0 
CCDLc_limit_alone = 5616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55410 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010198 
Either_Row_CoL_Bus_Util = 0.010377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.669179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.669179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55414 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01014
n_activity=4836 dram_eff=0.1175
bk0: 60a 55207i bk1: 60a 55212i bk2: 64a 55149i bk3: 64a 55026i bk4: 64a 55562i bk5: 64a 55438i bk6: 64a 55056i bk7: 64a 55038i bk8: 32a 55630i bk9: 32a 55648i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.247756
Bank_Level_Parallism_Col = 2.232036
Bank_Level_Parallism_Ready = 1.054577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116467 

BW Util details:
bwutil = 0.010144 
total_CMD = 55991 
util_bw = 568 
Wasted_Col = 2774 
Wasted_Row = 0 
Idle = 52649 

BW Util Bottlenecks: 
RCDc_limit = 879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5271 
rwq = 0 
CCDLc_limit_alone = 5271 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55414 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010144 
Either_Row_CoL_Bus_Util = 0.010305 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001733 
queue_avg = 0.486453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.486453
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55413 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01014
n_activity=4621 dram_eff=0.1229
bk0: 60a 55242i bk1: 60a 55217i bk2: 64a 54988i bk3: 64a 54977i bk4: 64a 55522i bk5: 64a 55550i bk6: 64a 55196i bk7: 64a 55282i bk8: 32a 55621i bk9: 32a 55618i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.392951
Bank_Level_Parallism_Col = 2.370017
Bank_Level_Parallism_Ready = 1.052817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.223064 

BW Util details:
bwutil = 0.010144 
total_CMD = 55991 
util_bw = 568 
Wasted_Col = 2468 
Wasted_Row = 0 
Idle = 52955 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5164 
rwq = 0 
CCDLc_limit_alone = 5164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55413 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010144 
Either_Row_CoL_Bus_Util = 0.010323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.563591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.563591
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55414 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01016
n_activity=4782 dram_eff=0.119
bk0: 61a 55191i bk1: 60a 55147i bk2: 64a 55010i bk3: 64a 55041i bk4: 64a 55301i bk5: 64a 55453i bk6: 64a 55252i bk7: 64a 55017i bk8: 32a 55659i bk9: 32a 55662i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.358709
Bank_Level_Parallism_Col = 2.349284
Bank_Level_Parallism_Ready = 1.012302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.344102 

BW Util details:
bwutil = 0.010162 
total_CMD = 55991 
util_bw = 569 
Wasted_Col = 2715 
Wasted_Row = 0 
Idle = 52707 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5293 
rwq = 0 
CCDLc_limit_alone = 5293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55414 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010162 
Either_Row_CoL_Bus_Util = 0.010305 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003466 
queue_avg = 0.699720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.69972
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55398 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01043
n_activity=4722 dram_eff=0.1237
bk0: 64a 55165i bk1: 64a 55077i bk2: 64a 55050i bk3: 64a 55158i bk4: 64a 55444i bk5: 64a 55517i bk6: 64a 55043i bk7: 64a 55068i bk8: 36a 55592i bk9: 36a 55636i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.432161
Bank_Level_Parallism_Col = 2.407791
Bank_Level_Parallism_Ready = 1.051370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.335532 

BW Util details:
bwutil = 0.010430 
total_CMD = 55991 
util_bw = 584 
Wasted_Col = 2600 
Wasted_Row = 0 
Idle = 52807 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5440 
rwq = 0 
CCDLc_limit_alone = 5440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55398 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010430 
Either_Row_CoL_Bus_Util = 0.010591 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001686 
queue_avg = 0.403261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.403261
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55397 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01043
n_activity=4619 dram_eff=0.1264
bk0: 64a 55147i bk1: 64a 55100i bk2: 64a 55033i bk3: 64a 55056i bk4: 64a 55392i bk5: 64a 55531i bk6: 64a 55048i bk7: 64a 55064i bk8: 36a 55599i bk9: 36a 55615i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.492594
Bank_Level_Parallism_Col = 2.468789
Bank_Level_Parallism_Ready = 1.054795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.334489 

BW Util details:
bwutil = 0.010430 
total_CMD = 55991 
util_bw = 584 
Wasted_Col = 2589 
Wasted_Row = 0 
Idle = 52818 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5619 
rwq = 0 
CCDLc_limit_alone = 5619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55397 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010430 
Either_Row_CoL_Bus_Util = 0.010609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.583129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.583129
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55398 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01043
n_activity=4751 dram_eff=0.1229
bk0: 64a 55148i bk1: 64a 55101i bk2: 64a 55081i bk3: 64a 55067i bk4: 64a 55337i bk5: 64a 55288i bk6: 64a 55348i bk7: 64a 55056i bk8: 36a 55636i bk9: 36a 55642i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.527580
Bank_Level_Parallism_Col = 2.511364
Bank_Level_Parallism_Ready = 1.061644
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.349351 

BW Util details:
bwutil = 0.010430 
total_CMD = 55991 
util_bw = 584 
Wasted_Col = 2498 
Wasted_Row = 0 
Idle = 52909 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5482 
rwq = 0 
CCDLc_limit_alone = 5482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55398 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010430 
Either_Row_CoL_Bus_Util = 0.010591 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001686 
queue_avg = 0.621278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.621278
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55991 n_nop=55400 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01039
n_activity=4793 dram_eff=0.1214
bk0: 62a 55221i bk1: 64a 55137i bk2: 64a 55041i bk3: 64a 55022i bk4: 64a 55504i bk5: 64a 55369i bk6: 64a 55182i bk7: 64a 54987i bk8: 36a 55615i bk9: 36a 55634i bk10: 0a 55991i bk11: 0a 55991i bk12: 0a 55991i bk13: 0a 55991i bk14: 0a 55991i bk15: 0a 55991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.421413
Bank_Level_Parallism_Col = 2.391155
Bank_Level_Parallism_Ready = 1.037801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.220181 

BW Util details:
bwutil = 0.010395 
total_CMD = 55991 
util_bw = 582 
Wasted_Col = 2631 
Wasted_Row = 0 
Idle = 52778 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5669 
rwq = 0 
CCDLc_limit_alone = 5669 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55991 
n_nop = 55400 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010395 
Either_Row_CoL_Bus_Util = 0.010555 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001692 
queue_avg = 0.586826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.586826

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 19, Reservation_fails = 172
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 20, Reservation_fails = 161
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 14, Reservation_fails = 30
L2_cache_bank[5]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 157
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 28
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 159
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 165
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 684, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 150
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 16, Reservation_fails = 169
L2_cache_bank[14]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 17, Reservation_fails = 168
L2_cache_bank[15]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 300, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 162
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 155
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 20, Reservation_fails = 22
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 142
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 18, Reservation_fails = 157
L2_cache_bank[23]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 139
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 32
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 143
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 21
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 160
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 159
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 27
L2_total_cache_accesses = 22014
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 508
L2_total_cache_reservation_fails = 2703
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 508
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=22014
icnt_total_pkts_simt_to_mem=22014
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22014
Req_Network_cycles = 9598
Req_Network_injected_packets_per_cycle =       2.2936 
Req_Network_conflicts_per_cycle =       1.2916
Req_Network_conflicts_per_cycle_util =       5.6222
Req_Bank_Level_Parallism =       9.9837
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.3976
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0717

Reply_Network_injected_packets_num = 22014
Reply_Network_cycles = 9598
Reply_Network_injected_packets_per_cycle =        2.2936
Reply_Network_conflicts_per_cycle =        1.4263
Reply_Network_conflicts_per_cycle_util =       5.7691
Reply_Bank_Level_Parallism =       9.2769
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2814
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0604
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 2399 (cycle/sec)
gpgpu_silicon_slowdown = 500208x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 17129
gpu_sim_insn = 2818400
gpu_ipc =     164.5397
gpu_tot_sim_cycle = 26727
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     330.2740
gpu_tot_issued_cta = 512
gpu_occupancy = 91.8368% 
gpu_tot_occupancy = 89.6815% 
max_total_param_size = 0
gpu_stall_dramfull = 480
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2927
partiton_level_parallism_total  =       2.2930
partiton_level_parallism_util =       4.5353
partiton_level_parallism_util_total  =       5.6411
L2_BW  =      88.0382 GB/Sec
L2_BW_total  =      88.0512 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1040
	L1D_cache_core[1]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 313, Reservation_fails = 2139
	L1D_cache_core[2]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 1565
	L1D_cache_core[3]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1308
	L1D_cache_core[4]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 326, Reservation_fails = 1768
	L1D_cache_core[5]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 337, Reservation_fails = 2186
	L1D_cache_core[6]: Access = 3196, Miss = 977, Miss_rate = 0.306, Pending_hits = 392, Reservation_fails = 1317
	L1D_cache_core[7]: Access = 3000, Miss = 897, Miss_rate = 0.299, Pending_hits = 366, Reservation_fails = 1269
	L1D_cache_core[8]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 312, Reservation_fails = 1099
	L1D_cache_core[9]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 1060
	L1D_cache_core[10]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 954
	L1D_cache_core[11]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 313, Reservation_fails = 2383
	L1D_cache_core[12]: Access = 3366, Miss = 1010, Miss_rate = 0.300, Pending_hits = 398, Reservation_fails = 1453
	L1D_cache_core[13]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 325, Reservation_fails = 1472
	L1D_cache_core[14]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 338, Reservation_fails = 1041
	L1D_cache_core[15]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1042
	L1D_cache_core[16]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1026
	L1D_cache_core[17]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 1253
	L1D_cache_core[18]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 1162
	L1D_cache_core[19]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 1192
	L1D_cache_core[20]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 338, Reservation_fails = 1182
	L1D_cache_core[21]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 1417
	L1D_cache_core[22]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 337, Reservation_fails = 1174
	L1D_cache_core[23]: Access = 2217, Miss = 685, Miss_rate = 0.309, Pending_hits = 315, Reservation_fails = 1105
	L1D_cache_core[24]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 1073
	L1D_cache_core[25]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1232
	L1D_cache_core[26]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 945
	L1D_cache_core[27]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 973
	L1D_cache_core[28]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 325, Reservation_fails = 1631
	L1D_cache_core[29]: Access = 3732, Miss = 1123, Miss_rate = 0.301, Pending_hits = 427, Reservation_fails = 2364
	L1D_cache_core[30]: Access = 3000, Miss = 897, Miss_rate = 0.299, Pending_hits = 368, Reservation_fails = 1307
	L1D_cache_core[31]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 940
	L1D_cache_core[32]: Access = 3268, Miss = 970, Miss_rate = 0.297, Pending_hits = 386, Reservation_fails = 1317
	L1D_cache_core[33]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 338, Reservation_fails = 1547
	L1D_cache_core[34]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 1032
	L1D_cache_core[35]: Access = 3536, Miss = 1043, Miss_rate = 0.295, Pending_hits = 403, Reservation_fails = 1538
	L1D_cache_core[36]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 1039
	L1D_cache_core[37]: Access = 2392, Miss = 759, Miss_rate = 0.317, Pending_hits = 336, Reservation_fails = 1026
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 29023
	L1D_total_cache_miss_rate = 0.3097
	L1D_total_cache_pending_hits = 12771
	L1D_total_cache_reservation_fails = 50571
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12771
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10259
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8861
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 19957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28511
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1252653	W0_Idle:111371	W0_Scoreboard:295001	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228088 {8:28511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1140440 {40:28511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1423 
max_icnt2mem_latency = 848 
maxmrqlatency = 73 
max_icnt2sh_latency = 194 
averagemflatency = 465 
avg_icnt2mem_latency = 123 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 12 
mrq_lat_table:10886 	1034 	1261 	1620 	2101 	1005 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25712 	12620 	20529 	2424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30613 	11276 	11041 	7919 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35333 	9560 	5158 	3670 	3897 	3107 	560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	5 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352      5292      5283      5423      5309      5506      5504 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384      5282      5316      5308      5418      5529      5524 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355      5282      5280      5374      5298      5510      5483 
dram[3]:      5234      5234      6206      5936      6009      6020      6285      6297      6339      6342      5295      5295      5294      5411      5426      5423 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367      5289      5288      5398      5392      5455      5452 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364      5314      5319      5396      5377      5504      5466 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394      5280      5297      5296      5292      5484      5521 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366      5295      5284      5404      5410      5574      5486 
dram[8]:      5227      5227      6281      6274      6028      6015      6078      6079      8553      8561      5302      5309      5430      5363      5557      5544 
dram[9]:      5227      5227      6294      6258      6032      6038      6095      6093      8557      8562      5286      5285      5363      5380      5518      5582 
dram[10]:      5227      5227      6272      6281      6014      6020      6097      6091      6398      6398      5304      5316      5353      5352      5430      5437 
dram[11]:      5227      5227      6275      6271      6035      6042      6294      6309      6404      8549      5292      5290      5358      5384      5449      5430 
dram[12]:      5227      5227      6222      6216      6013      6012      6091      6097      6375      6373      5285      5283      5408      5316      5476      5451 
dram[13]:      5227      5227      6212      6210      6016      6013      6090      6081      6387      6365      5285      5282      5311      5421      5437      5496 
dram[14]:      5227      5227      6207      6212      6028      6034      6078      6075      6353      6357      5301      5315      5408      5408      5480      5437 
dram[15]:      8262      5227      6223      6210      6006      6004      6078      6080      6357      6401      5320      5300      5361      5461      5629      5483 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 42.666668 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/306 = 58.594772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1377      1375      1803      1902      2213      2139      2354      2344      1838      1756      1042      1094      1218      1136      1248      1247
dram[1]:       1382      1365      1779      1889      2133      2095      2302      2298      1772      1747      1020      1079      1166      1129      1223      1214
dram[2]:       1359      1393      1772      1875      2130      2155      2283      2302      1821      1822      1020      1073      1236      1126      1237      1261
dram[3]:       1381      1390      1766      1858      2199      2155      2400      2391      1818      1796      1093      1154      1285      1213      1321      1260
dram[4]:       1363      1383      1790      1790      2052      2063      2287      2325      1753      1770      1018      1042      1104      1149      1212      1162
dram[5]:       1353      1366      1889      1828      2083      2067      2375      2371      1763      1773      1077      1058      1177      1173      1254      1195
dram[6]:       1377      1370      1784      1798      2049      2072      2301      2313      1739      1861       995      1040      1137      1141      1272      1169
dram[7]:       1375      1385      1762      1769      2121      2082      2300      2317      1767      1823      1042      1008      1152      1134      1268      1179
dram[8]:       1414      1415      1828      1792      2117      2172      2311      2319      1759      1763      1137      1050      1178      1221      1292      1267
dram[9]:       1380      1390      1827      1762      2028      2106      2287      2296      1735      1802      1072      1006      1101      1164      1219      1242
dram[10]:       1392      1379      1796      1750      2072      2140      2403      2400      1920      2011      1064      1033      1162      1241      1269      1267
dram[11]:       1368      1381      1801      1726      2065      2110      2316      2344      1891      1895      1076      1021      1152      1202      1241      1280
dram[12]:       1406      1394      1776      1753      2061      2078      2269      2259      1861      1792      1045      1025      1192      1175      1195      1266
dram[13]:       1413      1406      1756      1732      2015      2085      2280      2272      1847      1795      1092      1096      1175      1192      1202      1288
dram[14]:       1388      1371      1754      1770      2083      2073      2322      2265      1715      1715      1049      1045      1180      1191      1193      1260
dram[15]:       1538      1548      1971      1939      2298      2206      2498      2422      3136      1771      1209      1232      1352      1373      1347      1435
maximum mf latency per bank:
dram[0]:       1098      1070      1124       937      1104      1117      1124      1116      1017      1027      1099      1015      1080      1098      1088      1097
dram[1]:       1066      1101      1127      1075      1117      1118      1110      1109      1018      1038      1031      1037      1057      1065      1092      1159
dram[2]:       1083      1068      1093      1078      1124      1116      1121      1115      1096      1019      1018      1045      1082      1077      1079      1087
dram[3]:       1083      1100      1104      1116      1107      1105      1123      1114      1003      1020      1065      1131      1143      1132      1087      1156
dram[4]:       1081      1070      1074      1051      1104      1100      1134      1121      1068      1074      1037      1002      1019      1095      1097      1086
dram[5]:       1019      1032      1108      1037      1107      1090      1135      1119      1051      1062      1095      1042      1076      1084      1112      1115
dram[6]:       1062      1072      1125      1071      1124      1106      1142      1111      1080      1080      1018       936      1030      1053      1166      1096
dram[7]:       1070      1062       992      1115      1107      1120      1119      1130      1077      1075       964       930      1078      1064      1110      1099
dram[8]:       1043      1082      1137      1122      1129      1127      1126      1121       932       863      1121      1012      1121      1133      1099      1088
dram[9]:       1157      1079      1114      1144      1137      1143      1123      1117       769       938       982       980       990       992      1046      1084
dram[10]:       1050      1019       819      1027      1143      1149      1114      1124      1069      1055       949      1000      1084      1075      1115      1087
dram[11]:       1027      1082       793      1050      1110      1112      1119      1115      1036       806      1058       958      1101      1085      1093      1111
dram[12]:       1164      1050      1046      1085      1105      1120      1118      1116      1053      1045       994      1028      1061      1067      1087      1036
dram[13]:       1075      1091      1097      1085      1106      1097      1119      1110      1047      1047      1079      1096      1050      1070      1114      1099
dram[14]:       1165      1078      1041      1116      1118      1124      1125      1112      1015      1027       972      1002      1065      1080      1111      1084
dram[15]:       1343      1375      1121      1102      1098      1120      1122      1112      1106      1237      1328      1333      1357      1391      1423      1379
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154787 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=11150 dram_eff=0.1004
bk0: 128a 154471i bk1: 128a 154524i bk2: 64a 154998i bk3: 64a 154922i bk4: 64a 155315i bk5: 64a 155253i bk6: 64a 154873i bk7: 64a 155107i bk8: 48a 155441i bk9: 48a 155333i bk10: 64a 155233i bk11: 64a 155240i bk12: 64a 155403i bk13: 64a 155503i bk14: 64a 155582i bk15: 64a 155426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.008166
Bank_Level_Parallism_Col = 1.977631
Bank_Level_Parallism_Ready = 1.039286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.893826 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 5410 
Wasted_Row = 83 
Idle = 149311 

BW Util Bottlenecks: 
RCDc_limit = 1557 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9132 
rwq = 0 
CCDLc_limit_alone = 9132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154787 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007292 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002639 
queue_avg = 0.361035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.361035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154786 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=11033 dram_eff=0.1015
bk0: 128a 154523i bk1: 128a 154517i bk2: 64a 154980i bk3: 64a 154975i bk4: 64a 155405i bk5: 64a 155452i bk6: 64a 155026i bk7: 64a 154951i bk8: 48a 155478i bk9: 48a 155414i bk10: 64a 155263i bk11: 64a 155144i bk12: 64a 155465i bk13: 64a 155415i bk14: 64a 155613i bk15: 64a 155592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.052563
Bank_Level_Parallism_Col = 2.025163
Bank_Level_Parallism_Ready = 1.055357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908170 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 5004 
Wasted_Row = 59 
Idle = 149741 

BW Util Bottlenecks: 
RCDc_limit = 1546 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8671 
rwq = 0 
CCDLc_limit_alone = 8671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154786 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007298 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001757 
queue_avg = 0.279880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.27988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154785 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=10415 dram_eff=0.1075
bk0: 128a 154447i bk1: 128a 154396i bk2: 64a 154922i bk3: 64a 154966i bk4: 64a 155301i bk5: 64a 155478i bk6: 64a 155026i bk7: 64a 155042i bk8: 48a 155376i bk9: 48a 155503i bk10: 64a 155324i bk11: 64a 155146i bk12: 64a 155441i bk13: 64a 155466i bk14: 64a 155552i bk15: 64a 155285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.156617
Bank_Level_Parallism_Col = 2.114178
Bank_Level_Parallism_Ready = 1.059821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.012741 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 5005 
Wasted_Row = 11 
Idle = 149788 

BW Util Bottlenecks: 
RCDc_limit = 1562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8952 
rwq = 0 
CCDLc_limit_alone = 8952 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154785 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007305 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000878 
queue_avg = 0.295612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.295612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154780 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007202
n_activity=10824 dram_eff=0.1038
bk0: 128a 154500i bk1: 128a 154451i bk2: 67a 154730i bk3: 64a 155016i bk4: 64a 155365i bk5: 64a 155292i bk6: 64a 154954i bk7: 64a 154961i bk8: 48a 155554i bk9: 48a 155516i bk10: 64a 155384i bk11: 64a 155113i bk12: 64a 155497i bk13: 64a 155550i bk14: 64a 155482i bk15: 64a 155377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.054784
Bank_Level_Parallism_Col = 2.046646
Bank_Level_Parallism_Ready = 1.047195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.960431 

BW Util details:
bwutil = 0.007202 
total_CMD = 155924 
util_bw = 1123 
Wasted_Col = 5101 
Wasted_Row = 183 
Idle = 149517 

BW Util Bottlenecks: 
RCDc_limit = 1697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8676 
rwq = 0 
CCDLc_limit_alone = 8676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154780 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.007337 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000874 
queue_avg = 0.254893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.254893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154787 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=10718 dram_eff=0.1045
bk0: 128a 154480i bk1: 128a 154502i bk2: 64a 154960i bk3: 64a 154985i bk4: 64a 155312i bk5: 64a 155381i bk6: 64a 154957i bk7: 64a 154922i bk8: 48a 155464i bk9: 48a 155467i bk10: 64a 155235i bk11: 64a 155190i bk12: 64a 155367i bk13: 64a 155632i bk14: 64a 155443i bk15: 64a 155194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.166882
Bank_Level_Parallism_Col = 2.143419
Bank_Level_Parallism_Ready = 1.041071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.054745 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 4984 
Wasted_Row = 86 
Idle = 149734 

BW Util Bottlenecks: 
RCDc_limit = 1575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9190 
rwq = 0 
CCDLc_limit_alone = 9190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154787 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007292 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002639 
queue_avg = 0.287012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.287012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154791 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=11318 dram_eff=0.09896
bk0: 128a 154459i bk1: 128a 154525i bk2: 64a 154923i bk3: 64a 154990i bk4: 64a 155373i bk5: 64a 155353i bk6: 64a 154941i bk7: 64a 154997i bk8: 48a 155464i bk9: 48a 155498i bk10: 64a 155387i bk11: 64a 155261i bk12: 64a 155394i bk13: 64a 155541i bk14: 64a 155527i bk15: 64a 155618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.113765
Bank_Level_Parallism_Col = 2.088145
Bank_Level_Parallism_Ready = 1.030357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.019871 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 4770 
Wasted_Row = 96 
Idle = 149938 

BW Util Bottlenecks: 
RCDc_limit = 1550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8540 
rwq = 0 
CCDLc_limit_alone = 8540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154791 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007266 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006178 
queue_avg = 0.317700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.3177
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154787 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=11806 dram_eff=0.09487
bk0: 128a 154478i bk1: 128a 154563i bk2: 64a 154979i bk3: 64a 154899i bk4: 64a 155354i bk5: 64a 155263i bk6: 64a 155112i bk7: 64a 155035i bk8: 48a 155428i bk9: 48a 155420i bk10: 64a 155205i bk11: 64a 155235i bk12: 64a 155397i bk13: 64a 155468i bk14: 64a 155566i bk15: 64a 155427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.036922
Bank_Level_Parallism_Col = 2.011518
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.916535 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 5222 
Wasted_Row = 77 
Idle = 149505 

BW Util Bottlenecks: 
RCDc_limit = 1575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8938 
rwq = 0 
CCDLc_limit_alone = 8938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154787 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007292 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002639 
queue_avg = 0.313781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.313781
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154786 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007183
n_activity=11157 dram_eff=0.1004
bk0: 128a 154515i bk1: 128a 154633i bk2: 64a 154957i bk3: 64a 154970i bk4: 64a 155244i bk5: 64a 155129i bk6: 64a 155066i bk7: 64a 155073i bk8: 48a 155417i bk9: 48a 155395i bk10: 64a 155271i bk11: 64a 155240i bk12: 64a 155442i bk13: 64a 155514i bk14: 64a 155495i bk15: 64a 155348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.095109
Bank_Level_Parallism_Col = 2.075390
Bank_Level_Parallism_Ready = 1.058929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.902749 

BW Util details:
bwutil = 0.007183 
total_CMD = 155924 
util_bw = 1120 
Wasted_Col = 5105 
Wasted_Row = 73 
Idle = 149626 

BW Util Bottlenecks: 
RCDc_limit = 1537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9179 
rwq = 0 
CCDLc_limit_alone = 9179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154786 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.007183 
Either_Row_CoL_Bus_Util = 0.007298 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001757 
queue_avg = 0.318963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.318963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154786 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007151
n_activity=11536 dram_eff=0.09665
bk0: 124a 154552i bk1: 124a 154459i bk2: 68a 154669i bk3: 68a 154712i bk4: 64a 155362i bk5: 64a 155363i bk6: 64a 154991i bk7: 64a 154931i bk8: 47a 155472i bk9: 44a 155493i bk10: 64a 155212i bk11: 64a 155218i bk12: 64a 155232i bk13: 64a 155393i bk14: 64a 155232i bk15: 64a 155356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.176875
Bank_Level_Parallism_Col = 2.145863
Bank_Level_Parallism_Ready = 1.066368
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.019480 

BW Util details:
bwutil = 0.007151 
total_CMD = 155924 
util_bw = 1115 
Wasted_Col = 5307 
Wasted_Row = 125 
Idle = 149377 

BW Util Bottlenecks: 
RCDc_limit = 1777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9506 
rwq = 0 
CCDLc_limit_alone = 9506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154786 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007151 
Either_Row_CoL_Bus_Util = 0.007298 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000879 
queue_avg = 0.307098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.307098
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154790 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007132
n_activity=11838 dram_eff=0.09393
bk0: 124a 154696i bk1: 124a 154579i bk2: 68a 154836i bk3: 68a 154719i bk4: 64a 155495i bk5: 64a 155371i bk6: 64a 154989i bk7: 64a 154971i bk8: 44a 155465i bk9: 44a 155509i bk10: 64a 155227i bk11: 64a 155269i bk12: 64a 155470i bk13: 64a 155401i bk14: 64a 155235i bk15: 64a 155399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.997741
Bank_Level_Parallism_Col = 1.957195
Bank_Level_Parallism_Ready = 1.046763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.871279 

BW Util details:
bwutil = 0.007132 
total_CMD = 155924 
util_bw = 1112 
Wasted_Col = 5411 
Wasted_Row = 117 
Idle = 149284 

BW Util Bottlenecks: 
RCDc_limit = 1806 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8699 
rwq = 0 
CCDLc_limit_alone = 8699 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154790 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007132 
Either_Row_CoL_Bus_Util = 0.007273 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001764 
queue_avg = 0.220511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.220511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154790 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007132
n_activity=11693 dram_eff=0.0951
bk0: 124a 154624i bk1: 124a 154592i bk2: 68a 154681i bk3: 68a 154669i bk4: 64a 155455i bk5: 64a 155483i bk6: 64a 155129i bk7: 64a 155215i bk8: 44a 155522i bk9: 44a 155492i bk10: 64a 155122i bk11: 64a 155137i bk12: 64a 155461i bk13: 64a 155536i bk14: 64a 155180i bk15: 64a 155595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.068565
Bank_Level_Parallism_Col = 2.064319
Bank_Level_Parallism_Ready = 1.065647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908399 

BW Util details:
bwutil = 0.007132 
total_CMD = 155924 
util_bw = 1112 
Wasted_Col = 4940 
Wasted_Row = 234 
Idle = 149638 

BW Util Bottlenecks: 
RCDc_limit = 1738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8712 
rwq = 0 
CCDLc_limit_alone = 8712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154790 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007132 
Either_Row_CoL_Bus_Util = 0.007273 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001764 
queue_avg = 0.241868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.241868
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154789 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007138
n_activity=11580 dram_eff=0.09611
bk0: 125a 154673i bk1: 124a 154631i bk2: 68a 154703i bk3: 68a 154734i bk4: 64a 155234i bk5: 64a 155386i bk6: 64a 155185i bk7: 64a 154950i bk8: 44a 155550i bk9: 44a 155547i bk10: 64a 155230i bk11: 64a 155212i bk12: 64a 155512i bk13: 64a 155498i bk14: 64a 155446i bk15: 64a 155531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.043002
Bank_Level_Parallism_Col = 2.026281
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.992001 

BW Util details:
bwutil = 0.007138 
total_CMD = 155924 
util_bw = 1113 
Wasted_Col = 5019 
Wasted_Row = 170 
Idle = 149622 

BW Util Bottlenecks: 
RCDc_limit = 1775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154789 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007138 
Either_Row_CoL_Bus_Util = 0.007279 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001762 
queue_avg = 0.290744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.290744
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154776 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007234
n_activity=11575 dram_eff=0.09745
bk0: 128a 154557i bk1: 128a 154353i bk2: 68a 154743i bk3: 68a 154851i bk4: 64a 155377i bk5: 64a 155450i bk6: 64a 154976i bk7: 64a 155001i bk8: 48a 155460i bk9: 48a 155486i bk10: 64a 155097i bk11: 64a 155296i bk12: 64a 155457i bk13: 64a 155597i bk14: 64a 155624i bk15: 64a 155467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.986976
Bank_Level_Parallism_Col = 1.955666
Bank_Level_Parallism_Ready = 1.050532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.890095 

BW Util details:
bwutil = 0.007234 
total_CMD = 155924 
util_bw = 1128 
Wasted_Col = 5327 
Wasted_Row = 148 
Idle = 149321 

BW Util Bottlenecks: 
RCDc_limit = 1754 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8771 
rwq = 0 
CCDLc_limit_alone = 8771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154776 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007234 
Either_Row_CoL_Bus_Util = 0.007363 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003484 
queue_avg = 0.190304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.190304
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154775 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007234
n_activity=11460 dram_eff=0.09843
bk0: 128a 154435i bk1: 128a 154393i bk2: 68a 154710i bk3: 68a 154777i bk4: 64a 155325i bk5: 64a 155464i bk6: 64a 154981i bk7: 64a 154997i bk8: 48a 155480i bk9: 48a 155464i bk10: 64a 155232i bk11: 64a 155309i bk12: 64a 155534i bk13: 64a 155474i bk14: 64a 155425i bk15: 64a 155705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.132569
Bank_Level_Parallism_Col = 2.109073
Bank_Level_Parallism_Ready = 1.055851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.988326 

BW Util details:
bwutil = 0.007234 
total_CMD = 155924 
util_bw = 1128 
Wasted_Col = 4871 
Wasted_Row = 194 
Idle = 149731 

BW Util Bottlenecks: 
RCDc_limit = 1740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8717 
rwq = 0 
CCDLc_limit_alone = 8717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154775 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007234 
Either_Row_CoL_Bus_Util = 0.007369 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002611 
queue_avg = 0.245171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.245171
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154774 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007234
n_activity=11212 dram_eff=0.1006
bk0: 128a 154322i bk1: 128a 154321i bk2: 68a 154774i bk3: 68a 154764i bk4: 64a 155270i bk5: 64a 155221i bk6: 64a 155281i bk7: 64a 154989i bk8: 48a 155543i bk9: 48a 155492i bk10: 64a 155286i bk11: 64a 155041i bk12: 64a 155402i bk13: 64a 155398i bk14: 64a 155451i bk15: 64a 155067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.215160
Bank_Level_Parallism_Col = 2.173734
Bank_Level_Parallism_Ready = 1.086879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.958228 

BW Util details:
bwutil = 0.007234 
total_CMD = 155924 
util_bw = 1128 
Wasted_Col = 5197 
Wasted_Row = 126 
Idle = 149473 

BW Util Bottlenecks: 
RCDc_limit = 1736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9697 
rwq = 0 
CCDLc_limit_alone = 9697 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154774 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.007234 
Either_Row_CoL_Bus_Util = 0.007375 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001739 
queue_avg = 0.290763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.290763
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=155924 n_nop=154769 n_act=21 n_pre=5 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007254
n_activity=13821 dram_eff=0.08183
bk0: 128a 154509i bk1: 128a 154643i bk2: 68a 154734i bk3: 68a 154715i bk4: 64a 155437i bk5: 64a 155302i bk6: 64a 155115i bk7: 64a 154920i bk8: 51a 155512i bk9: 48a 155467i bk10: 64a 155464i bk11: 64a 155517i bk12: 64a 155527i bk13: 64a 155652i bk14: 64a 155505i bk15: 64a 155535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981432
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.856285
Bank_Level_Parallism_Col = 1.840720
Bank_Level_Parallism_Ready = 1.045977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.712921 

BW Util details:
bwutil = 0.007254 
total_CMD = 155924 
util_bw = 1131 
Wasted_Col = 5263 
Wasted_Row = 265 
Idle = 149265 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7993 
rwq = 0 
CCDLc_limit_alone = 7993 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155924 
n_nop = 154769 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 5 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 1131 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.007254 
Either_Row_CoL_Bus_Util = 0.007407 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001732 
queue_avg = 0.229888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.229888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1892, Miss = 576, Miss_rate = 0.304, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[1]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 172
L2_cache_bank[2]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 1928, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 161
L2_cache_bank[4]: Access = 1905, Miss = 576, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 30
L2_cache_bank[5]: Access = 1924, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 157
L2_cache_bank[6]: Access = 1907, Miss = 579, Miss_rate = 0.304, Pending_hits = 23, Reservation_fails = 28
L2_cache_bank[7]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 159
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 165
L2_cache_bank[10]: Access = 1920, Miss = 576, Miss_rate = 0.300, Pending_hits = 23, Reservation_fails = 1
L2_cache_bank[11]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 150
L2_cache_bank[12]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 1909, Miss = 576, Miss_rate = 0.302, Pending_hits = 26, Reservation_fails = 169
L2_cache_bank[14]: Access = 1923, Miss = 576, Miss_rate = 0.300, Pending_hits = 27, Reservation_fails = 168
L2_cache_bank[15]: Access = 1900, Miss = 576, Miss_rate = 0.303, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[16]: Access = 1895, Miss = 572, Miss_rate = 0.302, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[17]: Access = 1891, Miss = 575, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 162
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 27, Reservation_fails = 155
L2_cache_bank[19]: Access = 1880, Miss = 572, Miss_rate = 0.304, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 26, Reservation_fails = 22
L2_cache_bank[21]: Access = 1908, Miss = 576, Miss_rate = 0.302, Pending_hits = 23, Reservation_fails = 142
L2_cache_bank[22]: Access = 1919, Miss = 577, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 157
L2_cache_bank[23]: Access = 1899, Miss = 576, Miss_rate = 0.303, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 139
L2_cache_bank[25]: Access = 1940, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 32
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 143
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 21
L2_cache_bank[28]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[29]: Access = 1915, Miss = 576, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 160
L2_cache_bank[30]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 159
L2_cache_bank[31]: Access = 2027, Miss = 579, Miss_rate = 0.286, Pending_hits = 29, Reservation_fails = 412
L2_total_cache_accesses = 61285
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3009
L2_total_cache_pending_hits = 758
L2_total_cache_reservation_fails = 3088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 758
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 385
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=61285
icnt_total_pkts_simt_to_mem=61285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61285
Req_Network_cycles = 26727
Req_Network_injected_packets_per_cycle =       2.2930 
Req_Network_conflicts_per_cycle =       1.0858
Req_Network_conflicts_per_cycle_util =       2.7338
Req_Bank_Level_Parallism =       5.7734
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4776
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2625

Reply_Network_injected_packets_num = 61285
Reply_Network_cycles = 26727
Reply_Network_injected_packets_per_cycle =        2.2930
Reply_Network_conflicts_per_cycle =        1.2108
Reply_Network_conflicts_per_cycle_util =       2.8809
Reply_Bank_Level_Parallism =       5.4558
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7879
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0603
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 2672 (cycle/sec)
gpgpu_silicon_slowdown = 449101x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
