Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan 26 20:26:19 2022
| Host         : agustinsilva447-Lenovo-G50-80 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   128         
LUTAR-1    Warning           LUT drives async reset alert  1           
TIMING-20  Warning           Non-clocked latch             150         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (518)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (14)

1. checking no_clock (369)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (518)
--------------------------------------------------
 There are 518 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (14)
-----------------------------
 There are 14 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.853        0.000                      0                  941        0.067        0.000                      0                  941        4.020        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.853        0.000                      0                  941        0.067        0.000                      0                  941        4.020        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.397ns (39.906%)  route 3.610ns (60.094%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.722     6.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.096 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.670     8.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.303     8.953 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.953    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.031    12.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.281ns (38.562%)  route 3.634ns (61.438%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.722     6.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.096 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.868 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.694     8.562    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.299     8.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.029    12.804    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.182ns (37.253%)  route 3.675ns (62.747%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.722     6.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.096 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.736 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735     8.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y94         LUT3 (Prop_lut3_I0_O)        0.332     8.803 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.803    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.075    12.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.327ns (39.757%)  route 3.526ns (60.243%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.722     6.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.096 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.586     8.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.328     8.799 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.799    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.374ns (41.404%)  route 3.360ns (58.596%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.722     6.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.096 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.959 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.420     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.301     8.680 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.890ns (16.465%)  route 4.515ns (83.535%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.470     5.779    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.903 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=28, routed)          2.448     8.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.581    12.760    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X18Y49         FDRE (Setup_fdre_C_CE)      -0.169    12.552    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.890ns (16.465%)  route 4.515ns (83.535%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.470     5.779    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.903 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=28, routed)          2.448     8.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.581    12.760    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X18Y49         FDRE (Setup_fdre_C_CE)      -0.169    12.552    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.014ns (20.568%)  route 3.916ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.940     6.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.373 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=24, routed)          0.803     7.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.300 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.576     7.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.963ns (35.283%)  route 3.601ns (64.717%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.888     4.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.124     4.476 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.709     5.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.621     5.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.718     6.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.092 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.516 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.665     8.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X27Y94         LUT3 (Prop_lut3_I0_O)        0.329     8.510 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.510    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.075    12.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.805ns (14.630%)  route 4.697ns (85.370%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=1, routed)           2.005     5.453    design_1_i/comblock_0/U0/comblock_i/reg1_o[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.554 r  design_1_i/comblock_0/U0/comblock_i/reg1_o[0]_BUFG_inst/O
                         net (fo=130, routed)         2.354     7.908    design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]
    SLICE_X28Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.032 r  design_1_i/comblock_0/U0/comblock_i/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.339     8.370    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.494 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.494    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520    12.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.264    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.031    12.840    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  4.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.572     0.908    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.565     0.901    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.097    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y69         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.833     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y69         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X26Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.031    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.867%)  route 0.203ns (52.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.641     0.977    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.203     1.321    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[3]
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.366 r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.572     0.908    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.169     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.572     0.908    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.116     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.726%)  route 0.187ns (53.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.641     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.187     1.328    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_in6_in
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.060     1.217    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.491%)  route 0.198ns (51.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.641     0.977    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.198     1.316    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[3]
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.361 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/rst_ps7_0_100M/U0/SEQ/p_3_out[0]
    SLICE_X33Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.231%)  route 0.200ns (51.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.641     0.977    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.200     1.318    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.363 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X33Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.559     0.895    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.063     1.099    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.572     0.908    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.115     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y95    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.269ns  (logic 0.124ns (9.769%)  route 1.145ns (90.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.145     1.145    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.269 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.045ns (8.583%)  route 0.479ns (91.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.479     0.479    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.524 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.524    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           508 Endpoints
Min Delay           508 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 1.179ns (20.757%)  route 4.501ns (79.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/Q
                         net (fo=22, routed)          1.351     1.829    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_0[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I2_O)        0.301     2.130 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2/O
                         net (fo=1, routed)           0.670     2.800    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.924 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1/O
                         net (fo=1, routed)           1.103     4.027    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_3__2/O
                         net (fo=1, routed)           0.667     4.818    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]_0
    SLICE_X31Y80         LUT5 (Prop_lut5_I1_O)        0.152     4.970 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count[3]_i_1__3/O
                         net (fo=4, routed)           0.710     5.680    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count
    SLICE_X32Y80         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 1.179ns (20.757%)  route 4.501ns (79.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/Q
                         net (fo=22, routed)          1.351     1.829    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_0[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I2_O)        0.301     2.130 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2/O
                         net (fo=1, routed)           0.670     2.800    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.924 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1/O
                         net (fo=1, routed)           1.103     4.027    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_3__2/O
                         net (fo=1, routed)           0.667     4.818    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]_0
    SLICE_X31Y80         LUT5 (Prop_lut5_I1_O)        0.152     4.970 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count[3]_i_1__3/O
                         net (fo=4, routed)           0.710     5.680    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count
    SLICE_X32Y80         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 1.179ns (20.757%)  route 4.501ns (79.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/Q
                         net (fo=22, routed)          1.351     1.829    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_0[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I2_O)        0.301     2.130 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2/O
                         net (fo=1, routed)           0.670     2.800    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.924 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1/O
                         net (fo=1, routed)           1.103     4.027    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_3__2/O
                         net (fo=1, routed)           0.667     4.818    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]_0
    SLICE_X31Y80         LUT5 (Prop_lut5_I1_O)        0.152     4.970 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count[3]_i_1__3/O
                         net (fo=4, routed)           0.710     5.680    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count
    SLICE_X32Y80         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 1.179ns (20.757%)  route 4.501ns (79.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/Q
                         net (fo=22, routed)          1.351     1.829    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_0[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I2_O)        0.301     2.130 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2/O
                         net (fo=1, routed)           0.670     2.800    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_11__2_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.924 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1/O
                         net (fo=1, routed)           1.103     4.027    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_7__1_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_3__2/O
                         net (fo=1, routed)           0.667     4.818    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]_0
    SLICE_X31Y80         LUT5 (Prop_lut5_I1_O)        0.152     4.970 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count[3]_i_1__3/O
                         net (fo=4, routed)           0.710     5.680    design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count
    SLICE_X32Y80         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 0.952ns (17.193%)  route 4.585ns (82.807%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/Q
                         net (fo=33, routed)          1.430     1.886    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg_i_7_0[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124     2.010 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12/O
                         net (fo=1, routed)           0.798     2.808    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6/O
                         net (fo=1, routed)           1.014     3.946    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.070 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_3/O
                         net (fo=1, routed)           0.821     4.891    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.015 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.522     5.537    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count
    SLICE_X34Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 0.952ns (17.193%)  route 4.585ns (82.807%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/Q
                         net (fo=33, routed)          1.430     1.886    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg_i_7_0[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124     2.010 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12/O
                         net (fo=1, routed)           0.798     2.808    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6/O
                         net (fo=1, routed)           1.014     3.946    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.070 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_3/O
                         net (fo=1, routed)           0.821     4.891    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.015 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.522     5.537    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count
    SLICE_X34Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 0.952ns (17.193%)  route 4.585ns (82.807%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/Q
                         net (fo=33, routed)          1.430     1.886    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg_i_7_0[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124     2.010 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12/O
                         net (fo=1, routed)           0.798     2.808    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6/O
                         net (fo=1, routed)           1.014     3.946    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.070 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_3/O
                         net (fo=1, routed)           0.821     4.891    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.015 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.522     5.537    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count
    SLICE_X34Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 0.952ns (17.193%)  route 4.585ns (82.807%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/Q
                         net (fo=33, routed)          1.430     1.886    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg_i_7_0[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124     2.010 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12/O
                         net (fo=1, routed)           0.798     2.808    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_12_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6/O
                         net (fo=1, routed)           1.014     3.946    design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_6_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.070 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count[3]_i_3/O
                         net (fo=1, routed)           0.821     4.891    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.015 r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.522     5.537    design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count
    SLICE_X34Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 1.014ns (18.401%)  route 4.497ns (81.599%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/C
    SLICE_X26Y82         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/Q
                         net (fo=20, routed)          1.714     2.232    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/Q[1]
    SLICE_X28Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.356 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_10__3/O
                         net (fo=1, routed)           0.669     3.025    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_10__3_n_0
    SLICE_X28Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.149 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_7__2/O
                         net (fo=1, routed)           0.789     3.938    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_7__2_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.062 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_3__3/O
                         net (fo=1, routed)           0.707     4.769    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_1
    SLICE_X28Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_1__4/O
                         net (fo=4, routed)           0.618     5.511    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count
    SLICE_X27Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 1.014ns (18.401%)  route 4.497ns (81.599%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/C
    SLICE_X26Y82         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/Q
                         net (fo=20, routed)          1.714     2.232    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/Q[1]
    SLICE_X28Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.356 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_10__3/O
                         net (fo=1, routed)           0.669     3.025    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_10__3_n_0
    SLICE_X28Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.149 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_7__2/O
                         net (fo=1, routed)           0.789     3.938    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_7__2_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.062 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count[3]_i_3__3/O
                         net (fo=1, routed)           0.707     4.769    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]_1
    SLICE_X28Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count[3]_i_1__4/O
                         net (fo=4, routed)           0.618     5.511    design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count
    SLICE_X27Y81         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.164ns (64.490%)  route 0.090ns (35.510%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[0]/C
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[0]/Q
                         net (fo=6, routed)           0.090     0.254    design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[0]_0[0]
    SLICE_X32Y82         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_5/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.926%)  route 0.120ns (46.074%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[4]/C
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.120     0.261    design_1_i/top_pynq_0/U0/top_queens/fsm_5/nexts_out
    SLICE_X31Y76         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.295%)  route 0.168ns (56.705%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[3]/C
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[3]/Q
                         net (fo=8, routed)           0.168     0.296    design_1_i/top_pynq_0/U0/top_queens/fsm_1/u_i[3]
    SLICE_X28Y84         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.158ns (52.662%)  route 0.142ns (47.338%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][1]/G
    SLICE_X28Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           0.142     0.300    design_1_i/top_pynq_0/U0/top_queens/fsm_5/a_in_5[1]
    SLICE_X29Y76         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.941%)  route 0.166ns (54.059%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/C
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/Q
                         net (fo=12, routed)          0.166     0.307    design_1_i/top_pynq_0/U0/top_queens/fsm_1/u_i[0]
    SLICE_X28Y84         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.158ns (51.276%)  route 0.150ns (48.724%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][1]/G
    SLICE_X29Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][1]/Q
                         net (fo=5, routed)           0.150     0.308    design_1_i/top_pynq_0/U0/top_queens/fsm_6/a_in_6[21]
    SLICE_X27Y77         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/C
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.123     0.264    design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/FSM_onehot_state_reg[4][1]
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/FSM_onehot_state[4]_i_3__0/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut_n_4
    SLICE_X30Y74         FDRE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.708%)  route 0.126ns (40.292%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[2]/C
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[2]/Q
                         net (fo=3, routed)           0.126     0.267    design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[2]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_i_1__5/O
                         net (fo=1, routed)           0.000     0.312    design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_i_1__5_n_0
    SLICE_X30Y85         FDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/C
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.127     0.268    design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/FSM_onehot_state_reg[4][1]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.045     0.313 r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.313    design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut_n_5
    SLICE_X30Y74         FDRE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.091%)  route 0.134ns (41.909%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/C
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/Q
                         net (fo=12, routed)          0.134     0.275    design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/Q[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.045     0.320 r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/FSM_onehot_state[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.320    design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut_n_7
    SLICE_X29Y85         FDRE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.590ns  (logic 1.595ns (34.753%)  route 2.995ns (65.247%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     5.159 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.879     6.038    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.162 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3/O
                         net (fo=4, routed)           0.509     6.670    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.117     6.787 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.794     7.582    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[9]
    SLICE_X32Y85         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.399ns  (logic 1.594ns (36.238%)  route 2.805ns (63.762%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     5.159 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.879     6.038    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.162 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3/O
                         net (fo=4, routed)           0.498     6.659    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3_n_0
    SLICE_X32Y85         LUT3 (Prop_lut3_I0_O)        0.116     6.775 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.615     7.391    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[7]
    SLICE_X32Y85         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.370ns  (logic 1.602ns (36.655%)  route 2.768ns (63.345%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     5.159 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.879     6.038    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.162 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3/O
                         net (fo=4, routed)           0.509     6.670    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.794 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.568     7.362    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[8]
    SLICE_X32Y85         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 1.493ns (37.220%)  route 2.518ns (62.780%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     5.146 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     6.006    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[0]
    SLICE_X33Y86         LUT5 (Prop_lut5_I1_O)        0.152     6.158 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.846     7.003    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[4]
    SLICE_X32Y86         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.799ns  (logic 1.465ns (38.568%)  route 2.334ns (61.432%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     5.146 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     6.006    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[0]
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.130 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.661     6.791    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[3]
    SLICE_X32Y86         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.791ns  (logic 1.602ns (42.256%)  route 2.189ns (57.744%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     5.159 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.879     6.038    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.162 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3/O
                         net (fo=4, routed)           0.498     6.659    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]_i_3_n_0
    SLICE_X32Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.783 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.783    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[6]
    SLICE_X32Y85         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.780ns  (logic 1.493ns (39.495%)  route 2.287ns (60.505%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     5.146 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.858     6.004    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[0]
    SLICE_X33Y86         LUT3 (Prop_lut3_I0_O)        0.152     6.156 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.617     6.772    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[2]
    SLICE_X33Y86         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 1.465ns (39.250%)  route 2.267ns (60.750%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.813     4.261    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     5.146 f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.858     6.004    design_1_i/top_pynq_0/U0/top_queens/counter_sol/count[0]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.128 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.597     6.724    design_1_i/top_pynq_0/U0/top_queens/counter_sol/plusOp[1]
    SLICE_X33Y86         LDCE                                         r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.714ns  (logic 0.608ns (16.371%)  route 3.106ns (83.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          2.128     5.576    design_1_i/top_pynq_0/U0/top_queens/fsm_4/nRst
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.152     5.728 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state[4]_i_1__1/O
                         net (fo=5, routed)           0.978     6.706    design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[0]_0[0]
    SLICE_X26Y77         FDRE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.714ns  (logic 0.608ns (16.371%)  route 3.106ns (83.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          2.128     5.576    design_1_i/top_pynq_0/U0/top_queens/fsm_4/nRst
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.152     5.728 r  design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state[4]_i_1__1/O
                         net (fo=5, routed)           0.978     6.706    design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[0]_0[0]
    SLICE_X26Y77         FDRE                                         r  design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.065%)  route 0.380ns (72.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.380     1.432    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X33Y86         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.141ns (24.424%)  route 0.436ns (75.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.436     1.488    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y85         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.141ns (24.424%)  route 0.436ns (75.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.436     1.488    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y85         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.141ns (24.424%)  route 0.436ns (75.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.436     1.488    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y85         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.141ns (24.424%)  route 0.436ns (75.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.575     0.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=21, routed)          0.436     1.488    design_1_i/top_pynq_0/U0/top_queens/counter_sol/nRst
    SLICE_X32Y85         LDCE                                         f  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.586%)  route 1.848ns (72.414%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          1.011     2.428    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[0]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.552 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.552    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[1]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.586%)  route 1.848ns (72.414%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          1.011     2.428    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[6]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124     2.552 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.552    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.704ns (29.432%)  route 1.688ns (70.568%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.851     2.268    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[7]
    SLICE_X29Y87         LUT5 (Prop_lut5_I2_O)        0.124     2.392 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[8]
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521     2.700    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.390ns  (logic 0.704ns (29.456%)  route 1.686ns (70.544%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.849     2.266    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[4]
    SLICE_X29Y87         LUT5 (Prop_lut5_I2_O)        0.124     2.390 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.390    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[5]
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.521     2.700    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 0.704ns (30.253%)  route 1.623ns (69.747%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.786     2.203    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[1]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.327 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.327    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[2]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.828ns (35.719%)  route 1.490ns (64.281%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.314     1.732    design_1_i/comblock_0/U0/comblock_i/reg1_i[0]
    SLICE_X28Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.856 r  design_1_i/comblock_0/U0/comblock_i/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.339     2.194    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.318    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.704ns (32.459%)  route 1.465ns (67.541%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.628     2.045    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[2]
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.169 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.169    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.704ns (32.489%)  route 1.463ns (67.511%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.626     2.043    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[5]
    SLICE_X29Y86         LUT5 (Prop_lut5_I2_O)        0.124     2.167 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.167    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[6]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.071ns  (logic 0.704ns (33.995%)  route 1.367ns (66.005%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.530     1.947    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[3]
    SLICE_X29Y86         LUT5 (Prop_lut5_I2_O)        0.124     2.071 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.071    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[4]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.050ns  (logic 0.704ns (34.341%)  route 1.346ns (65.659%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.837     1.293    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.509     1.926    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[8]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124     2.050 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     2.050    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[9]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520     2.699    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.262ns (53.378%)  route 0.229ns (46.622%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[0]/G
    SLICE_X27Y86         LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[0]/Q
                         net (fo=10, routed)          0.229     0.446    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[0]
    SLICE_X29Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.491 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.226ns (42.543%)  route 0.305ns (57.457%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/G
    SLICE_X32Y86         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.305     0.486    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[2]
    SLICE_X29Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.531 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.531    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.262ns (48.975%)  route 0.273ns (51.025%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[1]/G
    SLICE_X27Y86         LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[1]/Q
                         net (fo=9, routed)           0.273     0.490    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[1]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.535 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[1]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.262ns (47.514%)  route 0.289ns (52.486%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[2]/G
    SLICE_X27Y86         LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[2]/Q
                         net (fo=8, routed)           0.289     0.506    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.551 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[2]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.226ns (40.579%)  route 0.331ns (59.421%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/G
    SLICE_X32Y85         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.331     0.512    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[8]
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.557 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     0.557    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[9]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.226ns (37.656%)  route 0.374ns (62.344%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/G
    SLICE_X32Y85         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/Q
                         net (fo=3, routed)           0.374     0.555    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[7]
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.600 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.600    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[8]
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.840     1.206    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.226ns (36.379%)  route 0.395ns (63.621%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/G
    SLICE_X32Y85         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/Q
                         net (fo=4, routed)           0.395     0.576    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[6]
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.621 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     0.621    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.226ns (35.633%)  route 0.408ns (64.367%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/G
    SLICE_X32Y85         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/Q
                         net (fo=5, routed)           0.408     0.589    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[5]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.634 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.634    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[6]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.272ns (42.713%)  route 0.365ns (57.287%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[1]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.172     0.300    design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[1]
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.099     0.399 r  design_1_i/top_pynq_0/U0/cond_ini/done_INST_0/O
                         net (fo=10, routed)          0.193     0.592    design_1_i/comblock_0/U0/AXIL_inst/reg1_i[3]
    SLICE_X29Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.637 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.637    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[4]
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.839     1.205    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.208ns (29.997%)  route 0.485ns (70.003%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         LDCE                         0.000     0.000 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/G
    SLICE_X33Y86         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/Q
                         net (fo=3, routed)           0.485     0.648    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[4]
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.693 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.693    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[5]
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.840     1.206    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C





