LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.AdderPackage.all;

ENTITY Adder8_AmarnathPatelVHDL IS
	PORT(A, B		:IN STD_LOGIC_VECTOR (7 downto 0); -- increase vector sizes to allow for more chains
		 Cin 		:IN STD_LOGIC;
		 S			:OUT STD_LOGIC_VECTOR (7 downto 0);
		 Cout		:OUT STD_LOGIC);
END Adder8_AmarnathPatelVHDL;

ARCHITECTURE Structure OF Adder8_AmarnathPatelVHDL IS
	SIGNAL W: STD_LOGIC_VECTOR (6 downto 0); -- increase wire count for more chaining

BEGIN
	-- Like the 4 bit adder we chain an extra 4 more adders together.
	F0:	FullAdder_AmarnathPatelVHDL PORT MAP (A(0), B(0), Cin, W(0), S(0));
	F1:	FullAdder_AmarnathPatelVHDL PORT MAP (A(1), B(1), W(0), W(1), S(1));
	F2:	FullAdder_AmarnathPatelVHDL PORT MAP (A(2), B(2), W(1), W(2), S(2));
	F3:	FullAdder_AmarnathPatelVHDL PORT MAP (A(3), B(3), W(2), W(3), S(3));
	F4:	FullAdder_AmarnathPatelVHDL PORT MAP (A(4), B(4), W(3), W(4), S(4));
	F5:	FullAdder_AmarnathPatelVHDL PORT MAP (A(5), B(5), W(4), W(5), S(5));
	F6:	FullAdder_AmarnathPatelVHDL PORT MAP (A(6), B(6), W(5), W(6), S(6));
	F7:	FullAdder_AmarnathPatelVHDL PORT MAP (A(7), B(7), W(6), Cout, S(7));
END Structure;