`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB(Embeded System Labï¼?
// Engineer: Haojun Xia
// Create Date: 2019/03/14 12:03:15
// Design Name: RISCV-Pipline CPU
// Module Name: BranchDecisionMaking
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch 
//////////////////////////////////////////////////////////////////////////////////
`include "Parameters.v"   
module BranchDecisionMaking(
    input wire [2:0] BranchTypeE,
    input wire [31:0] Operand1,Operand2,
    output reg BranchE
    );
    
    always@(*)
    begin
        case(BranchTypeE)
            `NOBRANCH: BranchE<=1'b0;
            `BEQ: BranchE<=(Operand1 == Operand2) ? 1'b1 : 1'b0;
            `BNE: BranchE<=(Operand1 != Operand2) ? 1'b1 : 1'b0;
            `BLT: BranchE<=($signed(Operand1) < $signed(Operand2)) ? 1'b1 : 1'b0;
            `BLTU:BranchE<=(Operand1 < Operand2) ? 1'b1 : 1'b0;
            `BGE: BranchE<=($signed(Operand1) >= $signed(Operand2)) ? 1'b1 : 1'b0;
            `BGEU: BranchE<=(Operand1 >= Operand2) ? 1'b1 : 1'b0;
            default:BranchE<=1'b0;
        endcase
    end
endmodule

//åŠŸèƒ½å’ŒæŽ¥å£è¯´æ˜?
    //BranchDecisionMakingæŽ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®BranchTypeEçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„åˆ¤æ–­ï¼Œå½“åˆ†æ”¯åº”è¯¥takenæ—¶ï¼Œä»¤BranchE=1'b1
    //BranchTypeEçš„ç±»åž‹å®šä¹‰åœ¨Parameters.vä¸?
//æŽ¨èæ ¼å¼ï¼?
    //case()
    //    `BEQ: ???
    //      .......
    //    default:                            BranchE<=1'b0;  //NOBRANCH
    //endcase
//å®žéªŒè¦æ±‚  
    //å®žçŽ°BranchDecisionMakingæ¨¡å—
    //å·²å®žçŽ?