<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_[2]数据类型与基本语法 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 端口 12345678910111213141516171819&#x2F;&#x2F;定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5,port_6);   &#x2F;&#x2F;输入输出没有顺序要求    &#x2F;&#x2F;声明输入端口    input port_1;">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_[2]数据类型与基本语法">
<meta property="og:url" content="http://example.com/2023/11/25/verilog_[2]%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 端口 12345678910111213141516171819&#x2F;&#x2F;定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5,port_6);   &#x2F;&#x2F;输入输出没有顺序要求    &#x2F;&#x2F;声明输入端口    input port_1;">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-11-25T02:00:11.000Z">
<meta property="article:modified_time" content="2025-09-10T04:03:01.576Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/11/25/verilog_[2]%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_[2]数据类型与基本语法',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">90</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">93</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_[2]数据类型与基本语法</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_[2]数据类型与基本语法</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-25T02:00:11.000Z" title="发表于 2023-11-25 10:00:11">2023-11-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-09-10T04:03:01.576Z" title="更新于 2025-09-10 12:03:01">2025-09-10</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>模块的结构</h1>
<p>模块（<code>block</code>）由由两部分组成，<br>
一部分描述接口，<br>
一部分描述逻辑功能。</p>
<h2 id="端口">端口</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义模块时要列出所有的输入输出接口</span></span><br><span class="line"><span class="keyword">module</span> block_1(port_1,port_2,port_3,port_4,port_5,port_6);   <span class="comment">//输入输出没有顺序要求</span></span><br><span class="line">    <span class="comment">//声明输入端口</span></span><br><span class="line">    <span class="keyword">input</span> port_1;       <span class="comment">//不声明端口位宽时默认为1bit</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">2</span>:<span class="number">0</span>] port_2;  <span class="comment">//声明端口位宽为3</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//声明输出端口</span></span><br><span class="line">    <span class="keyword">output</span> port_3;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">2</span>:<span class="number">0</span>] port_4</span><br><span class="line"></span><br><span class="line">    <span class="comment">//声明输入输出口</span></span><br><span class="line">    <span class="keyword">inout</span>[<span class="number">1</span>:<span class="number">0</span>] port_5;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 未指定时默认为wire，可显式指定其信号类型</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]  port_6;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//逻辑部分</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>也可以直接在模块声明中直接指明接口类型：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> block_1(</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>             port_1,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">2</span>:<span class="number">0</span>]  port_2,</span><br><span class="line">    <span class="keyword">output</span>            port_3,</span><br><span class="line">    <span class="keyword">output</span>     [<span class="number">2</span>:<span class="number">0</span>]  port_4,</span><br><span class="line">    <span class="keyword">inout</span>      [<span class="number">2</span>:<span class="number">0</span>]  port_5,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]  port_6   <span class="comment">// 注意最后一个不能有逗号或分号</span></span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 具体逻辑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="inout的三态">inout的三态</h2>
<p>inout端口表示其可以作为输入，也可以作为输出。</p>
<p>作为输出时，即由模块内的驱动器驱动该端口，<br>
作为输入时，模块内的驱动器不能驱动该端口。<br>
这样的逻辑是需要手动实现的：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">inout</span> [<span class="number">15</span>:<span class="number">0</span>] bus;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> bus_write_en;     <span class="comment">// 当该信号使能时表示驱动总线</span></span><br><span class="line"><span class="keyword">reg</span>  bus_out;          <span class="comment">// 驱动器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 实现三态</span></span><br><span class="line"><span class="comment">// 未显式注明时inout为wire类型，只能在assign赋值（驱动）</span></span><br><span class="line"><span class="keyword">assign</span> bus = bus_write_en ?  bus_out : <span class="number">16&#x27;hzzzz</span>; </span><br></pre></td></tr></table></figure>
<br>
<h2 id="实例化模块">实例化模块</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 当被引用的模块不在同一个文件时，需要先声明引用（和C语言一样）</span></span><br><span class="line"><span class="comment">// 在模块定义外声明</span></span><br><span class="line"><span class="comment">// 很多现代IDE中已经不需要显式声明，在综合时会自动寻找当前工程下的模块文件</span></span><br><span class="line"><span class="keyword">include</span><span class="string">&quot;block_name1.v&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//类似于C语言的结构体，将block_1实例化为B1</span></span><br><span class="line"><span class="comment">//和c语言一样，这种方法载入参数的顺序要严格对应</span></span><br><span class="line">block_1 B1(port_1,port_2,port_3,port_4,port_5);</span><br><span class="line"></span><br><span class="line"><span class="comment">//也可以通过这样声明载入参数的对应关系，不再要求顺序的严格对应</span></span><br><span class="line">block_1 B1(</span><br><span class="line">    <span class="variable">.port_1</span>(a_1),</span><br><span class="line">    <span class="variable">.port_2</span>(a_2),</span><br><span class="line">    <span class="variable">.port_3</span>(a_3),</span><br><span class="line">    <span class="variable">.port_4</span>(a_4),</span><br><span class="line">    <span class="variable">.port_5</span>(a_5));</span><br></pre></td></tr></table></figure>
<blockquote>
<p>例化时可以不给所有端口都索引（但不推荐，这通常只在仿真时才这样做）。<br>
对于输入端口，可以索引一个固定的值；<br>
但对于输出，必须索引至的信号。</p>
</blockquote>
<h1>常量、变量与信号</h1>
<h2 id="常量的表示方式">常量的表示方式</h2>
<ul>
<li>二进制整数(b或B)</li>
<li>八进制整数(o或O)</li>
<li>十进制整数(d或D)</li>
<li>十六进制整数(h或H)</li>
</ul>
<p>信号或变量的表达方式有三种：</p>
<table>
<thead>
<tr>
<th style="text-align:center">形式</th>
<th style="text-align:center">含义</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">&lt;位宽&gt;&lt;进制&gt;&lt;数字&gt;</td>
<td style="text-align:center">比如8’hac ，表示1010_1100</td>
</tr>
<tr>
<td style="text-align:center">&lt;进制&gt;&lt;数字&gt;</td>
<td style="text-align:center">默认位宽由系统决定，<code>至少32位</code></td>
</tr>
<tr>
<td style="text-align:center">&lt;数字&gt;</td>
<td style="text-align:center">默认为10进制；默认位宽由系统决定，<code>至少32位</code></td>
</tr>
</tbody>
</table>
<h3 id="高阻态与未定态">高阻态与未定态</h3>
<ul>
<li><code>高阻态z</code></li>
<li><code>未定态x</code></li>
</ul>
<p>而支持高、低、高阻三种状态的信号又称为<code>三态(Tri-condition)</code>。</p>
<blockquote>
<p>要注意的是，一些FPGA/ASIC只有物理IO支持三态，<br>
而内部逻辑门则不支持。<br>
这种情况下内部信号不能驱动为高阻态。</p>
<p>支持内部三态的FPGA/ASIC会有对应的三态门原语，<br>
比如高云的GW系列FPGA的三态门原语是TBUF。</p>
</blockquote>
<p><code>x</code>可以定义十六进制数的4位二进制数的状态，<br>
8进制数的3位，二进制数的1位，比如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">12&#x27;h4xc</span>    <span class="comment">//表示0100_xxxx_1100</span></span><br><span class="line"><span class="number">16&#x27;o72x5</span>   <span class="comment">//表示111_010_xxx_101</span></span><br><span class="line"><span class="number">5&#x27;b1x001</span>   </span><br></pre></td></tr></table></figure>
<p><code>z</code>的表示方法也是类似的。</p>
<h3 id="下划线">下划线</h3>
<p>可以在数字中使用下划线来提高可读性，但不能用在位宽和进制处。<br>
数字之间不能有空格，但在进制和数字之间可以有空格。<br>
比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">16&#x27;b1010_1101_0010_1011</span></span><br><span class="line"><span class="number">8</span>b&#x27; <span class="number">1001_0011</span></span><br></pre></td></tr></table></figure>
<h3 id="字符串">字符串</h3>
<p>可以给reg信号幅值字符串，这种情况下实际是赋值字符的ASCII码（<code>一个ASCII字符占8bit</code>）：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  char_1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] string_1;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 可综合逻辑中</span></span><br><span class="line">char_1   = <span class="string">&quot;A&quot;</span>;     <span class="comment">// 字符A</span></span><br><span class="line">string_1 = <span class="string">&quot;AABB&quot;</span>;  <span class="comment">// 字符串AABB</span></span><br></pre></td></tr></table></figure>
<p>字符串不能多行书写，即字符串中不能包含回车符。<br>
如果寄存器变量的宽度大于字符串的大小，则使用 0 来填充左边的空余位；<br>
如果寄存器变量的宽度小于字符串大小，则会截去字符串左边多余的数据。</p>
<p>有一些特殊字符在显示字符串中有特殊意义，例如换行符，制表符等。<br>
如果需要在字符串中显示这些特殊的字符，则需要在前面加前缀转义字符<code>\</code> 。</p>
<br>  
<br>  
<br>
<hr>
<h2 id="变量">变量</h2>
<h3 id="整型integer">整型integer</h3>
<p>整数类型用关键字 integer 来声明。<br>
声明时不用指明位宽，位宽和编译器有关，一般为32 bit。<br>
reg 型变量为无符号数，而 integer 型变量为有符号数。</p>
<blockquote>
<p>在可综合的代码中，<br>
integer通常只会使用在for循环中充当迭代变量<br>
常量参数通常用parameter/localparam声明，<br>
其它时候使用不是一个好的代码习惯。</p>
</blockquote>
<h3 id="实数real">实数real</h3>
<p>实数用关键字 real 来声明，可用十进制或科学计数法来表示。<br>
实数声明不能带有范围，默认值为 0。<br>
如果将一个实数赋值给一个整数，则只有实数的整数部分会赋值给整数。<br>
实数通常很难综合，或综合很容易出问题。</p>
<h3 id="时间time">时间time</h3>
<p>Verilog 使用特殊的时间寄存器 time 型变量，对仿真时间进行保存。<br>
其宽度一般为 64 bit，通过调用系统函数 $time 获取当前仿真时间。<br>
该变量通常用于testbench中。</p>
<br>
<br>
<br>
<hr>
<h3 id="位宽的延长与截断">位宽的延长与截断</h3>
<blockquote>
<ul>
<li>当将位宽更大的值赋值给位宽更小的变量或信号时，Verilog 会自动截断高位，保留低位。（不管信号是否有符号）<br>
<br></li>
<li>当将位宽更小的值赋值给位宽更大的无符号信号时，Verilog 会自动给高位补<code>0</code>。<br>
<br></li>
<li>当将位宽更小的有符号值A赋给位宽更大的有符号信号B时，Verilog 会自动扩展位宽，<br>
并将A的符号位移至最前端，其余补0或补1（不会改变A的数值）。</li>
</ul>
</blockquote>
<br>
<br>
<hr>
<h2 id="信号的定义、位宽与表示">信号的定义、位宽与表示</h2>
<p>定义：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>             w_1; <span class="comment">//不指定变量的位宽时，默认为1</span></span><br><span class="line"><span class="keyword">reg</span> [n-<span class="number">1</span>:<span class="number">0</span>]     w_2; <span class="comment">//指定位宽为|(n-1) - 0| + 1 = n</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">9</span>]       w_3; <span class="comment">//指定位宽为|9 - 6| + 1 = 4，</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">6</span>]       w_4; <span class="comment">//指定位宽为|6 - 9| + 1 = 4，M</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       w_4 = <span class="number">8&#x27;b1100_0011</span>;  <span class="comment">//可以在定义时赋予初值，但这通常是不可综合的，只适用于仿真</span></span><br></pre></td></tr></table></figure>
<p>要搞清楚数据存放方式与变量定义时的方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       a = <span class="number">8&#x27;b0011_0101</span>;  <span class="comment">//实际上为(a[7])0011_0101(a[0])</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">7</span>]       b = <span class="number">8&#x27;b0011_0101</span>;  <span class="comment">//实际上为(a[0])0011_0101(a[7])</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>实际上，向量可分为两种：标量类向量和向量类向量。<br>
标量类向量支持位选择和域选择，在定义时用关键字<code>scalared</code>说明；<br>
向量类向量不支持位选择和域选择，只能作为一个统一的整体进行操作，在定义时用&gt;关键字<code>vectored</code>说明。<br>
如果不表注明向量类型，默认为<code>scalared</code>型向量。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> <span class="keyword">scalared</span> [<span class="number">0</span>:<span class="number">31</span>]     data1;</span><br><span class="line"><span class="keyword">reg</span> <span class="keyword">vectored</span> [<span class="number">9</span>:<span class="number">0</span>]      data2 ;</span><br></pre></td></tr></table></figure>
<p><code>scalared</code>型向量位选择和域选择的方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/********方式一**********/</span></span><br><span class="line"><span class="comment">//比如</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">31</span>]     data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>]     data_low = data[<span class="number">0</span>:<span class="number">9</span>] ;   <span class="comment">//域选择</span></span><br><span class="line"><span class="keyword">reg</span>           var_1    = data[<span class="number">5</span>];         <span class="comment">//位选择</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/********方式二**********/</span></span><br><span class="line">[<span class="keyword">bit</span>+: width] <span class="comment">//从起始 bit 位开始递增，位宽为 width。</span></span><br><span class="line">[<span class="keyword">bit</span>-: width] <span class="comment">//从起始 bit 位开始递减，位宽为 width。</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//比如</span></span><br><span class="line"><span class="comment">//下面 2 种赋值是等效的</span></span><br><span class="line">A = data1[<span class="number">31</span>-: <span class="number">8</span>] ;</span><br><span class="line">A = data1[<span class="number">31</span>:<span class="number">24</span>] ;</span><br><span class="line"></span><br><span class="line"><span class="comment">//下面 2 种赋值是等效的</span></span><br><span class="line">B = data1[<span class="number">0</span>+ : <span class="number">8</span>] ;</span><br><span class="line">B = data1[<span class="number">0</span>:<span class="number">7</span>] ;</span><br></pre></td></tr></table></figure>
<p>使用<code>&#123;&#125;</code>可以进行拼接：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">31</span>]     data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]     var_1 = &#123;data[<span class="number">7</span>:<span class="number">0</span>],data[<span class="number">31</span>:<span class="number">24</span>]&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 可以信号与常量混合拼接</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]     car_2 = &#123;<span class="number">8&#x27;hAB</span> , data[<span class="number">31</span>:<span class="number">24</span>]&#125;;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="有符号数">有符号数</h3>
<p>默认情况下信号与变量都是无符号数。</p>
<p>定义有符号信号需要使用关键字<code>signed</code>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] data1;</span><br><span class="line"><span class="keyword">reg</span>  <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] data2; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data1 = -<span class="number">8&#x27;d10</span>;  <span class="comment">// 表示-10,以补码形式存储</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>当有符号数和无符号数混合运算与比较时，无符号数会被当成有符号数扩展（符号扩展或零扩展）.<br>
相关机制比较复杂，容易出错，不建议随便使用。</p>
</blockquote>
<h3 id="数组">数组</h3>
<p>Verilog中只支持一维数组。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] arry_name[<span class="number">7</span>:<span class="number">0</span>];   </span><br></pre></td></tr></table></figure>
<p>而在SystemVerilog中，数组维数没有限制。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span>          flag     [<span class="number">7</span>:<span class="number">0</span>] ; <span class="comment">//8个整数组成的数组</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]       counter  [<span class="number">3</span>:<span class="number">0</span>] ; <span class="comment">//由4个4bit计数器组成的数组</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]       addr_bus [<span class="number">3</span>:<span class="number">0</span>] ; <span class="comment">//由4个8bit wire型变量组成的数组</span></span><br><span class="line"><span class="keyword">wire</span>             data_bit [<span class="number">7</span>:<span class="number">0</span>][<span class="number">5</span>:<span class="number">0</span>] ; <span class="comment">//声明1bit wire型变量的二维数组</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]       data_4d  [<span class="number">11</span>:<span class="number">0</span>][<span class="number">3</span>:<span class="number">0</span>][<span class="number">3</span>:<span class="number">0</span>][<span class="number">255</span>:<span class="number">0</span>] ; <span class="comment">//声明4维的32bit数据变量数组</span></span><br></pre></td></tr></table></figure>
<p><kbd>对于多维数组，使用时必需指定具体每一维的索引。</kbd></p>
<blockquote>
<p>对于大容量的内存，通常使用FPGA/ASIC专有的BSRAM，<br>
而不是定义一个大数组(虽然很多时候综合器能将其优化为BSRAM)。</p>
</blockquote>
<br>
<br>
<br>
<hr>
<h2 id="时序逻辑与组合逻辑">时序逻辑与组合逻辑</h2>
<p>在数字电路中，最常用的器件便是<code>线(wire)</code>与<code>寄存器(reg)</code>。<br>
称这些构件为信号。</p>
<p>还要有一个概念是<code>驱动器</code>，可以理解为电源，其能驱动一个信号为<code>1</code>还是<code>0</code>.</p>
<blockquote>
<p>指定的信号触发才允许改变电路状态的逻辑为<code>时序逻辑</code>，<br>
<kbd>没有被触发时保持原有状态</kbd>；</p>
<p>反之则为<code>组合逻辑</code>，<br>
<kbd>输出完全依赖于输入，没有记忆状态</kbd>。</p>
</blockquote>
<br>
<blockquote>
<p>可见，<kbd>纯由wire构成的电路必然是组合逻辑</kbd>，<br>
因为其没有维持状态的能力，必须明确每一时刻其驱动器是什么；</p>
<p>使用reg才能构成时序逻辑，在没有驱动器时保持当前状态。</p>
</blockquote>
<hr>
<h2 id="信号赋值">信号赋值</h2>
<p>在给信号赋值时，需明确<code>驱动器</code>的概念。<br>
考虑可综合的情况下，<br>
<kbd>除去特定类型，同一时刻，只能允许一个驱动器驱动信号。</kbd></p>
<h3 id="net类型信号与赋值">net类型信号与赋值</h3>
<p>除了<code>wire</code>类型，net还有很多其它的类型，<br>
但其可综合的情况非常有限，通常只用<code>wire</code>即可。</p>
<p>在要求可综合的的条件下，<br>
这类信号赋值<kbd>只能在<code>assign</code>中赋值（驱动），有且只有一次赋值</kbd>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> s1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> s1 = <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 如果想实现三态或条件判断，可结合三目表达式写成这种形式：</span></span><br><span class="line"><span class="keyword">wire</span> en;</span><br><span class="line"><span class="keyword">wire</span> s2;</span><br><span class="line"><span class="keyword">assign</span> s2 = en ? <span class="number">1&#x27;b0</span> : <span class="number">1&#x27;b1</span>;   <span class="comment">// 当且仅当en == 1&#x27;b1时，s1为0,否则s1为1</span></span><br></pre></td></tr></table></figure>
<h3 id="reg类型信号与赋值">reg类型信号与赋值</h3>
<p>以下讨论皆是在可综合的情况下说明的。</p>
<blockquote>
<p>reg类信号不能在assign中赋值。</p>
</blockquote>
<p>reg信号的赋值有两种：</p>
<blockquote>
<ul>
<li>阻塞赋值：使用符号<code>=</code>,表示赋值完成才会往下执行</li>
<li>非阻塞赋值：使用符号<code>&lt;=</code>，表示本<code>always</code>块执行完毕后才进行赋值。</li>
</ul>
</blockquote>
<h4 id="组合逻辑与阻塞赋值">组合逻辑与阻塞赋值</h4>
<p>对于reg变量，想实现组合逻辑，通常使用阻塞赋值：(虽然不禁止非阻塞赋值，但没意义且容易误导)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>      reset;</span><br><span class="line"><span class="keyword">wire</span>      en;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">if</span> (reset == <span class="number">1&#x27;b0</span>)  data = <span class="number">8&#x27;b0</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data = <span class="number">8&#x27;h5A</span>;</span><br><span class="line">        <span class="keyword">else</span>            data = <span class="number">8&#x27;hA5</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h5 id="锁存器latch与触发器flip-flop">锁存器latch与触发器flip-flop</h5>
<p>寄存器可分为两种：</p>
<ul>
<li>锁存器（Latch），<br>
电平触发的存储单元，输入信号的任何变化，都将直接引起锁存器输出状态的改变，<br>
很有可能会因为瞬态特性不稳定而产生振荡现象。</li>
</ul>
<br>
<ul>
<li>触发器（flip-flop）<br>
边沿触发的存储单元，数据存储的状态转换由某一信号的上升沿或者下降沿进行同步的<br>
这限制存储单元状态转换在一个很短的时间内。</li>
</ul>
<br>
<blockquote>
<p>通常情况下，要避免Latch的生成。<br>
Latch 的主要危害有：<br>
输入状态可能多次变化，容易产生毛刺，增加了下一级电路的不确定性；<br>
在大部分 FPGA 的资源中，可能需要比<code>触发器(FF)</code>更多的资源去实现 Latch 结构；<br>
latch的出现使得静态时序分析变得更加复杂</p>
</blockquote>
<br>
<p>在组合逻辑的always块中，<br>
被赋值的reg信号需要在所有条件中都被明确赋值（驱动），<br>
否则综合时会自动生成一个<code>锁存器(latch)</code>。</p>
<p>比如以下例子都会生成latch：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>      reset;</span><br><span class="line"><span class="keyword">wire</span>      en;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 例子一</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span>    <span class="comment">// 表示敏感变量由综合其自己确定，能囊括块中用到的信号</span></span><br><span class="line">    <span class="keyword">if</span> (reset == <span class="number">1&#x27;b0</span>)  data = <span class="number">8&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data = <span class="number">8&#x27;h5A</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">/* 这种情况没有考虑else的情况，</span></span><br><span class="line"><span class="comment">       那么综合器会认为发生else时需要保持原有的状态，</span></span><br><span class="line"><span class="comment">       而又没有指定边沿触发信号，</span></span><br><span class="line"><span class="comment">       自然需要一个Latch来维持原有的状态。</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// 例子二：敏感列表不全</span></span><br><span class="line"><span class="keyword">always</span> @(en) <span class="keyword">begin</span>        <span class="comment">// 表示只有en变化时才执行块中逻辑</span></span><br><span class="line">    <span class="keyword">if</span> (reset == <span class="number">1&#x27;b0</span>)   data = <span class="number">8&#x27;b0</span>;  <span class="comment">// 当en不变化时，即使reset变化也不驱动data</span></span><br><span class="line">                                       <span class="comment">// 此时data需要保持原来状态，因此也会生成latch</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data = <span class="number">8&#x27;h5A</span>;</span><br><span class="line">    <span class="keyword">else</span>                 data = <span class="number">8&#x27;hAA</span>;</span><br><span class="line">*/</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 例子三：需要记忆自身状态</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span>        </span><br><span class="line">    <span class="keyword">if</span> (reset == <span class="number">1&#x27;b0</span>)   data = <span class="number">8&#x27;b0</span>;                                        </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data = <span class="number">8&#x27;h5A</span>;</span><br><span class="line">    <span class="keyword">else</span>                 data = ~data;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p>可以发现，没有生成Latch的情况下，reg信号在组合逻辑中没有发挥“记忆”的功能。<br>
实际上，此时在综合时其会被自动处理为wire，并不会生成寄存器。</p>
<p>理论上单纯用wire信号可以实现所有的组合逻辑，<br>
但Verilog语法限定了if else、case等语法不能在assign中使用，<br>
因此对于复杂的组合逻辑，仍常常用reg信号来实现。<br>
不过在assign可以调用function，在function中可以实现复杂组合逻辑。</p>
</blockquote>
<h4 id="时序逻辑与非阻塞赋值">时序逻辑与非阻塞赋值</h4>
<p>通常情况下，在时序逻辑中reg信号的幅值都是非阻塞赋值。<br>
注意区分以下两种写法的差异：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">wire</span> en;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 非阻塞赋值</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">    这个例子中，如果en为1，那么data为上一时刻的取反，否则为8&#x27;h55</span></span><br><span class="line"><span class="comment">    即if的条件成立时，会覆盖前面的赋值</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">8&#x27;b0101_0101</span>;</span><br><span class="line">        <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data &lt;= ~data;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 阻塞赋值</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">    这个例子中，如果en为0，那么data为8&#x27;b0101_0101的取反，即8&#x27;b1010_1010</span></span><br><span class="line"><span class="comment">    即if中认为data已经变成了8&#x27;b1010_1010，然后再进行取反</span></span><br><span class="line"><span class="comment">    但要注意的是，实际在一个clk内data并不会出现两次的变化，</span></span><br><span class="line"><span class="comment">    data的值仅取决于clk上升沿时en的状态，要么为8&#x27;h55,要么为8&#x27;hAA</span></span><br><span class="line"><span class="comment">    维持至下一个clk上升沿。</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        data = <span class="number">8&#x27;b0101_0101</span>;</span><br><span class="line">        <span class="keyword">if</span>(en == <span class="number">1&#x27;b1</span>)  data = ~data;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<br>
<br>
<br>
<hr>
<hr>
<h1>参数型parameter</h1>
<p><a target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog-defparam.html">参考链接</a><br>
在Verilog中可使用<code>parameter</code>定义一个标识符代表一个<code>常量</code>。<br>
在模块内，参数视为常量，<br>
而在实例化模块时，可以更改参数的取值。</p>
<p>有两种方式在定义模块时定义参数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//方式一：在定义模块头时使用#()定义</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> block_1</span><br><span class="line">#( </span><br><span class="line">    PARM_1 = <span class="number">1</span>,         <span class="comment">//定义参数</span></span><br><span class="line">    PARM_2 = <span class="number">2</span>;   </span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    port_1,             <span class="comment">//定义端口</span></span><br><span class="line">    port_2</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//方式二：使用parameter关键字</span></span><br><span class="line"><span class="keyword">module</span> block_2(port_1,port_2);</span><br><span class="line">    <span class="keyword">parameter</span> PARM_1 = <span class="number">1</span>,PARM_2 = <span class="number">2</span>;   <span class="comment">//定义参数并设定默认值</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>习惯上参数名大写。</p>
</blockquote>
<p>实例化时修改参数也有两种方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//方式一：在实例化时使用#()修改参数</span></span><br><span class="line"><span class="keyword">module</span> block_2(port_3,port_4);</span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//实例化block_1</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//该实例中PARM_1、PARM_2为默认值</span></span><br><span class="line">    block                               b1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));  </span><br><span class="line">    <span class="comment">//该实例中PARM_1更改为3，但PARM_2仍为默认值</span></span><br><span class="line">    block     <span class="variable">#(.PARM(3))               b2(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line">    <span class="comment">//该实例中PARM_1=3、PARM_2=4</span></span><br><span class="line">    block     <span class="variable">#(.PARM(3),.PARM(4))      b3(.port_1(a_1),.port_2(a_2))</span>;  </span><br><span class="line">    <span class="comment">//此方法修改参数时可不指定参数名，但此时赋值顺序要严格对应</span></span><br><span class="line">    block     <span class="variable">#(3,4)                    b4(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span>    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//方式二：使用defparam关键字修改参数</span></span><br><span class="line"><span class="comment">//该方法并不限定只能在实例化前使用</span></span><br><span class="line"><span class="keyword">module</span> block_3(port_3,port_4);</span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//修改block_1的参数</span></span><br><span class="line">    <span class="keyword">defparam</span> Block_1<span class="variable">.PARM_1</span> = <span class="number">3</span>;</span><br><span class="line">    <span class="keyword">defparam</span> Block_1<span class="variable">.PARM_2</span> = <span class="number">4</span>;</span><br><span class="line">    <span class="comment">//实例化block_1</span></span><br><span class="line">    block                               b1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 实例化</span></span><br><span class="line">    <span class="comment">//可以理解为在这是在使用defparam关键字的模块内，</span></span><br><span class="line">    <span class="comment">//将被修改的模块的参数默认值进行修改</span></span><br><span class="line">    <span class="comment">//因此使用#()可以再次自定义参数</span></span><br><span class="line">    block     <span class="variable">#(.PARM(5),.PARM(6))      b5(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line">      </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<blockquote>
<p>要注意的是，<br>
如果一个模块既有<code>#()</code>方式定义的参数，也有<code>parameter</code>关键字定义的参数，<br>
使用<code>defparam</code>修改参数会报错。<br>
但是实例化该模块时使用<code>#()</code>没有这个限制。</p>
</blockquote>
<h4 id="多层次模块中参数的修改">多层次模块中参数的修改</h4>
<p>比如下面这个例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//Block_1</span></span><br><span class="line"><span class="keyword">module</span> Block_1(<span class="keyword">input</span> port_1,<span class="keyword">output</span> port_2);</span><br><span class="line">    <span class="keyword">parameter</span> PARM_1 = <span class="number">0</span>,</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//Block_2</span></span><br><span class="line"><span class="keyword">module</span> Block_2(<span class="keyword">input</span> port_3);</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line">    <span class="comment">//实例化Block_1</span></span><br><span class="line">    Block_1 B1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line">    Block_1 B2(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line"></span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//Block_3</span></span><br><span class="line"><span class="keyword">module</span> Block_3();</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line">    <span class="comment">//修改Block_2中实例化的B1的参数</span></span><br><span class="line">    <span class="keyword">defparam</span>;</span><br><span class="line">    Block_2<span class="variable">.B1</span><span class="variable">.PARM_1</span> = <span class="number">1</span>,   <span class="comment">//使用“.”来取值</span></span><br><span class="line">    Block_2<span class="variable">.B2</span><span class="variable">.PARM_1</span> = <span class="number">2</span>,</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="本地参数">本地参数</h2>
<p>对于不希望被外部修改的参数，可定义位本地参数型：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span> PARM_1 = <span class="number">0</span>;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>常量的位宽通常不指定，而是由综合器自己推定。</p>
</blockquote>
<br>
<hr>
<h1>运算符</h1>
<p>与c语言的运算符是基本相同的。</p>
<h2 id="算数运算符">算数运算符</h2>
<p>几个注意的点：</p>
<blockquote>
<ul>
<li>取模，或者叫求余，要求<code>%</code>两侧均为整型数据，结果值的符号位取第一个操作数的符号位。</li>
<li>整数除法运算时，结果略去小数部分(<kbd>不是四舍五入</kbd>)。</li>
<li>算数运算操作时如果某操作数有<code>不确定值x</code>，则整个结果也为<code>x</code>。</li>
</ul>
</blockquote>
<h3 id="乘法运算符">乘法运算符</h3>
<table>
<thead>
<tr>
<th style="text-align:center">特性</th>
<th style="text-align:center">使用乘号 *</th>
<th style="text-align:center">使用IP核</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">易用性和速度</td>
<td style="text-align:center">高。写代码非常快，只需一行 c = a * b;。</td>
<td style="text-align:center">低。需要打开IP核 GUI 配置参数、生成文件、在代码中实例化，流程繁琐。</td>
</tr>
<tr>
<td style="text-align:center">可移植性</td>
<td style="text-align:center">高。代码是标准的 Verilog/SystemVerilog/VHDL，可以在不同厂商（Xilinx, Intel, Lattice等）的工具链上综合。</td>
<td style="text-align:center">低。IP核通常是厂商特定的（如Xilinx的IP不能直接在Intel的Quartus中使用）。移植设计需要重新生成和连接IP核。</td>
</tr>
<tr>
<td style="text-align:center">控制力和优化</td>
<td style="text-align:center">低。综合工具根据全局约束自动决定实现方式（用LUT/寄存器还是DSP块）。结果可能因工具版本、约束策略而异。</td>
<td style="text-align:center">高。可以精确控制几乎所有方面：是否使用DSP块、流水线级数、输出寄存等，以实现速度或面积的最优解。</td>
</tr>
<tr>
<td style="text-align:center">性能和可靠性</td>
<td style="text-align:center">可变。对于简单的乘法，现代工具做得很好。但对于高性能或复杂需求，结果可能不是最优的，时序收敛可能更挑战。</td>
<td style="text-align:center">高且可靠。IP核是经过预验证、高度优化的，性能（频率、吞吐量）有保证，时序更容易收敛。</td>
</tr>
<tr>
<td style="text-align:center">资源利用率</td>
<td style="text-align:center">不可预测。工具可能用灵活的LUT（查找表）和寄存器实现，也可能用DSP块实现，这取决于代码写法、约束和工具策略。</td>
<td style="text-align:center">可预测。可以明确指定是使用DSP硬核（节省逻辑资源）还是用 Fabric（可编程逻辑）实现。</td>
</tr>
<tr>
<td style="text-align:center">功能复杂性</td>
<td style="text-align:center">有限。适合基本的乘法、乘加。对于复杂的数学运算（如复数乘法、FIR滤波器），代码会变得复杂且效率低下。</td>
<td style="text-align:center">丰富。IP核库提供大量复杂、高度优化的功能模块，如快速傅里叶变换（FFT）、FIR滤波器、坐标旋转数字计算机（CORDIC）等，自己编写这些几乎不现实。</td>
</tr>
</tbody>
</table>
<h3 id="除法运算">除法运算</h3>
<p><kbd>在可综合的代码中，变量的除法要尽量避免使用，除非是调用专门的除法IP核</kbd>。</p>
<p>几种替代方法：</p>
<blockquote>
<ol>
<li>对于除数是2的幂数，使用移位即可。</li>
<li>对于除数是常数，使用除数的倒数，再使用乘法即可。</li>
<li>对于除数的取值是离散、有限且可索引的，定义一个倒数查找表即可。</li>
</ol>
</blockquote>
<blockquote>
<p><kbd>常量的除法不会生成除法器（但是要注意四舍五入），可以放心使用。</kbd></p>
</blockquote>
<br>
<br>
<h2 id="位运算符：">位运算符：</h2>
<p>常用的：</p>
<ul>
<li>取反（单目运算符）：<code>~</code></li>
<li>按位与：<code>&amp;</code></li>
<li>按位或：<code>|</code></li>
<li>按位异或：<code>^</code></li>
<li>按位同或：<code>^~</code></li>
</ul>
<blockquote>
<p>不同长度的数据进行位运算时，会自动将两个<code>右对齐</code>，然后高位填<code>0</code>。</p>
</blockquote>
<h2 id="逻辑运算符">逻辑运算符</h2>
<ul>
<li>逻辑与：<code>&amp;&amp;</code></li>
<li>逻辑或：<code>||</code></li>
<li>非：<code>!</code></li>
</ul>
<p><code>&amp;&amp;</code>和<code>||</code>的优先级低于关系运算符，<br>
<code>!</code>高于算数运算符。</p>
<h2 id="关系运算符">关系运算符</h2>
<p><code>&lt;</code>、<code>&gt;</code>、<code>&lt;=</code>、<code>&gt;=</code></p>
<blockquote>
<ul>
<li>正常情况下按照关系返回<code>0</code>或<code>1</code>。</li>
<li>如果某个操作数的某位不定，则关系是模糊的，返回值为不定值。</li>
<li>关系元素运算符的优先级低于算数运算符。</li>
</ul>
</blockquote>
<h2 id="等式运算符">等式运算符</h2>
<ul>
<li>等：<code>==</code></li>
<li>不等：<code>!=</code></li>
</ul>
<blockquote>
<p>当这两个运算符的操作数存在不定值<code>x</code>或高阻值<code>z</code>的位时，返回不定值<code>x</code>。</p>
</blockquote>
<ul>
<li>全等：<code>===</code>     （<code>不可综合</code>）</li>
<li>不全等：<code>!==</code>   （<code>不可综合</code>）</li>
</ul>
<blockquote>
<p>这两个运算符能对操作数的<code>z</code>或<code>x</code>位也进行比较，看其是否完全一致，返回<code>0</code>或<code>1</code>。</p>
</blockquote>
<blockquote>
<p>四个运算符的优先级相同。</p>
</blockquote>
<h2 id="移位运算符">移位运算符</h2>
<ul>
<li>逻辑左移：<code>&lt;&lt;</code></li>
<li>逻辑右移：<code>&gt;&gt;</code></li>
<li>算术左移：<code>&lt;&lt;&lt;</code></li>
<li>算数右移：<code>&gt;&gt;&gt;</code></li>
</ul>
<blockquote>
<p>算术左移和逻辑左移时，右边低位会补 0；<br>
逻辑右移时，左边高位会补 0；而算术右移时，左边高位会补充符号位。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例子</span></span><br><span class="line">    a = <span class="number">8&#x27;b0010_1001</span> &lt;&lt; <span class="number">1&#x27;d4</span>; <span class="comment">//则a=8&#x27;b1001_0000</span></span><br></pre></td></tr></table></figure>
<h2 id="位拼接运算符">位拼接运算符<code>&#123;&#125;</code></h2>
<p>返回将多个信号的某些位拼接起来的数。<br>
例如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">a = <span class="number">8&#x27;b1001_0110</span>;</span><br><span class="line">b = <span class="number">4&#x27;b1110</span>;</span><br><span class="line">c = <span class="number">16&#x27;b0001_0111_1101_1000</span>;</span><br><span class="line"></span><br><span class="line">d = &#123;a[<span class="number">2</span>:<span class="number">0</span>],b,c[<span class="number">14</span>;<span class="number">12</span>],c[<span class="number">7</span>:<span class="number">4</span>],<span class="number">3&#x27;b001</span>&#125;;  </span><br><span class="line"><span class="comment">//则d的值为110_1110_001_1101_001</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//对于重复的操作数，可以指定重复的次数</span></span><br><span class="line">e = &#123;<span class="number">5</span>&#123;b&#125;&#125;    <span class="comment">//等价于&#123;b,b,b,b,b&#125;</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//运行嵌套的方式</span></span><br><span class="line">f = &#123;<span class="number">4&#x27;b0111</span>,&#123;<span class="number">3&#x27;b111</span>,<span class="number">2</span>&#123;b&#125;&#125;&#125;   <span class="comment">//等价于&#123;4&#x27;b0111,3&#x27;b111,b,b&#125;</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="归约运算符">归约运算符</h2>
<p>该运算符是单目运算符。<br>
包括<code>与&amp;、或|、与非~&amp;、或非~|、异或^、同或~^</code>运算，<br>
但是是对操作数自身的位进行<code>递推式</code>运算，<br>
最终返回一个<code>1位</code>的二进制数。</p>
<p>比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">a = <span class="number">4&#x27;b1001</span>;</span><br><span class="line"></span><br><span class="line">b = &amp;a;</span><br><span class="line"><span class="comment">//等价于( ( ( a[0] &amp; a[1] ) &amp; a[2] ) &amp; a[3] )</span></span><br><span class="line"><span class="comment">//因此b = 0</span></span><br></pre></td></tr></table></figure>
<p>本质上，</p>
<blockquote>
<p><code>规约与</code>是判断操作数指定位是否都相同；<br>
<code>规约或</code>是判断操作数指定位是否有存在<code>1</code>。</p>
</blockquote>
<br>
<br>
<br>
<hr>
<hr>
<h1>块与语句</h1>
<p>module中的逻辑必须置于<code>块</code>中。<br>
各个<code>块</code>的执行是并行的。</p>
<h2 id="可综合的块">可综合的块</h2>
<h3 id="assign：wire信号的赋值块">assign：wire信号的赋值块</h3>
<p>用于给wire型信号赋值以实现组合逻辑。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> a;</span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">1&#x27;b0</span>;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>assign中不能使用begin-end构成块，只能为一个表达式。<br>
但assign可以调用function，在function中实现复杂逻辑。</p>
</blockquote>
<p>语法糖：<br>
现代的综合器通常都支持在定义wire信号时赋值（要和reg信号的初始化赋值区分！）：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">wire</span> a = (enable)? b: c;</span><br><span class="line"><span class="comment">// 等效于</span></span><br><span class="line"><span class="keyword">wire</span> a;</span><br><span class="line"><span class="keyword">assign</span> a = (enable)? b: c;</span><br></pre></td></tr></table></figure>
<br>
<hr>
<h3 id="always：reg信号的赋值块">always：reg信号的赋值块</h3>
<ul>
<li>当敏感列表是电平信号时<br>
根据实际程序决定是生成Latch的时序逻辑，还是转化为wire构成组合逻辑。</li>
</ul>
<blockquote>
<p>敏感列表不同信号之间通过<code>or</code>连接。</p>
</blockquote>
<blockquote>
<p>详细情况参见上文的“reg类型信号与赋值”一节。</p>
</blockquote>
<p>如果想将所有相关的电平信号都囊括进敏感列表，可以用<code>*</code>指定。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line"><span class="comment">// 内部逻辑</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<br>
 - 当敏感列表是边沿信号时，实现时序逻辑：   
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> a;</span><br><span class="line"><span class="keyword">reg</span> b;</span><br><span class="line"><span class="keyword">reg</span> c;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span>     <span class="comment">// clk上升沿触发</span></span><br><span class="line">    <span class="keyword">if</span>(en == <span class="number">0</span>)    a &lt;= <span class="number">1&#x27;b0</span>;  </span><br><span class="line">    <span class="keyword">else</span>           a &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span>  <span class="comment">// clk下降沿触发</span></span><br><span class="line">    <span class="keyword">if</span>(en == <span class="number">0</span>)    b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span>           b &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset) <span class="keyword">begin</span>   <span class="comment">//这代表异步复位</span></span><br><span class="line">    <span class="keyword">if</span>(reset == <span class="number">1&#x27;b0</span>)          c &lt;= <span class="number">1&#x27;b0</span>;    </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(en == <span class="number">0</span>)    c &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">else</span>           c &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>注意事项：</p>
<blockquote>
<ol>
<li>敏感触发信号无法表示“与”的关系；</li>
<li>一个always块的敏感信号列表不能包含一个信号的上升沿和下降沿，<br>
因为这本质上就是电平触发逻辑，verilog的语法也不允许这样写。</li>
<li>语法上always块内的语句是按顺序执行的。</li>
</ol>
</blockquote>
<br>
---
<h3 id="generate：循环执行块">generate：循环执行块</h3>
<p><code>generate</code>块用于在综合期生成重复或条件的硬件结构，<br>
适合用于模块实例化、条件电路生成、参数化设计等场景。</p>
<p>比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">genvar</span> i;         <span class="comment">// generate 循环逻辑 专用迭代变量</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// generate 条件选择与判断 必须使用parameter</span></span><br><span class="line"><span class="keyword">parameter</span> flag = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> Mode = <span class="number">1</span>;   </span><br><span class="line"></span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">    <span class="comment">// 循环必须命名（下面的gen_1、gen_2等），否则会报错</span></span><br><span class="line">    <span class="comment">// 循环逻辑</span></span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">8</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span> : gen_1    </span><br><span class="line">            <span class="keyword">assign</span> y[i] = a[i] &amp; b[i];  </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// if逻辑</span></span><br><span class="line">    <span class="keyword">if</span> (flag == <span class="number">1</span>) <span class="keyword">begin</span> : gen_2</span><br><span class="line">            <span class="keyword">assign</span> y = a + b;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span> : genOther</span><br><span class="line">            <span class="keyword">assign</span> y = a - b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// case 逻辑</span></span><br><span class="line">    <span class="keyword">case</span> (MODE)</span><br><span class="line">            <span class="number">0</span>: <span class="keyword">begin</span> : genAdd </span><br><span class="line">                    <span class="keyword">assign</span> y = a + b; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">1</span>: <span class="keyword">begin</span> : genSub </span><br><span class="line">                    <span class="keyword">assign</span> y = a - b; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span> : genZero </span><br><span class="line">                    <span class="keyword">assign</span> y = <span class="number">0</span>; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br></pre></td></tr></table></figure>
<br>
<hr>
<h3 id="function-函数块">function 函数块</h3>
<p><code>function</code>（函数） 是一种用于封装<kbd>组合逻辑</kbd>的结构。<br>
其允许定义可重用的逻辑计算模块，并在模块中以类似调用的方式进行使用。</p>
<p>基本语法：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 定义</span></span><br><span class="line"><span class="keyword">function</span> [return_width-<span class="number">1</span>:<span class="number">0</span>] function_name(</span><br><span class="line">  <span class="keyword">input</span> [input_width1-<span class="number">1</span>:<span class="number">0</span>] arg1,</span><br><span class="line">  <span class="keyword">input</span> [input_width2-<span class="number">1</span>:<span class="number">0</span>] arg2</span><br><span class="line">  )</span><br><span class="line"></span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// function body</span></span><br><span class="line">    <span class="comment">// 必须为返回值赋值</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// 调用例子</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] result;</span><br><span class="line"><span class="keyword">assign</span> result = function_name(input1, input2);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p>function中可调用其它function。</p>
</blockquote>
<br>
<hr>
<h2 id="可综合语句">可综合语句</h2>
<p>这些语句可以嵌入到除了assign的<code>块</code>中，<br>
其内可以嵌入其它语句或表达式， 且按顺序执行。</p>
<h4 id="begin-end">begin-end</h4>
<p><code>begin-end</code>没有什么特别的含义，其内的表达式或语句是顺序执行的。</p>
<h4 id="if-else">if-else</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(条件表达式)</span><br><span class="line"></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(条件表达式)   </span><br><span class="line">            执行表达式<span class="number">1</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(条件表达式)</span><br><span class="line">    <span class="keyword">begin</span>  <span class="comment">// 嵌入begin-end</span></span><br><span class="line">            执行表达式n;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span>      <span class="comment">// 可省略，但对于组合逻辑，还是要注意不要漏掉else</span></span><br><span class="line">            执行表达式n;</span><br></pre></td></tr></table></figure>
<br>
<hr>
<h4 id="case语句">case语句</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 当条件表达式和某个常量表达式相同，执行对应语句或表达式</span></span><br><span class="line"><span class="keyword">case</span>(条件表达式)            </span><br><span class="line">    常量表达式<span class="number">1</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">2</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">3</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">4</span>:    语句;</span><br><span class="line">    <span class="keyword">default</span>:       语句;    <span class="comment">//如果没有匹配的则执行该语句，可省略</span></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<br>
<blockquote>
<ul>
<li>不同于c语言的switch语句，其不会执行除了匹配常量对应语句外的其它语句。（不需要break关键字）<br>
<br></li>
<li>所有表达式<code>位宽必须相等</code>，特别注意使用常量作为分支时要注明位宽，否则很可能出现位宽不匹配。<br>
<br></li>
<li>常用表达式之间可以不互斥，虽然这些条件选项是并行比较的，但执行效果以谁在先为准。<br>
<br></li>
<li>如果希望多个常量表达式对应同一个待执行语句，可以将常量表达式并列并用<code>逗号</code>分隔；</li>
</ul>
</blockquote>
<br>
<p><code>case</code>中只有<kbd>匹配</kbd>或<kbd>不匹配</kbd>可言，条件判断较为严格。<br>
以下是真值表：</p>
<table>
<thead>
<tr>
<th style="text-align:center">case</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
<blockquote>
<p>在可综合的条件下，<code>x</code>状态的信号是要尽量避免的。</p>
</blockquote>
<br>  
<p><code>casez</code>中将<code>z</code>视为<kbd>dont care</kbd>，<br>
即不关心是否为高阻态，但还是限定<code>x</code>必须要和<code>x</code>匹配。</p>
<table>
<thead>
<tr>
<th style="text-align:center">casez</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
<p>习惯上用<code>?</code>来表示<kbd>dont care</kbd>的位置：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 表示不关系?对应的位置是否匹配</span></span><br><span class="line"><span class="comment">// 注意判断是有顺序的，上一行判断失败才判断下一行</span></span><br><span class="line"><span class="keyword">casez</span>(条件表达式)            </span><br><span class="line">    <span class="number">4</span>&#x27;b??<span class="number">00</span>:       语句;</span><br><span class="line">    <span class="number">4</span>&#x27;b??<span class="number">11</span>:       语句;</span><br><span class="line">    <span class="number">4&#x27;b1101</span>:       语句;</span><br><span class="line">    <span class="number">4&#x27;b1</span>??<span class="number">1</span>:       语句;</span><br><span class="line">    <span class="keyword">default</span>:       语句;    </span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<br>
<p><code>casex</code>对<code>x</code>和<code>z</code>都为<kbd>dont care</kbd>。<br>
在综合时可能会导致不确定行为而综合失败，建议少用：</p>
<table>
<thead>
<tr>
<th style="text-align:center">casex</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
</tbody>
</table>
<br>
<hr>
<h4 id="for">for</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span>(表达式<span class="number">1</span>;表达式<span class="number">2</span>;表达式<span class="number">3</span>)    语句;</span><br><span class="line"><span class="comment">//Ⅰ.先执行表达式1；</span></span><br><span class="line"><span class="comment">//Ⅱ.再求解表达式2，如果表达式2为真，则执行语句,否则结束循环；</span></span><br><span class="line"><span class="comment">//Ⅲ.执行表达式3</span></span><br><span class="line"><span class="comment">//重复执行Ⅱ、Ⅲ步。</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>在可综合的要求下，for语句必须是在综合时能确定循环次数有限的，<br>
或者说for语句必须能展开为有限的常规语句。</p>
</blockquote>
<p>最常见的用法是遍历：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span> MEM_WIDTH = <span class="number">16</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] mem[MEM_WIDTH:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(clk) <span class="keyword">begin</span></span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;=MEM_WIDTH;i = i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            mem[i] = <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;=MEM_WIDTH;i = i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            mem[i] = i;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<br>
<br>
<hr>
<hr>
<h2 id="不可综合的块">不可综合的块</h2>
<h3 id="initial：初始化块">initial：初始化块</h3>
<p><code>initial</code>块只会执行一次，通常用于仿真中。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb();</span><br><span class="line">    <span class="keyword">reg</span>  reset;</span><br><span class="line">    <span class="keyword">reg</span>  excute_flag;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        reset = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        reset = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        reset = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">        <span class="variable">#(10)</span>;</span><br><span class="line">        <span class="keyword">wait</span>(excuted_flag == <span class="number">1&#x27;b1</span>);</span><br><span class="line">        <span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 其它逻辑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p><code>initial</code>中的语句是顺序执行的。</p>
</blockquote>
<br>
<p>initial有一个可综合的例外场景是给寄存器赋予初始值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">Verilog</span><br><span class="line"><span class="keyword">reg</span> a;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">a = <span class="number">1&#x27;b0</span>;   <span class="comment">// 赋予初始值0</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//这等价于</span></span><br><span class="line"><span class="keyword">reg</span> a = <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// 注意不能综合</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] mem[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    mem[<span class="number">7</span>:<span class="number">0</span>] = <span class="number">16&#x27;d0</span>;  <span class="comment">// 在initial中对数组元素进行赋值是不可综合的</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<br>
<p>还有一种initial可综合情况是为ROM写入值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * 在工程目录下定义文件lookuptable.rom(文件名和后缀随意)</span></span><br><span class="line"><span class="comment"> * 其中是指定位宽、指定进制进制的数字，每一行代表一个元素</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// lookuptable.rom的内容示例（16位宽十六进制）</span></span><br><span class="line"><span class="number">0000</span></span><br><span class="line"><span class="number">0</span>ABC</span><br><span class="line"><span class="number">79</span>BA</span><br><span class="line">ABCD</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// 定义ROM</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] rom_1[<span class="number">1</span>:<span class="number">0</span>]; </span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指定载入进rom_1的内容</span></span><br><span class="line"><span class="built_in">$readmemh</span>(<span class="string">&quot;lookuptable.rom&quot;</span>, rom_1);  <span class="comment">// 表示以16进制载入</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p>类似的命令还有<code>$readmemb</code>，表示以二进制格式载入。<br>
要注意的是，这种做法只适用于ROM的结构（不可修改）。</p>
</blockquote>
<br>
<br>
<hr>
<h3 id="task：任务块">task：任务块</h3>
<p>与function类似，只不过没有返回值，而是类似于module，定义自己的输入输出端口。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> task_name(</span><br><span class="line">    <span class="keyword">input</span>  [width-<span class="number">1</span>:<span class="number">0</span>] in_arg,</span><br><span class="line">    <span class="keyword">output</span> [width-<span class="number">1</span>:<span class="number">0</span>] out_arg,</span><br><span class="line">    <span class="keyword">inout</span>  [width-<span class="number">1</span>:<span class="number">0</span>] inout_arg</span><br><span class="line">)</span><br><span class="line">    <span class="comment">// 本地变量声明</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] temp;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// task 体</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 执行语句</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>
<br>
----
<br>
<h2 id="不可综合语句">不可综合语句</h2>
<h3 id="延时">延时</h3>
<p>在仿真中，可使用以下语句表示延时一段时间：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="variable">#(10)</span>;   <span class="comment">// 表示延时10个时间单位</span></span><br><span class="line">         <span class="comment">// 可以是非整数，执行仿真时会根据设定的最高精度进行截取</span></span><br></pre></td></tr></table></figure>
<p>时间单位需要手动限定:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 通常置于testbench的第一行</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps     </span><span class="comment">// 表示时间单位为1ns，最高精度为1ps</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p>延时语句在综合时会被忽略。</p>
</blockquote>
<h3 id="wait等待">wait等待</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wait</span>(条件表达式);   <span class="comment">// 等待，直到条件表达式为真</span></span><br></pre></td></tr></table></figure>
<h3 id="循环语句">循环语句</h3>
<h4 id="forever">forever</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">forever</span> 语句;</span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"><span class="keyword">forever</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><code>forever</code>常用于产生周期性的波形，作为仿真测试信号：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">forever</span>  <span class="variable">#(5)</span>  clk = ~clk;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 等价于</span></span><br><span class="line"><span class="comment">// 仿真情况下，always可以没有敏感列表，但要加上适当时间控制，否则会卡死</span></span><br><span class="line"><span class="keyword">always</span> <span class="variable">#(5)</span> clk = ~clk;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="repeat">repeat</h4>
<p>循环执行指定次数。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">repeat</span>(常量) 语句;  <span class="comment">// 循环执行指定次数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">repeat</span>(常量)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="while">while</h4>
<p>循环执行，直到条件表达式为假。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">while</span>(条件表达式) 语句;</span><br><span class="line"></span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">while</span>(条件表达式)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h3 id="打印信息">打印信息</h3>
<p>和C语言的printf用法基本一致。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> signal_1;</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">&quot;[%t] Signal_1 is %d.&quot;</span>, <span class="built_in">$time</span>,signal_1);</span><br></pre></td></tr></table></figure>
<h3 id="停止与结束仿真">停止与结束仿真</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$stop</span>;    <span class="comment">// 停止仿真</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">$finish</span>;   <span class="comment">// 结束仿真，会关闭仿真应用</span></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/11/25/verilog_[2]%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/">http://example.com/2023/11/25/verilog_[2]%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/11/25/verilog_%5B1%5D%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_[1]基本概念"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">verilog_[1]基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  模块的基本概念 一个二选一多路器： 123456789//例1module muxtwo(out,a,b,sl);      input a,b,sl;                output out;                 reg out;                    always @(sl or a or b)          if(! sl) out = a;        else     out...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-10</div><div class="info-item-2">FPGA[3]_开发工作流与注意事项</div></div><div class="info-2"><div class="info-item-1">FPGA工作流 1234567891011121314151617181920212223242526272829303132333435timeline    title FPGA详细开发工作流    section 设计 (Design)        RTL编写        : 选择与生成时钟        : 生成并调用IP核        : 使用HDL语言描述逻辑        功能仿真         : 编写Testbench        : 使用ModelSim/VCS等工具&lt;br&gt;验证逻辑正确性    section 综合 (Synthesis)        转译与优化&lt;br&gt;工具将RTL转换为&lt;br&gt;门级网表netlist        映射&lt;br&gt;将门级网表映射到&lt;br&gt;目标FPGA的原语    section 约束 (Constraints)        时序约束         : 创建时钟定义        : 定义输入/输出延迟        :...</div></div></div></a><a class="pagination-related" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-10-10</div><div class="info-item-2">FPGA[4]_跨时钟域CDC</div></div><div class="info-2"><div class="info-item-1">前言  可参考此文章  当信号跨时钟域时，通常采用缓冲避免亚稳态。 并在约束文件中set_false_path指示不需要同步的路径。 （该步骤有些繁琐，对于在vivado开发，可以在源码中使用(* ASYNC_REG = &quot;TRUE&quot; *)直接指示异步信号）  单比特信号的CDC 对于单比特的跨时钟域电平信号， 即信号电平不管在原时钟域还是新时钟域维持的时间都足够长，以至于不用担心时钟频率和时钟相位的不同导致漏采样， 可以使用两级缓冲器避免亚稳态（会引入一定的延时）： 123456789101112131415161718192021222324252627module bit_cdc(    input reset_n,  // 这也是电平信号，维持时间足够长    input  bit_clka, // from clk_a domain    input  clkb,    output bit_clkb);reg sync_ff1 = 0;reg sync_ff2 = 0;always @(posedge clkb) begin   ...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%5B1%5D%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_[1]基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_[1]基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  模块的基本概念 一个二选一多路器： 123456789//例1module muxtwo(out,a,b,sl);      input a,b,sl;                output out;                 reg out;                    always @(sl or a or b)          if(! sl) out = a;        else     out...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2024/12/26/FPGA%5B1%5D_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA[1]_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-26</div><div class="info-item-2">FPGA[1]_基本结构</div></div><div class="info-2"><div class="info-item-1">FPGA的基本结构 参考链接 参考了书籍《principles-and-structures-of-fpgas》  由上图可见，FPGA的各结构分为：   逻辑单元 基本组成逻辑结构BLE：  BLE组成为：    查找表LUT  大多数FPGA的LUT本质上都是RAM，其中存储着基于输入的输出真值表， 一个k输入的LUT可以存储2^k个可能的输出值，从而实现任意的k输入逻辑函数。    触发器FF   多路复用器MUX     在Xilinx的FPGA中，其与BLE功能类似的结构称为Slice。 有不同功能的Slice。 多个Slice和进位链、路由资源等构成可编辑逻辑块CLB， 有点类似于上面FPGA结构框图的logic Tile。     互联资源 用于实现各模块的互联。  开关单元(SB) 连接单元(CB) 布线通道    IO 基本结构 IOB...</div></div></div></a><a class="pagination-related" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-29</div><div class="info-item-2">FPGA[2]_Xilinx器件介绍</div></div><div class="info-2"><div class="info-item-1">Xilinx (AMD) FPGA 产品系列介绍  1. 成本优化型产品组合 该产品组合专注于为大批量、成本敏感型应用提供最佳的功耗和性能表现。 1.1 Spartan®-7 系列 Spartan-7是Xilinx的入门级FPGA，基于28nm工艺，以极高的性价比和低功耗著称，是成本敏感型应用的理想选择。   核心资源与特色功能:  逻辑资源: 提供约 6,000 到 102,000 个逻辑单元 (LC)，相当于约 4K 到 64K LUTs。 Block RAM: 高达 4.8 Mb。 DSP Slices: 高达 240 个，可用于基础的信号处理和计算加速。 I/O 数量: 高达 500 个，提供丰富的连接性。 特色功能: 部分型号集成了片上ADC，可用于模拟信号采集，进一步降低系统成本；采用小尺寸封装，适合空间受限的设计。    目标应用: 消费电子（如显示接口、传感器融合）、汽车电子（如车载信息娱乐、车身控制）、工业控制（如简单的马达控制、I/O扩展）、任何需要替代ASIC的低成本场景。   1.2 Artix®-7...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">90</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">93</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">模块的结构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3"><span class="toc-number">1.1.</span> <span class="toc-text">端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#inout%E7%9A%84%E4%B8%89%E6%80%81"><span class="toc-number">1.2.</span> <span class="toc-text">inout的三态</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E4%BE%8B%E5%8C%96%E6%A8%A1%E5%9D%97"><span class="toc-number">1.3.</span> <span class="toc-text">实例化模块</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">常量、变量与信号</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%B8%E9%87%8F%E7%9A%84%E8%A1%A8%E7%A4%BA%E6%96%B9%E5%BC%8F"><span class="toc-number">2.1.</span> <span class="toc-text">常量的表示方式</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%AB%98%E9%98%BB%E6%80%81%E4%B8%8E%E6%9C%AA%E5%AE%9A%E6%80%81"><span class="toc-number">2.1.1.</span> <span class="toc-text">高阻态与未定态</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8B%E5%88%92%E7%BA%BF"><span class="toc-number">2.1.2.</span> <span class="toc-text">下划线</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%97%E7%AC%A6%E4%B8%B2"><span class="toc-number">2.1.3.</span> <span class="toc-text">字符串</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%98%E9%87%8F"><span class="toc-number">2.2.</span> <span class="toc-text">变量</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B4%E5%9E%8Binteger"><span class="toc-number">2.2.1.</span> <span class="toc-text">整型integer</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E6%95%B0real"><span class="toc-number">2.2.2.</span> <span class="toc-text">实数real</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%97%B4time"><span class="toc-number">2.2.3.</span> <span class="toc-text">时间time</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%8D%E5%AE%BD%E7%9A%84%E5%BB%B6%E9%95%BF%E4%B8%8E%E6%88%AA%E6%96%AD"><span class="toc-number">2.2.4.</span> <span class="toc-text">位宽的延长与截断</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%AE%9A%E4%B9%89%E3%80%81%E4%BD%8D%E5%AE%BD%E4%B8%8E%E8%A1%A8%E7%A4%BA"><span class="toc-number">2.3.</span> <span class="toc-text">信号的定义、位宽与表示</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E6%95%B0"><span class="toc-number">2.3.1.</span> <span class="toc-text">有符号数</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E7%BB%84"><span class="toc-number">2.3.2.</span> <span class="toc-text">数组</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="toc-number">2.4.</span> <span class="toc-text">时序逻辑与组合逻辑</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E8%B5%8B%E5%80%BC"><span class="toc-number">2.5.</span> <span class="toc-text">信号赋值</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#net%E7%B1%BB%E5%9E%8B%E4%BF%A1%E5%8F%B7%E4%B8%8E%E8%B5%8B%E5%80%BC"><span class="toc-number">2.5.1.</span> <span class="toc-text">net类型信号与赋值</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#reg%E7%B1%BB%E5%9E%8B%E4%BF%A1%E5%8F%B7%E4%B8%8E%E8%B5%8B%E5%80%BC"><span class="toc-number">2.5.2.</span> <span class="toc-text">reg类型信号与赋值</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E4%B8%8E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-number">2.5.2.1.</span> <span class="toc-text">组合逻辑与阻塞赋值</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E9%94%81%E5%AD%98%E5%99%A8latch%E4%B8%8E%E8%A7%A6%E5%8F%91%E5%99%A8flip-flop"><span class="toc-number">2.5.2.1.1.</span> <span class="toc-text">锁存器latch与触发器flip-flop</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-number">2.5.2.2.</span> <span class="toc-text">时序逻辑与非阻塞赋值</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">参数型parameter</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%9A%E5%B1%82%E6%AC%A1%E6%A8%A1%E5%9D%97%E4%B8%AD%E5%8F%82%E6%95%B0%E7%9A%84%E4%BF%AE%E6%94%B9"><span class="toc-number">3.0.0.1.</span> <span class="toc-text">多层次模块中参数的修改</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%9C%AC%E5%9C%B0%E5%8F%82%E6%95%B0"><span class="toc-number">3.1.</span> <span class="toc-text">本地参数</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.1.</span> <span class="toc-text">算数运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B9%98%E6%B3%95%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.1.1.</span> <span class="toc-text">乘法运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%99%A4%E6%B3%95%E8%BF%90%E7%AE%97"><span class="toc-number">4.1.2.</span> <span class="toc-text">除法运算</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6%EF%BC%9A"><span class="toc-number">4.2.</span> <span class="toc-text">位运算符：</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.3.</span> <span class="toc-text">逻辑运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B3%E7%B3%BB%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.4.</span> <span class="toc-text">关系运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AD%89%E5%BC%8F%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.5.</span> <span class="toc-text">等式运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.6.</span> <span class="toc-text">移位运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BD%8D%E6%8B%BC%E6%8E%A5%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.7.</span> <span class="toc-text">位拼接运算符{}</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BD%92%E7%BA%A6%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">4.8.</span> <span class="toc-text">归约运算符</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">块与语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%AF%E7%BB%BC%E5%90%88%E7%9A%84%E5%9D%97"><span class="toc-number">5.1.</span> <span class="toc-text">可综合的块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#assign%EF%BC%9Awire%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%B5%8B%E5%80%BC%E5%9D%97"><span class="toc-number">5.1.1.</span> <span class="toc-text">assign：wire信号的赋值块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#always%EF%BC%9Areg%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%B5%8B%E5%80%BC%E5%9D%97"><span class="toc-number">5.1.2.</span> <span class="toc-text">always：reg信号的赋值块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#generate%EF%BC%9A%E5%BE%AA%E7%8E%AF%E6%89%A7%E8%A1%8C%E5%9D%97"><span class="toc-number">5.1.3.</span> <span class="toc-text">generate：循环执行块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#function-%E5%87%BD%E6%95%B0%E5%9D%97"><span class="toc-number">5.1.4.</span> <span class="toc-text">function 函数块</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%AF%E7%BB%BC%E5%90%88%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.2.</span> <span class="toc-text">可综合语句</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#begin-end"><span class="toc-number">5.2.0.1.</span> <span class="toc-text">begin-end</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#if-else"><span class="toc-number">5.2.0.2.</span> <span class="toc-text">if-else</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#case%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.2.0.3.</span> <span class="toc-text">case语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#for"><span class="toc-number">5.2.0.4.</span> <span class="toc-text">for</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8D%E5%8F%AF%E7%BB%BC%E5%90%88%E7%9A%84%E5%9D%97"><span class="toc-number">5.3.</span> <span class="toc-text">不可综合的块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#initial%EF%BC%9A%E5%88%9D%E5%A7%8B%E5%8C%96%E5%9D%97"><span class="toc-number">5.3.1.</span> <span class="toc-text">initial：初始化块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#task%EF%BC%9A%E4%BB%BB%E5%8A%A1%E5%9D%97"><span class="toc-number">5.3.2.</span> <span class="toc-text">task：任务块</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8D%E5%8F%AF%E7%BB%BC%E5%90%88%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.4.</span> <span class="toc-text">不可综合语句</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BB%B6%E6%97%B6"><span class="toc-number">5.4.1.</span> <span class="toc-text">延时</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#wait%E7%AD%89%E5%BE%85"><span class="toc-number">5.4.2.</span> <span class="toc-text">wait等待</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.4.3.</span> <span class="toc-text">循环语句</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#forever"><span class="toc-number">5.4.3.1.</span> <span class="toc-text">forever</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#repeat"><span class="toc-number">5.4.3.2.</span> <span class="toc-text">repeat</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#while"><span class="toc-number">5.4.3.3.</span> <span class="toc-text">while</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%89%93%E5%8D%B0%E4%BF%A1%E6%81%AF"><span class="toc-number">5.4.4.</span> <span class="toc-text">打印信息</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%81%9C%E6%AD%A2%E4%B8%8E%E7%BB%93%E6%9D%9F%E4%BB%BF%E7%9C%9F"><span class="toc-number">5.4.5.</span> <span class="toc-text">停止与结束仿真</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[4]_跨时钟域CDC"/></a><div class="content"><a class="title" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC">FPGA[4]_跨时钟域CDC</a><time datetime="2025-10-10T03:00:11.000Z" title="发表于 2025-10-10 11:00:11">2025-10-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[2]_Xilinx器件介绍"/></a><div class="content"><a class="title" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍">FPGA[2]_Xilinx器件介绍</a><time datetime="2025-09-29T03:50:15.000Z" title="发表于 2025-09-29 11:50:15">2025-09-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[3]_开发工作流与注意事项"/></a><div class="content"><a class="title" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项">FPGA[3]_开发工作流与注意事项</a><time datetime="2025-09-10T02:00:11.000Z" title="发表于 2025-09-10 10:00:11">2025-09-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2025 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (true) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>