<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Aurora_connect_setup.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONNECT_testbench_sample_peek_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONNECT_testbench_sample_peek_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CONNECT_testbench_sample_peek_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONNECT_testbench_sample_peek_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aurora_8b10b_v5_3_STANDARD_CC_MODULE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aurora_network_3Router_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mkIQRouterCoreSimple_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mkIQRouterCoreSimple_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411936981" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1411936981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431440962" xil_pn:in_ck="-4269877383703740047" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1431440962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Codes/CONNECT_testbench_sample_peek.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/RegFile_1port.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkInputQueue.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/module_outport_encoder.v"/>
      <outfile xil_pn:name="Codes/aurora_8b10b_v5_3.v"/>
      <outfile xil_pn:name="Codes/aurora_network_1Router.v"/>
      <outfile xil_pn:name="Codes/aurora_network_3Router.v"/>
      <outfile xil_pn:name="Codes/example_design/aurora_8b10b_v5_3_reset_logic.v"/>
      <outfile xil_pn:name="Codes/example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v"/>
      <outfile xil_pn:name="Codes/example_design/clock_module/aurora_8b10b_v5_3_clock_module.v"/>
      <outfile xil_pn:name="Codes/example_design/gt/aurora_8b10b_v5_3_tile.v"/>
      <outfile xil_pn:name="Codes/example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v"/>
      <outfile xil_pn:name="Codes/mkNetworkSimple_0.v"/>
      <outfile xil_pn:name="Codes/mkNetworkSimple_1.v"/>
      <outfile xil_pn:name="Codes/myNetworkAurora.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_aurora_lane.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_channel_err_detect.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_channel_init_sm.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_chbond_count_dec.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_err_detect.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_global_logic.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_idle_and_ver_gen.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_lane_init_sm.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_rx_ll.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_sym_dec.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_sym_gen.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll_control.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll_datapath.v"/>
      <outfile xil_pn:name="connect_parameters.v"/>
    </transform>
    <transform xil_pn:end_ts="1412031627" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8303600654067071205" xil_pn:start_ts="1412031627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412031627" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2004342692402939565" xil_pn:start_ts="1412031627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411936981" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="176626044867125606" xil_pn:start_ts="1411936981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431440962" xil_pn:in_ck="-4269877383703740047" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1431440962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Codes/CONNECT_testbench_sample_peek.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/RegFile_1port.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkInputQueue.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="Codes/Mesh2x2/module_outport_encoder.v"/>
      <outfile xil_pn:name="Codes/aurora_8b10b_v5_3.v"/>
      <outfile xil_pn:name="Codes/aurora_network_1Router.v"/>
      <outfile xil_pn:name="Codes/aurora_network_3Router.v"/>
      <outfile xil_pn:name="Codes/example_design/aurora_8b10b_v5_3_reset_logic.v"/>
      <outfile xil_pn:name="Codes/example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v"/>
      <outfile xil_pn:name="Codes/example_design/clock_module/aurora_8b10b_v5_3_clock_module.v"/>
      <outfile xil_pn:name="Codes/example_design/gt/aurora_8b10b_v5_3_tile.v"/>
      <outfile xil_pn:name="Codes/example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v"/>
      <outfile xil_pn:name="Codes/mkNetworkSimple_0.v"/>
      <outfile xil_pn:name="Codes/mkNetworkSimple_1.v"/>
      <outfile xil_pn:name="Codes/myNetworkAurora.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_aurora_lane.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_channel_err_detect.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_channel_init_sm.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_chbond_count_dec.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_err_detect.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_global_logic.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_idle_and_ver_gen.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_lane_init_sm.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_rx_ll.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_sym_dec.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_sym_gen.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll_control.v"/>
      <outfile xil_pn:name="Codes/src/aurora_8b10b_v5_3_tx_ll_datapath.v"/>
      <outfile xil_pn:name="connect_parameters.v"/>
    </transform>
    <transform xil_pn:end_ts="1431441005" xil_pn:in_ck="-4269877383703740047" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="705541805396297361" xil_pn:start_ts="1431440962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CONNECT_testbench_sample_peek_beh.prj"/>
      <outfile xil_pn:name="CONNECT_testbench_sample_peek_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1431441005" xil_pn:in_ck="-7134622765390542766" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8965760326978743116" xil_pn:start_ts="1431441005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CONNECT_testbench_sample_peek_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
