https://arxiv.org/ftp/arxiv/papers/1801/1801.02620.pdf
A Machine Learning Framework for Register Placement Optimization in Digital Circuit Design 
