\hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e}{}\doxysection{Peripheral I2C clock source selection}
\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e}\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaebb3f6d8c0ea369bb17ac9fa98e84688}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad5ae19abef47789b7f886bbdfd571fc7}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga83165a23f1391489a50e3ca8f84a15ee}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa012987331cebc15d45525cb992d300a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga099101d8101e141bd70540f8a336234a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa7166bb4312462a2328cce12b4aa5f99}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gab04d84ceeddb472ce90912520c37b141}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga98e9e50df7787f577f9aa7f024734019}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad1e3bd98756229b5ead59109698ed1cf}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga83165a23f1391489a50e3ca8f84a15ee}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga83165a23f1391489a50e3ca8f84a15ee}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C1\_CLKSOURCE\_HSI@{LL\_RCC\_I2C1\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_I2C1\_CLKSOURCE\_HSI@{LL\_RCC\_I2C1\_CLKSOURCE\_HSI}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C1\_CLKSOURCE\_HSI}{LL\_RCC\_I2C1\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))}

HSI clock used as I2\+C1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaebb3f6d8c0ea369bb17ac9fa98e84688}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaebb3f6d8c0ea369bb17ac9fa98e84688}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1}{LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U))}

PCLK1 clock used as I2\+C1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad5ae19abef47789b7f886bbdfd571fc7}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad5ae19abef47789b7f886bbdfd571fc7}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK}{LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))}

SYSCLK clock used as I2\+C1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa7166bb4312462a2328cce12b4aa5f99}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa7166bb4312462a2328cce12b4aa5f99}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C2\_CLKSOURCE\_HSI@{LL\_RCC\_I2C2\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_I2C2\_CLKSOURCE\_HSI@{LL\_RCC\_I2C2\_CLKSOURCE\_HSI}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C2\_CLKSOURCE\_HSI}{LL\_RCC\_I2C2\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))}

HSI clock used as I2\+C2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa012987331cebc15d45525cb992d300a}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa012987331cebc15d45525cb992d300a}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1}{LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U))}

PCLK1 clock used as I2\+C2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga099101d8101e141bd70540f8a336234a}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga099101d8101e141bd70540f8a336234a}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK}{LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))}

SYSCLK clock used as I2\+C2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad1e3bd98756229b5ead59109698ed1cf}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad1e3bd98756229b5ead59109698ed1cf}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C3\_CLKSOURCE\_HSI@{LL\_RCC\_I2C3\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_I2C3\_CLKSOURCE\_HSI@{LL\_RCC\_I2C3\_CLKSOURCE\_HSI}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C3\_CLKSOURCE\_HSI}{LL\_RCC\_I2C3\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))}

HSI clock used as I2\+C3 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gab04d84ceeddb472ce90912520c37b141}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gab04d84ceeddb472ce90912520c37b141}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1@{LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1}{LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U))}

PCLK1 clock used as I2\+C3 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga98e9e50df7787f577f9aa7f024734019}\label{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga98e9e50df7787f577f9aa7f024734019}} 
\index{Peripheral I2C clock source selection@{Peripheral I2C clock source selection}!LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK}!Peripheral I2C clock source selection@{Peripheral I2C clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK}{LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))}

SYSCLK clock used as I2\+C3 clock source 