{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1448068144164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448068144182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 20:09:03 2015 " "Processing started: Fri Nov 20 20:09:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448068144182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068144182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MysliwiecSim5 -c MysliwiecSim5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MysliwiecSim5 -c MysliwiecSim5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068144182 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1448068145566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mysliwiec_Sim_5.v(11) " "Verilog HDL information at Mysliwiec_Sim_5.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1448068176905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysliwiec_sim_5.v 2 2 " "Found 2 design units, including 2 entities, in source file mysliwiec_sim_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 entryControl " "Found entity 1: entryControl" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448068177001 ""} { "Info" "ISGN_ENTITY_NAME" "2 Top " "Found entity 2: Top" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448068177001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068177001 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "MysliwiecSim5 " "Top-level design entity \"MysliwiecSim5\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1448068177228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448068177438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 20 20:09:37 2015 " "Processing ended: Fri Nov 20 20:09:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448068177438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448068177438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448068177438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068177438 ""}
