// Seed: 1980543684
module module_0 ();
  logic id_1;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18["" : id_4]
);
  inout logic [7:0] id_18;
  module_0 modCall_1 ();
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule : SymbolIdentifier
