#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dace00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1daca80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1dd1ce0 .functor NOT 1, L_0x1dfb700, C4<0>, C4<0>, C4<0>;
L_0x1dfb4b0 .functor XOR 2, L_0x1dfb370, L_0x1dfb410, C4<00>, C4<00>;
L_0x1dfb5f0 .functor XOR 2, L_0x1dfb4b0, L_0x1dfb520, C4<00>, C4<00>;
v0x1df8ce0_0 .net "Y1_dut", 0 0, L_0x1dfa600;  1 drivers
v0x1df8da0_0 .net "Y1_ref", 0 0, L_0x1db1170;  1 drivers
v0x1df8e40_0 .net "Y3_dut", 0 0, L_0x1dfb170;  1 drivers
v0x1df8f10_0 .net "Y3_ref", 0 0, L_0x1dfa370;  1 drivers
v0x1df8fe0_0 .net *"_ivl_10", 1 0, L_0x1dfb520;  1 drivers
v0x1df90d0_0 .net *"_ivl_12", 1 0, L_0x1dfb5f0;  1 drivers
v0x1df9170_0 .net *"_ivl_2", 1 0, L_0x1dfb2d0;  1 drivers
v0x1df9230_0 .net *"_ivl_4", 1 0, L_0x1dfb370;  1 drivers
v0x1df9310_0 .net *"_ivl_6", 1 0, L_0x1dfb410;  1 drivers
v0x1df93f0_0 .net *"_ivl_8", 1 0, L_0x1dfb4b0;  1 drivers
v0x1df94d0_0 .var "clk", 0 0;
v0x1df9570_0 .var/2u "stats1", 223 0;
v0x1df9630_0 .var/2u "strobe", 0 0;
v0x1df96f0_0 .net "tb_match", 0 0, L_0x1dfb700;  1 drivers
v0x1df97c0_0 .net "tb_mismatch", 0 0, L_0x1dd1ce0;  1 drivers
v0x1df9860_0 .net "w", 0 0, v0x1df7190_0;  1 drivers
v0x1df9900_0 .net "y", 5 0, v0x1df7230_0;  1 drivers
L_0x1dfb2d0 .concat [ 1 1 0 0], L_0x1dfa370, L_0x1db1170;
L_0x1dfb370 .concat [ 1 1 0 0], L_0x1dfa370, L_0x1db1170;
L_0x1dfb410 .concat [ 1 1 0 0], L_0x1dfb170, L_0x1dfa600;
L_0x1dfb520 .concat [ 1 1 0 0], L_0x1dfa370, L_0x1db1170;
L_0x1dfb700 .cmp/eeq 2, L_0x1dfb2d0, L_0x1dfb5f0;
S_0x1dc5150 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1daca80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1db1170 .functor AND 1, L_0x1df9b20, v0x1df7190_0, C4<1>, C4<1>;
L_0x1dc5e20 .functor OR 1, L_0x1df9ce0, L_0x1df9d80, C4<0>, C4<0>;
L_0x1dd1d50 .functor OR 1, L_0x1dc5e20, L_0x1df9ea0, C4<0>, C4<0>;
L_0x1dfa1c0 .functor OR 1, L_0x1dd1d50, L_0x1dfa010, C4<0>, C4<0>;
L_0x1dfa300 .functor NOT 1, v0x1df7190_0, C4<0>, C4<0>, C4<0>;
L_0x1dfa370 .functor AND 1, L_0x1dfa1c0, L_0x1dfa300, C4<1>, C4<1>;
v0x1dd1e50_0 .net "Y1", 0 0, L_0x1db1170;  alias, 1 drivers
v0x1dd1ef0_0 .net "Y3", 0 0, L_0x1dfa370;  alias, 1 drivers
v0x1db1280_0 .net *"_ivl_1", 0 0, L_0x1df9b20;  1 drivers
v0x1db1350_0 .net *"_ivl_11", 0 0, L_0x1df9ea0;  1 drivers
v0x1df61a0_0 .net *"_ivl_12", 0 0, L_0x1dd1d50;  1 drivers
v0x1df62d0_0 .net *"_ivl_15", 0 0, L_0x1dfa010;  1 drivers
v0x1df63b0_0 .net *"_ivl_16", 0 0, L_0x1dfa1c0;  1 drivers
v0x1df6490_0 .net *"_ivl_18", 0 0, L_0x1dfa300;  1 drivers
v0x1df6570_0 .net *"_ivl_5", 0 0, L_0x1df9ce0;  1 drivers
v0x1df66e0_0 .net *"_ivl_7", 0 0, L_0x1df9d80;  1 drivers
v0x1df67c0_0 .net *"_ivl_8", 0 0, L_0x1dc5e20;  1 drivers
v0x1df68a0_0 .net "w", 0 0, v0x1df7190_0;  alias, 1 drivers
v0x1df6960_0 .net "y", 5 0, v0x1df7230_0;  alias, 1 drivers
L_0x1df9b20 .part v0x1df7230_0, 0, 1;
L_0x1df9ce0 .part v0x1df7230_0, 1, 1;
L_0x1df9d80 .part v0x1df7230_0, 2, 1;
L_0x1df9ea0 .part v0x1df7230_0, 4, 1;
L_0x1dfa010 .part v0x1df7230_0, 5, 1;
S_0x1df6ac0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1daca80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1df6d20_0 .net "clk", 0 0, v0x1df94d0_0;  1 drivers
v0x1df6e00_0 .var/2s "errored1", 31 0;
v0x1df6ee0_0 .var/2s "onehot_error", 31 0;
v0x1df6fa0_0 .net "tb_match", 0 0, L_0x1dfb700;  alias, 1 drivers
v0x1df7060_0 .var/2s "temp", 31 0;
v0x1df7190_0 .var "w", 0 0;
v0x1df7230_0 .var "y", 5 0;
E_0x1dbf6a0/0 .event negedge, v0x1df6d20_0;
E_0x1dbf6a0/1 .event posedge, v0x1df6d20_0;
E_0x1dbf6a0 .event/or E_0x1dbf6a0/0, E_0x1dbf6a0/1;
S_0x1df7330 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1daca80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
P_0x1df7510 .param/l "A" 0 4 9, C4<000001>;
P_0x1df7550 .param/l "B" 0 4 10, C4<000010>;
P_0x1df7590 .param/l "C" 0 4 11, C4<000100>;
P_0x1df75d0 .param/l "D" 0 4 12, C4<001000>;
P_0x1df7610 .param/l "E" 0 4 13, C4<010000>;
P_0x1df7650 .param/l "F" 0 4 14, C4<100000>;
L_0x1dfa600 .functor AND 1, L_0x1dfa510, v0x1df7190_0, C4<1>, C4<1>;
L_0x1dfa800 .functor NOT 1, v0x1df7190_0, C4<0>, C4<0>, C4<0>;
L_0x1dfa870 .functor AND 1, L_0x1dfa710, L_0x1dfa800, C4<1>, C4<1>;
L_0x1dfaa70 .functor NOT 1, v0x1df7190_0, C4<0>, C4<0>, C4<0>;
L_0x1dfac20 .functor AND 1, L_0x1dfa980, L_0x1dfaa70, C4<1>, C4<1>;
L_0x1dfad30 .functor OR 1, L_0x1dfa870, L_0x1dfac20, C4<0>, C4<0>;
L_0x1dfafa0 .functor NOT 1, v0x1df7190_0, C4<0>, C4<0>, C4<0>;
L_0x1dfb010 .functor AND 1, L_0x1dfae80, L_0x1dfafa0, C4<1>, C4<1>;
L_0x1dfb170 .functor OR 1, L_0x1dfad30, L_0x1dfb010, C4<0>, C4<0>;
v0x1df7a00_0 .net "Y1", 0 0, L_0x1dfa600;  alias, 1 drivers
v0x1df7ac0_0 .net "Y3", 0 0, L_0x1dfb170;  alias, 1 drivers
L_0x7f77f240a018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x1df7b80_0 .net/2u *"_ivl_0", 5 0, L_0x7f77f240a018;  1 drivers
v0x1df7c70_0 .net *"_ivl_10", 0 0, L_0x1dfa800;  1 drivers
v0x1df7d50_0 .net *"_ivl_13", 0 0, L_0x1dfa870;  1 drivers
L_0x7f77f240a0a8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1df7e60_0 .net/2u *"_ivl_14", 5 0, L_0x7f77f240a0a8;  1 drivers
v0x1df7f40_0 .net *"_ivl_16", 0 0, L_0x1dfa980;  1 drivers
v0x1df8000_0 .net *"_ivl_18", 0 0, L_0x1dfaa70;  1 drivers
v0x1df80e0_0 .net *"_ivl_2", 0 0, L_0x1dfa510;  1 drivers
v0x1df8230_0 .net *"_ivl_21", 0 0, L_0x1dfac20;  1 drivers
v0x1df82f0_0 .net *"_ivl_23", 0 0, L_0x1dfad30;  1 drivers
L_0x7f77f240a0f0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1df83b0_0 .net/2u *"_ivl_24", 5 0, L_0x7f77f240a0f0;  1 drivers
v0x1df8490_0 .net *"_ivl_26", 0 0, L_0x1dfae80;  1 drivers
v0x1df8550_0 .net *"_ivl_28", 0 0, L_0x1dfafa0;  1 drivers
v0x1df8630_0 .net *"_ivl_31", 0 0, L_0x1dfb010;  1 drivers
L_0x7f77f240a060 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1df86f0_0 .net/2u *"_ivl_6", 5 0, L_0x7f77f240a060;  1 drivers
v0x1df87d0_0 .net *"_ivl_8", 0 0, L_0x1dfa710;  1 drivers
v0x1df8890_0 .net "w", 0 0, v0x1df7190_0;  alias, 1 drivers
v0x1df8930_0 .net "y", 5 0, v0x1df7230_0;  alias, 1 drivers
L_0x1dfa510 .cmp/eq 6, v0x1df7230_0, L_0x7f77f240a018;
L_0x1dfa710 .cmp/eq 6, v0x1df7230_0, L_0x7f77f240a060;
L_0x1dfa980 .cmp/eq 6, v0x1df7230_0, L_0x7f77f240a0a8;
L_0x1dfae80 .cmp/eq 6, v0x1df7230_0, L_0x7f77f240a0f0;
S_0x1df8ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1daca80;
 .timescale -12 -12;
E_0x1dbf1f0 .event anyedge, v0x1df9630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1df9630_0;
    %nor/r;
    %assign/vec4 v0x1df9630_0, 0;
    %wait E_0x1dbf1f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1df6ac0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1df6e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1df6ee0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1df6ac0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dbf6a0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1df7230_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1df7190_0, 0;
    %load/vec4 v0x1df6fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df6ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1df6ee0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1df6e00_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dbf6a0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1df7060_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1df7060_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1df7060_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1df7060_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1df7060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1df7060_0;
    %pad/s 6;
    %assign/vec4 v0x1df7230_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1df7190_0, 0;
    %load/vec4 v0x1df6fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df6e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1df6e00_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1df6ee0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1df6e00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1df6ee0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1df6e00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1daca80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df94d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df9630_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1daca80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1df94d0_0;
    %inv;
    %store/vec4 v0x1df94d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1daca80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1df6d20_0, v0x1df97c0_0, v0x1df9900_0, v0x1df9860_0, v0x1df8da0_0, v0x1df8ce0_0, v0x1df8f10_0, v0x1df8e40_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1daca80;
T_6 ;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1daca80;
T_7 ;
    %wait E_0x1dbf6a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df9570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
    %load/vec4 v0x1df96f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df9570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1df8da0_0;
    %load/vec4 v0x1df8da0_0;
    %load/vec4 v0x1df8ce0_0;
    %xor;
    %load/vec4 v0x1df8da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1df8f10_0;
    %load/vec4 v0x1df8f10_0;
    %load/vec4 v0x1df8e40_0;
    %xor;
    %load/vec4 v0x1df8f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1df9570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df9570_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/human/2012_q2b/iter1/response0/top_module.sv";
