example-0: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// The counter is reset to 0 on the negative edge of the clock.
always @(posedge clk)
    if (reset)
        q <= 0;
    else if (slowena && q < 9)
        q <= q + 1;
    else
        q <= 0;

// On the negative edge of the clock:
// if slowena is high, then count down.
// If slowena is low, then count up.
always @(negedge clk)
    if (slowena)
        if (q > 0)
            q <= q - 1;
        else
            q <= 9;
    else
        if (q > 0)
            q <= q + 1;
        else
            q <= 9;


================================================================
example-1: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
    if (reset)
        q <= 0;
    else if (slowena)
        if (q < 9)
            q <= q + 1;


================================================================
example-2: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// On the negative edge of the clock:
// if slowena is high, then set the output q to 9. 
// Otherwise, only decrement the output q if q is not 0.

always @(posedge clk)
    if (reset == 1'b1) q[0] = 0;
    else if (slowena == 1'b1) q[0] = 9;
    else if (q[0] != 9) q[0]++;
    else q[0] = 0;

// On the negative edge of the clock:
// if slowena is high, then set the output q to 9. 
// Otherwise, only decrement the output q if q is not 0.

always @(posedge clk)
    if (slowena == 1'b1) q[1] = 9;
    else if (q[1] !=
================================================================
example-3: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk)
  if (reset)
    q <= 0;
  else if (slowena)
    if (q < 9)
      q <= q + 1;


================================================================
example-4: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
  if (reset) q <= 0;
  else if (slowena)
    if (q < 9) q <= 1;
  end


================================================================
example-5: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
  if (reset)
    q <= 0;
  else if (slowena)
    q <= q + 1;


================================================================
example-6: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// On the negative edge of the clock:
// if slowena is high, set the output q to 9. 
// Otherwise, only decrement the output q if the slowena input is high and q is not 0.

always @(posedge clk)
  if (reset)
    q <= 0;
  else if (slowena)
    q <= 9;
  else
    q <= q' - 1;


================================================================
example-7: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
  if (reset) q <= 0;
  else if (slowena)
    if (q < 9) q <= q + 1;
// On the negative edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only decrement the output q if the ena input is low and q is not 0.
  else if (slowena)
    if (q > 0) q <= q - 1;


================================================================
example-8: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
    if (reset) q = 0;
    else if (slowena)
        if (q != 9) q++;

// On the negative edge of the clock:
// if slowena is high, increment the output q.
// Otherwise, only decrement the output q if q is not 0.
always @(negedge clk)
    if (slowena) q++;
    else if (q != 0) q--;

================================================================
example-9: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
    if (reset) q <= 0;
    else if (slowena)
        if (q < 9) q <= q + 1;


================================================================
