

================================================================
== Vitis HLS Report for 'vecTrans'
================================================================
* Date:           Sun Jun 23 03:48:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21003|    21003|  0.105 ms|  0.105 ms|  21004|  21004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    21001|    21001|        23|         21|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 27 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:3]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 0, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 34 'store' 'store_ln4' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 37 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 38 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.93ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 39 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.93ns)   --->   "%add_ln4 = add i10 %i_1, i10 1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 40 'add' 'add_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.inc.split, void %for.end" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 41 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 42 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 43 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 46 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 47 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 48 'load' 'reuse_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 49 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 50 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 51 'icmp' 'addr_cmp' <Predicate = (!icmp_ln4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%d = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 52 'select' 'd' <Predicate = (!icmp_ln4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln5 = add i32 %d, i32 112" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 53 'add' 'add_ln5' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 54 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:8]   --->   Operation 85 'ret' 'ret_ln8' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 55 [2/2] (2.89ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 55 'mul' 'mul_ln5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 56 [1/2] (2.89ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 56 'mul' 'mul_ln5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln5_1 = add i32 %mul_ln5, i32 23" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 57 'add' 'add_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 58 [2/2] (2.89ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 58 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 59 [1/2] (2.89ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 59 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln5_2 = add i32 %mul_ln5_1, i32 36" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 60 'add' 'add_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 61 [2/2] (2.89ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 61 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 62 [1/2] (2.89ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 62 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.14>
ST_11 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln5_3 = add i32 %mul_ln5_2, i32 82" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 63 'add' 'add_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 64 [2/2] (2.89ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 64 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 65 [1/2] (2.89ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 65 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.14>
ST_14 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln5_4 = add i32 %mul_ln5_3, i32 127" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 66 'add' 'add_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 67 [2/2] (2.89ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 67 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 68 [1/2] (2.89ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 68 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.14>
ST_17 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln5_5 = add i32 %mul_ln5_4, i32 2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 69 'add' 'add_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 70 [2/2] (2.89ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 70 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 71 [1/2] (2.89ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 71 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.14>
ST_20 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln5_6 = add i32 %mul_ln5_5, i32 20" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 72 'add' 'add_ln5_6' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 73 [2/2] (2.89ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 73 'mul' 'mul_ln5_6' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 74 [1/2] (2.89ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 74 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %b_load" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 75 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln6 = store i64 %zext_ln6, i64 %reuse_addr_reg" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 76 'store' 'store_ln6' <Predicate = true> <Delay = 0.46>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 77 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 79 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (1.14ns)   --->   "%add_ln5_7 = add i32 %mul_ln5_6, i32 100" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 80 'add' 'add_ln5_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln6" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 81 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln6 = store i32 %add_ln5_7, i10 %A_addr_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 82 'store' 'store_ln6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln5 = store i32 %add_ln5_7, i32 %reuse_reg" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 83 'store' 'store_ln5' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 84 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.853ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln4', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) of constant 0 on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4 [11]  (0.460 ns)
	'load' operation 10 bit ('i', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) [17]  (0.933 ns)
	'store' operation 0 bit ('store_ln4', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) of variable 'add_ln4', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4 on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4 [53]  (0.460 ns)

 <State 2>: 2.790ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [27]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) [29]  (1.362 ns)
	'select' operation 32 bit ('d', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4) [30]  (0.286 ns)
	'add' operation 32 bit ('add_ln5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [31]  (1.142 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [32]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [32]  (2.893 ns)

 <State 5>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_1', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [33]  (1.142 ns)

 <State 6>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_1', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [34]  (2.893 ns)

 <State 7>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_1', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [34]  (2.893 ns)

 <State 8>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_2', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [35]  (1.142 ns)

 <State 9>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_2', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [36]  (2.893 ns)

 <State 10>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_2', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [36]  (2.893 ns)

 <State 11>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_3', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [37]  (1.142 ns)

 <State 12>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_3', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [38]  (2.893 ns)

 <State 13>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_3', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [38]  (2.893 ns)

 <State 14>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_4', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [39]  (1.142 ns)

 <State 15>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_4', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [40]  (2.893 ns)

 <State 16>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_4', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [40]  (2.893 ns)

 <State 17>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [41]  (1.142 ns)

 <State 18>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [42]  (2.893 ns)

 <State 19>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_5', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [42]  (2.893 ns)

 <State 20>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_6', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [43]  (1.142 ns)

 <State 21>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_6', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [44]  (2.893 ns)

 <State 22>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln5_6', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [44]  (2.893 ns)

 <State 23>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln5_7', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) [45]  (1.142 ns)
	'store' operation 0 bit ('store_ln6', HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6) of variable 'add_ln5_7', HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6 on array 'A' [50]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
