// Seed: 1596915014
module module_0 (
    output wor  id_0,
    output wand id_1
);
  assign module_1.id_24 = 0;
  id_3(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(id_0)
  );
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9,
    output wand id_10,
    inout supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    output supply1 id_14,
    output wand id_15,
    input tri1 id_16,
    input uwire id_17,
    output wire id_18,
    input tri1 id_19,
    output tri0 id_20,
    output wand id_21,
    input supply1 id_22,
    input supply1 id_23
    , id_27, id_28,
    input supply1 id_24,
    output wand id_25
);
  wire id_29;
  wire id_30;
  wire id_31;
  wire id_32;
  module_0 modCall_1 (
      id_14,
      id_0
  );
  always @(1 | 1 | 1) begin : LABEL_0
    id_33;
  end
endmodule
