<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_verbosity_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_mm_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_utilities_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_router_001.vho"
   type="VHDL"
   library="router_001" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_dut_avs_s0_agent_rsp_fifo.vho"
   type="VHDL"
   library="dut_avs_s0_agent_rsp_fifo" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_agent"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_agent"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_agent"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_agent"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_m0_agent"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_m0_agent"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_translator"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dut_avs_s0_translator"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_m0_translator" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master"
   simulator="modelsim" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master"
   simulator="riviera, ncsim, vcs" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master"
   simulator="riviera, ncsim, vcs" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="master" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd"
   type="VHDL"
   library="master" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_avalon.vhd"
   type="VHDL"
   library="dut" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/pwm.vhd"
   type="VHDL"
   library="dut" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="motor_driver_sim_inst_reset_bfm" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="motor_driver_sim_inst_motor_pins_bfm" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_conduit_bfm.vhd"
   type="VHDL"
   library="motor_driver_sim_inst_motor_pins_bfm" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="motor_driver_sim_inst_clk_bfm" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim.vhd"
   type="VHDL"
   library="motor_driver_sim_inst" />
 <file
   path="motor_driver_sim/testbench/motor_driver_sim_tb/simulation/motor_driver_sim_tb.vhd"
   type="VHDL" />
 <topLevel name="motor_driver_sim_tb" />
 <deviceFamily name="cyclonev" />
</simPackage>
