;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	JMP 72, #17
	DAT <12, <5
	DAT <12, <5
	JMP 72, #17
	JMP 72, #17
	ADD 10, 20
	MOV @-4, <-20
	ADD 10, -50
	MOV @-4, <-20
	DJN -1, @-20
	JMN @12, <5
	SPL -400, -601
	CMP #0, -8
	JMP 72, #17
	ADD 10, 20
	SLT #115, @-5
	CMP 30, 9
	JMP 72, #17
	SUB -207, <-120
	SLT #113, @100
	SUB -207, <-120
	SUB -813, @-11
	JMN <700, -90
	SPL 0, <80
	ADD 130, 9
	JMN 300, 90
	JMP @12, <-5
	ADD 10, -50
	SUB 0, -2
	SUB @-127, 100
	SUB 0, -2
	ADD 240, 60
	ADD 240, 60
	ADD 240, 60
	SPL 0, <-2
	JMN 300, 90
	SPL 0, <-2
	SPL 0, <-2
	MOV -4, <-20
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, <-2
	JMN @12, <5
	SPL 0, <-2
	CMP -207, <-120
	JMN @12, <5
	DJN -1, @-20
	SPL 0, <-2
