/*
 * tdc.c
 *
 *  Created on: 2016Äê11ÔÂ12ÈÕ
 *      Author: lin.zheng
 */
#include <stdio.h>
//#include "platform.h"
//#include "xparameters.h"	/* SDK generated parameters */
#include "xsdps.h"		/* SD device driver */
#include "xil_printf.h"
//#include "ff.h"
//#include "xil_cache.h"
#include "xplatform_info.h"


#include "tdc.h"




//tested.
void TDC_config(void)
{
	TDC_RegConfig(TDC_REG_0, 0x007FC81);
	TDC_RegConfig(TDC_REG_1, 0x0000000);
	TDC_RegConfig(TDC_REG_2, 0x0000002);
	TDC_RegConfig(TDC_REG_3, 0x0000000);
	TDC_RegConfig(TDC_REG_4, 0x6000000);
	TDC_RegConfig(TDC_REG_5, 0x0E004DA | (1<<23) | (1<<21));
	TDC_RegConfig(TDC_REG_6, 0x0000000);
	TDC_RegConfig(TDC_REG_7, 0x0281FB4);
	TDC_RegConfig(TDC_REG_11, 0x7FF0000);
	TDC_RegConfig(TDC_REG_12, 0x0000000);
	TDC_RegConfig(TDC_REG_14, 0x0000000);
	TDC_RegConfig(TDC_REG_4, 0x6400000);
	 //Enable inputs
	return;
}


//tested.
void TDC_resetFifoFullFlag(void){
	MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 1<<4|0x0c);
	MYIMODE_mReadReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG4_OFFSET);
	MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 0x00);
}


//tested.
void TDC_RegConfig(int regNum, int configData){
	 MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG4_OFFSET , configData);//WRITE_DATA
	 MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 1<<5|regNum);//WRN_SET
	 MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 0x00);//WRN_RSET
	 return;
}

//tested.
int TDC_ReadRegData(int regNum){
	int readData = 0;
	MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 1<<4|regNum);
	readData= MYIMODE_mReadReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG4_OFFSET);
	MYIMODE_mWriteReg(TDC_BASEADDR,  MYIMODE_S00_AXI_SLV_REG0_OFFSET , 0x00);
	return readData;
}


//tested.
void TDC_CheckIfNeedMasterRest(void){
		 TDC_RegConfig(TDC_REG_4, 0x6400000);
}



