

================================================================
== Vitis HLS Report for 'conv2_Pipeline_7'
================================================================
* Date:           Sun Nov  5 00:35:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      71|    199|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U337  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_348_fu_202_p2        |         +|   0|  0|  17|          10|          10|
    |empty_fu_169_p2            |         +|   0|  0|  15|           8|           1|
    |next_mul523_fu_233_p2      |         +|   0|  0|  24|          17|           9|
    |next_urem525_fu_178_p2     |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |empty_347_fu_184_p2        |      icmp|   0|  0|  15|           8|           7|
    |exitcond5818_fu_163_p2     |      icmp|   0|  0|  15|           8|           2|
    |idx_urem526_fu_190_p3      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          62|          41|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_1_i_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem524_load     |   9|          2|    8|         16|
    |i3_blk_n_W                            |   9|          2|    1|          2|
    |loop_index_1_i_fu_78                  |   9|          2|    8|         16|
    |phi_mul522_fu_74                      |   9|          2|   17|         34|
    |phi_urem524_fu_70                     |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond5818_reg_296              |   1|   0|    1|          0|
    |loop_index_1_i_fu_78              |   8|   0|    8|          0|
    |phi_mul522_fu_74                  |  17|   0|   17|          0|
    |phi_urem524_fu_70                 |   8|   0|    8|          0|
    |tmp_8_reg_320                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  71|   0|   71|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_7|  return value|
|m_axi_i3_AWVALID                                                   |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWREADY                                                   |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWADDR                                                    |  out|   64|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWID                                                      |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWLEN                                                     |  out|   32|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWSIZE                                                    |  out|    3|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWBURST                                                   |  out|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWLOCK                                                    |  out|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWCACHE                                                   |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWPROT                                                    |  out|    3|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWQOS                                                     |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWREGION                                                  |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_AWUSER                                                    |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WVALID                                                    |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WREADY                                                    |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WDATA                                                     |  out|   32|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WSTRB                                                     |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WLAST                                                     |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WID                                                       |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_WUSER                                                     |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARVALID                                                   |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARREADY                                                   |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARADDR                                                    |  out|   64|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARID                                                      |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARLEN                                                     |  out|   32|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARSIZE                                                    |  out|    3|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARBURST                                                   |  out|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARLOCK                                                    |  out|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARCACHE                                                   |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARPROT                                                    |  out|    3|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARQOS                                                     |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARREGION                                                  |  out|    4|       m_axi|                                                        i3|       pointer|
|m_axi_i3_ARUSER                                                    |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RVALID                                                    |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RREADY                                                    |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RDATA                                                     |   in|   32|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RLAST                                                     |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RID                                                       |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RUSER                                                     |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_RRESP                                                     |   in|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_BVALID                                                    |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_BREADY                                                    |  out|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_BRESP                                                     |   in|    2|       m_axi|                                                        i3|       pointer|
|m_axi_i3_BID                                                       |   in|    1|       m_axi|                                                        i3|       pointer|
|m_axi_i3_BUSER                                                     |   in|    1|       m_axi|                                                        i3|       pointer|
|sext_ln122_1                                                       |   in|   62|     ap_none|                                              sext_ln122_1|        scalar|
|mul_ln115_1                                                        |   in|   10|     ap_none|                                               mul_ln115_1|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem524 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul522 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index_1_i = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln115_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln115_1"   --->   Operation 9 'read' 'mul_ln115_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln122_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln122_1"   --->   Operation 10 'read' 'sext_ln122_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln122_1_cast = sext i62 %sext_ln122_1_read"   --->   Operation 11 'sext' 'sext_ln122_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_1_i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul522"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem524"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index_1_i_load = load i8 %loop_index_1_i"   --->   Operation 17 'load' 'loop_index_1_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%exitcond5818 = icmp_eq  i8 %loop_index_1_i_load, i8 255"   --->   Operation 18 'icmp' 'exitcond5818' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_1_i_load, i8 1"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5818, void %load-store-loop.1.i.split, void %for.inc45.1.i.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem524_load = load i8 %phi_urem524"   --->   Operation 21 'load' 'phi_urem524_load' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%next_urem525 = add i8 %phi_urem524_load, i8 1"   --->   Operation 22 'add' 'next_urem525' <Predicate = (!exitcond5818)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%empty_347 = icmp_ult  i8 %next_urem525, i8 85"   --->   Operation 23 'icmp' 'empty_347' <Predicate = (!exitcond5818)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%idx_urem526 = select i1 %empty_347, i8 %next_urem525, i8 0"   --->   Operation 24 'select' 'idx_urem526' <Predicate = (!exitcond5818)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem524_cast = zext i8 %phi_urem524_load"   --->   Operation 25 'zext' 'phi_urem524_cast' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%empty_348 = add i10 %mul_ln115_1_read, i10 %phi_urem524_cast"   --->   Operation 26 'add' 'empty_348' <Predicate = (!exitcond5818)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_348"   --->   Operation 27 'zext' 'p_cast' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_60' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %p_cast"   --->   Operation 29 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_61' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %p_cast"   --->   Operation 30 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_62' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_60"   --->   Operation 31 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_63' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_61"   --->   Operation 32 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_64' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_62"   --->   Operation 33 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_65' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_1_i"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %idx_urem526, i8 %phi_urem524"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122_1_cast" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 36 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul522_load = load i17 %phi_mul522"   --->   Operation 38 'load' 'phi_mul522_load' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.86ns)   --->   "%next_mul523 = add i17 %phi_mul522_load, i17 386"   --->   Operation 39 'add' 'next_mul523' <Predicate = (!exitcond5818)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %phi_mul522_load, i32 15, i32 16"   --->   Operation 40 'partselect' 'p_cast2' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_60"   --->   Operation 41 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_63' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_61"   --->   Operation 42 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_64' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_62"   --->   Operation 43 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_65' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_63, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_64, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_65, i2 %p_cast2"   --->   Operation 44 'mux' 'tmp_8' <Predicate = (!exitcond5818)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 %next_mul523, i17 %phi_mul522"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (exitcond5818)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_349 = bitcast i32 %tmp_8"   --->   Operation 47 'bitcast' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %i3_addr, i32 %empty_349, i4 15" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 48 'write' 'write_ln122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln122_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln115_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem524                                               (alloca           ) [ 0100]
phi_mul522                                                (alloca           ) [ 0110]
loop_index_1_i                                            (alloca           ) [ 0100]
mul_ln115_1_read                                          (read             ) [ 0000]
sext_ln122_1_read                                         (read             ) [ 0000]
sext_ln122_1_cast                                         (sext             ) [ 0110]
specinterface_ln0                                         (specinterface    ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_1_i_load                                       (load             ) [ 0000]
exitcond5818                                              (icmp             ) [ 0110]
empty                                                     (add              ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
phi_urem524_load                                          (load             ) [ 0000]
next_urem525                                              (add              ) [ 0000]
empty_347                                                 (icmp             ) [ 0000]
idx_urem526                                               (select           ) [ 0000]
phi_urem524_cast                                          (zext             ) [ 0000]
empty_348                                                 (add              ) [ 0000]
p_cast                                                    (zext             ) [ 0000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 (getelementptr    ) [ 0110]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 (getelementptr    ) [ 0110]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 (getelementptr    ) [ 0110]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
i3_addr                                                   (getelementptr    ) [ 0101]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
phi_mul522_load                                           (load             ) [ 0000]
next_mul523                                               (add              ) [ 0000]
p_cast2                                                   (partselect       ) [ 0000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 (load             ) [ 0000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 (load             ) [ 0000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 (load             ) [ 0000]
tmp_8                                                     (mux              ) [ 0101]
store_ln0                                                 (store            ) [ 0000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000]
empty_349                                                 (bitcast          ) [ 0000]
write_ln122                                               (write            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
ret_ln0                                                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln122_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln115_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln115_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3f32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="phi_urem524_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem524/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="phi_mul522_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul522/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="loop_index_1_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_1_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln115_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln115_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln122_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="0" index="1" bw="62" slack="0"/>
<pin id="91" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln122_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln122_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_60_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_60/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_61_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_61/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_62_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_62/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_63/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_64/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_65/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln122_1_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="62" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="17" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="loop_index_1_i_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_1_i_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond5818_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5818/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_urem524_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem524_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="next_urem525_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem525/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_347_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_347/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="idx_urem526_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem526/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="phi_urem524_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_urem524_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_348_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_348/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i3_addr_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="1"/>
<pin id="228" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="phi_mul522_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="1"/>
<pin id="232" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul522_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="next_mul523_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul523/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_cast2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="17" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="0" index="3" bw="32" slack="0"/>
<pin id="254" dir="0" index="4" bw="2" slack="0"/>
<pin id="255" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="0" index="1" bw="17" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_349_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_349/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="phi_urem524_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem524 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_mul522_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="0"/>
<pin id="279" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul522 "/>
</bind>
</comp>

<comp id="284" class="1005" name="loop_index_1_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_1_i "/>
</bind>
</comp>

<comp id="291" class="1005" name="sext_ln122_1_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln122_1_cast "/>
</bind>
</comp>

<comp id="296" class="1005" name="exitcond5818_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5818 "/>
</bind>
</comp>

<comp id="300" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_60_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 "/>
</bind>
</comp>

<comp id="305" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_61_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 "/>
</bind>
</comp>

<comp id="310" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_62_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="1"/>
<pin id="312" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i3_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_8_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="102" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="109" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="116" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="178" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="175" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="82" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="219"><net_src comp="169" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="190" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="230" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="123" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="129" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="135" pin="3"/><net_sink comp="249" pin=3"/></net>

<net id="260"><net_src comp="239" pin="4"/><net_sink comp="249" pin=4"/></net>

<net id="265"><net_src comp="233" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="273"><net_src comp="70" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="280"><net_src comp="74" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="287"><net_src comp="78" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="294"><net_src comp="141" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="299"><net_src comp="163" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="102" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="308"><net_src comp="109" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="313"><net_src comp="116" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="318"><net_src comp="225" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="323"><net_src comp="249" pin="5"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="266" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {}
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {}
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {}
 - Input state : 
	Port: conv2_Pipeline_7 : i3 | {}
	Port: conv2_Pipeline_7 : sext_ln122_1 | {1 }
	Port: conv2_Pipeline_7 : mul_ln115_1 | {1 }
	Port: conv2_Pipeline_7 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {1 2 }
	Port: conv2_Pipeline_7 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {1 2 }
	Port: conv2_Pipeline_7 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index_1_i_load : 1
		exitcond5818 : 2
		empty : 2
		br_ln0 : 3
		phi_urem524_load : 1
		next_urem525 : 2
		empty_347 : 3
		idx_urem526 : 4
		phi_urem524_cast : 2
		empty_348 : 3
		p_cast : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 : 6
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 : 6
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 : 6
		store_ln0 : 3
		store_ln0 : 5
	State 2
		next_mul523 : 1
		p_cast2 : 1
		tmp_8 : 2
		store_ln0 : 2
	State 3
		write_ln122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         empty_fu_169         |    0    |    15   |
|    add   |      next_urem525_fu_178     |    0    |    15   |
|          |       empty_348_fu_202       |    0    |    17   |
|          |      next_mul523_fu_233      |    0    |    24   |
|----------|------------------------------|---------|---------|
|   icmp   |      exitcond5818_fu_163     |    0    |    15   |
|          |       empty_347_fu_184       |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |         tmp_8_fu_249         |    0    |    14   |
|----------|------------------------------|---------|---------|
|  select  |      idx_urem526_fu_190      |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   |  mul_ln115_1_read_read_fu_82 |    0    |    0    |
|          | sext_ln122_1_read_read_fu_88 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln122_write_fu_94   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |   sext_ln122_1_cast_fu_141   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |    phi_urem524_cast_fu_198   |    0    |    0    |
|          |         p_cast_fu_208        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        p_cast2_fu_239        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   123   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_60_reg_300|   10   |
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_61_reg_305|   10   |
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_62_reg_310|   10   |
|                       exitcond5818_reg_296                      |    1   |
|                         i3_addr_reg_315                         |   32   |
|                      loop_index_1_i_reg_284                     |    8   |
|                        phi_mul522_reg_277                       |   17   |
|                       phi_urem524_reg_270                       |    8   |
|                    sext_ln122_1_cast_reg_291                    |   64   |
|                          tmp_8_reg_320                          |   32   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   192  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_135 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   192  |   150  |
+-----------+--------+--------+--------+
