---
!clock: Clock
!edge: posedge
---
out_3  out_2  out_1  out_0
0      0      0      1
0      0      1      0
0      0      1      1
0      1      0      0
0      1      0      1
0      1      1      0
0      1      1      1
1      0      0      0
1      0      0      1
1      0      1      0
1      0      1      1
1      1      0      0
1      1      0      1
1      1      1      0
1      1      1      1
0      0      0      0
