\hypertarget{structALT__SDR__CTL__FPGAPORTRST__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+F\+P\+G\+A\+P\+O\+R\+T\+R\+S\+T\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__FPGAPORTRST__s}\index{ALT\_SDR\_CTL\_FPGAPORTRST\_s@{ALT\_SDR\_CTL\_FPGAPORTRST\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__FPGAPORTRST__s_a428fa83e9968e26a174623fa0604945a}\label{structALT__SDR__CTL__FPGAPORTRST__s_a428fa83e9968e26a174623fa0604945a}} 
uint32\+\_\+t {\bfseries portrstn}\+: 14
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__FPGAPORTRST__s_aabfad6e86a2fce17f832e8bd0955012e}\label{structALT__SDR__CTL__FPGAPORTRST__s_aabfad6e86a2fce17f832e8bd0955012e}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 18
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
