

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_OUTPUT'
================================================================
* Date:           Fri Dec 13 13:11:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_OUTPUT  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|       79|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln580_fu_123_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln840_fu_97_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln1027_fu_91_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  43|          23|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_6   |   9|          2|    5|         10|
    |i_V_fu_40                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_V_fu_40                |  5|   0|    5|          0|
    |rhs_V_reg_158            |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_OUTPUT|  return value|
|outwords_V_address0  |  out|    4|   ap_memory|                    outwords_V|         array|
|outwords_V_ce0       |  out|    1|   ap_memory|                    outwords_V|         array|
|outwords_V_q0        |   in|   64|   ap_memory|                    outwords_V|         array|
|ret_V_9              |   in|    8|     ap_none|                       ret_V_9|        scalar|
|zext_ln580           |   in|   12|     ap_none|                    zext_ln580|        scalar|
|dmem_V_address0      |  out|   12|   ap_memory|                        dmem_V|         array|
|dmem_V_ce0           |  out|    1|   ap_memory|                        dmem_V|         array|
|dmem_V_we0           |  out|    1|   ap_memory|                        dmem_V|         array|
|dmem_V_d0            |  out|   64|   ap_memory|                        dmem_V|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

