{"vcs1":{"timestamp_begin":1728839119.560072512, "rt":11.97, "ut":9.27, "st":0.89}}
{"vcselab":{"timestamp_begin":1728839131.624260839, "rt":2.89, "ut":1.52, "st":0.09}}
{"link":{"timestamp_begin":1728839134.598849731, "rt":0.58, "ut":0.49, "st":0.54}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728839118.777023966}
{"VCS_COMP_START_TIME": 1728839118.777023966}
{"VCS_COMP_END_TIME": 1728842182.064717500}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 480464}}
{"stitch_vcselab": {"peak_mem": 304348}}
