<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.30.1 (20201013.1554)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1088pt" height="898pt"
 viewBox="0.00 0.00 1087.97 898.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 894)">
<title>G</title>
<polygon fill="white" stroke="white" points="-4,5 -4,-894 1084.97,-894 1084.97,5 -4,5"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1040,-8 1040,-8 1046,-8 1052,-14 1052,-20 1052,-20 1052,-870 1052,-870 1052,-876 1046,-882 1040,-882 1040,-882 20,-882 20,-882 14,-882 8,-876 8,-870 8,-870 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="530" y="-866.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="530" y="-851.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:4294967295:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1032,-16 1032,-16 1038,-16 1044,-22 1044,-28 1044,-28 1044,-824 1044,-824 1044,-830 1038,-836 1032,-836 1032,-836 28,-836 28,-836 22,-836 16,-830 16,-824 16,-824 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="530" y="-820.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="530" y="-805.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M544,-612C544,-612 670,-612 670,-612 676,-612 682,-618 682,-624 682,-624 682,-692 682,-692 682,-698 676,-704 670,-704 670,-704 544,-704 544,-704 538,-704 532,-698 532,-692 532,-692 532,-624 532,-624 532,-618 538,-612 544,-612"/>
<text text-anchor="middle" x="607" y="-688.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="607" y="-673.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M560,-156C560,-156 686,-156 686,-156 692,-156 698,-162 698,-168 698,-168 698,-236 698,-236 698,-242 692,-248 686,-248 686,-248 560,-248 560,-248 554,-248 548,-242 548,-236 548,-236 548,-168 548,-168 548,-162 554,-156 560,-156"/>
<text text-anchor="middle" x="623" y="-232.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="623" y="-217.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.l2.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;1048576&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M739,-24C739,-24 909,-24 909,-24 915,-24 921,-30 921,-36 921,-36 921,-104 921,-104 921,-110 915,-116 909,-116 909,-116 739,-116 739,-116 733,-116 727,-110 727,-104 727,-104 727,-36 727,-36 727,-30 733,-24 739,-24"/>
<text text-anchor="middle" x="824" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="824" y="-85.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust13"><a xlink:title="NVMainWarmUp&#61;false&#10;atomic_latency&#61;30000&#10;atomic_mode&#61;false&#10;atomic_variance&#61;30000&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;config&#61;/disk1/ryotta205/GEM5&#45;NVMain_script2/NVMain_config/myconfig/PCM_ISSCC_2012_4GB.config&#10;configparams&#61;&#10;configvalues&#61;&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;range&#61;0:4294967295:6:19:0:0">
<path fill="#5e5958" stroke="#000000" d="M910,-420C910,-420 1014,-420 1014,-420 1020,-420 1026,-426 1026,-432 1026,-432 1026,-500 1026,-500 1026,-506 1020,-512 1014,-512 1014,-512 910,-512 910,-512 904,-512 898,-506 898,-500 898,-500 898,-432 898,-432 898,-426 904,-420 910,-420"/>
<text text-anchor="middle" x="962" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="962" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: NVMainMemory</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust16"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;wait_for_remote_gdb&#61;false&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-280C36,-280 878,-280 878,-280 884,-280 890,-286 890,-292 890,-292 890,-592 890,-592 890,-598 884,-604 878,-604 878,-604 36,-604 36,-604 30,-604 24,-598 24,-592 24,-592 24,-292 24,-292 24,-286 30,-280 36,-280"/>
<text text-anchor="middle" x="457" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="457" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust17"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.icache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M249,-288C249,-288 419,-288 419,-288 425,-288 431,-294 431,-300 431,-300 431,-368 431,-368 431,-374 425,-380 419,-380 419,-380 249,-380 249,-380 243,-380 237,-374 237,-368 237,-368 237,-300 237,-300 237,-294 243,-288 249,-288"/>
<text text-anchor="middle" x="334" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="334" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust21"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M717,-412C717,-412 870,-412 870,-412 876,-412 882,-418 882,-424 882,-424 882,-546 882,-546 882,-552 876,-558 870,-558 870,-558 717,-558 717,-558 711,-558 705,-552 705,-546 705,-546 705,-424 705,-424 705,-418 711,-412 717,-412"/>
<text text-anchor="middle" x="793.5" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="793.5" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust22"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M725,-420C725,-420 862,-420 862,-420 868,-420 874,-426 874,-432 874,-432 874,-500 874,-500 874,-506 868,-512 862,-512 862,-512 725,-512 725,-512 719,-512 713,-506 713,-500 713,-500 713,-432 713,-432 713,-426 719,-420 725,-420"/>
<text text-anchor="middle" x="793.5" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="793.5" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster"><title>cluster_system_cpu_interrupts</title>
<g id="a_clust23"><a xlink:title="clk_domain&#61;system.cpu.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M445,-420C445,-420 685,-420 685,-420 691,-420 697,-426 697,-432 697,-432 697,-500 697,-500 697,-506 691,-512 685,-512 685,-512 445,-512 445,-512 439,-512 433,-506 433,-500 433,-500 433,-432 433,-432 433,-426 439,-420 445,-420"/>
<text text-anchor="middle" x="565" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="565" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust24"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M451,-288C451,-288 621,-288 621,-288 627,-288 633,-294 633,-300 633,-300 633,-368 633,-368 633,-374 627,-380 621,-380 621,-380 451,-380 451,-380 445,-380 439,-374 439,-368 439,-368 439,-300 439,-300 439,-294 445,-288 451,-288"/>
<text text-anchor="middle" x="536" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="536" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust27"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M260,-412C260,-412 413,-412 413,-412 419,-412 425,-418 425,-424 425,-424 425,-546 425,-546 425,-552 419,-558 413,-558 413,-558 260,-558 260,-558 254,-558 248,-552 248,-546 248,-546 248,-424 248,-424 248,-418 254,-412 260,-412"/>
<text text-anchor="middle" x="336.5" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="336.5" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust28" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust28"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M268,-420C268,-420 405,-420 405,-420 411,-420 417,-426 417,-432 417,-432 417,-500 417,-500 417,-506 411,-512 405,-512 405,-512 268,-512 268,-512 262,-512 256,-506 256,-500 256,-500 256,-432 256,-432 256,-426 262,-420 268,-420"/>
<text text-anchor="middle" x="336.5" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="336.5" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust29"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M676,-288C676,-288 846,-288 846,-288 852,-288 858,-294 858,-300 858,-300 858,-368 858,-368 858,-374 852,-380 846,-380 846,-380 676,-380 676,-380 670,-380 664,-374 664,-368 664,-368 664,-300 664,-300 664,-294 670,-288 676,-288"/>
<text text-anchor="middle" x="761" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="761" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust33" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust33"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M47,-288C47,-288 217,-288 217,-288 223,-288 229,-294 229,-300 229,-300 229,-368 229,-368 229,-374 223,-380 217,-380 217,-380 47,-380 47,-380 41,-380 35,-374 35,-368 35,-368 35,-300 35,-300 35,-294 41,-288 47,-288"/>
<text text-anchor="middle" x="132" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="132" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M611,-753C611,-753 683,-753 683,-753 689,-753 695,-759 695,-765 695,-765 695,-777 695,-777 695,-783 689,-789 683,-789 683,-789 611,-789 611,-789 605,-789 599,-783 599,-777 599,-777 599,-765 599,-765 599,-759 605,-753 611,-753"/>
<text text-anchor="middle" x="647" y="-767.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M632,-621C632,-621 662,-621 662,-621 668,-621 674,-627 674,-633 674,-633 674,-645 674,-645 674,-651 668,-657 662,-657 662,-657 632,-657 632,-657 626,-657 620,-651 620,-645 620,-645 620,-633 620,-633 620,-627 626,-621 632,-621"/>
<text text-anchor="middle" x="647" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M647,-752.737C647,-730.981 647,-693.322 647,-667.564"/>
<polygon fill="black" stroke="black" points="650.5,-667.334 647,-657.334 643.5,-667.334 650.5,-667.334"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M552.5,-621C552.5,-621 589.5,-621 589.5,-621 595.5,-621 601.5,-627 601.5,-633 601.5,-633 601.5,-645 601.5,-645 601.5,-651 595.5,-657 589.5,-657 589.5,-657 552.5,-657 552.5,-657 546.5,-657 540.5,-651 540.5,-645 540.5,-645 540.5,-633 540.5,-633 540.5,-627 546.5,-621 552.5,-621"/>
<text text-anchor="middle" x="571" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node"><title>system_cpu_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M453,-429C453,-429 483,-429 483,-429 489,-429 495,-435 495,-441 495,-441 495,-453 495,-453 495,-459 489,-465 483,-465 483,-465 453,-465 453,-465 447,-465 441,-459 441,-453 441,-453 441,-441 441,-441 441,-435 447,-429 453,-429"/>
<text text-anchor="middle" x="468" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M540.485,-629.031C527.453,-623.734 513.164,-615.711 504,-604 474.633,-566.471 468.454,-509.242 467.576,-475.531"/>
<polygon fill="black" stroke="black" points="471.075,-475.424 467.455,-465.467 464.076,-475.509 471.075,-475.424"/>
</g>
<!-- system_cpu_interrupts_int_slave -->
<g id="node14" class="node"><title>system_cpu_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M525,-429C525,-429 575,-429 575,-429 581,-429 587,-435 587,-441 587,-441 587,-453 587,-453 587,-459 581,-465 575,-465 575,-465 525,-465 525,-465 519,-465 513,-459 513,-453 513,-453 513,-441 513,-441 513,-435 519,-429 525,-429"/>
<text text-anchor="middle" x="550" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M569.099,-620.804C565.437,-587.668 557.377,-514.746 552.989,-475.046"/>
<polygon fill="black" stroke="black" points="556.459,-474.576 551.881,-465.021 549.501,-475.345 556.459,-474.576"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M918,-429C918,-429 948,-429 948,-429 954,-429 960,-435 960,-441 960,-441 960,-453 960,-453 960,-459 954,-465 948,-465 948,-465 918,-465 918,-465 912,-465 906,-459 906,-453 906,-453 906,-441 906,-441 906,-435 912,-429 918,-429"/>
<text text-anchor="middle" x="933" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M592.756,-620.835C598.398,-617.259 604.676,-613.978 611,-612 639.326,-603.139 854.033,-621.507 878,-604 918.769,-574.218 929.481,-511.765 932.192,-475.563"/>
<polygon fill="black" stroke="black" points="935.706,-475.424 932.801,-465.236 928.718,-475.012 935.706,-475.424"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M640.5,-165C640.5,-165 677.5,-165 677.5,-165 683.5,-165 689.5,-171 689.5,-177 689.5,-177 689.5,-189 689.5,-189 689.5,-195 683.5,-201 677.5,-201 677.5,-201 640.5,-201 640.5,-201 634.5,-201 628.5,-195 628.5,-189 628.5,-189 628.5,-177 628.5,-177 628.5,-171 634.5,-165 640.5,-165"/>
<text text-anchor="middle" x="659" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M747,-33C747,-33 799,-33 799,-33 805,-33 811,-39 811,-45 811,-45 811,-57 811,-57 811,-63 805,-69 799,-69 799,-69 747,-69 747,-69 741,-69 735,-63 735,-57 735,-57 735,-45 735,-45 735,-39 741,-33 747,-33"/>
<text text-anchor="middle" x="773" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge5" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M674.138,-164.737C693.813,-142.301 728.318,-102.953 750.915,-77.1849"/>
<polygon fill="black" stroke="black" points="753.837,-79.1607 757.799,-69.3344 748.574,-74.5454 753.837,-79.1607"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M568,-165C568,-165 598,-165 598,-165 604,-165 610,-171 610,-177 610,-177 610,-189 610,-189 610,-195 604,-201 598,-201 598,-201 568,-201 568,-201 562,-201 556,-195 556,-189 556,-189 556,-177 556,-177 556,-171 562,-165 568,-165"/>
<text text-anchor="middle" x="583" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M841,-33C841,-33 901,-33 901,-33 907,-33 913,-39 913,-45 913,-45 913,-57 913,-57 913,-63 907,-69 901,-69 901,-69 841,-69 841,-69 835,-69 829,-63 829,-57 829,-57 829,-45 829,-45 829,-39 835,-33 841,-33"/>
<text text-anchor="middle" x="871" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge6" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M885.94,-69.2233C948.579,-143.508 1179.98,-440.12 1030,-604 1006.94,-629.195 775.995,-635.836 684.268,-637.486"/>
<polygon fill="black" stroke="black" points="683.988,-633.99 674.049,-637.659 684.107,-640.989 683.988,-633.99"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-429C160,-429 228,-429 228,-429 234,-429 240,-435 240,-441 240,-441 240,-453 240,-453 240,-459 234,-465 228,-465 228,-465 160,-465 160,-465 154,-465 148,-459 148,-453 148,-453 148,-441 148,-441 148,-435 154,-429 160,-429"/>
<text text-anchor="middle" x="194" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M257,-297C257,-297 309,-297 309,-297 315,-297 321,-303 321,-309 321,-309 321,-321 321,-321 321,-327 315,-333 309,-333 309,-333 257,-333 257,-333 251,-333 245,-327 245,-321 245,-321 245,-309 245,-309 245,-303 251,-297 257,-297"/>
<text text-anchor="middle" x="283" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.819,-428.737C221.046,-406.495 247.651,-367.633 265.298,-341.857"/>
<polygon fill="black" stroke="black" points="268.371,-343.563 271.133,-333.334 262.595,-339.609 268.371,-343.563"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-429C44,-429 118,-429 118,-429 124,-429 130,-435 130,-441 130,-441 130,-453 130,-453 130,-459 124,-465 118,-465 118,-465 44,-465 44,-465 38,-465 32,-459 32,-453 32,-453 32,-441 32,-441 32,-435 38,-429 44,-429"/>
<text text-anchor="middle" x="81" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node23" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M55,-297C55,-297 107,-297 107,-297 113,-297 119,-303 119,-309 119,-309 119,-321 119,-321 119,-327 113,-333 107,-333 107,-333 55,-333 55,-333 49,-333 43,-327 43,-321 43,-321 43,-309 43,-309 43,-303 49,-297 55,-297"/>
<text text-anchor="middle" x="81" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81,-428.737C81,-406.981 81,-369.322 81,-343.564"/>
<polygon fill="black" stroke="black" points="84.5001,-343.334 81,-333.334 77.5001,-343.334 84.5001,-343.334"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M351,-297C351,-297 411,-297 411,-297 417,-297 423,-303 423,-309 423,-309 423,-321 423,-321 423,-327 417,-333 411,-333 411,-333 351,-333 351,-333 345,-333 339,-327 339,-321 339,-321 339,-309 339,-309 339,-303 345,-297 351,-297"/>
<text text-anchor="middle" x="381" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M407.824,-296.737C443.843,-273.557 507.911,-232.325 547.779,-206.667"/>
<polygon fill="black" stroke="black" points="549.872,-209.482 556.387,-201.127 546.084,-203.596 549.872,-209.482"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node13" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M733,-429C733,-429 763,-429 763,-429 769,-429 775,-435 775,-441 775,-441 775,-453 775,-453 775,-459 769,-465 763,-465 763,-465 733,-465 733,-465 727,-465 721,-459 721,-453 721,-453 721,-441 721,-441 721,-435 727,-429 733,-429"/>
<text text-anchor="middle" x="748" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node21" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M684,-297C684,-297 736,-297 736,-297 742,-297 748,-303 748,-309 748,-309 748,-321 748,-321 748,-327 742,-333 736,-333 736,-333 684,-333 684,-333 678,-333 672,-327 672,-321 672,-321 672,-309 672,-309 672,-303 678,-297 684,-297"/>
<text text-anchor="middle" x="710" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge10" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M742.954,-428.737C736.566,-406.884 725.488,-368.986 717.957,-343.22"/>
<polygon fill="black" stroke="black" points="721.232,-341.951 715.067,-333.334 714.513,-343.915 721.232,-341.951"/>
</g>
<!-- system_cpu_interrupts_int_master -->
<g id="node15" class="node"><title>system_cpu_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M617,-429C617,-429 677,-429 677,-429 683,-429 689,-435 689,-441 689,-441 689,-453 689,-453 689,-459 683,-465 677,-465 677,-465 617,-465 617,-465 611,-465 605,-459 605,-453 605,-453 605,-441 605,-441 605,-435 611,-429 617,-429"/>
<text text-anchor="middle" x="647" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge11" class="edge"><title>system_cpu_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M647,-465.021C647,-498.015 647,-570.925 647,-610.742"/>
<polygon fill="black" stroke="black" points="643.5,-610.804 647,-620.804 650.5,-610.804 643.5,-610.804"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node17" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M553,-297C553,-297 613,-297 613,-297 619,-297 625,-303 625,-309 625,-309 625,-321 625,-321 625,-327 619,-333 613,-333 613,-333 553,-333 553,-333 547,-333 541,-327 541,-321 541,-321 541,-309 541,-309 541,-303 547,-297 553,-297"/>
<text text-anchor="middle" x="583" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M583,-296.737C583,-274.981 583,-237.322 583,-211.564"/>
<polygon fill="black" stroke="black" points="586.5,-211.334 583,-201.334 579.5,-211.334 586.5,-211.334"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node18" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M459,-297C459,-297 511,-297 511,-297 517,-297 523,-303 523,-309 523,-309 523,-321 523,-321 523,-327 517,-333 511,-333 511,-333 459,-333 459,-333 453,-333 447,-327 447,-321 447,-321 447,-309 447,-309 447,-303 453,-297 459,-297"/>
<text text-anchor="middle" x="485" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node19" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M367,-429C367,-429 397,-429 397,-429 403,-429 409,-435 409,-441 409,-441 409,-453 409,-453 409,-459 403,-465 397,-465 397,-465 367,-465 367,-465 361,-465 355,-459 355,-453 355,-453 355,-441 355,-441 355,-435 361,-429 367,-429"/>
<text text-anchor="middle" x="382" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M395.79,-428.957C406.523,-415.659 421.769,-396.703 435,-380 445.074,-367.282 456.194,-353.066 465.384,-341.269"/>
<polygon fill="black" stroke="black" points="468.313,-343.204 471.692,-333.162 462.789,-338.905 468.313,-343.204"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node20" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M778,-297C778,-297 838,-297 838,-297 844,-297 850,-303 850,-309 850,-309 850,-321 850,-321 850,-327 844,-333 838,-333 838,-333 778,-333 778,-333 772,-333 766,-327 766,-321 766,-321 766,-309 766,-309 766,-303 772,-297 778,-297"/>
<text text-anchor="middle" x="808" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge14" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M786.156,-296.918C777.481,-290.825 767.159,-284.39 757,-280 699.206,-255.023 669.382,-285.758 619,-248 606.562,-238.679 597.806,-223.72 592.046,-210.607"/>
<polygon fill="black" stroke="black" points="595.188,-209.039 588.214,-201.064 588.692,-211.648 595.188,-209.039"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node22" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M149,-297C149,-297 209,-297 209,-297 215,-297 221,-303 221,-309 221,-309 221,-321 221,-321 221,-327 215,-333 209,-333 209,-333 149,-333 149,-333 143,-333 137,-327 137,-321 137,-321 137,-309 137,-309 137,-303 143,-297 149,-297"/>
<text text-anchor="middle" x="179" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M202.886,-296.836C211.985,-290.877 222.658,-284.554 233,-280 341.701,-232.132 480.092,-202.707 545.51,-190.518"/>
<polygon fill="black" stroke="black" points="546.534,-193.889 555.739,-188.643 545.272,-187.004 546.534,-193.889"/>
</g>
</g>
</svg>
