<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
top_level.twr -v 30 -l 30 top_level_routed.ncd top_level.pcf

</twCmdLine><twDesign>top_level_routed.ncd</twDesign><twDesignPath>top_level_routed.ncd</twDesignPath><twPCF>top_level.pcf</twPCF><twPcfPath>top_level.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20.833 ns HIGH 50%;</twConstName><twItemCnt>5585</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1279</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.483</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.350</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>5.367</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>4.136</twRouteDel><twTotDel>5.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.404</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_4</twDest><twTotPathDel>5.313</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_4_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_4</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>5.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.468</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_7</twDest><twTotPathDel>5.249</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_7_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_7</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>4.018</twRouteDel><twTotDel>5.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.502</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>5.215</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>4.021</twRouteDel><twTotDel>5.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.513</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_6</twDest><twTotPathDel>5.204</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_6_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_6</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>3.973</twRouteDel><twTotDel>5.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.556</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_4</twDest><twTotPathDel>5.161</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_4_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_4</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>3.967</twRouteDel><twTotDel>5.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.601</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_1</twDest><twTotPathDel>5.114</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_1_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_1</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.864</twRouteDel><twTotDel>5.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.620</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_7</twDest><twTotPathDel>5.097</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_7_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_7</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>3.903</twRouteDel><twTotDel>5.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.640</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_0</twDest><twTotPathDel>5.075</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_0_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_0</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>5.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.663</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>5.063</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.776</twRouteDel><twTotDel>5.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.665</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_6</twDest><twTotPathDel>5.052</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_6_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_6</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>3.858</twRouteDel><twTotDel>5.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.675</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_3</twDest><twTotPathDel>5.040</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_3_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_3</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.790</twRouteDel><twTotDel>5.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.691</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_2</twDest><twTotPathDel>5.024</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>chanAddr_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_2_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_2</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>5.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.700</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>5.019</twTotPathDel><twClkSkew dest = "0.544" src = "0.623">0.079</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_0_3</twComp><twBEL>comm_fpga_fx2/chanAddr_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>chanAddr_0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>5.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.715</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>5.011</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.778</twRouteDel><twTotDel>5.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.717</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_4</twDest><twTotPathDel>5.009</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_4_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_4</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.722</twRouteDel><twTotDel>5.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.753</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_1</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_1_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_1</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.749</twRouteDel><twTotDel>4.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.754</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_4</twDest><twTotPathDel>4.965</twTotPathDel><twClkSkew dest = "0.544" src = "0.623">0.079</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_0_3</twComp><twBEL>comm_fpga_fx2/chanAddr_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>chanAddr_0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_4_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_4</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>3.788</twRouteDel><twTotDel>4.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.769</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_4</twDest><twTotPathDel>4.957</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_4_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_4</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.781</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_7</twDest><twTotPathDel>4.945</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_7_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_7</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>4.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.790</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_5_4</twDest><twTotPathDel>4.926</twTotPathDel><twClkSkew dest = "0.517" src = "0.599">0.082</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_5_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1414_inv</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Mmux_h2fValid_out111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_29[7]</twComp><twBEL>controller_inst/regFile_inst/_n1450_inv1_F</twBEL><twBEL>controller_inst/regFile_inst/_n1450_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>controller_inst/regFile_inst/_n1450_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_5[6]</twComp><twBEL>controller_inst/regFile_inst/regFile96_5_4</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.792</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_0</twDest><twTotPathDel>4.923</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_0_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_0</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.710</twRouteDel><twTotDel>4.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.811</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_5_6</twDest><twTotPathDel>4.905</twTotPathDel><twClkSkew dest = "0.517" src = "0.599">0.082</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_5_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1414_inv</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Mmux_h2fValid_out111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_29[7]</twComp><twBEL>controller_inst/regFile_inst/_n1450_inv1_F</twBEL><twBEL>controller_inst/regFile_inst/_n1450_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>controller_inst/regFile_inst/_n1450_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_5[6]</twComp><twBEL>controller_inst/regFile_inst/regFile96_5_6</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.818</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_7</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.544" src = "0.623">0.079</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0_2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_0_3</twComp><twBEL>comm_fpga_fx2/chanAddr_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>chanAddr_0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_7_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_7</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.826</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_6</twDest><twTotPathDel>4.900</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>controller_inst/regFile_inst/n015821</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>controller_inst/regFile_inst/n01582</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_6_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_6</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.613</twRouteDel><twTotDel>4.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.827</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_3</twDest><twTotPathDel>4.888</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_3_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_3</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.675</twRouteDel><twTotDel>4.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.829</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_5_5</twDest><twTotPathDel>4.887</twTotPathDel><twClkSkew dest = "0.517" src = "0.599">0.082</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_5_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1414_inv</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Mmux_h2fValid_out111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_29[7]</twComp><twBEL>controller_inst/regFile_inst/_n1450_inv1_F</twBEL><twBEL>controller_inst/regFile_inst/_n1450_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>controller_inst/regFile_inst/_n1450_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_5[6]</twComp><twBEL>controller_inst/regFile_inst/regFile96_5_5</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.833</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_7</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew dest = "0.544" src = "0.616">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_2_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>chanAddr_2_1</twComp><twBEL>comm_fpga_fx2/chanAddr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>chanAddr_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_7_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_7</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.843</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_2</twDest><twTotPathDel>4.872</twTotPathDel><twClkSkew dest = "0.542" src = "0.625">0.083</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_5_1</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>comm_fpga_fx2/chanAddr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chanAddr_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[3]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_2_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_2</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.659</twRouteDel><twTotDel>4.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.860</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1_2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile96_2_5</twDest><twTotPathDel>4.857</twTotPathDel><twClkSkew dest = "0.544" src = "0.625">0.081</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1_2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile96_2_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chanAddr_1_3</twComp><twBEL>comm_fpga_fx2/chanAddr_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>chanAddr_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>chanAddr_5_3</twComp><twBEL>controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>controller_inst/regFile_inst/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_4[2]</twComp><twBEL>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>controller_inst/regFile_inst/regFile96_2[7]</twComp><twBEL>controller_inst/regFile_inst/regFile96_2_5_rstpot</twBEL><twBEL>controller_inst/regFile_inst/regFile96_2_5</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>4.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20.833 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="19.103" period="20.833" constraintValue="20.833" deviceLimit="1.730" freqLimit="578.035" physResource="fx2Clk_in_BUFGP/BUFG/I0" logResource="fx2Clk_in_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="fx2Clk_in_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_8/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_4/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="70" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_9/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_5/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_10/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_6/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_11/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/data[7]/SR" logResource="controller_inst/SPI3_inst/data_7/SR" locationPin="SLICE_X2Y46.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[5]/SR" logResource="controller_inst/regFile_inst/regFile96_3_4/SR" locationPin="SLICE_X2Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[5]/SR" logResource="controller_inst/regFile_inst/regFile96_3_5/SR" locationPin="SLICE_X2Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[7]/SR" logResource="controller_inst/regFile_inst/regFile96_3_6/SR" locationPin="SLICE_X6Y52.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[7]/SR" logResource="controller_inst/regFile_inst/regFile96_3_7/SR" locationPin="SLICE_X6Y52.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[1]/SR" logResource="controller_inst/regFile_inst/regFile96_3_0/SR" locationPin="SLICE_X6Y53.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_3[1]/SR" logResource="controller_inst/regFile_inst/regFile96_3_1/SR" locationPin="SLICE_X6Y53.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_2[3]/SR" logResource="controller_inst/regFile_inst/regFile96_2_0/SR" locationPin="SLICE_X10Y35.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_2[3]/SR" logResource="controller_inst/regFile_inst/regFile96_2_1/SR" locationPin="SLICE_X10Y35.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_2[3]/SR" logResource="controller_inst/regFile_inst/regFile96_2_2/SR" locationPin="SLICE_X10Y35.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_2[3]/SR" logResource="controller_inst/regFile_inst/regFile96_2_3/SR" locationPin="SLICE_X10Y35.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_5[6]/SR" logResource="controller_inst/regFile_inst/regFile96_5_4/SR" locationPin="SLICE_X14Y47.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_5[6]/SR" logResource="controller_inst/regFile_inst/regFile96_5_5/SR" locationPin="SLICE_X14Y47.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_5[6]/SR" logResource="controller_inst/regFile_inst/regFile96_5_6/SR" locationPin="SLICE_X14Y47.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_30[7]/SR" logResource="controller_inst/regFile_inst/regFile96_30_4/SR" locationPin="SLICE_X14Y51.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_30[7]/SR" logResource="controller_inst/regFile_inst/regFile96_30_5/SR" locationPin="SLICE_X14Y51.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_30[7]/SR" logResource="controller_inst/regFile_inst/regFile96_30_6/SR" locationPin="SLICE_X14Y51.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_30[7]/SR" logResource="controller_inst/regFile_inst/regFile96_30_7/SR" locationPin="SLICE_X14Y51.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_37[7]/SR" logResource="controller_inst/regFile_inst/regFile96_37_4/SR" locationPin="SLICE_X14Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_37[7]/SR" logResource="controller_inst/regFile_inst/regFile96_37_5/SR" locationPin="SLICE_X14Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_37[7]/SR" logResource="controller_inst/regFile_inst/regFile96_37_6/SR" locationPin="SLICE_X14Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile96_37[7]/SR" logResource="controller_inst/regFile_inst/regFile96_37_7/SR" locationPin="SLICE_X14Y54.SR" clockNet="state[3]_PWR_10_o_Mux_49_o_inv"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="9"><twDest>fx2Clk_in</twDest><twClk2SU><twSrc>fx2Clk_in</twSrc><twRiseRise>5.483</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5585</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1357</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>5.483</twMinPer><twFootnote number="1" /><twMaxFreq>182.382</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 21 14:18:29 2017 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 215 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
