Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1165
design__instance__area,20622.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00007311681110877544
power__switching__total,0.00001496832373959478
power__leakage__total,6.560133556376968E-7
power__total,0.00008874115155776963
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.8341721993707476
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.3341722548819
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10894679911035605
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.23043423377234
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108947
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.869085
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.9473665453599946
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.447366600871147
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6202369904339851
timing__setup__ws__corner:nom_slow_1p08V_125C,14.524428293412857
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.620237
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.358496
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.875723407465517
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.37572346297667
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29247191607513057
timing__setup__ws__corner:nom_typ_1p20V_25C,14.970897834054737
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292472
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.951628
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.9473665453599946
clock__skew__worst_setup,4.3341722548819
timing__hold__ws,0.10894679911035605
timing__setup__ws,14.524428293412857
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108947
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.358496
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1165
design__instance__area__stdcell,20622.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.712557
design__instance__utilization__stdcell,0.712557
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,74
design__instance__area__class:inverter,413.683
design__instance__count__class:sequential_cell,232
design__instance__area__class:sequential_cell,10944.5
design__instance__count__class:multi_input_combinational_cell,738
design__instance__area__class:multi_input_combinational_cell,7861.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,115
design__instance__area__class:timing_repair_buffer,1349.91
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21823.1
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,25
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1416
route__net__special,2
route__drc_errors__iter:0,350
route__wirelength__iter:0,23810
route__drc_errors__iter:1,164
route__wirelength__iter:1,23650
route__drc_errors__iter:2,181
route__wirelength__iter:2,23594
route__drc_errors__iter:3,31
route__wirelength__iter:3,23510
route__drc_errors__iter:4,12
route__wirelength__iter:4,23488
route__drc_errors__iter:5,4
route__wirelength__iter:5,23484
route__drc_errors__iter:6,0
route__wirelength__iter:6,23483
route__drc_errors,0
route__wirelength,23483
route__vias,6599
route__vias__singlecut,6599
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,275.895
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,216
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,216
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,216
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,216
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000553677
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000657179
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000109123
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000657179
design_powergrid__voltage__worst,0.00000657179
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000657179
design_powergrid__drop__worst__net:VPWR,0.00000553677
design_powergrid__voltage__worst__net:VGND,0.00000657179
design_powergrid__drop__worst__net:VGND,0.00000657179
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000011500000000000000008998878031629686802261858247220516204833984375
ir__drop__worst,0.0000055400000000000003210517789120626019894189084880053997039794921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
