$date
   Tue Nov  4 13:04:15 2025
$end

$version
  2025.1.0
  $dumpfile ("core_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module core_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var wire 64 # debug [63:0] $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 64 & debug [63:0] $end
$var wire 1 ' imm_pc $end
$var wire 64 ( next_imm_pc [63:0] $end
$var wire 6 ) wb_rd [5:0] $end
$var wire 64 * write_data [63:0] $end
$var wire 64 + mem_out [63:0] $end
$var wire 1 , pc_stall $end
$var wire 1 - if_id_stall $end
$var wire 64 . if_pc [63:0] $end
$var wire 64 / id_pc [63:0] $end
$var wire 32 0 if_instr [31:0] $end
$var wire 32 1 id_instr [31:0] $end
$scope module if_stage_instance $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 , stall $end
$var wire 1 ' imm_pc $end
$var wire 64 ( next_imm_pc [63:0] $end
$var wire 64 . pc [63:0] $end
$var wire 32 0 instr [31:0] $end
$var reg 64 2 cur_pc [63:0] $end
$var wire 64 3 next_pc [63:0] $end
$scope module instr_mem $end
$var wire 1 $ clka $end
$var wire 1 4 ena $end
$var wire 15 5 addra [14:0] $end
$var wire 32 0 douta [31:0] $end
$scope module inst $end
$var wire 1 $ clka $end
$var wire 1 6 rsta $end
$var wire 1 4 ena $end
$var wire 1 7 regcea $end
$var wire 1 8 wea [0:0] $end
$var wire 15 5 addra [14:0] $end
$var wire 32 9 dina [31:0] $end
$var wire 32 0 douta [31:0] $end
$var wire 1 : clkb $end
$var wire 1 ; rstb $end
$var wire 1 < enb $end
$var wire 1 = regceb $end
$var wire 1 > web [0:0] $end
$var wire 15 ? addrb [14:0] $end
$var wire 32 @ dinb [31:0] $end
$var wire 32 A doutb [31:0] $end
$var wire 1 B injectsbiterr $end
$var wire 1 C injectdbiterr $end
$var wire 1 D sbiterr $end
$var wire 1 E dbiterr $end
$var wire 15 F rdaddrecc [14:0] $end
$var wire 1 G eccpipece $end
$var wire 1 H sleep $end
$var wire 1 I deepsleep $end
$var wire 1 J shutdown $end
$var wire 1 K rsta_busy $end
$var wire 1 L rstb_busy $end
$var wire 1 M s_aclk $end
$var wire 1 N s_aresetn $end
$var wire 4 O s_axi_awid [3:0] $end
$var wire 32 P s_axi_awaddr [31:0] $end
$var wire 8 Q s_axi_awlen [7:0] $end
$var wire 3 R s_axi_awsize [2:0] $end
$var wire 2 S s_axi_awburst [1:0] $end
$var wire 1 T s_axi_awvalid $end
$var wire 1 U s_axi_awready $end
$var wire 32 V s_axi_wdata [31:0] $end
$var wire 1 W s_axi_wstrb [0:0] $end
$var wire 1 X s_axi_wlast $end
$var wire 1 Y s_axi_wvalid $end
$var wire 1 Z s_axi_wready $end
$var wire 4 [ s_axi_bid [3:0] $end
$var wire 2 \ s_axi_bresp [1:0] $end
$var wire 1 ] s_axi_bvalid $end
$var wire 1 ^ s_axi_bready $end
$var wire 4 _ s_axi_arid [3:0] $end
$var wire 32 ` s_axi_araddr [31:0] $end
$var wire 8 a s_axi_arlen [7:0] $end
$var wire 3 b s_axi_arsize [2:0] $end
$var wire 2 c s_axi_arburst [1:0] $end
$var wire 1 d s_axi_arvalid $end
$var wire 1 e s_axi_arready $end
$var wire 4 f s_axi_rid [3:0] $end
$var wire 32 g s_axi_rdata [31:0] $end
$var wire 2 h s_axi_rresp [1:0] $end
$var wire 1 i s_axi_rlast $end
$var wire 1 j s_axi_rvalid $end
$var wire 1 k s_axi_rready $end
$var wire 1 l s_axi_injectsbiterr $end
$var wire 1 m s_axi_injectdbiterr $end
$var wire 1 n s_axi_sbiterr $end
$var wire 1 o s_axi_dbiterr $end
$var wire 15 p s_axi_rdaddrecc [14:0] $end
$var wire 1 q SBITERR $end
$var wire 1 r DBITERR $end
$var wire 1 s S_AXI_AWREADY $end
$var wire 1 t S_AXI_WREADY $end
$var wire 1 u S_AXI_BVALID $end
$var wire 1 v S_AXI_ARREADY $end
$var wire 1 w S_AXI_RLAST $end
$var wire 1 x S_AXI_RVALID $end
$var wire 1 y S_AXI_SBITERR $end
$var wire 1 z S_AXI_DBITERR $end
$var wire 1 { WEA [0:0] $end
$var wire 15 | ADDRA [14:0] $end
$var wire 32 } DINA [31:0] $end
$var wire 32 ~ DOUTA [31:0] $end
$var wire 1 !! WEB [0:0] $end
$var wire 15 "! ADDRB [14:0] $end
$var wire 32 #! DINB [31:0] $end
$var wire 32 $! DOUTB [31:0] $end
$var wire 15 %! RDADDRECC [14:0] $end
$var wire 4 &! S_AXI_AWID [3:0] $end
$var wire 32 '! S_AXI_AWADDR [31:0] $end
$var wire 8 (! S_AXI_AWLEN [7:0] $end
$var wire 3 )! S_AXI_AWSIZE [2:0] $end
$var wire 2 *! S_AXI_AWBURST [1:0] $end
$var wire 32 +! S_AXI_WDATA [31:0] $end
$var wire 1 ,! S_AXI_WSTRB [0:0] $end
$var wire 4 -! S_AXI_BID [3:0] $end
$var wire 2 .! S_AXI_BRESP [1:0] $end
$var wire 4 /! S_AXI_ARID [3:0] $end
$var wire 32 0! S_AXI_ARADDR [31:0] $end
$var wire 8 1! S_AXI_ARLEN [7:0] $end
$var wire 3 2! S_AXI_ARSIZE [2:0] $end
$var wire 2 3! S_AXI_ARBURST [1:0] $end
$var wire 4 4! S_AXI_RID [3:0] $end
$var wire 32 5! S_AXI_RDATA [31:0] $end
$var wire 2 6! S_AXI_RRESP [1:0] $end
$var wire 15 7! S_AXI_RDADDRECC [14:0] $end
$var wire 1 8! WEB_parameterized [0:0] $end
$var wire 1 9! ECCPIPECE $end
$var wire 1 :! SLEEP $end
$var reg 1 ;! RSTA_BUSY $end
$var reg 1 <! RSTB_BUSY $end
$var wire 1 =! CLKA $end
$var wire 1 >! RSTA $end
$var wire 1 ?! ENA $end
$var wire 1 @! REGCEA $end
$var wire 1 A! CLKB $end
$var wire 1 B! RSTB $end
$var wire 1 C! ENB $end
$var wire 1 D! REGCEB $end
$var wire 1 E! INJECTSBITERR $end
$var wire 1 F! INJECTDBITERR $end
$var wire 1 G! S_ACLK $end
$var wire 1 H! S_ARESETN $end
$var wire 1 I! S_AXI_AWVALID $end
$var wire 1 J! S_AXI_WLAST $end
$var wire 1 K! S_AXI_WVALID $end
$var wire 1 L! S_AXI_BREADY $end
$var wire 1 M! S_AXI_ARVALID $end
$var wire 1 N! S_AXI_RREADY $end
$var wire 1 O! S_AXI_INJECTSBITERR $end
$var wire 1 P! S_AXI_INJECTDBITERR $end
$var reg 1 Q! injectsbiterr_in $end
$var reg 1 R! injectdbiterr_in $end
$var reg 1 S! rsta_in $end
$var reg 1 T! ena_in $end
$var reg 1 U! regcea_in $end
$var reg 1 V! wea_in [0:0] $end
$var reg 15 W! addra_in [14:0] $end
$var reg 32 X! dina_in [31:0] $end
$var wire 15 Y! s_axi_awaddr_out_c [14:0] $end
$var wire 15 Z! s_axi_araddr_out_c [14:0] $end
$var wire 1 [! s_axi_wr_en_c $end
$var wire 1 \! s_axi_rd_en_c $end
$var wire 1 ]! s_aresetn_a_c $end
$var wire 8 ^! s_axi_arlen_c [7:0] $end
$var wire 4 _! s_axi_rid_c [3:0] $end
$var wire 32 `! s_axi_rdata_c [31:0] $end
$var wire 2 a! s_axi_rresp_c [1:0] $end
$var wire 1 b! s_axi_rlast_c $end
$var wire 1 c! s_axi_rvalid_c $end
$var wire 1 d! s_axi_rready_c $end
$var wire 1 e! regceb_c $end
$var wire 7 f! s_axi_payload_c [6:0] $end
$var wire 7 g! m_axi_payload_c [6:0] $end
$var reg 5 h! RSTA_SHFT_REG [4:0] $end
$var reg 1 i! POR_A $end
$var reg 5 j! RSTB_SHFT_REG [4:0] $end
$var reg 1 k! POR_B $end
$var reg 1 l! ENA_dly $end
$var reg 1 m! ENA_dly_D $end
$var reg 1 n! ENB_dly $end
$var reg 1 o! ENB_dly_D $end
$var wire 1 p! RSTA_I_SAFE $end
$var wire 1 q! RSTB_I_SAFE $end
$var wire 1 r! ENA_I_SAFE $end
$var wire 1 s! ENB_I_SAFE $end
$var reg 1 t! ram_rstram_a_busy $end
$var reg 1 u! ram_rstreg_a_busy $end
$var reg 1 v! ram_rstram_b_busy $end
$var reg 1 w! ram_rstreg_b_busy $end
$var reg 1 x! ENA_dly_reg $end
$var reg 1 y! ENB_dly_reg $end
$var reg 1 z! ENA_dly_reg_D $end
$var reg 1 {! ENB_dly_reg_D $end
$scope module native_mem_module.blk_mem_gen_v8_4_11_inst $end
$var wire 1 =! CLKA $end
$var wire 1 p! RSTA $end
$var wire 1 r! ENA $end
$var wire 1 |! REGCEA $end
$var wire 1 }! WEA [0:0] $end
$var wire 15 ~! ADDRA [14:0] $end
$var wire 32 !" DINA [31:0] $end
$var wire 32 ~ DOUTA [31:0] $end
$var wire 1 A! CLKB $end
$var wire 1 q! RSTB $end
$var wire 1 s! ENB $end
$var wire 1 D! REGCEB $end
$var wire 1 !! WEB [0:0] $end
$var wire 15 "! ADDRB [14:0] $end
$var wire 32 #! DINB [31:0] $end
$var wire 32 $! DOUTB [31:0] $end
$var wire 1 "" INJECTSBITERR $end
$var wire 1 #" INJECTDBITERR $end
$var wire 1 9! ECCPIPECE $end
$var wire 1 :! SLEEP $end
$var wire 1 q SBITERR $end
$var wire 1 r DBITERR $end
$var wire 15 %! RDADDRECC [14:0] $end
$var reg 39 $" doublebit_error [38:0] $end
$var reg 32 %" memory_out_a [31:0] $end
$var reg 32 &" memory_out_b [31:0] $end
$var reg 1 '" sbiterr_in $end
$var wire 1 (" sbiterr_sdp $end
$var reg 1 )" dbiterr_in $end
$var wire 1 *" dbiterr_sdp $end
$var wire 32 +" dout_i [31:0] $end
$var wire 1 ," dbiterr_i $end
$var wire 1 -" sbiterr_i $end
$var wire 15 ." rdaddrecc_i [14:0] $end
$var reg 15 /" rdaddrecc_in [14:0] $end
$var wire 15 0" rdaddrecc_sdp [14:0] $end
$var reg 32 1" inita_val [31:0] $end
$var reg 32 2" initb_val [31:0] $end
$var reg 1 3" is_collision $end
$var reg 1 4" is_collision_a $end
$var reg 1 5" is_collision_delay_a $end
$var reg 1 6" is_collision_b $end
$var reg 1 7" is_collision_delay_b $end
$var integer 32 8" status [31:0] $end
$var integer 32 9" initfile [31:0] $end
$var integer 32 :" meminitfile [31:0] $end
$var reg 32 ;" mif_data [31:0] $end
$var reg 32 <" mem_data [31:0] $end
$var reg 256 =" inita_str [255:0] $end
$var reg 256 >" initb_str [255:0] $end
$var reg 256 ?" default_data_str [255:0] $end
$var reg 8184 @" init_file_str [8183:0] $end
$var reg 8184 A" mem_init_file_str [8183:0] $end
$var integer 32 B" cnt [31:0] $end
$var integer 32 C" write_addr_a_width [31:0] $end
$var integer 32 D" read_addr_a_width [31:0] $end
$var integer 32 E" write_addr_b_width [31:0] $end
$var integer 32 F" read_addr_b_width [31:0] $end
$var wire 1 G" ena_i $end
$var wire 1 H" enb_i $end
$var wire 1 I" reseta_i $end
$var wire 1 J" resetb_i $end
$var wire 1 K" wea_i [0:0] $end
$var wire 1 L" web_i [0:0] $end
$var wire 1 M" rea_i $end
$var wire 1 N" reb_i $end
$var wire 1 O" rsta_outp_stage $end
$var wire 1 P" rstb_outp_stage $end
$var reg 1 Q" ena_reg $end
$var wire 1 R" ena_internal $end
$var reg 1 S" enb_reg $end
$var wire 1 T" enb_internal $end
$var wire 15 U" \async_coll.addra_delay  [14:0] $end
$var wire 1 V" \async_coll.wea_delay  [0:0] $end
$var wire 1 W" \async_coll.ena_delay  $end
$var wire 15 X" \async_coll.addrb_delay  [14:0] $end
$var wire 1 Y" \async_coll.web_delay  [0:0] $end
$var wire 1 Z" \async_coll.enb_delay  $end
$scope module reg_a $end
$var wire 1 =! CLK $end
$var wire 1 O" RST $end
$var wire 1 R" EN $end
$var wire 1 |! REGCE $end
$var wire 32 [" DIN_I [31:0] $end
$var reg 32 \" DOUT [31:0] $end
$var wire 1 ]" SBITERR_IN_I $end
$var wire 1 ^" DBITERR_IN_I $end
$var reg 1 _" SBITERR $end
$var reg 1 `" DBITERR $end
$var wire 15 a" RDADDRECC_IN_I [14:0] $end
$var wire 1 b" ECCPIPECE $end
$var reg 15 c" RDADDRECC [14:0] $end
$var reg 32 d" out_regs [31:0] $end
$var reg 15 e" rdaddrecc_regs [14:0] $end
$var reg 1 f" sbiterr_regs [0:0] $end
$var reg 1 g" dbiterr_regs [0:0] $end
$var reg 32 h" out_regs_int [31:0] $end
$var reg 15 i" rdaddrecc_regs_int [14:0] $end
$var reg 1 j" sbiterr_regs_int $end
$var reg 1 k" dbiterr_regs_int $end
$var reg 256 l" init_str [255:0] $end
$var reg 32 m" init_val [31:0] $end
$var wire 1 n" en_i $end
$var wire 1 o" regce_i $end
$var wire 1 p" rst_i $end
$var reg 32 q" DIN [31:0] $end
$var reg 15 r" RDADDRECC_IN [14:0] $end
$var reg 1 s" SBITERR_IN $end
$var reg 1 t" DBITERR_IN $end
$upscope $end
$scope module reg_b $end
$var wire 1 A! CLK $end
$var wire 1 P" RST $end
$var wire 1 T" EN $end
$var wire 1 D! REGCE $end
$var wire 32 u" DIN_I [31:0] $end
$var reg 32 v" DOUT [31:0] $end
$var wire 1 w" SBITERR_IN_I $end
$var wire 1 x" DBITERR_IN_I $end
$var reg 1 y" SBITERR $end
$var reg 1 z" DBITERR $end
$var wire 15 {" RDADDRECC_IN_I [14:0] $end
$var wire 1 9! ECCPIPECE $end
$var reg 15 |" RDADDRECC [14:0] $end
$var reg 32 }" out_regs [31:0] $end
$var reg 15 ~" rdaddrecc_regs [14:0] $end
$var reg 1 !# sbiterr_regs [0:0] $end
$var reg 1 "# dbiterr_regs [0:0] $end
$var reg 32 ## out_regs_int [31:0] $end
$var reg 15 $# rdaddrecc_regs_int [14:0] $end
$var reg 1 %# sbiterr_regs_int $end
$var reg 1 &# dbiterr_regs_int $end
$var reg 256 '# init_str [255:0] $end
$var reg 32 (# init_val [31:0] $end
$var wire 1 )# en_i $end
$var wire 1 *# regce_i $end
$var wire 1 +# rst_i $end
$var reg 32 ,# DIN [31:0] $end
$var reg 15 -# RDADDRECC_IN [14:0] $end
$var reg 1 .# SBITERR_IN $end
$var reg 1 /# DBITERR_IN $end
$upscope $end
$scope module has_softecc_output_reg_stage $end
$var wire 1 A! CLK $end
$var wire 32 +" DIN [31:0] $end
$var reg 32 0# DOUT [31:0] $end
$var wire 1 -" SBITERR_IN $end
$var wire 1 ," DBITERR_IN $end
$var reg 1 1# SBITERR $end
$var reg 1 2# DBITERR $end
$var wire 15 ." RDADDRECC_IN [14:0] $end
$var reg 15 3# RDADDRECC [14:0] $end
$var reg 32 4# dout_i [31:0] $end
$var reg 1 5# sbiterr_i $end
$var reg 1 6# dbiterr_i $end
$var reg 15 7# rdaddrecc_i [14:0] $end
$upscope $end
$scope task write_a $end
$var reg 15 8# addr [14:0] $end
$var reg 1 9# byte_en [0:0] $end
$var reg 32 :# data [31:0] $end
$var reg 1 ;# inj_sbiterr $end
$var reg 1 <# inj_dbiterr $end
$var reg 32 =# current_contents [31:0] $end
$var reg 15 ># address [14:0] $end
$var integer 32 ?# i [31:0] $end
$upscope $end
$scope task write_b $end
$var reg 15 @# addr [14:0] $end
$var reg 1 A# byte_en [0:0] $end
$var reg 32 B# data [31:0] $end
$var reg 32 C# current_contents [31:0] $end
$var reg 15 D# address [14:0] $end
$var integer 32 E# i [31:0] $end
$upscope $end
$scope task read_a $end
$var reg 15 F# addr [14:0] $end
$var reg 1 G# reset $end
$var reg 15 H# address [14:0] $end
$var integer 32 I# i [31:0] $end
$upscope $end
$scope task read_b $end
$var reg 15 J# addr [14:0] $end
$var reg 1 K# reset $end
$var reg 15 L# address [14:0] $end
$var integer 32 M# i [31:0] $end
$upscope $end
$scope task init_memory $end
$var integer 32 N# i [31:0] $end
$var integer 32 O# j [31:0] $end
$var integer 32 P# addr_step [31:0] $end
$var integer 32 Q# status [31:0] $end
$var reg 32 R# default_data [31:0] $end
$upscope $end
$scope function log2roundup $end
$var integer 32 S# log2roundup [31:0] $end
$var integer 32 T# data_value [31:0] $end
$var integer 32 U# width [31:0] $end
$var integer 32 V# cnt [31:0] $end
$upscope $end
$scope function collision_check $end
$var integer 32 W# collision_check [31:0] $end
$var reg 15 X# addr_a [14:0] $end
$var integer 32 Y# iswrite_a [31:0] $end
$var reg 15 Z# addr_b [14:0] $end
$var integer 32 [# iswrite_b [31:0] $end
$var reg 1 \# c_aw_bw $end
$var reg 1 ]# c_aw_br $end
$var reg 1 ^# c_ar_bw $end
$var integer 32 _# scaled_addra_to_waddrb_width [31:0] $end
$var integer 32 `# scaled_addrb_to_waddrb_width [31:0] $end
$var integer 32 a# scaled_addra_to_waddra_width [31:0] $end
$var integer 32 b# scaled_addrb_to_waddra_width [31:0] $end
$var integer 32 c# scaled_addra_to_raddrb_width [31:0] $end
$var integer 32 d# scaled_addrb_to_raddrb_width [31:0] $end
$var integer 32 e# scaled_addra_to_raddra_width [31:0] $end
$var integer 32 f# scaled_addrb_to_raddra_width [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0!!
b0 !"
0!#
1"
b0 "!
0""
0"#
bx #
b0 #!
0#"
b0 ##
0$
b0 $!
b11 $"
b0 $#
1%
b0 %!
b0 %"
0%#
bx &
b0 &!
b0 &"
0&#
z'
b0 '!
0'"
b110000 '#
bz (
b0 (!
0("
b0 (#
bz )
b0 )!
0)"
1)#
bz *
b0 *!
0*"
1*#
bz +
b0 +!
b0 +"
0+#
z,
0,!
0,"
b0 ,#
z-
bz -!
0-"
b0 -#
bx00 .
bz .!
b0 ."
0.#
bz /
b0 /!
b0 /"
0/#
b0 0
b0 0!
b0 0"
b0 0#
bz 1
b0 1!
b0 1"
01#
bx 2
b0 2!
b0 2"
02#
bx 3
b0 3!
x3"
b0 3#
14
bz 4!
x4"
b0 4#
bx 5
bz 5!
x5"
05#
06
bz 6!
x6"
06#
17
bz 7!
x7"
b0 7#
08
08!
bx 8"
b101 8#
b0 9
09!
b11111111111111111011000111100000 9"
19#
0:
0:!
bx :"
b10011100110110111100110011 :#
0;
0;!
b10011100110110111100110011 ;"
0;#
0<
0<!
bx <"
0<#
1=
0=!
b110000 ="
b10011100110110111100110011 =#
0>
0>!
b110000 >"
b101 >#
b0 ?
1?!
b110000 ?"
bx ?#
b0 @
1@!
b110100101101110011100110111010001110010010111110110110101100101011011010101111101100111011001010110111000101110011011010110100101100110 @"
bx @#
b0 A
0A!
b110100101101110011100110111010001110010010111110110110101100101011011010101111101100111011001010110111000101110011011010110010101101101 A"
xA#
0B
0B!
b1 B"
bx B#
0C
0C!
b1111 C"
bx C#
0D
1D!
b1111 D"
bx D#
0E
0E!
b1111 E"
bx E#
b0 F
0F!
b1111 F"
bx F#
0G
0G!
1G"
xG#
0H
0H!
0H"
bx H#
0I
0I!
0I"
bx I#
0J
0J!
0J"
bx J#
0K
0K!
0K"
xK#
0L
0L!
0L"
bx L#
0M
0M!
1M"
bx M#
0N
0N!
0N"
b1000000000000000 N#
b0 O
0O!
0O"
bx O#
b0 P
0P!
0P"
b1 P#
b0 Q
0Q!
0Q"
b11111111111111111111111111111111 Q#
b0 R
0R!
1R"
b0 R#
b0 S
0S!
0S"
b0 S#
0T
1T!
0T"
b1 T#
zU
1U!
bx U"
b0 U#
b0 V
0V!
xV"
bx V#
0W
bx W!
xW"
bx W#
0X
b0 X!
bx X"
bx X#
0Y
bz Y!
xY"
bx Y#
zZ
bz Z!
xZ"
bx Z#
bz [
z[!
b0 ["
bx [#
bz \
z\!
b0 \"
x\#
z]
z]!
0]"
x]#
0^
bz ^!
0^"
x^#
b0 _
bz _!
0_"
bx _#
b0 `
bz `!
0`"
bx `#
b0 a
bz a!
b0 a"
bx a#
b0 b
zb!
0b"
bx b#
b0 c
zc!
b0 c"
bx c#
0d
0d!
b0 d"
bx d#
ze
1e!
b0 e"
bx e#
bz f
bz f!
0f"
bx f#
bz g
bz g!
0g"
bz h
b0 h!
b0 h"
zi
0i!
b0 i"
zj
b0 j!
0j"
0k
0k!
0k"
0l
0l!
b110000 l"
0m
0m!
b0 m"
zn
0n!
1n"
zo
0o!
1o"
bz p
0p!
0p"
0q
0q!
b0 q"
0r
1r!
b0 r"
zs
0s!
0s"
zt
0t!
0t"
zu
0u!
b0 u"
zv
0v!
b0 v"
zw
0w!
0w"
zx
0x!
0x"
zy
0y!
0y"
zz
0z!
0z"
0{
0{!
b0 {"
bx |
1|!
b0 |"
b0 }
0}!
b0 }"
b0 ~
bx ~!
b0 ~"
$end

#100
0V"
1W"
b0 X"
0Y"
0Z"

#5000
1!
1$
b0 .
b0 2
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 3
04"
b0 5
05"
1=!
0G#
1Q"
b0 W!
b0 |
b0 ~!

#5100
bx %"
bx 0
b0 U"
bx ["
bx \"
bx q"
bx ~

#10000
0!
0$
0=!

#15000
1!
1$
1=!
b0 F#
b0 H#

#15100
b1000000000001010010011 %"
b1000000000001010010011 0
b1000000000001010010011 ["
b1000000000001010010011 \"
b1000000000001010010011 q"
b1000000000001010010011 ~

#20000
0!
0$
0=!

#25000
1!
1$
1=!

#30000
0!
0$
0=!

#35000
1!
1$
1=!

#40000
0!
0$
0=!

#45000
1!
1$
1=!

#46000
0"
0%

#50000
0!
0$
0=!

#55000
1!
1$
1=!

#60000
0!
0$
0=!

#65000
1!
1$
1=!

#70000
0!
0$
0=!

#75000
1!
1$
1=!

#80000
0!
0$
0=!

#85000
1!
1$
1=!

#90000
0!
0$
0=!

#95000
1!
1$
1=!

#100000
0!
0$
0=!

#105000
1!
1$
1=!

#110000
0!
0$
0=!

#115000
1!
1$
1=!

#120000
0!
0$
0=!

#125000
1!
1$
1=!

#130000
0!
0$
0=!

#135000
1!
1$
1=!

#140000
0!
0$
0=!

#145000
1!
1$
1=!

#150000
0!
0$
0=!

#155000
1!
1$
1=!

#160000
0!
0$
0=!

#165000
1!
1$
1=!

#170000
0!
0$
0=!

#175000
1!
1$
1=!

#180000
0!
0$
0=!

#185000
1!
1$
1=!

#190000
0!
0$
0=!

#195000
1!
1$
1=!

#200000
0!
0$
0=!

#205000
1!
1$
1=!

#210000
0!
0$
0=!

#215000
1!
1$
1=!

#220000
0!
0$
0=!

#225000
1!
1$
1=!

#230000
0!
0$
0=!

#235000
1!
1$
1=!

#240000
0!
0$
0=!

#245000
1!
1$
1=!

#250000
0!
0$
0=!

#255000
1!
1$
1=!

#260000
0!
0$
0=!

#265000
1!
1$
1=!

#270000
0!
0$
0=!

#275000
1!
1$
1=!

#280000
0!
0$
0=!

#285000
1!
1$
1=!

#290000
0!
0$
0=!

#295000
1!
1$
1=!

#300000
0!
0$
0=!

#305000
1!
1$
1=!

#310000
0!
0$
0=!

#315000
1!
1$
1=!

#320000
0!
0$
0=!

#325000
1!
1$
1=!

#330000
0!
0$
0=!

#335000
1!
1$
1=!

#340000
0!
0$
0=!

#345000
1!
1$
1=!

#350000
0!
0$
0=!

#355000
1!
1$
1=!

#360000
0!
0$
0=!

#365000
1!
1$
1=!

#370000
0!
0$
0=!

#375000
1!
1$
1=!

#380000
0!
0$
0=!

#385000
1!
1$
1=!

#390000
0!
0$
0=!

#395000
1!
1$
1=!

#400000
0!
0$
0=!

#405000
1!
1$
1=!

#410000
0!
0$
0=!

#415000
1!
1$
1=!

#420000
0!
0$
0=!

#425000
1!
1$
1=!

#430000
0!
0$
0=!

#435000
1!
1$
1=!

#440000
0!
0$
0=!

#445000
1!
1$
1=!

#450000
0!
0$
0=!

#455000
1!
1$
1=!

#460000
0!
0$
0=!

#465000
1!
1$
1=!

#470000
0!
0$
0=!

#475000
1!
1$
1=!

#480000
0!
0$
0=!

#485000
1!
1$
1=!

#490000
0!
0$
0=!

#495000
1!
1$
1=!

#500000
0!
0$
0=!

#505000
1!
1$
1=!

#510000
0!
0$
0=!

#515000
1!
1$
1=!

#520000
0!
0$
0=!

#525000
1!
1$
1=!

#530000
0!
0$
0=!

#535000
1!
1$
1=!

#540000
0!
0$
0=!

#545000
1!
1$
1=!

#550000
0!
0$
0=!

#555000
1!
1$
1=!

#560000
0!
0$
0=!

#565000
1!
1$
1=!

#570000
0!
0$
0=!

#575000
1!
1$
1=!

#580000
0!
0$
0=!

#585000
1!
1$
1=!

#590000
0!
0$
0=!

#595000
1!
1$
1=!

#600000
0!
0$
0=!

#605000
1!
1$
1=!

#610000
0!
0$
0=!

#615000
1!
1$
1=!

#620000
0!
0$
0=!

#625000
1!
1$
1=!

#630000
0!
0$
0=!

#635000
1!
1$
1=!

#640000
0!
0$
0=!

#645000
1!
1$
1=!

#650000
0!
0$
0=!

#655000
1!
1$
1=!

#660000
0!
0$
0=!

#665000
1!
1$
1=!

#670000
0!
0$
0=!

#675000
1!
1$
1=!

#680000
0!
0$
0=!

#685000
1!
1$
1=!

#690000
0!
0$
0=!

#695000
1!
1$
1=!

#700000
0!
0$
0=!

#705000
1!
1$
1=!

#710000
0!
0$
0=!

#715000
1!
1$
1=!

#720000
0!
0$
0=!

#725000
1!
1$
1=!

#730000
0!
0$
0=!

#735000
1!
1$
1=!

#740000
0!
0$
0=!

#745000
1!
1$
1=!

#750000
0!
0$
0=!

#755000
1!
1$
1=!

#760000
0!
0$
0=!

#765000
1!
1$
1=!

#770000
0!
0$
0=!

#775000
1!
1$
1=!

#780000
0!
0$
0=!

#785000
1!
1$
1=!

#790000
0!
0$
0=!

#795000
1!
1$
1=!

#800000
0!
0$
0=!

#805000
1!
1$
1=!

#810000
0!
0$
0=!

#815000
1!
1$
1=!

#820000
0!
0$
0=!

#825000
1!
1$
1=!

#830000
0!
0$
0=!

#835000
1!
1$
1=!

#840000
0!
0$
0=!

#845000
1!
1$
1=!

#850000
0!
0$
0=!

#855000
1!
1$
1=!

#860000
0!
0$
0=!

#865000
1!
1$
1=!

#870000
0!
0$
0=!

#875000
1!
1$
1=!

#880000
0!
0$
0=!

#885000
1!
1$
1=!

#890000
0!
0$
0=!

#895000
1!
1$
1=!

#900000
0!
0$
0=!

#905000
1!
1$
1=!

#910000
0!
0$
0=!

#915000
1!
1$
1=!

#920000
0!
0$
0=!

#925000
1!
1$
1=!

#930000
0!
0$
0=!

#935000
1!
1$
1=!

#940000
0!
0$
0=!

#945000
1!
1$
1=!

#950000
0!
0$
0=!

#955000
1!
1$
1=!

#960000
0!
0$
0=!

#965000
1!
1$
1=!

#970000
0!
0$
0=!

#975000
1!
1$
1=!

#980000
0!
0$
0=!

#985000
1!
1$
1=!

#990000
0!
0$
0=!

#995000
1!
1$
1=!

#1000000
0!
0$
0=!

#1005000
1!
1$
1=!

#1010000
0!
0$
0=!

#1015000
1!
1$
1=!

#1020000
0!
0$
0=!

#1025000
1!
1$
1=!

#1030000
0!
0$
0=!

#1035000
1!
1$
1=!

#1040000
0!
0$
0=!
