Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Sat Jun  1 15:01:24 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file llander_top_power_routed.rpt -pb llander_top_power_summary_routed.pb -rpx llander_top_power_routed.rpx
| Design           : llander_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 21.342 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 20.850                           |
| Device Static (W)        | 0.492                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.122 |     1817 |       --- |             --- |
|   LUT as Logic |     2.803 |      894 |     20800 |            4.30 |
|   CARRY4       |     0.172 |       34 |      8150 |            0.42 |
|   Register     |     0.083 |      602 |     41600 |            1.45 |
|   BUFG         |     0.058 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.006 |       12 |     32600 |            0.04 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |     3.442 |     1430 |       --- |             --- |
| Block RAM      |     6.191 |        6 |        50 |           12.00 |
| MMCM           |     4.108 |        1 |         5 |           20.00 |
| I/O            |     3.986 |       51 |       170 |           30.00 |
| Static Power   |     0.492 |          |           |                 |
| Total          |    21.342 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    12.702 |      12.358 |      0.344 |
| Vccaux    |       1.800 |     2.459 |       2.406 |      0.053 |
| Vcco33    |       3.300 |     1.125 |       1.124 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.465 |       0.453 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| llander_top               |    20.850 |
|   el_multiboot            |     0.658 |
|     el_multiboot          |     0.658 |
|   keyb                    |     0.050 |
|     ps2                   |     0.043 |
|   pm                      |     9.062 |
|     debounce              |     0.329 |
|     u_DW                  |     0.162 |
|     u_asteroids           |     8.550 |
|       RAM                 |     0.595 |
|       cpu                 |     2.796 |
|       rom0                |     0.533 |
|       rom1                |     0.550 |
|       rom2                |     0.549 |
|       rom3                |     0.540 |
|       vg                  |     2.625 |
|   sram_data_IOBUF[0]_inst |     0.005 |
|   sram_data_IOBUF[1]_inst |     0.005 |
|   sram_data_IOBUF[2]_inst |     0.006 |
|   sram_data_IOBUF[3]_inst |     0.006 |
+---------------------------+-----------+


