Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Sep 18 11:35:30 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.497        0.000                      0                  891        0.133        0.000                      0                  891        4.500        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.497        0.000                      0                  891        0.133        0.000                      0                  891        4.500        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.896ns (24.009%)  route 6.001ns (75.991%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.836    13.492    Example/DELAY_COMP_n_0
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.576    15.059    Example/CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[75]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.989    Example/current_state_reg[75]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.896ns (24.009%)  route 6.001ns (75.991%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.836    13.492    Example/DELAY_COMP_n_0
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.576    15.059    Example/CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[81]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.989    Example/current_state_reg[81]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.896ns (24.009%)  route 6.001ns (75.991%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.836    13.492    Example/DELAY_COMP_n_0
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.576    15.059    Example/CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[96]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.989    Example/current_state_reg[96]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.896ns (24.347%)  route 5.892ns (75.653%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.727    13.383    Example/DELAY_COMP_n_0
    SLICE_X8Y6           FDRE                                         r  Example/current_state_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.577    15.060    Example/CLK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  Example/current_state_reg[66]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.524    14.895    Example/current_state_reg[66]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.896ns (24.347%)  route 5.892ns (75.653%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.727    13.383    Example/DELAY_COMP_n_0
    SLICE_X8Y6           FDRE                                         r  Example/current_state_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.577    15.060    Example/CLK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  Example/current_state_reg[83]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.524    14.895    Example/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 1.896ns (24.082%)  route 5.977ns (75.918%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 r  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 f  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 f  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.009    10.408    Example/current_state[73]_i_30_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.357    10.765 r  Example/current_state[68]_i_2/O
                         net (fo=21, routed)          0.726    11.491    Example/current_state[68]_i_2_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.328    11.819 f  Example/current_state[84]_i_8/O
                         net (fo=30, routed)          0.714    12.532    Example/DELAY_COMP/current_state_reg[58]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.656 r  Example/DELAY_COMP/current_state[96]_i_1/O
                         net (fo=7, routed)           0.812    13.468    Example/DELAY_COMP_n_0
    SLICE_X11Y7          FDRE                                         r  Example/current_state_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.577    15.060    Example/CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  Example/current_state_reg[72]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.429    14.990    Example/current_state_reg[72]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[36]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.909ns (25.553%)  route 5.562ns (74.447%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 f  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 f  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 r  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 r  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.088    10.487    Example/current_state[73]_i_30_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I3_O)        0.331    10.818 r  Example/current_state[73]_i_6/O
                         net (fo=8, routed)           0.593    11.410    Example/current_state[73]_i_6_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.117    11.527 r  Example/current_state[73]_i_1__0/O
                         net (fo=6, routed)           0.621    12.149    Example/DELAY_COMP/current_state_reg[42]_0
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.374    12.523 r  Example/DELAY_COMP/current_state[82]_i_1/O
                         net (fo=4, routed)           0.543    13.066    Example/DELAY_COMP_n_3
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[36]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[36]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X3Y7           FDSE (Setup_fdse_C_S)       -0.631    14.866    Example/current_state_reg[36]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.909ns (25.553%)  route 5.562ns (74.447%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 f  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 f  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 r  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 r  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.088    10.487    Example/current_state[73]_i_30_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I3_O)        0.331    10.818 r  Example/current_state[73]_i_6/O
                         net (fo=8, routed)           0.593    11.410    Example/current_state[73]_i_6_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.117    11.527 r  Example/current_state[73]_i_1__0/O
                         net (fo=6, routed)           0.621    12.149    Example/DELAY_COMP/current_state_reg[42]_0
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.374    12.523 r  Example/DELAY_COMP/current_state[82]_i_1/O
                         net (fo=4, routed)           0.543    13.066    Example/DELAY_COMP_n_3
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[37]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X3Y7           FDSE (Setup_fdse_C_S)       -0.631    14.866    Example/current_state_reg[37]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.909ns (25.553%)  route 5.562ns (74.447%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 f  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 f  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 r  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 r  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.088    10.487    Example/current_state[73]_i_30_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I3_O)        0.331    10.818 r  Example/current_state[73]_i_6/O
                         net (fo=8, routed)           0.593    11.410    Example/current_state[73]_i_6_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.117    11.527 r  Example/current_state[73]_i_1__0/O
                         net (fo=6, routed)           0.621    12.149    Example/DELAY_COMP/current_state_reg[42]_0
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.374    12.523 r  Example/DELAY_COMP/current_state[82]_i_1/O
                         net (fo=4, routed)           0.543    13.066    Example/DELAY_COMP_n_3
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[52]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X3Y7           FDSE (Setup_fdse_C_S)       -0.631    14.866    Example/current_state_reg[52]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 Example/current_state_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[82]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.909ns (25.553%)  route 5.562ns (74.447%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 f  Example/current_state_reg[89]/Q
                         net (fo=10, routed)          1.412     7.463    Example/current_state[89]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.150     7.613 f  Example/current_state[73]_i_19/O
                         net (fo=9, routed)           0.637     8.250    Example/current_state[73]_i_19_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.578 r  Example/current_state[62]_i_5/O
                         net (fo=5, routed)           0.668     9.246    Example/current_state[62]_i_5_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.153     9.399 r  Example/current_state[73]_i_30/O
                         net (fo=5, routed)           1.088    10.487    Example/current_state[73]_i_30_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I3_O)        0.331    10.818 r  Example/current_state[73]_i_6/O
                         net (fo=8, routed)           0.593    11.410    Example/current_state[73]_i_6_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.117    11.527 r  Example/current_state[73]_i_1__0/O
                         net (fo=6, routed)           0.621    12.149    Example/DELAY_COMP/current_state_reg[42]_0
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.374    12.523 r  Example/DELAY_COMP/current_state[82]_i_1/O
                         net (fo=4, routed)           0.543    13.066    Example/DELAY_COMP_n_3
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[82]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDSE                                         r  Example/current_state_reg[82]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X3Y7           FDSE (Setup_fdse_C_S)       -0.631    14.866    Example/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.803%)  route 0.253ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.253     1.935    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.904     2.099    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.801    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Example/temp_spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.619     1.566    Example/CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  Example/temp_spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Example/temp_spi_data_reg[2]/Q
                         net (fo=1, routed)           0.087     1.794    Example/SPI_COMP/temp_spi_data_reg[2]
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  Example/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    Example/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.887     2.081    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120     1.699    Example/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Init/after_state_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.587     1.534    Init/CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  Init/after_state_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  Init/after_state_reg[81]/Q
                         net (fo=3, routed)           0.110     1.785    Init/after_state_reg_n_0_[81]
    SLICE_X12Y31         LUT4 (Prop_lut4_I3_O)        0.048     1.833 r  Init/current_state[81]_i_1/O
                         net (fo=1, routed)           0.000     1.833    Init/p_1_in[81]
    SLICE_X12Y31         FDRE                                         r  Init/current_state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.854     2.048    Init/CLK_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Init/current_state_reg[81]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.131     1.678    Init/current_state_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.494%)  route 0.256ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.256     1.938    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.904     2.099    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.598    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.781    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Example/temp_spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.619     1.566    Example/CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  Example/temp_spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Example/temp_spi_data_reg[7]/Q
                         net (fo=1, routed)           0.108     1.815    Example/SPI_COMP/temp_spi_data_reg[7]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  Example/SPI_COMP/shift_register[7]_i_2/O
                         net (fo=1, routed)           0.000     1.860    Example/SPI_COMP/shift_register[7]_i_2_n_0
    SLICE_X6Y15          FDRE                                         r  Example/SPI_COMP/shift_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.886     2.080    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  Example/SPI_COMP/shift_register_reg[7]/C
                         clock pessimism             -0.500     1.580    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.121     1.701    Example/SPI_COMP/shift_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X15Y4          FDRE                                         r  Example/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_char_reg[1]/Q
                         net (fo=1, routed)           0.101     1.783    Example/temp_char_reg_n_0_[1]
    SLICE_X13Y4          FDRE                                         r  Example/temp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.863     2.057    Example/CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  Example/temp_addr_reg[4]/C
                         clock pessimism             -0.500     1.557    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.066     1.623    Example/temp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.922%)  route 0.287ns (67.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.287     1.969    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.904     2.099    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.801    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Example/after_state_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.593     1.540    Example/CLK_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  Example/after_state_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  Example/after_state_reg[75]/Q
                         net (fo=1, routed)           0.100     1.804    Example/after_state_reg_n_0_[75]
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.862     2.056    Example/CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  Example/current_state_reg[75]/C
                         clock pessimism             -0.500     1.556    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.070     1.626    Example/current_state_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.582     1.529    Init/CLK_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  Init/temp_spi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  Init/temp_spi_data_reg[0]/Q
                         net (fo=1, routed)           0.097     1.767    Init/SPI_COMP/temp_spi_data_reg[7][0]
    SLICE_X15Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  Init/SPI_COMP/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Init/SPI_COMP/shift_register[0]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  Init/SPI_COMP/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.848     2.042    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  Init/SPI_COMP/shift_register_reg[0]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.091     1.633    Init/SPI_COMP/shift_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Example/temp_spi_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.415%)  route 0.132ns (41.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.619     1.566    Example/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Example/temp_spi_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Example/temp_spi_data_reg[4]/Q
                         net (fo=1, routed)           0.132     1.839    Example/SPI_COMP/temp_spi_data_reg[5][2]
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.884 r  Example/SPI_COMP/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    Example/SPI_COMP/shift_register[4]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  Example/SPI_COMP/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.887     2.081    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  Example/SPI_COMP/shift_register_reg[4]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.121     1.702    Example/SPI_COMP/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y17   Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y17   Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18    Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18    Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   Init/after_state_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   Init/after_state_reg[68]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   Init/after_state_reg[76]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   Init/current_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30   Init/current_state_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30   Init/current_state_reg[83]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20   Example/DELAY_COMP/ms_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20   Example/DELAY_COMP/ms_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20   Example/DELAY_COMP/ms_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20   Example/DELAY_COMP/ms_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20   Example/DELAY_COMP/ms_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y5    Example/after_page_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y7    Example/after_state_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9    Example/after_state_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7     Example/after_state_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     Example/after_state_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     Example/after_state_reg[28]/C



