// Seed: 4059967123
module module_0 ();
  assign id_1 = (1 ==? 1);
  supply0 id_2;
  always @* begin
    if (1) begin
      id_1 = 1;
    end
  end
  assign id_2 = 1;
  wire id_4, id_5;
  supply1 id_6 = 1, id_7;
endmodule
module module_1 (
    inout  uwire id_0,
    input  tri0  id_1
    , id_4, id_5,
    output logic id_2
);
  initial begin
    id_5 <= id_4;
    $display();
    id_2 <= id_5;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_9;
  assign id_9 = 1;
  always @(*) id_2 <= id_4;
  wire id_10;
  xor (id_2, id_3, id_4, id_5, id_6, id_8, id_9);
  wire id_11;
  wire id_12;
  wire id_13;
  module_0();
endmodule
