Analysis & Synthesis report for RISC_Microprocessor
Sun Apr 17 11:36:55 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|Datapath:add_instance|present_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Datapath:add_instance|alu_16:ALU
 15. Port Connectivity Checks: "Datapath:add_instance|register2byte:IR"
 16. Port Connectivity Checks: "Datapath:add_instance|alu_16:ALU"
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Apr 17 11:36:55 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; RISC_Microprocessor                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 181                                         ;
; Total pins                  ; 18                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 5M1270ZT144C5      ;                     ;
; Top-level entity name                                            ; DUT                ; RISC_Microprocessor ;
; Family name                                                      ; MAX V              ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------+
; one_shift.vhd                    ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/one_shift.vhd         ;         ;
; Demultiplexer1to8.vhd            ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd ;         ;
; Register2bit.vhd                 ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd      ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd               ;         ;
; ZeroAppender.vhd                 ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd      ;         ;
; SignExtender9.vhd                ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd     ;         ;
; SignExtender6.vhd                ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd     ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd      ;         ;
; Register2Byte.vhd                ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd     ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl              ;         ;
; Datapath.vhd                     ; yes             ; User VHDL File  ; D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd          ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Total logic elements                        ; 181             ;
;     -- Combinational with no register       ; 111             ;
;     -- Register only                        ; 64              ;
;     -- Combinational with a register        ; 6               ;
;                                             ;                 ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 0               ;
;     -- 3 input functions                    ; 108             ;
;     -- 2 input functions                    ; 9               ;
;     -- 1 input functions                    ; 0               ;
;     -- 0 input functions                    ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 181             ;
;     -- arithmetic mode                      ; 0               ;
;     -- qfbk mode                            ; 0               ;
;     -- register cascade mode                ; 0               ;
;     -- synchronous clear/load mode          ; 0               ;
;     -- asynchronous clear/load mode         ; 0               ;
;                                             ;                 ;
; Total registers                             ; 70              ;
; I/O pins                                    ; 18              ;
; Maximum fan-out node                        ; input_vector[1] ;
; Maximum fan-out                             ; 70              ;
; Total fan-out                               ; 556             ;
; Average fan-out                             ; 2.79            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                         ; Entity Name       ; Library Name ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+-------------------+--------------+
; |DUT                                       ; 181 (0)     ; 70           ; 0          ; 18   ; 0            ; 111 (0)      ; 64 (0)            ; 6 (0)            ; 0 (0)           ; 0 (0)      ; |DUT                                                                        ; DUT               ; work         ;
;    |Datapath:add_instance|                 ; 181 (114)   ; 70           ; 0          ; 0    ; 0            ; 111 (108)    ; 64 (0)            ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance                                                  ; Datapath          ; work         ;
;       |alu_16:ALU|                         ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|alu_16:ALU                                       ; alu_16            ; work         ;
;       |register2byte:T1|                   ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register2byte:T1                                 ; register2byte     ; work         ;
;       |register2byte:T3|                   ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register2byte:T3                                 ; register2byte     ; work         ;
;       |register_bank:RF|                   ; 34 (0)      ; 32           ; 0          ; 0    ; 0            ; 2 (0)        ; 32 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register_bank:RF                                 ; register_bank     ; work         ;
;          |Demultiplexer1to8:demultiplexer| ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer ; Demultiplexer1to8 ; work         ;
;          |register2byte:r0|                ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register_bank:RF|register2byte:r0                ; register2byte     ; work         ;
;          |register2byte:r7|                ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|Datapath:add_instance|register_bank:RF|register2byte:r7                ; register2byte     ; work         ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|Datapath:add_instance|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; present_state.s50 ; present_state.s49 ; present_state.s48 ; present_state.s47 ; present_state.s46 ; present_state.s45 ; present_state.s44 ; present_state.s43 ; present_state.s42 ; present_state.s41 ; present_state.s40 ; present_state.s39 ; present_state.s38 ; present_state.s37 ; present_state.s36 ; present_state.s35 ; present_state.s34 ; present_state.s33 ; present_state.s32 ; present_state.s31 ; present_state.s30 ; present_state.s29 ; present_state.s28 ; present_state.s27 ; present_state.s26 ; present_state.s25 ; present_state.s24 ; present_state.s23 ; present_state.s22 ; present_state.s21 ; present_state.s20 ; present_state.s19 ; present_state.s18 ; present_state.s17 ; present_state.s16 ; present_state.s15 ; present_state.s14 ; present_state.s13 ; present_state.s12 ; present_state.s11 ; present_state.s10 ; present_state.s9 ; present_state.s8 ; present_state.s7 ; present_state.s6 ; present_state.s5 ; present_state.s4 ; present_state.s3 ; present_state.s2 ; present_state.s1 ; present_state.s0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; present_state.s0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; present_state.s1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; present_state.s2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; present_state.s3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; present_state.s4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s13 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s14 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s15 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s16 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s17 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s18 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s19 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s20 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s21 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s22 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s23 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s24 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s25 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s26 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s27 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s28 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s29 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s30 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s31 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s32 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s33 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s34 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s35 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s36 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s37 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s38 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s39 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s40 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s41 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s42 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s43 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s44 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s45 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s46 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s47 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s48 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s49 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s50 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                                                                 ; Latch Enable Signal             ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------+---------------------------------+------------------------+
; Datapath:add_instance|ALU_A[15]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[14]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[13]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[12]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[11]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[10]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[9]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[8]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[7]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[6]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[5]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[4]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[3]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[2]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[1]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_B[0]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|ALU_A[0]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T1_in[15]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_load                                                              ; input_vector[0]                 ; yes                    ;
; Datapath:add_instance|next_state.s1_20866                                                  ; VCC                             ; yes                    ;
; Datapath:add_instance|next_state.s15_17954                                                 ; VCC                             ; yes                    ;
; Datapath:add_instance|T1_in[14]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[13]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[12]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[11]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[10]                                                            ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[9]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[8]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[7]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[6]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[5]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[4]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[3]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[2]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[1]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|T1_in[0]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|RF_A1[1]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|RF_A1[2]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|RF_A1[0]                                                             ; Datapath:add_instance|T1_in[15] ; yes                    ;
; Datapath:add_instance|RF_D3[15]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[2] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[4] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[0] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[6] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[5] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[3] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[1] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer|selection_output[7] ; Datapath:add_instance|RF_load   ; yes                    ;
; Datapath:add_instance|next_state.s0_21074                                                  ; VCC                             ; yes                    ;
; Datapath:add_instance|next_state.s14_18162                                                 ; VCC                             ; yes                    ;
; Datapath:add_instance|RF_D3[14]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[13]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[12]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[11]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[10]                                                            ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[9]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[8]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[7]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[6]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[5]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[4]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[3]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[2]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[1]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_D3[0]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_A3[0]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_A3[1]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_A3[2]                                                             ; Datapath:add_instance|RF_D3[9]  ; yes                    ;
; Datapath:add_instance|RF_load                                                              ; input_vector[0]                 ; yes                    ;
; Datapath:add_instance|next_state.s2_20658                                                  ; VCC                             ; yes                    ;
; Datapath:add_instance|next_state.s16_17746                                                 ; VCC                             ; yes                    ;
; Datapath:add_instance|T3_in[15]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_load                                                              ; input_vector[0]                 ; yes                    ;
; Datapath:add_instance|T3_in[14]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[13]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[12]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[11]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[10]                                                            ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[9]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[8]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[7]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[6]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[5]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[4]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[3]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[2]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[1]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Datapath:add_instance|T3_in[0]                                                             ; Datapath:add_instance|ALU_A[15] ; yes                    ;
; Number of user-specified and inferred latches = 88                                         ;                                 ;                        ;
+--------------------------------------------------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+--------------------------------------------------------------------+---------------------------------------------+
; Register name                                                      ; Reason for Removal                          ;
+--------------------------------------------------------------------+---------------------------------------------+
; Datapath:add_instance|register2byte:IR|output[0..15]               ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|register2bit:CC|output[0,1]                  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register2byte:T|output[0..15]                ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|present_state.s3                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s4                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s5                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s6                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s7                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s8                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s9                             ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s10                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s11                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s12                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s13                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s17                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s18                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s19                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s20                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s21                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s22                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s23                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s24                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s25                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s43                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s50                            ; Lost fanout                                 ;
; Datapath:add_instance|present_state.s26                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s27                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s28                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s29                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s30                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s31                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|register2byte:T2|output[0..15]               ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|present_state.s32                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s33                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s34                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s35                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s36                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s37                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s38                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s39                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s40                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s41                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s42                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s44                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s45                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s46                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s47                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s48                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|present_state.s49                            ; Stuck at GND due to stuck port data_in      ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[15] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[14] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[13] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[12] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[11] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[10] ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[9]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[8]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[7]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[6]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[5]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[4]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[3]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[2]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[1]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r2|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r4|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r6|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r5|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r3|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Datapath:add_instance|register_bank:RF|register2byte:r1|output[0]  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 191                            ;                                             ;
+--------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+---------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Datapath:add_instance|register2byte:IR|output[15] ; Stuck at GND              ; Datapath:add_instance|register2byte:T2|output[15],                                ;
;                                                   ; due to stuck port data_in ; Datapath:add_instance|register2byte:T2|output[14],                                ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[13],                                ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[12],                                ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[11],                                ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[10],                                ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[9],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[8],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[7],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[6],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[5],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[4],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[3],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[2],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[1],                                 ;
;                                                   ;                           ; Datapath:add_instance|register2byte:T2|output[0],                                 ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[15],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[15],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[15],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[15],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r4|output[0],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r6|output[0],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r5|output[0],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r3|output[0]                 ;
; Datapath:add_instance|register2byte:IR|output[6]  ; Stuck at GND              ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[15],               ;
;                                                   ; due to stuck port data_in ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[15],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[14],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[13],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[12],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[11],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[10],               ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[9],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[8],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[7],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[6],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[5],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[4],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[3],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[2],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[1],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r2|output[0],                ;
;                                                   ;                           ; Datapath:add_instance|register_bank:RF|register2byte:r1|output[0]                 ;
; Datapath:add_instance|present_state.s35           ; Stuck at GND              ; Datapath:add_instance|present_state.s36, Datapath:add_instance|present_state.s37, ;
;                                                   ; due to stuck port data_in ; Datapath:add_instance|present_state.s38, Datapath:add_instance|present_state.s39, ;
;                                                   ;                           ; Datapath:add_instance|present_state.s40, Datapath:add_instance|present_state.s41, ;
;                                                   ;                           ; Datapath:add_instance|present_state.s42, Datapath:add_instance|present_state.s44, ;
;                                                   ;                           ; Datapath:add_instance|present_state.s45                                           ;
; Datapath:add_instance|present_state.s26           ; Stuck at GND              ; Datapath:add_instance|present_state.s27, Datapath:add_instance|present_state.s28, ;
;                                                   ; due to stuck port data_in ; Datapath:add_instance|present_state.s29, Datapath:add_instance|present_state.s30, ;
;                                                   ;                           ; Datapath:add_instance|present_state.s31, Datapath:add_instance|present_state.s32, ;
;                                                   ;                           ; Datapath:add_instance|present_state.s33, Datapath:add_instance|present_state.s34  ;
; Datapath:add_instance|present_state.s46           ; Stuck at GND              ; Datapath:add_instance|present_state.s47, Datapath:add_instance|present_state.s48, ;
;                                                   ; due to stuck port data_in ; Datapath:add_instance|present_state.s49                                           ;
; Datapath:add_instance|register2byte:IR|output[8]  ; Stuck at GND              ; Datapath:add_instance|register2bit:CC|output[1]                                   ;
;                                                   ; due to stuck port data_in ;                                                                                   ;
+---------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 70    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |DUT|Datapath:add_instance|Selector120 ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |DUT|Datapath:add_instance|Selector73  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:add_instance|alu_16:ALU ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                       ;
; control_bits   ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|register2byte:IR" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; input ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|alu_16:ALU" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; control_in ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 17 11:36:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file one_shift.vhd
    Info (12022): Found design unit 1: one_shift-shift File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/one_shift.vhd Line: 10
    Info (12023): Found entity 1: one_shift File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/one_shift.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file 1bitshifter.vhd
    Info (12022): Found design unit 1: Onebitshifter-shift File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/1bitShifter.vhd Line: 10
    Info (12023): Found entity 1: Onebitshifter File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/1bitShifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file demultiplexer1to8.vhd
    Info (12022): Found design unit 1: Demultiplexer1to8-selection File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 11
    Info (12023): Found entity 1: Demultiplexer1to8 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register2bit.vhd
    Info (12022): Found design unit 1: register2bit-behaviour File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd Line: 12
    Info (12023): Found entity 1: register2bit File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu_16-behavioural File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 19
    Info (12023): Found entity 1: alu_16 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file zeroappender.vhd
    Info (12022): Found design unit 1: ZeroAppender-append File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd Line: 10
    Info (12023): Found entity 1: ZeroAppender File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender9.vhd
    Info (12022): Found design unit 1: sign_extender_9bit-extend File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd Line: 10
    Info (12023): Found entity 1: sign_extender_9bit File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender6.vhd
    Info (12022): Found design unit 1: sign_extender_6bit-extend File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd Line: 10
    Info (12023): Found entity 1: sign_extender_6bit File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: register_bank-behaviour File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd Line: 16
    Info (12023): Found entity 1: register_bank File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register2byte.vhd
    Info (12022): Found design unit 1: register2byte-behaviour File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd Line: 12
    Info (12023): Found entity 1: register2byte File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd Line: 4
Warning (12019): Can't analyze file -- file Register1Byte.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-behaviour File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd Line: 13
    Info (12023): Found entity 1: RAM File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl Line: 13
    Info (12023): Found entity 1: DUT File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: Datapath-behavioural File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 13
    Info (12023): Found entity 1: Datapath File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 6
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:add_instance" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl Line: 26
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(111): used implicit default value for signal "T_load" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(112): used implicit default value for signal "T_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(119): object "wr_enable" assigned a value but never read File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(120): object "mem_D_in" assigned a value but never read File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 120
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(120): used implicit default value for signal "mem_D_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(120): object "mem_A" assigned a value but never read File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 120
Warning (10492): VHDL Process Statement warning at Datapath.vhd(165): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 165
Warning (10492): VHDL Process Statement warning at Datapath.vhd(172): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 172
Warning (10492): VHDL Process Statement warning at Datapath.vhd(173): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 173
Warning (10492): VHDL Process Statement warning at Datapath.vhd(174): signal "mem_D_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 174
Warning (10492): VHDL Process Statement warning at Datapath.vhd(184): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 184
Warning (10492): VHDL Process Statement warning at Datapath.vhd(187): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 187
Warning (10492): VHDL Process Statement warning at Datapath.vhd(190): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 190
Warning (10492): VHDL Process Statement warning at Datapath.vhd(193): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 193
Warning (10492): VHDL Process Statement warning at Datapath.vhd(196): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 196
Warning (10492): VHDL Process Statement warning at Datapath.vhd(199): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 199
Warning (10492): VHDL Process Statement warning at Datapath.vhd(202): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 202
Warning (10492): VHDL Process Statement warning at Datapath.vhd(205): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 205
Warning (10492): VHDL Process Statement warning at Datapath.vhd(208): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 208
Warning (10492): VHDL Process Statement warning at Datapath.vhd(211): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 211
Warning (10492): VHDL Process Statement warning at Datapath.vhd(214): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 214
Warning (10492): VHDL Process Statement warning at Datapath.vhd(217): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 217
Warning (10492): VHDL Process Statement warning at Datapath.vhd(220): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 220
Warning (10492): VHDL Process Statement warning at Datapath.vhd(223): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 223
Warning (10492): VHDL Process Statement warning at Datapath.vhd(226): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 226
Warning (10492): VHDL Process Statement warning at Datapath.vhd(229): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 229
Warning (10492): VHDL Process Statement warning at Datapath.vhd(232): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 232
Warning (10492): VHDL Process Statement warning at Datapath.vhd(240): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 240
Warning (10492): VHDL Process Statement warning at Datapath.vhd(242): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 242
Warning (10492): VHDL Process Statement warning at Datapath.vhd(252): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 252
Warning (10492): VHDL Process Statement warning at Datapath.vhd(255): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 255
Warning (10492): VHDL Process Statement warning at Datapath.vhd(258): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 258
Warning (10492): VHDL Process Statement warning at Datapath.vhd(261): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 261
Warning (10492): VHDL Process Statement warning at Datapath.vhd(264): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 264
Warning (10492): VHDL Process Statement warning at Datapath.vhd(267): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 267
Warning (10492): VHDL Process Statement warning at Datapath.vhd(270): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 270
Warning (10492): VHDL Process Statement warning at Datapath.vhd(273): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 273
Warning (10492): VHDL Process Statement warning at Datapath.vhd(276): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 276
Warning (10492): VHDL Process Statement warning at Datapath.vhd(279): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 279
Warning (10492): VHDL Process Statement warning at Datapath.vhd(282): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 282
Warning (10492): VHDL Process Statement warning at Datapath.vhd(285): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 285
Warning (10492): VHDL Process Statement warning at Datapath.vhd(288): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 288
Warning (10492): VHDL Process Statement warning at Datapath.vhd(291): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 291
Warning (10492): VHDL Process Statement warning at Datapath.vhd(294): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 294
Warning (10492): VHDL Process Statement warning at Datapath.vhd(297): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 297
Warning (10492): VHDL Process Statement warning at Datapath.vhd(300): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 300
Warning (10492): VHDL Process Statement warning at Datapath.vhd(308): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 308
Warning (10492): VHDL Process Statement warning at Datapath.vhd(319): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 319
Warning (10492): VHDL Process Statement warning at Datapath.vhd(322): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 322
Warning (10492): VHDL Process Statement warning at Datapath.vhd(325): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 325
Warning (10492): VHDL Process Statement warning at Datapath.vhd(328): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 328
Warning (10492): VHDL Process Statement warning at Datapath.vhd(331): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 331
Warning (10492): VHDL Process Statement warning at Datapath.vhd(334): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 334
Warning (10492): VHDL Process Statement warning at Datapath.vhd(337): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 337
Warning (10492): VHDL Process Statement warning at Datapath.vhd(340): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 340
Warning (10492): VHDL Process Statement warning at Datapath.vhd(343): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 343
Warning (10492): VHDL Process Statement warning at Datapath.vhd(346): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 346
Warning (10492): VHDL Process Statement warning at Datapath.vhd(349): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 349
Warning (10492): VHDL Process Statement warning at Datapath.vhd(352): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 352
Warning (10492): VHDL Process Statement warning at Datapath.vhd(355): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 355
Warning (10492): VHDL Process Statement warning at Datapath.vhd(358): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 358
Warning (10492): VHDL Process Statement warning at Datapath.vhd(361): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 361
Warning (10492): VHDL Process Statement warning at Datapath.vhd(364): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 364
Warning (10492): VHDL Process Statement warning at Datapath.vhd(367): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 367
Warning (10492): VHDL Process Statement warning at Datapath.vhd(374): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 374
Warning (10492): VHDL Process Statement warning at Datapath.vhd(375): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 375
Warning (10492): VHDL Process Statement warning at Datapath.vhd(376): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 376
Warning (10492): VHDL Process Statement warning at Datapath.vhd(377): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 377
Warning (10492): VHDL Process Statement warning at Datapath.vhd(387): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 387
Warning (10492): VHDL Process Statement warning at Datapath.vhd(390): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 390
Warning (10492): VHDL Process Statement warning at Datapath.vhd(393): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 393
Warning (10492): VHDL Process Statement warning at Datapath.vhd(396): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 396
Warning (10492): VHDL Process Statement warning at Datapath.vhd(399): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 399
Warning (10492): VHDL Process Statement warning at Datapath.vhd(402): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 402
Warning (10492): VHDL Process Statement warning at Datapath.vhd(405): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 405
Warning (10492): VHDL Process Statement warning at Datapath.vhd(408): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 408
Warning (10492): VHDL Process Statement warning at Datapath.vhd(411): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 411
Warning (10492): VHDL Process Statement warning at Datapath.vhd(414): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 414
Warning (10492): VHDL Process Statement warning at Datapath.vhd(417): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 417
Warning (10492): VHDL Process Statement warning at Datapath.vhd(420): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 420
Warning (10492): VHDL Process Statement warning at Datapath.vhd(423): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 423
Warning (10492): VHDL Process Statement warning at Datapath.vhd(426): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 426
Warning (10492): VHDL Process Statement warning at Datapath.vhd(429): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 429
Warning (10492): VHDL Process Statement warning at Datapath.vhd(432): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 432
Warning (10492): VHDL Process Statement warning at Datapath.vhd(435): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 435
Warning (10492): VHDL Process Statement warning at Datapath.vhd(442): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 442
Warning (10492): VHDL Process Statement warning at Datapath.vhd(443): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 443
Warning (10492): VHDL Process Statement warning at Datapath.vhd(445): signal "flags" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 445
Warning (10492): VHDL Process Statement warning at Datapath.vhd(446): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 446
Warning (10492): VHDL Process Statement warning at Datapath.vhd(456): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 456
Warning (10492): VHDL Process Statement warning at Datapath.vhd(459): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 459
Warning (10492): VHDL Process Statement warning at Datapath.vhd(462): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 462
Warning (10492): VHDL Process Statement warning at Datapath.vhd(465): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 465
Warning (10492): VHDL Process Statement warning at Datapath.vhd(468): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 468
Warning (10492): VHDL Process Statement warning at Datapath.vhd(471): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 471
Warning (10492): VHDL Process Statement warning at Datapath.vhd(474): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 474
Warning (10492): VHDL Process Statement warning at Datapath.vhd(477): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 477
Warning (10492): VHDL Process Statement warning at Datapath.vhd(480): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 480
Warning (10492): VHDL Process Statement warning at Datapath.vhd(483): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 483
Warning (10492): VHDL Process Statement warning at Datapath.vhd(486): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 486
Warning (10492): VHDL Process Statement warning at Datapath.vhd(489): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 489
Warning (10492): VHDL Process Statement warning at Datapath.vhd(492): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 492
Warning (10492): VHDL Process Statement warning at Datapath.vhd(495): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 495
Warning (10492): VHDL Process Statement warning at Datapath.vhd(498): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 498
Warning (10492): VHDL Process Statement warning at Datapath.vhd(501): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 501
Warning (10492): VHDL Process Statement warning at Datapath.vhd(504): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 504
Warning (10492): VHDL Process Statement warning at Datapath.vhd(511): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 511
Warning (10492): VHDL Process Statement warning at Datapath.vhd(512): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 512
Warning (10492): VHDL Process Statement warning at Datapath.vhd(522): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 522
Warning (10492): VHDL Process Statement warning at Datapath.vhd(525): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 525
Warning (10492): VHDL Process Statement warning at Datapath.vhd(528): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 528
Warning (10492): VHDL Process Statement warning at Datapath.vhd(531): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 531
Warning (10492): VHDL Process Statement warning at Datapath.vhd(534): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 534
Warning (10492): VHDL Process Statement warning at Datapath.vhd(537): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 537
Warning (10492): VHDL Process Statement warning at Datapath.vhd(540): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 540
Warning (10492): VHDL Process Statement warning at Datapath.vhd(543): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 543
Warning (10492): VHDL Process Statement warning at Datapath.vhd(546): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 546
Warning (10492): VHDL Process Statement warning at Datapath.vhd(549): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 549
Warning (10492): VHDL Process Statement warning at Datapath.vhd(552): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 552
Warning (10492): VHDL Process Statement warning at Datapath.vhd(555): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 555
Warning (10492): VHDL Process Statement warning at Datapath.vhd(558): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 558
Warning (10492): VHDL Process Statement warning at Datapath.vhd(561): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 561
Warning (10492): VHDL Process Statement warning at Datapath.vhd(564): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 564
Warning (10492): VHDL Process Statement warning at Datapath.vhd(567): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 567
Warning (10492): VHDL Process Statement warning at Datapath.vhd(570): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 570
Warning (10492): VHDL Process Statement warning at Datapath.vhd(577): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 577
Warning (10492): VHDL Process Statement warning at Datapath.vhd(578): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 578
Warning (10492): VHDL Process Statement warning at Datapath.vhd(579): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 579
Warning (10492): VHDL Process Statement warning at Datapath.vhd(580): signal "SE9_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 580
Warning (10492): VHDL Process Statement warning at Datapath.vhd(590): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 590
Warning (10492): VHDL Process Statement warning at Datapath.vhd(598): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 598
Warning (10492): VHDL Process Statement warning at Datapath.vhd(599): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 599
Warning (10492): VHDL Process Statement warning at Datapath.vhd(600): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 600
Warning (10492): VHDL Process Statement warning at Datapath.vhd(601): signal "SE9_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 601
Warning (10492): VHDL Process Statement warning at Datapath.vhd(611): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 611
Warning (10492): VHDL Process Statement warning at Datapath.vhd(619): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 619
Warning (10492): VHDL Process Statement warning at Datapath.vhd(620): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 620
Warning (10492): VHDL Process Statement warning at Datapath.vhd(621): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 621
Warning (10492): VHDL Process Statement warning at Datapath.vhd(622): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 622
Warning (10492): VHDL Process Statement warning at Datapath.vhd(632): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 632
Warning (10492): VHDL Process Statement warning at Datapath.vhd(640): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 640
Warning (10492): VHDL Process Statement warning at Datapath.vhd(642): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 642
Warning (10492): VHDL Process Statement warning at Datapath.vhd(643): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 643
Warning (10492): VHDL Process Statement warning at Datapath.vhd(653): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 653
Warning (10492): VHDL Process Statement warning at Datapath.vhd(656): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 656
Warning (10492): VHDL Process Statement warning at Datapath.vhd(664): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 664
Warning (10492): VHDL Process Statement warning at Datapath.vhd(665): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 665
Warning (10492): VHDL Process Statement warning at Datapath.vhd(666): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 666
Warning (10492): VHDL Process Statement warning at Datapath.vhd(667): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 667
Warning (10492): VHDL Process Statement warning at Datapath.vhd(677): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 677
Warning (10492): VHDL Process Statement warning at Datapath.vhd(686): signal "CC_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 686
Warning (10492): VHDL Process Statement warning at Datapath.vhd(688): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 688
Warning (10492): VHDL Process Statement warning at Datapath.vhd(689): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 689
Warning (10492): VHDL Process Statement warning at Datapath.vhd(690): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 690
Warning (10492): VHDL Process Statement warning at Datapath.vhd(691): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 691
Warning (10492): VHDL Process Statement warning at Datapath.vhd(701): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 701
Warning (10492): VHDL Process Statement warning at Datapath.vhd(704): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 704
Warning (10492): VHDL Process Statement warning at Datapath.vhd(714): signal "CC_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 714
Warning (10492): VHDL Process Statement warning at Datapath.vhd(716): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 716
Warning (10492): VHDL Process Statement warning at Datapath.vhd(717): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 717
Warning (10492): VHDL Process Statement warning at Datapath.vhd(718): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 718
Warning (10492): VHDL Process Statement warning at Datapath.vhd(719): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 719
Warning (10492): VHDL Process Statement warning at Datapath.vhd(731): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 731
Warning (10492): VHDL Process Statement warning at Datapath.vhd(734): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 734
Warning (10492): VHDL Process Statement warning at Datapath.vhd(743): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 743
Warning (10492): VHDL Process Statement warning at Datapath.vhd(744): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 744
Warning (10492): VHDL Process Statement warning at Datapath.vhd(745): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 745
Warning (10492): VHDL Process Statement warning at Datapath.vhd(746): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 746
Warning (10492): VHDL Process Statement warning at Datapath.vhd(747): signal "one_shift_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 747
Warning (10492): VHDL Process Statement warning at Datapath.vhd(757): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 757
Warning (10492): VHDL Process Statement warning at Datapath.vhd(765): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 765
Warning (10492): VHDL Process Statement warning at Datapath.vhd(766): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 766
Warning (10492): VHDL Process Statement warning at Datapath.vhd(776): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 776
Warning (10492): VHDL Process Statement warning at Datapath.vhd(785): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 785
Warning (10492): VHDL Process Statement warning at Datapath.vhd(786): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 786
Warning (10492): VHDL Process Statement warning at Datapath.vhd(787): signal "SE6_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 787
Warning (10492): VHDL Process Statement warning at Datapath.vhd(788): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 788
Warning (10492): VHDL Process Statement warning at Datapath.vhd(798): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 798
Warning (10492): VHDL Process Statement warning at Datapath.vhd(807): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 807
Warning (10492): VHDL Process Statement warning at Datapath.vhd(808): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 808
Warning (10492): VHDL Process Statement warning at Datapath.vhd(819): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 819
Warning (10492): VHDL Process Statement warning at Datapath.vhd(827): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 827
Warning (10492): VHDL Process Statement warning at Datapath.vhd(828): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 828
Warning (10492): VHDL Process Statement warning at Datapath.vhd(829): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 829
Warning (10492): VHDL Process Statement warning at Datapath.vhd(830): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 830
Warning (10492): VHDL Process Statement warning at Datapath.vhd(840): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 840
Warning (10492): VHDL Process Statement warning at Datapath.vhd(849): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 849
Warning (10492): VHDL Process Statement warning at Datapath.vhd(850): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 850
Warning (10492): VHDL Process Statement warning at Datapath.vhd(851): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 851
Warning (10492): VHDL Process Statement warning at Datapath.vhd(862): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 862
Warning (10492): VHDL Process Statement warning at Datapath.vhd(865): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 865
Warning (10492): VHDL Process Statement warning at Datapath.vhd(868): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 868
Warning (10492): VHDL Process Statement warning at Datapath.vhd(877): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 877
Warning (10492): VHDL Process Statement warning at Datapath.vhd(878): signal "APP_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 878
Warning (10492): VHDL Process Statement warning at Datapath.vhd(879): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 879
Warning (10492): VHDL Process Statement warning at Datapath.vhd(889): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 889
Warning (10492): VHDL Process Statement warning at Datapath.vhd(898): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 898
Warning (10492): VHDL Process Statement warning at Datapath.vhd(899): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 899
Warning (10492): VHDL Process Statement warning at Datapath.vhd(900): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 900
Warning (10492): VHDL Process Statement warning at Datapath.vhd(901): signal "SE6_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 901
Warning (10492): VHDL Process Statement warning at Datapath.vhd(911): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 911
Warning (10492): VHDL Process Statement warning at Datapath.vhd(914): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 914
Warning (10492): VHDL Process Statement warning at Datapath.vhd(924): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 924
Warning (10492): VHDL Process Statement warning at Datapath.vhd(925): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 925
Warning (10492): VHDL Process Statement warning at Datapath.vhd(926): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 926
Warning (10492): VHDL Process Statement warning at Datapath.vhd(936): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 936
Warning (10492): VHDL Process Statement warning at Datapath.vhd(944): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 944
Warning (10492): VHDL Process Statement warning at Datapath.vhd(945): signal "mem_D_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 945
Warning (10492): VHDL Process Statement warning at Datapath.vhd(955): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 955
Warning (10492): VHDL Process Statement warning at Datapath.vhd(964): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 964
Warning (10492): VHDL Process Statement warning at Datapath.vhd(965): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 965
Warning (10492): VHDL Process Statement warning at Datapath.vhd(975): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 975
Warning (10492): VHDL Process Statement warning at Datapath.vhd(983): signal "CC_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 983
Warning (10492): VHDL Process Statement warning at Datapath.vhd(984): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 984
Warning (10492): VHDL Process Statement warning at Datapath.vhd(985): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 985
Warning (10492): VHDL Process Statement warning at Datapath.vhd(986): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 986
Warning (10492): VHDL Process Statement warning at Datapath.vhd(996): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 996
Warning (10492): VHDL Process Statement warning at Datapath.vhd(999): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 999
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1014): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1014
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1017): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1017
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1026): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1026
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1027): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1027
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1037): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1037
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1045): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1045
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1046): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1046
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1058): signal "CC_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1058
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1059): signal "T_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1059
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1060): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1060
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1061): signal "SE6_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1061
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1084): signal "CC_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1084
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1085): signal "T_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1085
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1109): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1109
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1122): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1122
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1123): signal "mem_D_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1123
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1135): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1135
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1136): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1136
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1138): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1138
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1162): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1162
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1163): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1163
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1188): signal "T3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1188
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1200): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1200
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1201): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1201
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1203): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1203
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1227): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1227
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1228): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1228
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1230): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1230
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1254): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1254
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1255): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1255
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1256): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1256
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1279): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1279
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1280): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1280
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1282): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1282
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1306): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1306
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1308): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1331): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1331
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1333): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1333
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1356): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1356
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1357): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1357
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1359): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1359
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1383): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1383
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1385): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1385
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1408): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1408
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1410): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1410
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1433): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1433
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1434): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1434
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1436): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1436
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1460): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1460
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1462): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1462
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1485): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1485
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1486): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1486
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1488): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1488
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1512): signal "T1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1512
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1513): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1513
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1515): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1515
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1539): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1539
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1541): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1541
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1564): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1564
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1566): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1566
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1589): signal "IR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1589
Warning (10492): VHDL Process Statement warning at Datapath.vhd(1591): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1591
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T1_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "RF_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "CC_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T1_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T2_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T3_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "IR_load", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "ALU_A", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "ALU_B", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T3_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "T2_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "alu_select", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "CC_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "SE9_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "one_shift_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "SE6_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10631): VHDL Process Statement warning at Datapath.vhd(163): inferring latch(es) for signal or variable "APP_in", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (10873): Using initial value X (don't care) for net "IR_in" at Datapath.vhd(116) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 116
Info (10041): Inferred latch for "APP_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "APP_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE6_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "one_shift_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "SE9_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "CC_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "CC_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "alu_select[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "alu_select[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A2[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A2[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A2[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A3[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A3[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A3[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_D3[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_B[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "ALU_A[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "IR_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T3_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T2_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "CC_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_load" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[15]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[14]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[13]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[12]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[11]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[10]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[9]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[8]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[7]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[6]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[5]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[4]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[3]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "T1_in[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A1[2]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A1[1]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "RF_A1[0]" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s50" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s49" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s48" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s47" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s46" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s45" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s44" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s43" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s42" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s41" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s40" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s39" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s38" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s37" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s36" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s35" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s34" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s33" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s32" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s31" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s30" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s29" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s28" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s27" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s26" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s25" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s24" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s23" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s22" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s21" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s20" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s19" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s18" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s17" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s16" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s15" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s14" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s13" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s12" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s11" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s10" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s9" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s8" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s7" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s6" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s5" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s4" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s3" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s2" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s1" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (10041): Inferred latch for "next_state.s0" at Datapath.vhd(163) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (12128): Elaborating entity "alu_16" for hierarchy "Datapath:add_instance|alu_16:ALU" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1629
Warning (10631): VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (10631): VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable "control_out", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "control_out[1]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "control_out[0]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[15]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[14]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[13]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[12]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[11]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[10]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[9]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[8]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[7]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[6]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[5]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[4]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[3]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[2]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[1]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (10041): Inferred latch for "C[0]" at ALU.vhd(74) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Info (12128): Elaborating entity "register2byte" for hierarchy "Datapath:add_instance|register2byte:T1" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1632
Info (12128): Elaborating entity "register_bank" for hierarchy "Datapath:add_instance|register_bank:RF" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1647
Info (12128): Elaborating entity "Demultiplexer1to8" for hierarchy "Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd Line: 48
Warning (10631): VHDL Process Statement warning at Demultiplexer1to8.vhd(13): inferring latch(es) for signal or variable "selection_output", which holds its previous value in one or more paths through the process File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[7]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[6]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[5]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[4]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[3]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[2]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[1]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (10041): Inferred latch for "selection_output[0]" at Demultiplexer1to8.vhd(13) File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd Line: 13
Info (12128): Elaborating entity "register2bit" for hierarchy "Datapath:add_instance|register2bit:CC" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1650
Info (12128): Elaborating entity "sign_extender_6bit" for hierarchy "Datapath:add_instance|sign_extender_6bit:SE6" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1653
Info (12128): Elaborating entity "sign_extender_9bit" for hierarchy "Datapath:add_instance|sign_extender_9bit:SE9" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1658
Info (12128): Elaborating entity "ZeroAppender" for hierarchy "Datapath:add_instance|ZeroAppender:ZA" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1663
Info (12128): Elaborating entity "one_shift" for hierarchy "Datapath:add_instance|one_shift:OnebitShifter" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 1669
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[3]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[4]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[5]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[6]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[7]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[8]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[9]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[10]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[11]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[12]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[13]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[14]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[15]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|control_out[0]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|control_out[1]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[1]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[2]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[0]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14025): LATCH primitive "Datapath:add_instance|CC_in[0]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|CC_in[1]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[2]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[0]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[1]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[3]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[4]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[5]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[6]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[7]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[8]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[9]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[10]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[11]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[12]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[13]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[14]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[15]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[1]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[2]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14026): LATCH primitive "Datapath:add_instance|alu_16:ALU|C[0]" is permanently enabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd Line: 74
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[0]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[1]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (14025): LATCH primitive "Datapath:add_instance|RF_A2[2]" is permanently disabled File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Datapath:add_instance|RF_A1[2]" merged with LATCH primitive "Datapath:add_instance|RF_A1[1]" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Info (13026): Duplicate LATCH primitive "Datapath:add_instance|RF_A1[0]" merged with LATCH primitive "Datapath:add_instance|RF_A1[1]" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Info (13026): Duplicate LATCH primitive "Datapath:add_instance|RF_A3[1]" merged with LATCH primitive "Datapath:add_instance|RF_A3[0]" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Info (13026): Duplicate LATCH primitive "Datapath:add_instance|RF_A3[2]" merged with LATCH primitive "Datapath:add_instance|RF_A3[0]" File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
Warning (13012): Latch Datapath:add_instance|ALU_B[0] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|present_state.s1 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 151
Warning (13012): Latch Datapath:add_instance|RF_A1[1] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|present_state.s0 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 151
Warning (13012): Latch Datapath:add_instance|RF_D3[15] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[14] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[13] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[12] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[11] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[10] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[9] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[8] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[7] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[6] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[5] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[4] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[3] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[2] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[1] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_D3[0] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|WideOr57 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 168
Warning (13012): Latch Datapath:add_instance|RF_A3[0] has unsafe behavior File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|present_state.s2 File: D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd Line: 151
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 199 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 181 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 388 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Sun Apr 17 11:36:55 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


