Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3051b864fbf74fd99e7fb6b2f66d70b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port pins [C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/arm_single.sv:85]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port pins [C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/arm_single.sv:130]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.flop(WIDTH=32)
Compiling module xil_defaultlib.flop(WIDTH=1)
Compiling module xil_defaultlib.ahb_decoder
Compiling module xil_defaultlib.ahb_mux
Compiling module xil_defaultlib.ahb_rom
Compiling module xil_defaultlib.ahb_ram
Compiling module xil_defaultlib.ahb_gpio
Compiling module xil_defaultlib.ahb_timer
Compiling module xil_defaultlib.ahb_lite
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
