--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" 
TS_CLK_100M /         0.251519757 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134786594 paths analyzed, 2030 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.749ns.
--------------------------------------------------------------------------------

Paths for end point stack_0_250 (SLICE_X61Y143.C1), 1118562 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_250 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.566 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN0    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_0
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P9       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X61Y143.C1     net (fanout=8)        1.591   n0482<26>
    SLICE_X61Y143.CLK    Tas                   0.065   stack_0<250>
                                                       ext_stack[7][31]_select_256_OUT<5>3
                                                       stack_0_250
    -------------------------------------------------  ---------------------------
    Total                                     10.576ns (6.232ns logic, 4.344ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_250 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.566 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN9    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_9
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P9       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X61Y143.C1     net (fanout=8)        1.591   n0482<26>
    SLICE_X61Y143.CLK    Tas                   0.065   stack_0<250>
                                                       ext_stack[7][31]_select_256_OUT<5>3
                                                       stack_0_250
    -------------------------------------------------  ---------------------------
    Total                                     10.576ns (6.232ns logic, 4.344ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_250 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.566 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN1    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_1
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P9       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X61Y143.C1     net (fanout=8)        1.591   n0482<26>
    SLICE_X61Y143.CLK    Tas                   0.065   stack_0<250>
                                                       ext_stack[7][31]_select_256_OUT<5>3
                                                       stack_0_250
    -------------------------------------------------  ---------------------------
    Total                                     10.576ns (6.232ns logic, 4.344ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point stack_0_188 (SLICE_X51Y139.B1), 1118562 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_188 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (1.012 - 1.108)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN0    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_0
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P11      Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X51Y139.B1     net (fanout=8)        1.493   n0482<28>
    SLICE_X51Y139.CLK    Tas                   0.065   stack_0<189>
                                                       ext_stack[7][31]_select_256_OUT<67>3
                                                       stack_0_188
    -------------------------------------------------  ---------------------------
    Total                                     10.478ns (6.232ns logic, 4.246ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_188 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (1.012 - 1.108)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN9    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_9
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P11      Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X51Y139.B1     net (fanout=8)        1.493   n0482<28>
    SLICE_X51Y139.CLK    Tas                   0.065   stack_0<189>
                                                       ext_stack[7][31]_select_256_OUT<67>3
                                                       stack_0_188
    -------------------------------------------------  ---------------------------
    Total                                     10.478ns (6.232ns logic, 4.246ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_188 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (1.012 - 1.108)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN1    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_1
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P11      Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X51Y139.B1     net (fanout=8)        1.493   n0482<28>
    SLICE_X51Y139.CLK    Tas                   0.065   stack_0<189>
                                                       ext_stack[7][31]_select_256_OUT<67>3
                                                       stack_0_188
    -------------------------------------------------  ---------------------------
    Total                                     10.478ns (6.232ns logic, 4.246ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point stack_0_57 (SLICE_X60Y140.B1), 1118562 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_57 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.565 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN0    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_0
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P8       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X60Y140.B1     net (fanout=8)        1.579   n0482<25>
    SLICE_X60Y140.CLK    Tas                   0.025   stack_0<58>
                                                       ext_stack[7][31]_select_256_OUT<198>3
                                                       stack_0_57
    -------------------------------------------------  ---------------------------
    Total                                     10.524ns (6.192ns logic, 4.332ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_57 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.565 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN9    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_9
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P8       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X60Y140.B1     net (fanout=8)        1.579   n0482<25>
    SLICE_X60Y140.CLK    Tas                   0.025   stack_0<58>
                                                       ext_stack[7][31]_select_256_OUT<198>3
                                                       stack_0_57
    -------------------------------------------------  ---------------------------
    Total                                     10.524ns (6.192ns logic, 4.332ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_1 (FF)
  Destination:          stack_0_57 (FF)
  Requirement:          39.758ns
  Data Path Delay:      10.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.565 - 0.607)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_1 to stack_0_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.BMUX   Tshcko                0.427   top_1_1
                                                       top_1
    SLICE_X49Y103.D2     net (fanout=415)      1.827   top<1>
    SLICE_X49Y103.CMUX   Topdc                 0.408   Mmux_n0765_428
                                                       Mmux_top[2]_stack[7][27]_wide_mux_2_OUT_424
                                                       Mmux_n0765_2_f7_27
    DSP48_X1Y47.A6       net (fanout=3)        0.922   n0765<6>
    DSP48_X1Y47.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0482
                                                       Mmult_n0482
    DSP48_X1Y48.PCIN1    net (fanout=1)        0.002   Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_1
    DSP48_X1Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.255   Mmult_n04821
                                                       Mmult_n04821
    DSP48_X1Y49.PCIN9    net (fanout=1)        0.002   Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_9
    DSP48_X1Y49.P8       Tdspdo_PCIN_P         1.107   Mmult_n04822
                                                       Mmult_n04822
    SLICE_X60Y140.B1     net (fanout=8)        1.579   n0482<25>
    SLICE_X60Y140.CLK    Tas                   0.025   stack_0<58>
                                                       ext_stack[7][31]_select_256_OUT<198>3
                                                       stack_0_57
    -------------------------------------------------  ---------------------------
    Total                                     10.524ns (6.192ns logic, 4.332ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" TS_CLK_100M /
        0.251519757 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Blue_0 (SLICE_X80Y137.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_Text1/tText_Foreground_0 (FF)
  Destination:          VGA_Text1/Blue_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_Text1/tText_Foreground_0 to VGA_Text1/Blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y137.AQ     Tcko                  0.141   VGA_Text1/tText_Foreground<3>
                                                       VGA_Text1/tText_Foreground_0
    SLICE_X80Y137.A5     net (fanout=1)        0.086   VGA_Text1/tText_Foreground<0>
    SLICE_X80Y137.CLK    Tah         (-Th)     0.075   VGA_Text1/Blue<2>
                                                       VGA_Text1/Mmux_tText_Background[3]_tText_Foreground[3]_mux_25_OUT11
                                                       VGA_Text1/Blue_0
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y27.ADDRBWRADDRL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_Text1/HCounter_3 (FF)
  Destination:          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.117 - 0.069)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_Text1/HCounter_3 to VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y139.DQ           Tcko                  0.141   VGA_Text1/HCounter<3>
                                                             VGA_Text1/HCounter_3
    RAMB36_X2Y27.ADDRBWRADDRL3 net (fanout=14)       0.236   VGA_Text1/HCounter<3>
    RAMB36_X2Y27.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.194ns (-0.042ns logic, 0.236ns route)
                                                             (-21.6% logic, 121.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y27.ADDRBWRADDRU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_Text1/HCounter_3 (FF)
  Destination:          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.117 - 0.069)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_Text1/HCounter_3 to VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y139.DQ           Tcko                  0.141   VGA_Text1/HCounter<3>
                                                             VGA_Text1/HCounter_3
    RAMB36_X2Y27.ADDRBWRADDRU3 net (fanout=14)       0.236   VGA_Text1/HCounter<3>
    RAMB36_X2Y27.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.194ns (-0.042ns logic, 0.236ns route)
                                                             (-21.6% logic, 121.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" TS_CLK_100M /
        0.251519757 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: CLK_25M
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y27.CLKARDCLKU
  Clock network: CLK_25M
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: CLK_25M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_100M                    |     10.000ns|      4.000ns|      2.704ns|            0|            0|            0|    134786594|
| TS_VGA_PLL1_clkout0           |     39.758ns|     10.749ns|          N/A|            0|            0|    134786594|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100M       |   10.749|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 134786594 paths, 0 nets, and 6097 connections

Design statistics:
   Minimum period:  10.749ns{1}   (Maximum frequency:  93.032MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May  6 14:45:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 790 MB



