{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 11:53:40 2021 " "Info: Processing started: Mon Mar 15 11:53:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec_6_64 -c dec_6_64 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dec_6_64 -c dec_6_64" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../h_h 4.13/dec_2_4.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../h_h 4.13/dec_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_2_4 " "Info: Found entity 1: dec_2_4" {  } { { "../h_h 4.13/dec_2_4.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.13/dec_2_4.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier, or \"(\", or \"\[\" dec_6_64.sv(20) " "Error (10170): Verilog HDL syntax error at dec_6_64.sv(20) near text \"=\";  expecting \".\", or an identifier, or \"(\", or \"\[\"" {  } { { "dec_6_64.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.14/dec_6_64.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier, or \"(\", or \"\[\" dec_6_64.sv(28) " "Error (10170): Verilog HDL syntax error at dec_6_64.sv(28) near text \"=\";  expecting \".\", or an identifier, or \"(\", or \"\[\"" {  } { { "dec_6_64.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.14/dec_6_64.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dec_6_64 dec_6_64.sv(1) " "Error (10112): Ignored design unit \"dec_6_64\" at dec_6_64.sv(1) due to previous errors" {  } { { "dec_6_64.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.14/dec_6_64.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_6_64.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file dec_6_64.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 15 11:53:40 2021 " "Error: Processing ended: Mon Mar 15 11:53:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
