
CANALE_REG_3__2 = BUF(U416_1)
CANALE_REG_2__2 = BUF(U415_1)
CANALE_REG_1__2 = BUF(U414_1)
CANALE_REG_0__2 = BUF(U413_1)
CONTA_TMP_REG_3__2 = BUF(U417_1)
CONTA_TMP_REG_2__2 = BUF(U412_1)
CONTA_TMP_REG_1__2 = BUF(U411_1)
CONTA_TMP_REG_0__2 = BUF(U410_1)
ITFC_STATE_REG_1__2 = BUF(U452_1)
ITFC_STATE_REG_0__2 = BUF(U409_1)
OUT_REG_REG_7__2 = BUF(U453_1)
OUT_REG_REG_6__2 = BUF(U454_1)
OUT_REG_REG_5__2 = BUF(U455_1)
OUT_REG_REG_4__2 = BUF(U456_1)
OUT_REG_REG_3__2 = BUF(U457_1)
OUT_REG_REG_2__2 = BUF(U458_1)
OUT_REG_REG_1__2 = BUF(U459_1)
OUT_REG_REG_0__2 = BUF(U460_1)
NEXT_BIT_REG_3__2 = BUF(U461_1)
NEXT_BIT_REG_2__2 = BUF(U408_1)
NEXT_BIT_REG_1__2 = BUF(U407_1)
NEXT_BIT_REG_0__2 = BUF(U462_1)
TX_CONTA_REG_9__2 = BUF(U406_1)
TX_CONTA_REG_8__2 = BUF(U405_1)
TX_CONTA_REG_7__2 = BUF(U404_1)
TX_CONTA_REG_6__2 = BUF(U403_1)
TX_CONTA_REG_5__2 = BUF(U402_1)
TX_CONTA_REG_4__2 = BUF(U401_1)
TX_CONTA_REG_3__2 = BUF(U400_1)
TX_CONTA_REG_2__2 = BUF(U399_1)
TX_CONTA_REG_1__2 = BUF(U398_1)
TX_CONTA_REG_0__2 = BUF(U397_1)
LOAD_REG_2 = BUF(U396_1)
SEND_DATA_REG_2 = BUF(U395_1)
SEND_EN_REG_2 = BUF(U394_1)
MUX_EN_REG_2 = BUF(U393_1)
TRE_REG_2 = BUF(U392_1)
LOAD_DATO_REG_2 = BUF(U391_1)
SOC_REG_2 = BUF(U450_1)
SEND_REG_2 = BUF(U390_1)
MPX_REG_2 = BUF(U389_1)
CONFIRM_REG_2 = BUF(U388_1)
SHOT_REG_2 = BUF(U387_1)
ADD_MPX2_REG_2 = BUF(U386_1)
RDY_REG_2 = BUF(U385_1)
ERROR_REG_2 = BUF(U451_1)
S1_REG_2__2 = BUF(U383_1)
S1_REG_1__2 = BUF(U464_1)
S1_REG_0__2 = BUF(U384_1)
S2_REG_1__2 = BUF(U463_1)
S2_REG_0__2 = BUF(U382_1)
TX_END_REG_2 = BUF(U381_1)
DATA_OUT_REG_2 = BUF(U380_1)





GT_255_U10_1= OR(TX_CONTA_REG_4__1, GT_255_U7_1)
GT_255_U9_1= OR(TX_CONTA_REG_2__1, TX_CONTA_REG_0__1, TX_CONTA_REG_1__1enc)
GT_255_U8_1= AND(TX_CONTA_REG_5__1, TX_CONTA_REG_6__1, GT_255_U10_1)
U375_1= AND(SEND_EN_REG_1, U420_1)
U376_1= AND(U493_1, U509_1)
U377_1= AND(NEXT_BIT_REG_2__1, NEXT_BIT_REG_1__1enc)
U378_1= AND(NEXT_BIT_REG_1__1, U446_1)
U379_1= AND(CONTA_TMP_REG_1__1, CONTA_TMP_REG_0__1enc)
U380_1= NAND(U599_1, U598_1, U474_1)
U381_1= AND(U473_1, U445_1, U475_1)
U382_1= NAND(U439_1, U472_1)
U383_1= NAND(U434_1, U561_1)
U384_1= NAND(U605_1, U604_1, S1_REG_0__1enc)
U385_1= NAND(U472_1, U507_1)
U386_1= OR(U467_1, ADD_MPX2_REG_1enc)
U387_1= NAND(U505_1, U504_1)
U388_1= NAND(U502_1, U501_1)
U389_1= NAND(U466_1, U499_1)
U390_1= NAND(U497_1, U496_1)
U391_1= NAND(U489_1, U494_1)
U392_1= OR(TRE_REG_1, TX_END_REG_1, LOAD_REG_1enc)
U393_1= NAND(U491_1, U490_1)
U394_1= NAND(U488_1, U487_1)
U395_1= NAND(U486_1, U485_1)
U396_1= NAND(U482_1, U481_1)
U397_1= NAND(U479_1, U478_1)
U398_1= NAND(U477_1, U476_1)
U399_1= NAND(U548_1, U547_1)
U400_1= NAND(U546_1, U545_1)
U401_1= NAND(U544_1, U543_1)
U402_1= NAND(U542_1, U541_1)
U403_1= NAND(U540_1, U539_1)
U404_1= NAND(U538_1, U537_1)
U405_1= NAND(U536_1, U535_1)
U406_1= NAND(U534_1, U533_1)
U407_1= NAND(U529_1, U528_1)
U408_1= NAND(U593_1, U592_1, U448_1)
U409_1= NAND(U526_1, U525_1)
U410_1= NAND(U444_1, U522_1)
U411_1= NAND(U468_1, U521_1)
U412_1= NAND(U469_1, U519_1)
U413_1= NAND(U444_1, U516_1)
U414_1= NAND(U515_1, U468_1, U514_1)
U415_1= NAND(U512_1, U469_1, U513_1)
U416_1= NAND(U511_1, U510_1)
U417_1= AND(CONTA_TMP_REG_3__1, U517_1)
U418_1= NOT(CONTA_TMP_REG_0__1)
U419_1= NOT(SEND_EN_REG_1)
U420_1= NOT(GT_255_U6_1)
U421_1= NAND(GT_255_U6_1, SEND_EN_REG_1enc)
U422_1= NOT(NEXT_BIT_REG_0__1)
U423_1= NAND(NEXT_BIT_REG_0__1, U474_1)
U424_1= OR(NEXT_BIT_REG_3__1, NEXT_BIT_REG_2__1enc)
U425_1= NOT(ITFC_STATE_REG_0__1)
U426_1= NOT(LOAD_REG_1)
U427_1= NOT(S1_REG_0__1)
U428_1= NOT(S1_REG_1__1)
U429_1= NOT(S1_REG_2__1)
U430_1= NOT(RDY_REG_1)
U431_1= NAND(RDY_REG_1, S1_REG_1__1enc)
U432_1= NOT(SEND_REG_1)
U433_1= NOT(TRE_REG_1)
U434_1= NAND(S1_REG_1__1, U427_1)
U435_1= NOT(ITFC_STATE_REG_1__1)
U436_1= NOT(S2_REG_1__1)
U437_1= NOT(CONFIRM_REG_1)
U438_1= NOT(MPX_REG_1)
U439_1= NAND(S2_REG_1__1, U441_1, CONFIRM_REG_1enc)
U440_1= NOT(TX_END_REG_1)
U441_1= NOT(S2_REG_0__1)
U442_1= NOT(CONTA_TMP_REG_1__1)
U443_1= NAND(U492_1, S1_REG_2__1enc)
U444_1= NAND(U376_1, U418_1)
U445_1= NOT(NEXT_BIT_REG_1__1)
U446_1= NOT(NEXT_BIT_REG_2__1)
U447_1= NOT(NEXT_BIT_REG_3__1)
U448_1= NAND(NEXT_BIT_REG_2__1, U445_1)
U449_1= NOT(EOC_1)
U450_1= NAND(U566_1, U565_1)
U451_1= NAND(U571_1, U570_1)
U452_1= NAND(U573_1, U572_1)
U453_1= NAND(U575_1, U574_1)
U454_1= NAND(U577_1, U576_1)
U455_1= NAND(U579_1, U578_1)
U456_1= NAND(U581_1, U580_1)
U457_1= NAND(U583_1, U582_1)
U458_1= NAND(U585_1, U584_1)
U459_1= NAND(U587_1, U586_1)
U460_1= NAND(U589_1, U588_1)
U461_1= NAND(U591_1, U590_1)
U462_1= NAND(U597_1, U596_1)
U463_1= NAND(U601_1, U600_1)
U464_1= NAND(U603_1, U602_1)
U465_1= NAND(LOAD_REG_1, U433_1)
U466_1= NAND(U498_1, U438_1)
U467_1= NOT(U466_1)
U468_1= NAND(CONTA_TMP_REG_0__1, U442_1, U376_1)
U469_1= NAND(U376_1, U379_1)
U470_1= NOT(U444_1)
U471_1= NOT(U448_1)
U472_1= NAND(U441_1, U436_1, SEND_DATA_REG_1enc)
U473_1= NOT(U424_1)
U474_1= NOT(U421_1)
U475_1= NOT(U423_1)
U476_1= NAND(ADD_291_U29_1, U375_1)
U477_1= NAND(TX_CONTA_REG_1__1, U419_1)
U478_1= NAND(ADD_291_U5_1, U375_1)
U479_1= NAND(TX_CONTA_REG_0__1, U419_1)
U480_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U481_1= NAND(U425_1, U435_1, SHOT_REG_1enc)
U482_1= NAND(LOAD_REG_1, U480_1)
U483_1= NOT(U431_1)
U484_1= NAND(U483_1, S1_REG_0__1enc)
U485_1= NAND(S1_REG_1__1, S1_REG_0__1, S1_REG_2__1enc)
U486_1= NAND(SEND_DATA_REG_1, U484_1)
U487_1= NAND(TRE_REG_1, SEND_REG_1, DSR_1)
U488_1= NAND(SEND_EN_REG_1, U440_1)
U489_1= NAND(S1_REG_2__1, S1_REG_0__1, U428_1, U449_1)
U490_1= OR(S1_REG_2__1, S1_REG_1__1, S1_REG_0__1enc)
U491_1= NAND(MUX_EN_REG_1, U489_1)
U492_1= NOT(U434_1)
U493_1= NOT(U443_1)
U494_1= NAND(LOAD_DATO_REG_1, U443_1)
U495_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U496_1= NAND(SEND_REG_1, U495_1)
U497_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U498_1= NOT(U439_1)
U499_1= NAND(MPX_REG_1, U439_1)
U500_1= OR(ITFC_STATE_REG_0__1, ITFC_STATE_REG_1__1enc)
U501_1= NAND(ITFC_STATE_REG_1__1, ITFC_STATE_REG_0__1, TX_END_REG_1enc)
U502_1= NAND(CONFIRM_REG_1, U500_1)
U503_1= NAND(U441_1, U437_1, S2_REG_1__1enc)
U504_1= NAND(SHOT_REG_1, U503_1)
U505_1= NAND(S2_REG_0__1, U436_1)
U506_1= NAND(U498_1, MPX_REG_1enc)
U507_1= NAND(RDY_REG_1, U506_1)
U508_1= NAND(DSR_1, TRE_REG_1enc)
U509_1= NAND(U379_1, CONTA_TMP_REG_2__1enc)
U510_1= NAND(CONTA_TMP_REG_3__1, U376_1)
U511_1= NAND(CANALE_REG_3__1, U443_1)
U512_1= NAND(U376_1, CONTA_TMP_REG_2__1enc)
U513_1= NAND(CANALE_REG_2__1, U443_1)
U514_1= NAND(U470_1, CONTA_TMP_REG_1__1enc)
U515_1= NAND(CANALE_REG_1__1, U443_1)
U516_1= NAND(CANALE_REG_0__1, U443_1)
U517_1= NAND(U379_1, CONTA_TMP_REG_2__1, U493_1)
U518_1= NAND(U493_1, U379_1)
U519_1= NAND(U518_1, CONTA_TMP_REG_2__1enc)
U520_1= NAND(U493_1, CONTA_TMP_REG_0__1enc)
U521_1= NAND(CONTA_TMP_REG_1__1, U520_1)
U522_1= NAND(CONTA_TMP_REG_0__1, U443_1)
U523_1= NAND(TX_END_REG_1, ITFC_STATE_REG_1__1enc)
U524_1= NAND(TX_END_REG_1, ITFC_STATE_REG_0__1enc)
U525_1= NAND(ITFC_STATE_REG_1__1, U524_1)
U526_1= NAND(SHOT_REG_1, U425_1)
U527_1= NOT(U465_1)
U528_1= NAND(U595_1, U594_1, U474_1)
U529_1= NAND(NEXT_BIT_REG_1__1, U423_1)
U530_1= OR(NEXT_BIT_REG_1__1, NEXT_BIT_REG_2__1enc)
U531_1= NAND(U530_1, U422_1)
U532_1= NAND(U447_1, U531_1)
U533_1= NAND(ADD_291_U21_1, U375_1)
U534_1= NAND(TX_CONTA_REG_9__1, U419_1)
U535_1= NAND(ADD_291_U22_1, U375_1)
U536_1= NAND(TX_CONTA_REG_8__1, U419_1)
U537_1= NAND(ADD_291_U23_1, U375_1)
U538_1= NAND(TX_CONTA_REG_7__1, U419_1)
U539_1= NAND(ADD_291_U24_1, U375_1)
U540_1= NAND(TX_CONTA_REG_6__1, U419_1)
U541_1= NAND(ADD_291_U25_1, U375_1)
U542_1= NAND(TX_CONTA_REG_5__1, U419_1)
U543_1= NAND(ADD_291_U26_1, U375_1)
U544_1= NAND(TX_CONTA_REG_4__1, U419_1)
U545_1= NAND(ADD_291_U27_1, U375_1)
U546_1= NAND(TX_CONTA_REG_3__1, U419_1)
U547_1= NAND(ADD_291_U28_1, U375_1)
U548_1= NAND(TX_CONTA_REG_2__1, U419_1)
U549_1= NAND(U378_1, OUT_REG_REG_6__1enc)
U550_1= NAND(U377_1, OUT_REG_REG_2__1enc)
U551_1= NAND(U473_1, U445_1)
U552_1= NAND(U471_1, OUT_REG_REG_4__1enc)
U553_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_0__1enc)
U554_1= NAND(U550_1, U549_1, U551_1, U553_1, U552_1)
U555_1= NAND(U378_1, OUT_REG_REG_7__1enc)
U556_1= NAND(U377_1, OUT_REG_REG_3__1enc)
U557_1= NAND(U471_1, OUT_REG_REG_5__1enc)
U558_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_1__1enc)
U559_1= NAND(U558_1, U557_1, U556_1, U555_1)
U560_1= NAND(CONFIRM_REG_1, U438_1)
U561_1= NAND(S1_REG_2__1, S1_REG_0__1enc)
U562_1= NAND(U431_1, U429_1)
U563_1= OR(EOC_1, S1_REG_1__1enc)
U564_1= NAND(U563_1, U562_1)
U565_1= NAND(U492_1, U429_1)
U566_1= NAND(SOC_REG_1, U434_1)
U567_1= NAND(ERROR_REG_1, U426_1)
U568_1= NAND(TRE_REG_1, LOAD_REG_1enc)
U569_1= NAND(U568_1, U567_1)
U570_1= NAND(SEND_REG_1, U508_1)
U571_1= NAND(U569_1, U432_1)
U572_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U573_1= NAND(ITFC_STATE_REG_0__1, U523_1)
U574_1= NAND(OUT_REG_REG_7__1, U465_1)
U575_1= NAND(DATA_IN_7__1, U527_1)
U576_1= NAND(OUT_REG_REG_6__1, U465_1)
U577_1= NAND(DATA_IN_6__1, U527_1)
U578_1= NAND(OUT_REG_REG_5__1, U465_1)
U579_1= NAND(DATA_IN_5__1, U527_1)
U580_1= NAND(OUT_REG_REG_4__1, U465_1)
U581_1= NAND(DATA_IN_4__1, U527_1)
U582_1= NAND(OUT_REG_REG_3__1, U465_1)
U583_1= NAND(DATA_IN_3__1, U527_1)
U584_1= NAND(OUT_REG_REG_2__1, U465_1)
U585_1= NAND(DATA_IN_2__1, U527_1)
U586_1= NAND(OUT_REG_REG_1__1, U465_1)
U587_1= NAND(DATA_IN_1__1, U527_1)
U588_1= NAND(OUT_REG_REG_0__1, U465_1)
U589_1= NAND(DATA_IN_0__1, U527_1)
U590_1= NAND(NEXT_BIT_REG_3__1, U423_1)
U591_1= NAND(U377_1, U475_1)
U592_1= NAND(NEXT_BIT_REG_2__1, U423_1)
U593_1= NAND(U378_1, U475_1)
U594_1= NAND(NEXT_BIT_REG_0__1, U448_1)
U595_1= NAND(U424_1, U422_1)
U596_1= NAND(NEXT_BIT_REG_0__1, U421_1)
U597_1= NAND(U474_1, U532_1)
U598_1= NAND(NEXT_BIT_REG_0__1, U554_1)
U599_1= NAND(U559_1, U422_1)
U600_1= NAND(S2_REG_1__1, U560_1, U441_1)
U601_1= NAND(S2_REG_0__1, U436_1)
U602_1= NAND(S1_REG_2__1, U427_1)
U603_1= NAND(S1_REG_0__1, U564_1)
U604_1= NAND(EOC_1, S1_REG_2__1, U428_1)
U605_1= NAND(U429_1, U430_1, S1_REG_1__1enc)
GT_255_U7_1= AND(TX_CONTA_REG_3__1, GT_255_U9_1)
ADD_291_U5_1= NOT(TX_CONTA_REG_0__1)
ADD_291_U6_1= NOT(TX_CONTA_REG_1__1)
ADD_291_U7_1= NAND(TX_CONTA_REG_1__1, TX_CONTA_REG_0__1enc)
ADD_291_U8_1= NOT(TX_CONTA_REG_2__1)
ADD_291_U9_1= NAND(TX_CONTA_REG_2__1, ADD_291_U32_1)
ADD_291_U10_1= NOT(TX_CONTA_REG_3__1)
ADD_291_U11_1= NAND(TX_CONTA_REG_3__1, ADD_291_U33_1)
ADD_291_U12_1= NOT(TX_CONTA_REG_4__1)
ADD_291_U13_1= NAND(TX_CONTA_REG_4__1, ADD_291_U34_1)
ADD_291_U14_1= NOT(TX_CONTA_REG_5__1)
ADD_291_U15_1= NAND(TX_CONTA_REG_5__1, ADD_291_U35_1)
ADD_291_U16_1= NOT(TX_CONTA_REG_6__1)
ADD_291_U17_1= NAND(TX_CONTA_REG_6__1, ADD_291_U36_1)
ADD_291_U18_1= NOT(TX_CONTA_REG_7__1)
ADD_291_U19_1= NAND(TX_CONTA_REG_7__1, ADD_291_U37_1)
ADD_291_U20_1= NOT(TX_CONTA_REG_8__1)
ADD_291_U21_1= NAND(ADD_291_U41_1, ADD_291_U40_1)
ADD_291_U22_1= NAND(ADD_291_U43_1, ADD_291_U42_1)
ADD_291_U23_1= NAND(ADD_291_U45_1, ADD_291_U44_1)
ADD_291_U24_1= NAND(ADD_291_U47_1, ADD_291_U46_1)
ADD_291_U25_1= NAND(ADD_291_U49_1, ADD_291_U48_1)
ADD_291_U26_1= NAND(ADD_291_U51_1, ADD_291_U50_1)
ADD_291_U27_1= NAND(ADD_291_U53_1, ADD_291_U52_1)
ADD_291_U28_1= NAND(ADD_291_U55_1, ADD_291_U54_1)
ADD_291_U29_1= NAND(ADD_291_U57_1, ADD_291_U56_1)
ADD_291_U30_1= NOT(TX_CONTA_REG_9__1)
ADD_291_U31_1= NAND(TX_CONTA_REG_8__1, ADD_291_U38_1)
ADD_291_U32_1= NOT(ADD_291_U7_1)
ADD_291_U33_1= NOT(ADD_291_U9_1)
ADD_291_U34_1= NOT(ADD_291_U11_1)
ADD_291_U35_1= NOT(ADD_291_U13_1)
ADD_291_U36_1= NOT(ADD_291_U15_1)
ADD_291_U37_1= NOT(ADD_291_U17_1)
ADD_291_U38_1= NOT(ADD_291_U19_1)
ADD_291_U39_1= NOT(ADD_291_U31_1)
ADD_291_U40_1= NAND(TX_CONTA_REG_9__1, ADD_291_U31_1)
ADD_291_U41_1= NAND(ADD_291_U39_1, ADD_291_U30_1)
ADD_291_U42_1= NAND(TX_CONTA_REG_8__1, ADD_291_U19_1)
ADD_291_U43_1= NAND(ADD_291_U38_1, ADD_291_U20_1)
ADD_291_U44_1= NAND(TX_CONTA_REG_7__1, ADD_291_U17_1)
ADD_291_U45_1= NAND(ADD_291_U37_1, ADD_291_U18_1)
ADD_291_U46_1= NAND(TX_CONTA_REG_6__1, ADD_291_U15_1)
ADD_291_U47_1= NAND(ADD_291_U36_1, ADD_291_U16_1)
ADD_291_U48_1= NAND(TX_CONTA_REG_5__1, ADD_291_U13_1)
ADD_291_U49_1= NAND(ADD_291_U35_1, ADD_291_U14_1)
ADD_291_U50_1= NAND(TX_CONTA_REG_4__1, ADD_291_U11_1)
ADD_291_U51_1= NAND(ADD_291_U34_1, ADD_291_U12_1)
ADD_291_U52_1= NAND(TX_CONTA_REG_3__1, ADD_291_U9_1)
ADD_291_U53_1= NAND(ADD_291_U33_1, ADD_291_U10_1)
ADD_291_U54_1= NAND(TX_CONTA_REG_2__1, ADD_291_U7_1)
ADD_291_U55_1= NAND(ADD_291_U32_1, ADD_291_U8_1)
ADD_291_U56_1= NAND(TX_CONTA_REG_1__1, ADD_291_U5_1)
ADD_291_U57_1= NAND(TX_CONTA_REG_0__1, ADD_291_U6_1)
GT_255_U6_1= OR(TX_CONTA_REG_7__1, TX_CONTA_REG_9__1, TX_CONTA_REG_8__1, GT_255_U8_1)

CANALE_REG_3__3 = BUF(U416_2)
CANALE_REG_2__3 = BUF(U415_2)
CANALE_REG_1__3 = BUF(U414_2)
CANALE_REG_0__3 = BUF(U413_2)
CONTA_TMP_REG_3__3 = BUF(U417_2)
CONTA_TMP_REG_2__3 = BUF(U412_2)
CONTA_TMP_REG_1__3 = BUF(U411_2)
CONTA_TMP_REG_0__3 = BUF(U410_2)
ITFC_STATE_REG_1__3 = BUF(U452_2)
ITFC_STATE_REG_0__3 = BUF(U409_2)
OUT_REG_REG_7__3 = BUF(U453_2)
OUT_REG_REG_6__3 = BUF(U454_2)
OUT_REG_REG_5__3 = BUF(U455_2)
OUT_REG_REG_4__3 = BUF(U456_2)
OUT_REG_REG_3__3 = BUF(U457_2)
OUT_REG_REG_2__3 = BUF(U458_2)
OUT_REG_REG_1__3 = BUF(U459_2)
OUT_REG_REG_0__3 = BUF(U460_2)
NEXT_BIT_REG_3__3 = BUF(U461_2)
NEXT_BIT_REG_2__3 = BUF(U408_2)
NEXT_BIT_REG_1__3 = BUF(U407_2)
NEXT_BIT_REG_0__3 = BUF(U462_2)
TX_CONTA_REG_9__3 = BUF(U406_2)
TX_CONTA_REG_8__3 = BUF(U405_2)
TX_CONTA_REG_7__3 = BUF(U404_2)
TX_CONTA_REG_6__3 = BUF(U403_2)
TX_CONTA_REG_5__3 = BUF(U402_2)
TX_CONTA_REG_4__3 = BUF(U401_2)
TX_CONTA_REG_3__3 = BUF(U400_2)
TX_CONTA_REG_2__3 = BUF(U399_2)
TX_CONTA_REG_1__3 = BUF(U398_2)
TX_CONTA_REG_0__3 = BUF(U397_2)
LOAD_REG_3 = BUF(U396_2)
SEND_DATA_REG_3 = BUF(U395_2)
SEND_EN_REG_3 = BUF(U394_2)
MUX_EN_REG_3 = BUF(U393_2)
TRE_REG_3 = BUF(U392_2)
LOAD_DATO_REG_3 = BUF(U391_2)
SOC_REG_3 = BUF(U450_2)
SEND_REG_3 = BUF(U390_2)
MPX_REG_3 = BUF(U389_2)
CONFIRM_REG_3 = BUF(U388_2)
SHOT_REG_3 = BUF(U387_2)
ADD_MPX2_REG_3 = BUF(U386_2)
RDY_REG_3 = BUF(U385_2)
ERROR_REG_3 = BUF(U451_2)
S1_REG_2__3 = BUF(U383_2)
S1_REG_1__3 = BUF(U464_2)
S1_REG_0__3 = BUF(U384_2)
S2_REG_1__3 = BUF(U463_2)
S2_REG_0__3 = BUF(U382_2)
TX_END_REG_3 = BUF(U381_2)
DATA_OUT_REG_3 = BUF(U380_2)





GT_255_U10_2= OR(TX_CONTA_REG_4__2, GT_255_U7_2)
GT_255_U9_2= OR(TX_CONTA_REG_2__2, TX_CONTA_REG_0__2, TX_CONTA_REG_1__2)
GT_255_U8_2= AND(TX_CONTA_REG_5__2, TX_CONTA_REG_6__2, GT_255_U10_2)
U375_2= AND(SEND_EN_REG_2, U420_2)
U376_2= AND(U493_2, U509_2)
U377_2= AND(NEXT_BIT_REG_2__2, NEXT_BIT_REG_1__2)
U378_2= AND(NEXT_BIT_REG_1__2, U446_2)
U379_2= AND(CONTA_TMP_REG_1__2, CONTA_TMP_REG_0__2)
U380_2= NAND(U599_2, U598_2, U474_2)
U381_2= AND(U473_2, U445_2, U475_2)
U382_2= NAND(U439_2, U472_2)
U383_2= NAND(U434_2, U561_2)
U384_2= NAND(U605_2, U604_2, S1_REG_0__2)
U385_2= NAND(U472_2, U507_2)
U386_2= OR(U467_2, ADD_MPX2_REG_2)
U387_2= NAND(U505_2, U504_2)
U388_2= NAND(U502_2, U501_2)
U389_2= NAND(U466_2, U499_2)
U390_2= NAND(U497_2, U496_2)
U391_2= NAND(U489_2, U494_2)
U392_2= OR(TRE_REG_2, TX_END_REG_2, LOAD_REG_2)
U393_2= NAND(U491_2, U490_2)
U394_2= NAND(U488_2, U487_2)
U395_2= NAND(U486_2, U485_2)
U396_2= NAND(U482_2, U481_2)
U397_2= NAND(U479_2, U478_2)
U398_2= NAND(U477_2, U476_2)
U399_2= NAND(U548_2, U547_2)
U400_2= NAND(U546_2, U545_2)
U401_2= NAND(U544_2, U543_2)
U402_2= NAND(U542_2, U541_2)
U403_2= NAND(U540_2, U539_2)
U404_2= NAND(U538_2, U537_2)
U405_2= NAND(U536_2, U535_2)
U406_2= NAND(U534_2, U533_2)
U407_2= NAND(U529_2, U528_2)
U408_2= NAND(U593_2, U592_2, U448_2)
U409_2= NAND(U526_2, U525_2)
U410_2= NAND(U444_2, U522_2)
U411_2= NAND(U468_2, U521_2)
U412_2= NAND(U469_2, U519_2)
U413_2= NAND(U444_2, U516_2)
U414_2= NAND(U515_2, U468_2, U514_2)
U415_2= NAND(U512_2, U469_2, U513_2)
U416_2= NAND(U511_2, U510_2)
U417_2= AND(CONTA_TMP_REG_3__2, U517_2)
U418_2= NOT(CONTA_TMP_REG_0__2)
U419_2= NOT(SEND_EN_REG_2)
U420_2= NOT(GT_255_U6_2)
U421_2= NAND(GT_255_U6_2, SEND_EN_REG_2)
U422_2= NOT(NEXT_BIT_REG_0__2)
U423_2= NAND(NEXT_BIT_REG_0__2, U474_2)
U424_2= OR(NEXT_BIT_REG_3__2, NEXT_BIT_REG_2__2)
U425_2= NOT(ITFC_STATE_REG_0__2)
U426_2= NOT(LOAD_REG_2)
U427_2= NOT(S1_REG_0__2)
U428_2= NOT(S1_REG_1__2)
U429_2= NOT(S1_REG_2__2)
U430_2= NOT(RDY_REG_2)
U431_2= NAND(RDY_REG_2, S1_REG_1__2)
U432_2= NOT(SEND_REG_2)
U433_2= NOT(TRE_REG_2)
U434_2= NAND(S1_REG_1__2, U427_2)
U435_2= NOT(ITFC_STATE_REG_1__2)
U436_2= NOT(S2_REG_1__2)
U437_2= NOT(CONFIRM_REG_2)
U438_2= NOT(MPX_REG_2)
U439_2= NAND(S2_REG_1__2, U441_2, CONFIRM_REG_2)
U440_2= NOT(TX_END_REG_2)
U441_2= NOT(S2_REG_0__2)
U442_2= NOT(CONTA_TMP_REG_1__2)
U443_2= NAND(U492_2, S1_REG_2__2)
U444_2= NAND(U376_2, U418_2)
U445_2= NOT(NEXT_BIT_REG_1__2)
U446_2= NOT(NEXT_BIT_REG_2__2)
U447_2= NOT(NEXT_BIT_REG_3__2)
U448_2= NAND(NEXT_BIT_REG_2__2, U445_2)
U449_2= NOT(EOC_2)
U450_2= NAND(U566_2, U565_2)
U451_2= NAND(U571_2, U570_2)
U452_2= NAND(U573_2, U572_2)
U453_2= NAND(U575_2, U574_2)
U454_2= NAND(U577_2, U576_2)
U455_2= NAND(U579_2, U578_2)
U456_2= NAND(U581_2, U580_2)
U457_2= NAND(U583_2, U582_2)
U458_2= NAND(U585_2, U584_2)
U459_2= NAND(U587_2, U586_2)
U460_2= NAND(U589_2, U588_2)
U461_2= NAND(U591_2, U590_2)
U462_2= NAND(U597_2, U596_2)
U463_2= NAND(U601_2, U600_2)
U464_2= NAND(U603_2, U602_2)
U465_2= NAND(LOAD_REG_2, U433_2)
U466_2= NAND(U498_2, U438_2)
U467_2= NOT(U466_2)
U468_2= NAND(CONTA_TMP_REG_0__2, U442_2, U376_2)
U469_2= NAND(U376_2, U379_2)
U470_2= NOT(U444_2)
U471_2= NOT(U448_2)
U472_2= NAND(U441_2, U436_2, SEND_DATA_REG_2)
U473_2= NOT(U424_2)
U474_2= NOT(U421_2)
U475_2= NOT(U423_2)
U476_2= NAND(ADD_291_U29_2, U375_2)
U477_2= NAND(TX_CONTA_REG_1__2, U419_2)
U478_2= NAND(ADD_291_U5_2, U375_2)
U479_2= NAND(TX_CONTA_REG_0__2, U419_2)
U480_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U481_2= NAND(U425_2, U435_2, SHOT_REG_2)
U482_2= NAND(LOAD_REG_2, U480_2)
U483_2= NOT(U431_2)
U484_2= NAND(U483_2, S1_REG_0__2)
U485_2= NAND(S1_REG_1__2, S1_REG_0__2, S1_REG_2__2)
U486_2= NAND(SEND_DATA_REG_2, U484_2)
U487_2= NAND(TRE_REG_2, SEND_REG_2, DSR_2)
U488_2= NAND(SEND_EN_REG_2, U440_2)
U489_2= NAND(S1_REG_2__2, S1_REG_0__2, U428_2, U449_2)
U490_2= OR(S1_REG_2__2, S1_REG_1__2, S1_REG_0__2)
U491_2= NAND(MUX_EN_REG_2, U489_2)
U492_2= NOT(U434_2)
U493_2= NOT(U443_2)
U494_2= NAND(LOAD_DATO_REG_2, U443_2)
U495_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U496_2= NAND(SEND_REG_2, U495_2)
U497_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U498_2= NOT(U439_2)
U499_2= NAND(MPX_REG_2, U439_2)
U500_2= OR(ITFC_STATE_REG_0__2, ITFC_STATE_REG_1__2)
U501_2= NAND(ITFC_STATE_REG_1__2, ITFC_STATE_REG_0__2, TX_END_REG_2)
U502_2= NAND(CONFIRM_REG_2, U500_2)
U503_2= NAND(U441_2, U437_2, S2_REG_1__2)
U504_2= NAND(SHOT_REG_2, U503_2)
U505_2= NAND(S2_REG_0__2, U436_2)
U506_2= NAND(U498_2, MPX_REG_2)
U507_2= NAND(RDY_REG_2, U506_2)
U508_2= NAND(DSR_2, TRE_REG_2)
U509_2= NAND(U379_2, CONTA_TMP_REG_2__2)
U510_2= NAND(CONTA_TMP_REG_3__2, U376_2)
U511_2= NAND(CANALE_REG_3__2, U443_2)
U512_2= NAND(U376_2, CONTA_TMP_REG_2__2)
U513_2= NAND(CANALE_REG_2__2, U443_2)
U514_2= NAND(U470_2, CONTA_TMP_REG_1__2)
U515_2= NAND(CANALE_REG_1__2, U443_2)
U516_2= NAND(CANALE_REG_0__2, U443_2)
U517_2= NAND(U379_2, CONTA_TMP_REG_2__2, U493_2)
U518_2= NAND(U493_2, U379_2)
U519_2= NAND(U518_2, CONTA_TMP_REG_2__2)
U520_2= NAND(U493_2, CONTA_TMP_REG_0__2)
U521_2= NAND(CONTA_TMP_REG_1__2, U520_2)
U522_2= NAND(CONTA_TMP_REG_0__2, U443_2)
U523_2= NAND(TX_END_REG_2, ITFC_STATE_REG_1__2)
U524_2= NAND(TX_END_REG_2, ITFC_STATE_REG_0__2)
U525_2= NAND(ITFC_STATE_REG_1__2, U524_2)
U526_2= NAND(SHOT_REG_2, U425_2)
U527_2= NOT(U465_2)
U528_2= NAND(U595_2, U594_2, U474_2)
U529_2= NAND(NEXT_BIT_REG_1__2, U423_2)
U530_2= OR(NEXT_BIT_REG_1__2, NEXT_BIT_REG_2__2)
U531_2= NAND(U530_2, U422_2)
U532_2= NAND(U447_2, U531_2)
U533_2= NAND(ADD_291_U21_2, U375_2)
U534_2= NAND(TX_CONTA_REG_9__2, U419_2)
U535_2= NAND(ADD_291_U22_2, U375_2)
U536_2= NAND(TX_CONTA_REG_8__2, U419_2)
U537_2= NAND(ADD_291_U23_2, U375_2)
U538_2= NAND(TX_CONTA_REG_7__2, U419_2)
U539_2= NAND(ADD_291_U24_2, U375_2)
U540_2= NAND(TX_CONTA_REG_6__2, U419_2)
U541_2= NAND(ADD_291_U25_2, U375_2)
U542_2= NAND(TX_CONTA_REG_5__2, U419_2)
U543_2= NAND(ADD_291_U26_2, U375_2)
U544_2= NAND(TX_CONTA_REG_4__2, U419_2)
U545_2= NAND(ADD_291_U27_2, U375_2)
U546_2= NAND(TX_CONTA_REG_3__2, U419_2)
U547_2= NAND(ADD_291_U28_2, U375_2)
U548_2= NAND(TX_CONTA_REG_2__2, U419_2)
U549_2= NAND(U378_2, OUT_REG_REG_6__2)
U550_2= NAND(U377_2, OUT_REG_REG_2__2)
U551_2= NAND(U473_2, U445_2)
U552_2= NAND(U471_2, OUT_REG_REG_4__2)
U553_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_0__2)
U554_2= NAND(U550_2, U549_2, U551_2, U553_2, U552_2)
U555_2= NAND(U378_2, OUT_REG_REG_7__2)
U556_2= NAND(U377_2, OUT_REG_REG_3__2)
U557_2= NAND(U471_2, OUT_REG_REG_5__2)
U558_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_1__2)
U559_2= NAND(U558_2, U557_2, U556_2, U555_2)
U560_2= NAND(CONFIRM_REG_2, U438_2)
U561_2= NAND(S1_REG_2__2, S1_REG_0__2)
U562_2= NAND(U431_2, U429_2)
U563_2= OR(EOC_2, S1_REG_1__2)
U564_2= NAND(U563_2, U562_2)
U565_2= NAND(U492_2, U429_2)
U566_2= NAND(SOC_REG_2, U434_2)
U567_2= NAND(ERROR_REG_2, U426_2)
U568_2= NAND(TRE_REG_2, LOAD_REG_2)
U569_2= NAND(U568_2, U567_2)
U570_2= NAND(SEND_REG_2, U508_2)
U571_2= NAND(U569_2, U432_2)
U572_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U573_2= NAND(ITFC_STATE_REG_0__2, U523_2)
U574_2= NAND(OUT_REG_REG_7__2, U465_2)
U575_2= NAND(DATA_IN_7__2, U527_2)
U576_2= NAND(OUT_REG_REG_6__2, U465_2)
U577_2= NAND(DATA_IN_6__2, U527_2)
U578_2= NAND(OUT_REG_REG_5__2, U465_2)
U579_2= NAND(DATA_IN_5__2, U527_2)
U580_2= NAND(OUT_REG_REG_4__2, U465_2)
U581_2= NAND(DATA_IN_4__2, U527_2)
U582_2= NAND(OUT_REG_REG_3__2, U465_2)
U583_2= NAND(DATA_IN_3__2, U527_2)
U584_2= NAND(OUT_REG_REG_2__2, U465_2)
U585_2= NAND(DATA_IN_2__2, U527_2)
U586_2= NAND(OUT_REG_REG_1__2, U465_2)
U587_2= NAND(DATA_IN_1__2, U527_2)
U588_2= NAND(OUT_REG_REG_0__2, U465_2)
U589_2= NAND(DATA_IN_0__2, U527_2)
U590_2= NAND(NEXT_BIT_REG_3__2, U423_2)
U591_2= NAND(U377_2, U475_2)
U592_2= NAND(NEXT_BIT_REG_2__2, U423_2)
U593_2= NAND(U378_2, U475_2)
U594_2= NAND(NEXT_BIT_REG_0__2, U448_2)
U595_2= NAND(U424_2, U422_2)
U596_2= NAND(NEXT_BIT_REG_0__2, U421_2)
U597_2= NAND(U474_2, U532_2)
U598_2= NAND(NEXT_BIT_REG_0__2, U554_2)
U599_2= NAND(U559_2, U422_2)
U600_2= NAND(S2_REG_1__2, U560_2, U441_2)
U601_2= NAND(S2_REG_0__2, U436_2)
U602_2= NAND(S1_REG_2__2, U427_2)
U603_2= NAND(S1_REG_0__2, U564_2)
U604_2= NAND(EOC_2, S1_REG_2__2, U428_2)
U605_2= NAND(U429_2, U430_2, S1_REG_1__2)
GT_255_U7_2= AND(TX_CONTA_REG_3__2, GT_255_U9_2)
ADD_291_U5_2= NOT(TX_CONTA_REG_0__2)
ADD_291_U6_2= NOT(TX_CONTA_REG_1__2)
ADD_291_U7_2= NAND(TX_CONTA_REG_1__2, TX_CONTA_REG_0__2)
ADD_291_U8_2= NOT(TX_CONTA_REG_2__2)
ADD_291_U9_2= NAND(TX_CONTA_REG_2__2, ADD_291_U32_2)
ADD_291_U10_2= NOT(TX_CONTA_REG_3__2)
ADD_291_U11_2= NAND(TX_CONTA_REG_3__2, ADD_291_U33_2)
ADD_291_U12_2= NOT(TX_CONTA_REG_4__2)
ADD_291_U13_2= NAND(TX_CONTA_REG_4__2, ADD_291_U34_2)
ADD_291_U14_2= NOT(TX_CONTA_REG_5__2)
ADD_291_U15_2= NAND(TX_CONTA_REG_5__2, ADD_291_U35_2)
ADD_291_U16_2= NOT(TX_CONTA_REG_6__2)
ADD_291_U17_2= NAND(TX_CONTA_REG_6__2, ADD_291_U36_2)
ADD_291_U18_2= NOT(TX_CONTA_REG_7__2)
ADD_291_U19_2= NAND(TX_CONTA_REG_7__2, ADD_291_U37_2)
ADD_291_U20_2= NOT(TX_CONTA_REG_8__2)
ADD_291_U21_2= NAND(ADD_291_U41_2, ADD_291_U40_2)
ADD_291_U22_2= NAND(ADD_291_U43_2, ADD_291_U42_2)
ADD_291_U23_2= NAND(ADD_291_U45_2, ADD_291_U44_2)
ADD_291_U24_2= NAND(ADD_291_U47_2, ADD_291_U46_2)
ADD_291_U25_2= NAND(ADD_291_U49_2, ADD_291_U48_2)
ADD_291_U26_2= NAND(ADD_291_U51_2, ADD_291_U50_2)
ADD_291_U27_2= NAND(ADD_291_U53_2, ADD_291_U52_2)
ADD_291_U28_2= NAND(ADD_291_U55_2, ADD_291_U54_2)
ADD_291_U29_2= NAND(ADD_291_U57_2, ADD_291_U56_2)
ADD_291_U30_2= NOT(TX_CONTA_REG_9__2)
ADD_291_U31_2= NAND(TX_CONTA_REG_8__2, ADD_291_U38_2)
ADD_291_U32_2= NOT(ADD_291_U7_2)
ADD_291_U33_2= NOT(ADD_291_U9_2)
ADD_291_U34_2= NOT(ADD_291_U11_2)
ADD_291_U35_2= NOT(ADD_291_U13_2)
ADD_291_U36_2= NOT(ADD_291_U15_2)
ADD_291_U37_2= NOT(ADD_291_U17_2)
ADD_291_U38_2= NOT(ADD_291_U19_2)
ADD_291_U39_2= NOT(ADD_291_U31_2)
ADD_291_U40_2= NAND(TX_CONTA_REG_9__2, ADD_291_U31_2)
ADD_291_U41_2= NAND(ADD_291_U39_2, ADD_291_U30_2)
ADD_291_U42_2= NAND(TX_CONTA_REG_8__2, ADD_291_U19_2)
ADD_291_U43_2= NAND(ADD_291_U38_2, ADD_291_U20_2)
ADD_291_U44_2= NAND(TX_CONTA_REG_7__2, ADD_291_U17_2)
ADD_291_U45_2= NAND(ADD_291_U37_2, ADD_291_U18_2)
ADD_291_U46_2= NAND(TX_CONTA_REG_6__2, ADD_291_U15_2)
ADD_291_U47_2= NAND(ADD_291_U36_2, ADD_291_U16_2)
ADD_291_U48_2= NAND(TX_CONTA_REG_5__2, ADD_291_U13_2)
ADD_291_U49_2= NAND(ADD_291_U35_2, ADD_291_U14_2)
ADD_291_U50_2= NAND(TX_CONTA_REG_4__2, ADD_291_U11_2)
ADD_291_U51_2= NAND(ADD_291_U34_2, ADD_291_U12_2)
ADD_291_U52_2= NAND(TX_CONTA_REG_3__2, ADD_291_U9_2)
ADD_291_U53_2= NAND(ADD_291_U33_2, ADD_291_U10_2)
ADD_291_U54_2= NAND(TX_CONTA_REG_2__2, ADD_291_U7_2)
ADD_291_U55_2= NAND(ADD_291_U32_2, ADD_291_U8_2)
ADD_291_U56_2= NAND(TX_CONTA_REG_1__2, ADD_291_U5_2)
ADD_291_U57_2= NAND(TX_CONTA_REG_0__2, ADD_291_U6_2)
GT_255_U6_2= OR(TX_CONTA_REG_7__2, TX_CONTA_REG_9__2, TX_CONTA_REG_8__2, GT_255_U8_2)

CANALE_REG_3__4 = BUF(U416_3)
CANALE_REG_2__4 = BUF(U415_3)
CANALE_REG_1__4 = BUF(U414_3)
CANALE_REG_0__4 = BUF(U413_3)
CONTA_TMP_REG_3__4 = BUF(U417_3)
CONTA_TMP_REG_2__4 = BUF(U412_3)
CONTA_TMP_REG_1__4 = BUF(U411_3)
CONTA_TMP_REG_0__4 = BUF(U410_3)
ITFC_STATE_REG_1__4 = BUF(U452_3)
ITFC_STATE_REG_0__4 = BUF(U409_3)
OUT_REG_REG_7__4 = BUF(U453_3)
OUT_REG_REG_6__4 = BUF(U454_3)
OUT_REG_REG_5__4 = BUF(U455_3)
OUT_REG_REG_4__4 = BUF(U456_3)
OUT_REG_REG_3__4 = BUF(U457_3)
OUT_REG_REG_2__4 = BUF(U458_3)
OUT_REG_REG_1__4 = BUF(U459_3)
OUT_REG_REG_0__4 = BUF(U460_3)
NEXT_BIT_REG_3__4 = BUF(U461_3)
NEXT_BIT_REG_2__4 = BUF(U408_3)
NEXT_BIT_REG_1__4 = BUF(U407_3)
NEXT_BIT_REG_0__4 = BUF(U462_3)
TX_CONTA_REG_9__4 = BUF(U406_3)
TX_CONTA_REG_8__4 = BUF(U405_3)
TX_CONTA_REG_7__4 = BUF(U404_3)
TX_CONTA_REG_6__4 = BUF(U403_3)
TX_CONTA_REG_5__4 = BUF(U402_3)
TX_CONTA_REG_4__4 = BUF(U401_3)
TX_CONTA_REG_3__4 = BUF(U400_3)
TX_CONTA_REG_2__4 = BUF(U399_3)
TX_CONTA_REG_1__4 = BUF(U398_3)
TX_CONTA_REG_0__4 = BUF(U397_3)
LOAD_REG_4 = BUF(U396_3)
SEND_DATA_REG_4 = BUF(U395_3)
SEND_EN_REG_4 = BUF(U394_3)
MUX_EN_REG_4 = BUF(U393_3)
TRE_REG_4 = BUF(U392_3)
LOAD_DATO_REG_4 = BUF(U391_3)
SOC_REG_4 = BUF(U450_3)
SEND_REG_4 = BUF(U390_3)
MPX_REG_4 = BUF(U389_3)
CONFIRM_REG_4 = BUF(U388_3)
SHOT_REG_4 = BUF(U387_3)
ADD_MPX2_REG_4 = BUF(U386_3)
RDY_REG_4 = BUF(U385_3)
ERROR_REG_4 = BUF(U451_3)
S1_REG_2__4 = BUF(U383_3)
S1_REG_1__4 = BUF(U464_3)
S1_REG_0__4 = BUF(U384_3)
S2_REG_1__4 = BUF(U463_3)
S2_REG_0__4 = BUF(U382_3)
TX_END_REG_4 = BUF(U381_3)
DATA_OUT_REG_4 = BUF(U380_3)





GT_255_U10_3= OR(TX_CONTA_REG_4__3, GT_255_U7_3)
GT_255_U9_3= OR(TX_CONTA_REG_2__3, TX_CONTA_REG_0__3, TX_CONTA_REG_1__3)
GT_255_U8_3= AND(TX_CONTA_REG_5__3, TX_CONTA_REG_6__3, GT_255_U10_3)
U375_3= AND(SEND_EN_REG_3, U420_3)
U376_3= AND(U493_3, U509_3)
U377_3= AND(NEXT_BIT_REG_2__3, NEXT_BIT_REG_1__3)
U378_3= AND(NEXT_BIT_REG_1__3, U446_3)
U379_3= AND(CONTA_TMP_REG_1__3, CONTA_TMP_REG_0__3)
U380_3= NAND(U599_3, U598_3, U474_3)
U381_3= AND(U473_3, U445_3, U475_3)
U382_3= NAND(U439_3, U472_3)
U383_3= NAND(U434_3, U561_3)
U384_3= NAND(U605_3, U604_3, S1_REG_0__3)
U385_3= NAND(U472_3, U507_3)
U386_3= OR(U467_3, ADD_MPX2_REG_3)
U387_3= NAND(U505_3, U504_3)
U388_3= NAND(U502_3, U501_3)
U389_3= NAND(U466_3, U499_3)
U390_3= NAND(U497_3, U496_3)
U391_3= NAND(U489_3, U494_3)
U392_3= OR(TRE_REG_3, TX_END_REG_3, LOAD_REG_3)
U393_3= NAND(U491_3, U490_3)
U394_3= NAND(U488_3, U487_3)
U395_3= NAND(U486_3, U485_3)
U396_3= NAND(U482_3, U481_3)
U397_3= NAND(U479_3, U478_3)
U398_3= NAND(U477_3, U476_3)
U399_3= NAND(U548_3, U547_3)
U400_3= NAND(U546_3, U545_3)
U401_3= NAND(U544_3, U543_3)
U402_3= NAND(U542_3, U541_3)
U403_3= NAND(U540_3, U539_3)
U404_3= NAND(U538_3, U537_3)
U405_3= NAND(U536_3, U535_3)
U406_3= NAND(U534_3, U533_3)
U407_3= NAND(U529_3, U528_3)
U408_3= NAND(U593_3, U592_3, U448_3)
U409_3= NAND(U526_3, U525_3)
U410_3= NAND(U444_3, U522_3)
U411_3= NAND(U468_3, U521_3)
U412_3= NAND(U469_3, U519_3)
U413_3= NAND(U444_3, U516_3)
U414_3= NAND(U515_3, U468_3, U514_3)
U415_3= NAND(U512_3, U469_3, U513_3)
U416_3= NAND(U511_3, U510_3)
U417_3= AND(CONTA_TMP_REG_3__3, U517_3)
U418_3= NOT(CONTA_TMP_REG_0__3)
U419_3= NOT(SEND_EN_REG_3)
U420_3= NOT(GT_255_U6_3)
U421_3= NAND(GT_255_U6_3, SEND_EN_REG_3)
U422_3= NOT(NEXT_BIT_REG_0__3)
U423_3= NAND(NEXT_BIT_REG_0__3, U474_3)
U424_3= OR(NEXT_BIT_REG_3__3, NEXT_BIT_REG_2__3)
U425_3= NOT(ITFC_STATE_REG_0__3)
U426_3= NOT(LOAD_REG_3)
U427_3= NOT(S1_REG_0__3)
U428_3= NOT(S1_REG_1__3)
U429_3= NOT(S1_REG_2__3)
U430_3= NOT(RDY_REG_3)
U431_3= NAND(RDY_REG_3, S1_REG_1__3)
U432_3= NOT(SEND_REG_3)
U433_3= NOT(TRE_REG_3)
U434_3= NAND(S1_REG_1__3, U427_3)
U435_3= NOT(ITFC_STATE_REG_1__3)
U436_3= NOT(S2_REG_1__3)
U437_3= NOT(CONFIRM_REG_3)
U438_3= NOT(MPX_REG_3)
U439_3= NAND(S2_REG_1__3, U441_3, CONFIRM_REG_3)
U440_3= NOT(TX_END_REG_3)
U441_3= NOT(S2_REG_0__3)
U442_3= NOT(CONTA_TMP_REG_1__3)
U443_3= NAND(U492_3, S1_REG_2__3)
U444_3= NAND(U376_3, U418_3)
U445_3= NOT(NEXT_BIT_REG_1__3)
U446_3= NOT(NEXT_BIT_REG_2__3)
U447_3= NOT(NEXT_BIT_REG_3__3)
U448_3= NAND(NEXT_BIT_REG_2__3, U445_3)
U449_3= NOT(EOC_3)
U450_3= NAND(U566_3, U565_3)
U451_3= NAND(U571_3, U570_3)
U452_3= NAND(U573_3, U572_3)
U453_3= NAND(U575_3, U574_3)
U454_3= NAND(U577_3, U576_3)
U455_3= NAND(U579_3, U578_3)
U456_3= NAND(U581_3, U580_3)
U457_3= NAND(U583_3, U582_3)
U458_3= NAND(U585_3, U584_3)
U459_3= NAND(U587_3, U586_3)
U460_3= NAND(U589_3, U588_3)
U461_3= NAND(U591_3, U590_3)
U462_3= NAND(U597_3, U596_3)
U463_3= NAND(U601_3, U600_3)
U464_3= NAND(U603_3, U602_3)
U465_3= NAND(LOAD_REG_3, U433_3)
U466_3= NAND(U498_3, U438_3)
U467_3= NOT(U466_3)
U468_3= NAND(CONTA_TMP_REG_0__3, U442_3, U376_3)
U469_3= NAND(U376_3, U379_3)
U470_3= NOT(U444_3)
U471_3= NOT(U448_3)
U472_3= NAND(U441_3, U436_3, SEND_DATA_REG_3)
U473_3= NOT(U424_3)
U474_3= NOT(U421_3)
U475_3= NOT(U423_3)
U476_3= NAND(ADD_291_U29_3, U375_3)
U477_3= NAND(TX_CONTA_REG_1__3, U419_3)
U478_3= NAND(ADD_291_U5_3, U375_3)
U479_3= NAND(TX_CONTA_REG_0__3, U419_3)
U480_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U481_3= NAND(U425_3, U435_3, SHOT_REG_3)
U482_3= NAND(LOAD_REG_3, U480_3)
U483_3= NOT(U431_3)
U484_3= NAND(U483_3, S1_REG_0__3)
U485_3= NAND(S1_REG_1__3, S1_REG_0__3, S1_REG_2__3)
U486_3= NAND(SEND_DATA_REG_3, U484_3)
U487_3= NAND(TRE_REG_3, SEND_REG_3, DSR_3)
U488_3= NAND(SEND_EN_REG_3, U440_3)
U489_3= NAND(S1_REG_2__3, S1_REG_0__3, U428_3, U449_3)
U490_3= OR(S1_REG_2__3, S1_REG_1__3, S1_REG_0__3)
U491_3= NAND(MUX_EN_REG_3, U489_3)
U492_3= NOT(U434_3)
U493_3= NOT(U443_3)
U494_3= NAND(LOAD_DATO_REG_3, U443_3)
U495_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U496_3= NAND(SEND_REG_3, U495_3)
U497_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U498_3= NOT(U439_3)
U499_3= NAND(MPX_REG_3, U439_3)
U500_3= OR(ITFC_STATE_REG_0__3, ITFC_STATE_REG_1__3)
U501_3= NAND(ITFC_STATE_REG_1__3, ITFC_STATE_REG_0__3, TX_END_REG_3)
U502_3= NAND(CONFIRM_REG_3, U500_3)
U503_3= NAND(U441_3, U437_3, S2_REG_1__3)
U504_3= NAND(SHOT_REG_3, U503_3)
U505_3= NAND(S2_REG_0__3, U436_3)
U506_3= NAND(U498_3, MPX_REG_3)
U507_3= NAND(RDY_REG_3, U506_3)
U508_3= NAND(DSR_3, TRE_REG_3)
U509_3= NAND(U379_3, CONTA_TMP_REG_2__3)
U510_3= NAND(CONTA_TMP_REG_3__3, U376_3)
U511_3= NAND(CANALE_REG_3__3, U443_3)
U512_3= NAND(U376_3, CONTA_TMP_REG_2__3)
U513_3= NAND(CANALE_REG_2__3, U443_3)
U514_3= NAND(U470_3, CONTA_TMP_REG_1__3)
U515_3= NAND(CANALE_REG_1__3, U443_3)
U516_3= NAND(CANALE_REG_0__3, U443_3)
U517_3= NAND(U379_3, CONTA_TMP_REG_2__3, U493_3)
U518_3= NAND(U493_3, U379_3)
U519_3= NAND(U518_3, CONTA_TMP_REG_2__3)
U520_3= NAND(U493_3, CONTA_TMP_REG_0__3)
U521_3= NAND(CONTA_TMP_REG_1__3, U520_3)
U522_3= NAND(CONTA_TMP_REG_0__3, U443_3)
U523_3= NAND(TX_END_REG_3, ITFC_STATE_REG_1__3)
U524_3= NAND(TX_END_REG_3, ITFC_STATE_REG_0__3)
U525_3= NAND(ITFC_STATE_REG_1__3, U524_3)
U526_3= NAND(SHOT_REG_3, U425_3)
U527_3= NOT(U465_3)
U528_3= NAND(U595_3, U594_3, U474_3)
U529_3= NAND(NEXT_BIT_REG_1__3, U423_3)
U530_3= OR(NEXT_BIT_REG_1__3, NEXT_BIT_REG_2__3)
U531_3= NAND(U530_3, U422_3)
U532_3= NAND(U447_3, U531_3)
U533_3= NAND(ADD_291_U21_3, U375_3)
U534_3= NAND(TX_CONTA_REG_9__3, U419_3)
U535_3= NAND(ADD_291_U22_3, U375_3)
U536_3= NAND(TX_CONTA_REG_8__3, U419_3)
U537_3= NAND(ADD_291_U23_3, U375_3)
U538_3= NAND(TX_CONTA_REG_7__3, U419_3)
U539_3= NAND(ADD_291_U24_3, U375_3)
U540_3= NAND(TX_CONTA_REG_6__3, U419_3)
U541_3= NAND(ADD_291_U25_3, U375_3)
U542_3= NAND(TX_CONTA_REG_5__3, U419_3)
U543_3= NAND(ADD_291_U26_3, U375_3)
U544_3= NAND(TX_CONTA_REG_4__3, U419_3)
U545_3= NAND(ADD_291_U27_3, U375_3)
U546_3= NAND(TX_CONTA_REG_3__3, U419_3)
U547_3= NAND(ADD_291_U28_3, U375_3)
U548_3= NAND(TX_CONTA_REG_2__3, U419_3)
U549_3= NAND(U378_3, OUT_REG_REG_6__3)
U550_3= NAND(U377_3, OUT_REG_REG_2__3)
U551_3= NAND(U473_3, U445_3)
U552_3= NAND(U471_3, OUT_REG_REG_4__3)
U553_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_0__3)
U554_3= NAND(U550_3, U549_3, U551_3, U553_3, U552_3)
U555_3= NAND(U378_3, OUT_REG_REG_7__3)
U556_3= NAND(U377_3, OUT_REG_REG_3__3)
U557_3= NAND(U471_3, OUT_REG_REG_5__3)
U558_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_1__3)
U559_3= NAND(U558_3, U557_3, U556_3, U555_3)
U560_3= NAND(CONFIRM_REG_3, U438_3)
U561_3= NAND(S1_REG_2__3, S1_REG_0__3)
U562_3= NAND(U431_3, U429_3)
U563_3= OR(EOC_3, S1_REG_1__3)
U564_3= NAND(U563_3, U562_3)
U565_3= NAND(U492_3, U429_3)
U566_3= NAND(SOC_REG_3, U434_3)
U567_3= NAND(ERROR_REG_3, U426_3)
U568_3= NAND(TRE_REG_3, LOAD_REG_3)
U569_3= NAND(U568_3, U567_3)
U570_3= NAND(SEND_REG_3, U508_3)
U571_3= NAND(U569_3, U432_3)
U572_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U573_3= NAND(ITFC_STATE_REG_0__3, U523_3)
U574_3= NAND(OUT_REG_REG_7__3, U465_3)
U575_3= NAND(DATA_IN_7__3, U527_3)
U576_3= NAND(OUT_REG_REG_6__3, U465_3)
U577_3= NAND(DATA_IN_6__3, U527_3)
U578_3= NAND(OUT_REG_REG_5__3, U465_3)
U579_3= NAND(DATA_IN_5__3, U527_3)
U580_3= NAND(OUT_REG_REG_4__3, U465_3)
U581_3= NAND(DATA_IN_4__3, U527_3)
U582_3= NAND(OUT_REG_REG_3__3, U465_3)
U583_3= NAND(DATA_IN_3__3, U527_3)
U584_3= NAND(OUT_REG_REG_2__3, U465_3)
U585_3= NAND(DATA_IN_2__3, U527_3)
U586_3= NAND(OUT_REG_REG_1__3, U465_3)
U587_3= NAND(DATA_IN_1__3, U527_3)
U588_3= NAND(OUT_REG_REG_0__3, U465_3)
U589_3= NAND(DATA_IN_0__3, U527_3)
U590_3= NAND(NEXT_BIT_REG_3__3, U423_3)
U591_3= NAND(U377_3, U475_3)
U592_3= NAND(NEXT_BIT_REG_2__3, U423_3)
U593_3= NAND(U378_3, U475_3)
U594_3= NAND(NEXT_BIT_REG_0__3, U448_3)
U595_3= NAND(U424_3, U422_3)
U596_3= NAND(NEXT_BIT_REG_0__3, U421_3)
U597_3= NAND(U474_3, U532_3)
U598_3= NAND(NEXT_BIT_REG_0__3, U554_3)
U599_3= NAND(U559_3, U422_3)
U600_3= NAND(S2_REG_1__3, U560_3, U441_3)
U601_3= NAND(S2_REG_0__3, U436_3)
U602_3= NAND(S1_REG_2__3, U427_3)
U603_3= NAND(S1_REG_0__3, U564_3)
U604_3= NAND(EOC_3, S1_REG_2__3, U428_3)
U605_3= NAND(U429_3, U430_3, S1_REG_1__3)
GT_255_U7_3= AND(TX_CONTA_REG_3__3, GT_255_U9_3)
ADD_291_U5_3= NOT(TX_CONTA_REG_0__3)
ADD_291_U6_3= NOT(TX_CONTA_REG_1__3)
ADD_291_U7_3= NAND(TX_CONTA_REG_1__3, TX_CONTA_REG_0__3)
ADD_291_U8_3= NOT(TX_CONTA_REG_2__3)
ADD_291_U9_3= NAND(TX_CONTA_REG_2__3, ADD_291_U32_3)
ADD_291_U10_3= NOT(TX_CONTA_REG_3__3)
ADD_291_U11_3= NAND(TX_CONTA_REG_3__3, ADD_291_U33_3)
ADD_291_U12_3= NOT(TX_CONTA_REG_4__3)
ADD_291_U13_3= NAND(TX_CONTA_REG_4__3, ADD_291_U34_3)
ADD_291_U14_3= NOT(TX_CONTA_REG_5__3)
ADD_291_U15_3= NAND(TX_CONTA_REG_5__3, ADD_291_U35_3)
ADD_291_U16_3= NOT(TX_CONTA_REG_6__3)
ADD_291_U17_3= NAND(TX_CONTA_REG_6__3, ADD_291_U36_3)
ADD_291_U18_3= NOT(TX_CONTA_REG_7__3)
ADD_291_U19_3= NAND(TX_CONTA_REG_7__3, ADD_291_U37_3)
ADD_291_U20_3= NOT(TX_CONTA_REG_8__3)
ADD_291_U21_3= NAND(ADD_291_U41_3, ADD_291_U40_3)
ADD_291_U22_3= NAND(ADD_291_U43_3, ADD_291_U42_3)
ADD_291_U23_3= NAND(ADD_291_U45_3, ADD_291_U44_3)
ADD_291_U24_3= NAND(ADD_291_U47_3, ADD_291_U46_3)
ADD_291_U25_3= NAND(ADD_291_U49_3, ADD_291_U48_3)
ADD_291_U26_3= NAND(ADD_291_U51_3, ADD_291_U50_3)
ADD_291_U27_3= NAND(ADD_291_U53_3, ADD_291_U52_3)
ADD_291_U28_3= NAND(ADD_291_U55_3, ADD_291_U54_3)
ADD_291_U29_3= NAND(ADD_291_U57_3, ADD_291_U56_3)
ADD_291_U30_3= NOT(TX_CONTA_REG_9__3)
ADD_291_U31_3= NAND(TX_CONTA_REG_8__3, ADD_291_U38_3)
ADD_291_U32_3= NOT(ADD_291_U7_3)
ADD_291_U33_3= NOT(ADD_291_U9_3)
ADD_291_U34_3= NOT(ADD_291_U11_3)
ADD_291_U35_3= NOT(ADD_291_U13_3)
ADD_291_U36_3= NOT(ADD_291_U15_3)
ADD_291_U37_3= NOT(ADD_291_U17_3)
ADD_291_U38_3= NOT(ADD_291_U19_3)
ADD_291_U39_3= NOT(ADD_291_U31_3)
ADD_291_U40_3= NAND(TX_CONTA_REG_9__3, ADD_291_U31_3)
ADD_291_U41_3= NAND(ADD_291_U39_3, ADD_291_U30_3)
ADD_291_U42_3= NAND(TX_CONTA_REG_8__3, ADD_291_U19_3)
ADD_291_U43_3= NAND(ADD_291_U38_3, ADD_291_U20_3)
ADD_291_U44_3= NAND(TX_CONTA_REG_7__3, ADD_291_U17_3)
ADD_291_U45_3= NAND(ADD_291_U37_3, ADD_291_U18_3)
ADD_291_U46_3= NAND(TX_CONTA_REG_6__3, ADD_291_U15_3)
ADD_291_U47_3= NAND(ADD_291_U36_3, ADD_291_U16_3)
ADD_291_U48_3= NAND(TX_CONTA_REG_5__3, ADD_291_U13_3)
ADD_291_U49_3= NAND(ADD_291_U35_3, ADD_291_U14_3)
ADD_291_U50_3= NAND(TX_CONTA_REG_4__3, ADD_291_U11_3)
ADD_291_U51_3= NAND(ADD_291_U34_3, ADD_291_U12_3)
ADD_291_U52_3= NAND(TX_CONTA_REG_3__3, ADD_291_U9_3)
ADD_291_U53_3= NAND(ADD_291_U33_3, ADD_291_U10_3)
ADD_291_U54_3= NAND(TX_CONTA_REG_2__3, ADD_291_U7_3)
ADD_291_U55_3= NAND(ADD_291_U32_3, ADD_291_U8_3)
ADD_291_U56_3= NAND(TX_CONTA_REG_1__3, ADD_291_U5_3)
ADD_291_U57_3= NAND(TX_CONTA_REG_0__3, ADD_291_U6_3)
GT_255_U6_3= OR(TX_CONTA_REG_7__3, TX_CONTA_REG_9__3, TX_CONTA_REG_8__3, GT_255_U8_3)

CANALE_REG_3__5 = BUF(U416_4)
CANALE_REG_2__5 = BUF(U415_4)
CANALE_REG_1__5 = BUF(U414_4)
CANALE_REG_0__5 = BUF(U413_4)
CONTA_TMP_REG_3__5 = BUF(U417_4)
CONTA_TMP_REG_2__5 = BUF(U412_4)
CONTA_TMP_REG_1__5 = BUF(U411_4)
CONTA_TMP_REG_0__5 = BUF(U410_4)
ITFC_STATE_REG_1__5 = BUF(U452_4)
ITFC_STATE_REG_0__5 = BUF(U409_4)
OUT_REG_REG_7__5 = BUF(U453_4)
OUT_REG_REG_6__5 = BUF(U454_4)
OUT_REG_REG_5__5 = BUF(U455_4)
OUT_REG_REG_4__5 = BUF(U456_4)
OUT_REG_REG_3__5 = BUF(U457_4)
OUT_REG_REG_2__5 = BUF(U458_4)
OUT_REG_REG_1__5 = BUF(U459_4)
OUT_REG_REG_0__5 = BUF(U460_4)
NEXT_BIT_REG_3__5 = BUF(U461_4)
NEXT_BIT_REG_2__5 = BUF(U408_4)
NEXT_BIT_REG_1__5 = BUF(U407_4)
NEXT_BIT_REG_0__5 = BUF(U462_4)
TX_CONTA_REG_9__5 = BUF(U406_4)
TX_CONTA_REG_8__5 = BUF(U405_4)
TX_CONTA_REG_7__5 = BUF(U404_4)
TX_CONTA_REG_6__5 = BUF(U403_4)
TX_CONTA_REG_5__5 = BUF(U402_4)
TX_CONTA_REG_4__5 = BUF(U401_4)
TX_CONTA_REG_3__5 = BUF(U400_4)
TX_CONTA_REG_2__5 = BUF(U399_4)
TX_CONTA_REG_1__5 = BUF(U398_4)
TX_CONTA_REG_0__5 = BUF(U397_4)
LOAD_REG_5 = BUF(U396_4)
SEND_DATA_REG_5 = BUF(U395_4)
SEND_EN_REG_5 = BUF(U394_4)
MUX_EN_REG_5 = BUF(U393_4)
TRE_REG_5 = BUF(U392_4)
LOAD_DATO_REG_5 = BUF(U391_4)
SOC_REG_5 = BUF(U450_4)
SEND_REG_5 = BUF(U390_4)
MPX_REG_5 = BUF(U389_4)
CONFIRM_REG_5 = BUF(U388_4)
SHOT_REG_5 = BUF(U387_4)
ADD_MPX2_REG_5 = BUF(U386_4)
RDY_REG_5 = BUF(U385_4)
ERROR_REG_5 = BUF(U451_4)
S1_REG_2__5 = BUF(U383_4)
S1_REG_1__5 = BUF(U464_4)
S1_REG_0__5 = BUF(U384_4)
S2_REG_1__5 = BUF(U463_4)
S2_REG_0__5 = BUF(U382_4)
TX_END_REG_5 = BUF(U381_4)
DATA_OUT_REG_5 = BUF(U380_4)





GT_255_U10_4= OR(TX_CONTA_REG_4__4, GT_255_U7_4)
GT_255_U9_4= OR(TX_CONTA_REG_2__4, TX_CONTA_REG_0__4, TX_CONTA_REG_1__4)
GT_255_U8_4= AND(TX_CONTA_REG_5__4, TX_CONTA_REG_6__4, GT_255_U10_4)
U375_4= AND(SEND_EN_REG_4, U420_4)
U376_4= AND(U493_4, U509_4)
U377_4= AND(NEXT_BIT_REG_2__4, NEXT_BIT_REG_1__4)
U378_4= AND(NEXT_BIT_REG_1__4, U446_4)
U379_4= AND(CONTA_TMP_REG_1__4, CONTA_TMP_REG_0__4)
U380_4= NAND(U599_4, U598_4, U474_4)
U381_4= AND(U473_4, U445_4, U475_4)
U382_4= NAND(U439_4, U472_4)
U383_4= NAND(U434_4, U561_4)
U384_4= NAND(U605_4, U604_4, S1_REG_0__4)
U385_4= NAND(U472_4, U507_4)
U386_4= OR(U467_4, ADD_MPX2_REG_4)
U387_4= NAND(U505_4, U504_4)
U388_4= NAND(U502_4, U501_4)
U389_4= NAND(U466_4, U499_4)
U390_4= NAND(U497_4, U496_4)
U391_4= NAND(U489_4, U494_4)
U392_4= OR(TRE_REG_4, TX_END_REG_4, LOAD_REG_4)
U393_4= NAND(U491_4, U490_4)
U394_4= NAND(U488_4, U487_4)
U395_4= NAND(U486_4, U485_4)
U396_4= NAND(U482_4, U481_4)
U397_4= NAND(U479_4, U478_4)
U398_4= NAND(U477_4, U476_4)
U399_4= NAND(U548_4, U547_4)
U400_4= NAND(U546_4, U545_4)
U401_4= NAND(U544_4, U543_4)
U402_4= NAND(U542_4, U541_4)
U403_4= NAND(U540_4, U539_4)
U404_4= NAND(U538_4, U537_4)
U405_4= NAND(U536_4, U535_4)
U406_4= NAND(U534_4, U533_4)
U407_4= NAND(U529_4, U528_4)
U408_4= NAND(U593_4, U592_4, U448_4)
U409_4= NAND(U526_4, U525_4)
U410_4= NAND(U444_4, U522_4)
U411_4= NAND(U468_4, U521_4)
U412_4= NAND(U469_4, U519_4)
U413_4= NAND(U444_4, U516_4)
U414_4= NAND(U515_4, U468_4, U514_4)
U415_4= NAND(U512_4, U469_4, U513_4)
U416_4= NAND(U511_4, U510_4)
U417_4= AND(CONTA_TMP_REG_3__4, U517_4)
U418_4= NOT(CONTA_TMP_REG_0__4)
U419_4= NOT(SEND_EN_REG_4)
U420_4= NOT(GT_255_U6_4)
U421_4= NAND(GT_255_U6_4, SEND_EN_REG_4)
U422_4= NOT(NEXT_BIT_REG_0__4)
U423_4= NAND(NEXT_BIT_REG_0__4, U474_4)
U424_4= OR(NEXT_BIT_REG_3__4, NEXT_BIT_REG_2__4)
U425_4= NOT(ITFC_STATE_REG_0__4)
U426_4= NOT(LOAD_REG_4)
U427_4= NOT(S1_REG_0__4)
U428_4= NOT(S1_REG_1__4)
U429_4= NOT(S1_REG_2__4)
U430_4= NOT(RDY_REG_4)
U431_4= NAND(RDY_REG_4, S1_REG_1__4)
U432_4= NOT(SEND_REG_4)
U433_4= NOT(TRE_REG_4)
U434_4= NAND(S1_REG_1__4, U427_4)
U435_4= NOT(ITFC_STATE_REG_1__4)
U436_4= NOT(S2_REG_1__4)
U437_4= NOT(CONFIRM_REG_4)
U438_4= NOT(MPX_REG_4)
U439_4= NAND(S2_REG_1__4, U441_4, CONFIRM_REG_4)
U440_4= NOT(TX_END_REG_4)
U441_4= NOT(S2_REG_0__4)
U442_4= NOT(CONTA_TMP_REG_1__4)
U443_4= NAND(U492_4, S1_REG_2__4)
U444_4= NAND(U376_4, U418_4)
U445_4= NOT(NEXT_BIT_REG_1__4)
U446_4= NOT(NEXT_BIT_REG_2__4)
U447_4= NOT(NEXT_BIT_REG_3__4)
U448_4= NAND(NEXT_BIT_REG_2__4, U445_4)
U449_4= NOT(EOC_4)
U450_4= NAND(U566_4, U565_4)
U451_4= NAND(U571_4, U570_4)
U452_4= NAND(U573_4, U572_4)
U453_4= NAND(U575_4, U574_4)
U454_4= NAND(U577_4, U576_4)
U455_4= NAND(U579_4, U578_4)
U456_4= NAND(U581_4, U580_4)
U457_4= NAND(U583_4, U582_4)
U458_4= NAND(U585_4, U584_4)
U459_4= NAND(U587_4, U586_4)
U460_4= NAND(U589_4, U588_4)
U461_4= NAND(U591_4, U590_4)
U462_4= NAND(U597_4, U596_4)
U463_4= NAND(U601_4, U600_4)
U464_4= NAND(U603_4, U602_4)
U465_4= NAND(LOAD_REG_4, U433_4)
U466_4= NAND(U498_4, U438_4)
U467_4= NOT(U466_4)
U468_4= NAND(CONTA_TMP_REG_0__4, U442_4, U376_4)
U469_4= NAND(U376_4, U379_4)
U470_4= NOT(U444_4)
U471_4= NOT(U448_4)
U472_4= NAND(U441_4, U436_4, SEND_DATA_REG_4)
U473_4= NOT(U424_4)
U474_4= NOT(U421_4)
U475_4= NOT(U423_4)
U476_4= NAND(ADD_291_U29_4, U375_4)
U477_4= NAND(TX_CONTA_REG_1__4, U419_4)
U478_4= NAND(ADD_291_U5_4, U375_4)
U479_4= NAND(TX_CONTA_REG_0__4, U419_4)
U480_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U481_4= NAND(U425_4, U435_4, SHOT_REG_4)
U482_4= NAND(LOAD_REG_4, U480_4)
U483_4= NOT(U431_4)
U484_4= NAND(U483_4, S1_REG_0__4)
U485_4= NAND(S1_REG_1__4, S1_REG_0__4, S1_REG_2__4)
U486_4= NAND(SEND_DATA_REG_4, U484_4)
U487_4= NAND(TRE_REG_4, SEND_REG_4, DSR_4)
U488_4= NAND(SEND_EN_REG_4, U440_4)
U489_4= NAND(S1_REG_2__4, S1_REG_0__4, U428_4, U449_4)
U490_4= OR(S1_REG_2__4, S1_REG_1__4, S1_REG_0__4)
U491_4= NAND(MUX_EN_REG_4, U489_4)
U492_4= NOT(U434_4)
U493_4= NOT(U443_4)
U494_4= NAND(LOAD_DATO_REG_4, U443_4)
U495_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U496_4= NAND(SEND_REG_4, U495_4)
U497_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U498_4= NOT(U439_4)
U499_4= NAND(MPX_REG_4, U439_4)
U500_4= OR(ITFC_STATE_REG_0__4, ITFC_STATE_REG_1__4)
U501_4= NAND(ITFC_STATE_REG_1__4, ITFC_STATE_REG_0__4, TX_END_REG_4)
U502_4= NAND(CONFIRM_REG_4, U500_4)
U503_4= NAND(U441_4, U437_4, S2_REG_1__4)
U504_4= NAND(SHOT_REG_4, U503_4)
U505_4= NAND(S2_REG_0__4, U436_4)
U506_4= NAND(U498_4, MPX_REG_4)
U507_4= NAND(RDY_REG_4, U506_4)
U508_4= NAND(DSR_4, TRE_REG_4)
U509_4= NAND(U379_4, CONTA_TMP_REG_2__4)
U510_4= NAND(CONTA_TMP_REG_3__4, U376_4)
U511_4= NAND(CANALE_REG_3__4, U443_4)
U512_4= NAND(U376_4, CONTA_TMP_REG_2__4)
U513_4= NAND(CANALE_REG_2__4, U443_4)
U514_4= NAND(U470_4, CONTA_TMP_REG_1__4)
U515_4= NAND(CANALE_REG_1__4, U443_4)
U516_4= NAND(CANALE_REG_0__4, U443_4)
U517_4= NAND(U379_4, CONTA_TMP_REG_2__4, U493_4)
U518_4= NAND(U493_4, U379_4)
U519_4= NAND(U518_4, CONTA_TMP_REG_2__4)
U520_4= NAND(U493_4, CONTA_TMP_REG_0__4)
U521_4= NAND(CONTA_TMP_REG_1__4, U520_4)
U522_4= NAND(CONTA_TMP_REG_0__4, U443_4)
U523_4= NAND(TX_END_REG_4, ITFC_STATE_REG_1__4)
U524_4= NAND(TX_END_REG_4, ITFC_STATE_REG_0__4)
U525_4= NAND(ITFC_STATE_REG_1__4, U524_4)
U526_4= NAND(SHOT_REG_4, U425_4)
U527_4= NOT(U465_4)
U528_4= NAND(U595_4, U594_4, U474_4)
U529_4= NAND(NEXT_BIT_REG_1__4, U423_4)
U530_4= OR(NEXT_BIT_REG_1__4, NEXT_BIT_REG_2__4)
U531_4= NAND(U530_4, U422_4)
U532_4= NAND(U447_4, U531_4)
U533_4= NAND(ADD_291_U21_4, U375_4)
U534_4= NAND(TX_CONTA_REG_9__4, U419_4)
U535_4= NAND(ADD_291_U22_4, U375_4)
U536_4= NAND(TX_CONTA_REG_8__4, U419_4)
U537_4= NAND(ADD_291_U23_4, U375_4)
U538_4= NAND(TX_CONTA_REG_7__4, U419_4)
U539_4= NAND(ADD_291_U24_4, U375_4)
U540_4= NAND(TX_CONTA_REG_6__4, U419_4)
U541_4= NAND(ADD_291_U25_4, U375_4)
U542_4= NAND(TX_CONTA_REG_5__4, U419_4)
U543_4= NAND(ADD_291_U26_4, U375_4)
U544_4= NAND(TX_CONTA_REG_4__4, U419_4)
U545_4= NAND(ADD_291_U27_4, U375_4)
U546_4= NAND(TX_CONTA_REG_3__4, U419_4)
U547_4= NAND(ADD_291_U28_4, U375_4)
U548_4= NAND(TX_CONTA_REG_2__4, U419_4)
U549_4= NAND(U378_4, OUT_REG_REG_6__4)
U550_4= NAND(U377_4, OUT_REG_REG_2__4)
U551_4= NAND(U473_4, U445_4)
U552_4= NAND(U471_4, OUT_REG_REG_4__4)
U553_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_0__4)
U554_4= NAND(U550_4, U549_4, U551_4, U553_4, U552_4)
U555_4= NAND(U378_4, OUT_REG_REG_7__4)
U556_4= NAND(U377_4, OUT_REG_REG_3__4)
U557_4= NAND(U471_4, OUT_REG_REG_5__4)
U558_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_1__4)
U559_4= NAND(U558_4, U557_4, U556_4, U555_4)
U560_4= NAND(CONFIRM_REG_4, U438_4)
U561_4= NAND(S1_REG_2__4, S1_REG_0__4)
U562_4= NAND(U431_4, U429_4)
U563_4= OR(EOC_4, S1_REG_1__4)
U564_4= NAND(U563_4, U562_4)
U565_4= NAND(U492_4, U429_4)
U566_4= NAND(SOC_REG_4, U434_4)
U567_4= NAND(ERROR_REG_4, U426_4)
U568_4= NAND(TRE_REG_4, LOAD_REG_4)
U569_4= NAND(U568_4, U567_4)
U570_4= NAND(SEND_REG_4, U508_4)
U571_4= NAND(U569_4, U432_4)
U572_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U573_4= NAND(ITFC_STATE_REG_0__4, U523_4)
U574_4= NAND(OUT_REG_REG_7__4, U465_4)
U575_4= NAND(DATA_IN_7__4, U527_4)
U576_4= NAND(OUT_REG_REG_6__4, U465_4)
U577_4= NAND(DATA_IN_6__4, U527_4)
U578_4= NAND(OUT_REG_REG_5__4, U465_4)
U579_4= NAND(DATA_IN_5__4, U527_4)
U580_4= NAND(OUT_REG_REG_4__4, U465_4)
U581_4= NAND(DATA_IN_4__4, U527_4)
U582_4= NAND(OUT_REG_REG_3__4, U465_4)
U583_4= NAND(DATA_IN_3__4, U527_4)
U584_4= NAND(OUT_REG_REG_2__4, U465_4)
U585_4= NAND(DATA_IN_2__4, U527_4)
U586_4= NAND(OUT_REG_REG_1__4, U465_4)
U587_4= NAND(DATA_IN_1__4, U527_4)
U588_4= NAND(OUT_REG_REG_0__4, U465_4)
U589_4= NAND(DATA_IN_0__4, U527_4)
U590_4= NAND(NEXT_BIT_REG_3__4, U423_4)
U591_4= NAND(U377_4, U475_4)
U592_4= NAND(NEXT_BIT_REG_2__4, U423_4)
U593_4= NAND(U378_4, U475_4)
U594_4= NAND(NEXT_BIT_REG_0__4, U448_4)
U595_4= NAND(U424_4, U422_4)
U596_4= NAND(NEXT_BIT_REG_0__4, U421_4)
U597_4= NAND(U474_4, U532_4)
U598_4= NAND(NEXT_BIT_REG_0__4, U554_4)
U599_4= NAND(U559_4, U422_4)
U600_4= NAND(S2_REG_1__4, U560_4, U441_4)
U601_4= NAND(S2_REG_0__4, U436_4)
U602_4= NAND(S1_REG_2__4, U427_4)
U603_4= NAND(S1_REG_0__4, U564_4)
U604_4= NAND(EOC_4, S1_REG_2__4, U428_4)
U605_4= NAND(U429_4, U430_4, S1_REG_1__4)
GT_255_U7_4= AND(TX_CONTA_REG_3__4, GT_255_U9_4)
ADD_291_U5_4= NOT(TX_CONTA_REG_0__4)
ADD_291_U6_4= NOT(TX_CONTA_REG_1__4)
ADD_291_U7_4= NAND(TX_CONTA_REG_1__4, TX_CONTA_REG_0__4)
ADD_291_U8_4= NOT(TX_CONTA_REG_2__4)
ADD_291_U9_4= NAND(TX_CONTA_REG_2__4, ADD_291_U32_4)
ADD_291_U10_4= NOT(TX_CONTA_REG_3__4)
ADD_291_U11_4= NAND(TX_CONTA_REG_3__4, ADD_291_U33_4)
ADD_291_U12_4= NOT(TX_CONTA_REG_4__4)
ADD_291_U13_4= NAND(TX_CONTA_REG_4__4, ADD_291_U34_4)
ADD_291_U14_4= NOT(TX_CONTA_REG_5__4)
ADD_291_U15_4= NAND(TX_CONTA_REG_5__4, ADD_291_U35_4)
ADD_291_U16_4= NOT(TX_CONTA_REG_6__4)
ADD_291_U17_4= NAND(TX_CONTA_REG_6__4, ADD_291_U36_4)
ADD_291_U18_4= NOT(TX_CONTA_REG_7__4)
ADD_291_U19_4= NAND(TX_CONTA_REG_7__4, ADD_291_U37_4)
ADD_291_U20_4= NOT(TX_CONTA_REG_8__4)
ADD_291_U21_4= NAND(ADD_291_U41_4, ADD_291_U40_4)
ADD_291_U22_4= NAND(ADD_291_U43_4, ADD_291_U42_4)
ADD_291_U23_4= NAND(ADD_291_U45_4, ADD_291_U44_4)
ADD_291_U24_4= NAND(ADD_291_U47_4, ADD_291_U46_4)
ADD_291_U25_4= NAND(ADD_291_U49_4, ADD_291_U48_4)
ADD_291_U26_4= NAND(ADD_291_U51_4, ADD_291_U50_4)
ADD_291_U27_4= NAND(ADD_291_U53_4, ADD_291_U52_4)
ADD_291_U28_4= NAND(ADD_291_U55_4, ADD_291_U54_4)
ADD_291_U29_4= NAND(ADD_291_U57_4, ADD_291_U56_4)
ADD_291_U30_4= NOT(TX_CONTA_REG_9__4)
ADD_291_U31_4= NAND(TX_CONTA_REG_8__4, ADD_291_U38_4)
ADD_291_U32_4= NOT(ADD_291_U7_4)
ADD_291_U33_4= NOT(ADD_291_U9_4)
ADD_291_U34_4= NOT(ADD_291_U11_4)
ADD_291_U35_4= NOT(ADD_291_U13_4)
ADD_291_U36_4= NOT(ADD_291_U15_4)
ADD_291_U37_4= NOT(ADD_291_U17_4)
ADD_291_U38_4= NOT(ADD_291_U19_4)
ADD_291_U39_4= NOT(ADD_291_U31_4)
ADD_291_U40_4= NAND(TX_CONTA_REG_9__4, ADD_291_U31_4)
ADD_291_U41_4= NAND(ADD_291_U39_4, ADD_291_U30_4)
ADD_291_U42_4= NAND(TX_CONTA_REG_8__4, ADD_291_U19_4)
ADD_291_U43_4= NAND(ADD_291_U38_4, ADD_291_U20_4)
ADD_291_U44_4= NAND(TX_CONTA_REG_7__4, ADD_291_U17_4)
ADD_291_U45_4= NAND(ADD_291_U37_4, ADD_291_U18_4)
ADD_291_U46_4= NAND(TX_CONTA_REG_6__4, ADD_291_U15_4)
ADD_291_U47_4= NAND(ADD_291_U36_4, ADD_291_U16_4)
ADD_291_U48_4= NAND(TX_CONTA_REG_5__4, ADD_291_U13_4)
ADD_291_U49_4= NAND(ADD_291_U35_4, ADD_291_U14_4)
ADD_291_U50_4= NAND(TX_CONTA_REG_4__4, ADD_291_U11_4)
ADD_291_U51_4= NAND(ADD_291_U34_4, ADD_291_U12_4)
ADD_291_U52_4= NAND(TX_CONTA_REG_3__4, ADD_291_U9_4)
ADD_291_U53_4= NAND(ADD_291_U33_4, ADD_291_U10_4)
ADD_291_U54_4= NAND(TX_CONTA_REG_2__4, ADD_291_U7_4)
ADD_291_U55_4= NAND(ADD_291_U32_4, ADD_291_U8_4)
ADD_291_U56_4= NAND(TX_CONTA_REG_1__4, ADD_291_U5_4)
ADD_291_U57_4= NAND(TX_CONTA_REG_0__4, ADD_291_U6_4)
GT_255_U6_4= OR(TX_CONTA_REG_7__4, TX_CONTA_REG_9__4, TX_CONTA_REG_8__4, GT_255_U8_4)

CANALE_REG_3__6 = BUF(U416_5)
CANALE_REG_2__6 = BUF(U415_5)
CANALE_REG_1__6 = BUF(U414_5)
CANALE_REG_0__6 = BUF(U413_5)
CONTA_TMP_REG_3__6 = BUF(U417_5)
CONTA_TMP_REG_2__6 = BUF(U412_5)
CONTA_TMP_REG_1__6 = BUF(U411_5)
CONTA_TMP_REG_0__6 = BUF(U410_5)
ITFC_STATE_REG_1__6 = BUF(U452_5)
ITFC_STATE_REG_0__6 = BUF(U409_5)
OUT_REG_REG_7__6 = BUF(U453_5)
OUT_REG_REG_6__6 = BUF(U454_5)
OUT_REG_REG_5__6 = BUF(U455_5)
OUT_REG_REG_4__6 = BUF(U456_5)
OUT_REG_REG_3__6 = BUF(U457_5)
OUT_REG_REG_2__6 = BUF(U458_5)
OUT_REG_REG_1__6 = BUF(U459_5)
OUT_REG_REG_0__6 = BUF(U460_5)
NEXT_BIT_REG_3__6 = BUF(U461_5)
NEXT_BIT_REG_2__6 = BUF(U408_5)
NEXT_BIT_REG_1__6 = BUF(U407_5)
NEXT_BIT_REG_0__6 = BUF(U462_5)
TX_CONTA_REG_9__6 = BUF(U406_5)
TX_CONTA_REG_8__6 = BUF(U405_5)
TX_CONTA_REG_7__6 = BUF(U404_5)
TX_CONTA_REG_6__6 = BUF(U403_5)
TX_CONTA_REG_5__6 = BUF(U402_5)
TX_CONTA_REG_4__6 = BUF(U401_5)
TX_CONTA_REG_3__6 = BUF(U400_5)
TX_CONTA_REG_2__6 = BUF(U399_5)
TX_CONTA_REG_1__6 = BUF(U398_5)
TX_CONTA_REG_0__6 = BUF(U397_5)
LOAD_REG_6 = BUF(U396_5)
SEND_DATA_REG_6 = BUF(U395_5)
SEND_EN_REG_6 = BUF(U394_5)
MUX_EN_REG_6 = BUF(U393_5)
TRE_REG_6 = BUF(U392_5)
LOAD_DATO_REG_6 = BUF(U391_5)
SOC_REG_6 = BUF(U450_5)
SEND_REG_6 = BUF(U390_5)
MPX_REG_6 = BUF(U389_5)
CONFIRM_REG_6 = BUF(U388_5)
SHOT_REG_6 = BUF(U387_5)
ADD_MPX2_REG_6 = BUF(U386_5)
RDY_REG_6 = BUF(U385_5)
ERROR_REG_6 = BUF(U451_5)
S1_REG_2__6 = BUF(U383_5)
S1_REG_1__6 = BUF(U464_5)
S1_REG_0__6 = BUF(U384_5)
S2_REG_1__6 = BUF(U463_5)
S2_REG_0__6 = BUF(U382_5)
TX_END_REG_6 = BUF(U381_5)
DATA_OUT_REG_6 = BUF(U380_5)





GT_255_U10_5= OR(TX_CONTA_REG_4__5, GT_255_U7_5)
GT_255_U9_5= OR(TX_CONTA_REG_2__5, TX_CONTA_REG_0__5, TX_CONTA_REG_1__5)
GT_255_U8_5= AND(TX_CONTA_REG_5__5, TX_CONTA_REG_6__5, GT_255_U10_5)
U375_5= AND(SEND_EN_REG_5, U420_5)
U376_5= AND(U493_5, U509_5)
U377_5= AND(NEXT_BIT_REG_2__5, NEXT_BIT_REG_1__5)
U378_5= AND(NEXT_BIT_REG_1__5, U446_5)
U379_5= AND(CONTA_TMP_REG_1__5, CONTA_TMP_REG_0__5)
U380_5= NAND(U599_5, U598_5, U474_5)
U381_5= AND(U473_5, U445_5, U475_5)
U382_5= NAND(U439_5, U472_5)
U383_5= NAND(U434_5, U561_5)
U384_5= NAND(U605_5, U604_5, S1_REG_0__5)
U385_5= NAND(U472_5, U507_5)
U386_5= OR(U467_5, ADD_MPX2_REG_5)
U387_5= NAND(U505_5, U504_5)
U388_5= NAND(U502_5, U501_5)
U389_5= NAND(U466_5, U499_5)
U390_5= NAND(U497_5, U496_5)
U391_5= NAND(U489_5, U494_5)
U392_5= OR(TRE_REG_5, TX_END_REG_5, LOAD_REG_5)
U393_5= NAND(U491_5, U490_5)
U394_5= NAND(U488_5, U487_5)
U395_5= NAND(U486_5, U485_5)
U396_5= NAND(U482_5, U481_5)
U397_5= NAND(U479_5, U478_5)
U398_5= NAND(U477_5, U476_5)
U399_5= NAND(U548_5, U547_5)
U400_5= NAND(U546_5, U545_5)
U401_5= NAND(U544_5, U543_5)
U402_5= NAND(U542_5, U541_5)
U403_5= NAND(U540_5, U539_5)
U404_5= NAND(U538_5, U537_5)
U405_5= NAND(U536_5, U535_5)
U406_5= NAND(U534_5, U533_5)
U407_5= NAND(U529_5, U528_5)
U408_5= NAND(U593_5, U592_5, U448_5)
U409_5= NAND(U526_5, U525_5)
U410_5= NAND(U444_5, U522_5)
U411_5= NAND(U468_5, U521_5)
U412_5= NAND(U469_5, U519_5)
U413_5= NAND(U444_5, U516_5)
U414_5= NAND(U515_5, U468_5, U514_5)
U415_5= NAND(U512_5, U469_5, U513_5)
U416_5= NAND(U511_5, U510_5)
U417_5= AND(CONTA_TMP_REG_3__5, U517_5)
U418_5= NOT(CONTA_TMP_REG_0__5)
U419_5= NOT(SEND_EN_REG_5)
U420_5= NOT(GT_255_U6_5)
U421_5= NAND(GT_255_U6_5, SEND_EN_REG_5)
U422_5= NOT(NEXT_BIT_REG_0__5)
U423_5= NAND(NEXT_BIT_REG_0__5, U474_5)
U424_5= OR(NEXT_BIT_REG_3__5, NEXT_BIT_REG_2__5)
U425_5= NOT(ITFC_STATE_REG_0__5)
U426_5= NOT(LOAD_REG_5)
U427_5= NOT(S1_REG_0__5)
U428_5= NOT(S1_REG_1__5)
U429_5= NOT(S1_REG_2__5)
U430_5= NOT(RDY_REG_5)
U431_5= NAND(RDY_REG_5, S1_REG_1__5)
U432_5= NOT(SEND_REG_5)
U433_5= NOT(TRE_REG_5)
U434_5= NAND(S1_REG_1__5, U427_5)
U435_5= NOT(ITFC_STATE_REG_1__5)
U436_5= NOT(S2_REG_1__5)
U437_5= NOT(CONFIRM_REG_5)
U438_5= NOT(MPX_REG_5)
U439_5= NAND(S2_REG_1__5, U441_5, CONFIRM_REG_5)
U440_5= NOT(TX_END_REG_5)
U441_5= NOT(S2_REG_0__5)
U442_5= NOT(CONTA_TMP_REG_1__5)
U443_5= NAND(U492_5, S1_REG_2__5)
U444_5= NAND(U376_5, U418_5)
U445_5= NOT(NEXT_BIT_REG_1__5)
U446_5= NOT(NEXT_BIT_REG_2__5)
U447_5= NOT(NEXT_BIT_REG_3__5)
U448_5= NAND(NEXT_BIT_REG_2__5, U445_5)
U449_5= NOT(EOC_5)
U450_5= NAND(U566_5, U565_5)
U451_5= NAND(U571_5, U570_5)
U452_5= NAND(U573_5, U572_5)
U453_5= NAND(U575_5, U574_5)
U454_5= NAND(U577_5, U576_5)
U455_5= NAND(U579_5, U578_5)
U456_5= NAND(U581_5, U580_5)
U457_5= NAND(U583_5, U582_5)
U458_5= NAND(U585_5, U584_5)
U459_5= NAND(U587_5, U586_5)
U460_5= NAND(U589_5, U588_5)
U461_5= NAND(U591_5, U590_5)
U462_5= NAND(U597_5, U596_5)
U463_5= NAND(U601_5, U600_5)
U464_5= NAND(U603_5, U602_5)
U465_5= NAND(LOAD_REG_5, U433_5)
U466_5= NAND(U498_5, U438_5)
U467_5= NOT(U466_5)
U468_5= NAND(CONTA_TMP_REG_0__5, U442_5, U376_5)
U469_5= NAND(U376_5, U379_5)
U470_5= NOT(U444_5)
U471_5= NOT(U448_5)
U472_5= NAND(U441_5, U436_5, SEND_DATA_REG_5)
U473_5= NOT(U424_5)
U474_5= NOT(U421_5)
U475_5= NOT(U423_5)
U476_5= NAND(ADD_291_U29_5, U375_5)
U477_5= NAND(TX_CONTA_REG_1__5, U419_5)
U478_5= NAND(ADD_291_U5_5, U375_5)
U479_5= NAND(TX_CONTA_REG_0__5, U419_5)
U480_5= NAND(ITFC_STATE_REG_0__5, U435_5)
U481_5= NAND(U425_5, U435_5, SHOT_REG_5)
U482_5= NAND(LOAD_REG_5, U480_5)
U483_5= NOT(U431_5)
U484_5= NAND(U483_5, S1_REG_0__5)
U485_5= NAND(S1_REG_1__5, S1_REG_0__5, S1_REG_2__5)
U486_5= NAND(SEND_DATA_REG_5, U484_5)
U487_5= NAND(TRE_REG_5, SEND_REG_5, DSR_5)
U488_5= NAND(SEND_EN_REG_5, U440_5)
U489_5= NAND(S1_REG_2__5, S1_REG_0__5, U428_5, U449_5)
U490_5= OR(S1_REG_2__5, S1_REG_1__5, S1_REG_0__5)
U491_5= NAND(MUX_EN_REG_5, U489_5)
U492_5= NOT(U434_5)
U493_5= NOT(U443_5)
U494_5= NAND(LOAD_DATO_REG_5, U443_5)
U495_5= NAND(ITFC_STATE_REG_1__5, U425_5)
U496_5= NAND(SEND_REG_5, U495_5)
U497_5= NAND(ITFC_STATE_REG_0__5, U435_5)
U498_5= NOT(U439_5)
U499_5= NAND(MPX_REG_5, U439_5)
U500_5= OR(ITFC_STATE_REG_0__5, ITFC_STATE_REG_1__5)
U501_5= NAND(ITFC_STATE_REG_1__5, ITFC_STATE_REG_0__5, TX_END_REG_5)
U502_5= NAND(CONFIRM_REG_5, U500_5)
U503_5= NAND(U441_5, U437_5, S2_REG_1__5)
U504_5= NAND(SHOT_REG_5, U503_5)
U505_5= NAND(S2_REG_0__5, U436_5)
U506_5= NAND(U498_5, MPX_REG_5)
U507_5= NAND(RDY_REG_5, U506_5)
U508_5= NAND(DSR_5, TRE_REG_5)
U509_5= NAND(U379_5, CONTA_TMP_REG_2__5)
U510_5= NAND(CONTA_TMP_REG_3__5, U376_5)
U511_5= NAND(CANALE_REG_3__5, U443_5)
U512_5= NAND(U376_5, CONTA_TMP_REG_2__5)
U513_5= NAND(CANALE_REG_2__5, U443_5)
U514_5= NAND(U470_5, CONTA_TMP_REG_1__5)
U515_5= NAND(CANALE_REG_1__5, U443_5)
U516_5= NAND(CANALE_REG_0__5, U443_5)
U517_5= NAND(U379_5, CONTA_TMP_REG_2__5, U493_5)
U518_5= NAND(U493_5, U379_5)
U519_5= NAND(U518_5, CONTA_TMP_REG_2__5)
U520_5= NAND(U493_5, CONTA_TMP_REG_0__5)
U521_5= NAND(CONTA_TMP_REG_1__5, U520_5)
U522_5= NAND(CONTA_TMP_REG_0__5, U443_5)
U523_5= NAND(TX_END_REG_5, ITFC_STATE_REG_1__5)
U524_5= NAND(TX_END_REG_5, ITFC_STATE_REG_0__5)
U525_5= NAND(ITFC_STATE_REG_1__5, U524_5)
U526_5= NAND(SHOT_REG_5, U425_5)
U527_5= NOT(U465_5)
U528_5= NAND(U595_5, U594_5, U474_5)
U529_5= NAND(NEXT_BIT_REG_1__5, U423_5)
U530_5= OR(NEXT_BIT_REG_1__5, NEXT_BIT_REG_2__5)
U531_5= NAND(U530_5, U422_5)
U532_5= NAND(U447_5, U531_5)
U533_5= NAND(ADD_291_U21_5, U375_5)
U534_5= NAND(TX_CONTA_REG_9__5, U419_5)
U535_5= NAND(ADD_291_U22_5, U375_5)
U536_5= NAND(TX_CONTA_REG_8__5, U419_5)
U537_5= NAND(ADD_291_U23_5, U375_5)
U538_5= NAND(TX_CONTA_REG_7__5, U419_5)
U539_5= NAND(ADD_291_U24_5, U375_5)
U540_5= NAND(TX_CONTA_REG_6__5, U419_5)
U541_5= NAND(ADD_291_U25_5, U375_5)
U542_5= NAND(TX_CONTA_REG_5__5, U419_5)
U543_5= NAND(ADD_291_U26_5, U375_5)
U544_5= NAND(TX_CONTA_REG_4__5, U419_5)
U545_5= NAND(ADD_291_U27_5, U375_5)
U546_5= NAND(TX_CONTA_REG_3__5, U419_5)
U547_5= NAND(ADD_291_U28_5, U375_5)
U548_5= NAND(TX_CONTA_REG_2__5, U419_5)
U549_5= NAND(U378_5, OUT_REG_REG_6__5)
U550_5= NAND(U377_5, OUT_REG_REG_2__5)
U551_5= NAND(U473_5, U445_5)
U552_5= NAND(U471_5, OUT_REG_REG_4__5)
U553_5= NAND(NEXT_BIT_REG_3__5, OUT_REG_REG_0__5)
U554_5= NAND(U550_5, U549_5, U551_5, U553_5, U552_5)
U555_5= NAND(U378_5, OUT_REG_REG_7__5)
U556_5= NAND(U377_5, OUT_REG_REG_3__5)
U557_5= NAND(U471_5, OUT_REG_REG_5__5)
U558_5= NAND(NEXT_BIT_REG_3__5, OUT_REG_REG_1__5)
U559_5= NAND(U558_5, U557_5, U556_5, U555_5)
U560_5= NAND(CONFIRM_REG_5, U438_5)
U561_5= NAND(S1_REG_2__5, S1_REG_0__5)
U562_5= NAND(U431_5, U429_5)
U563_5= OR(EOC_5, S1_REG_1__5)
U564_5= NAND(U563_5, U562_5)
U565_5= NAND(U492_5, U429_5)
U566_5= NAND(SOC_REG_5, U434_5)
U567_5= NAND(ERROR_REG_5, U426_5)
U568_5= NAND(TRE_REG_5, LOAD_REG_5)
U569_5= NAND(U568_5, U567_5)
U570_5= NAND(SEND_REG_5, U508_5)
U571_5= NAND(U569_5, U432_5)
U572_5= NAND(ITFC_STATE_REG_1__5, U425_5)
U573_5= NAND(ITFC_STATE_REG_0__5, U523_5)
U574_5= NAND(OUT_REG_REG_7__5, U465_5)
U575_5= NAND(DATA_IN_7__5, U527_5)
U576_5= NAND(OUT_REG_REG_6__5, U465_5)
U577_5= NAND(DATA_IN_6__5, U527_5)
U578_5= NAND(OUT_REG_REG_5__5, U465_5)
U579_5= NAND(DATA_IN_5__5, U527_5)
U580_5= NAND(OUT_REG_REG_4__5, U465_5)
U581_5= NAND(DATA_IN_4__5, U527_5)
U582_5= NAND(OUT_REG_REG_3__5, U465_5)
U583_5= NAND(DATA_IN_3__5, U527_5)
U584_5= NAND(OUT_REG_REG_2__5, U465_5)
U585_5= NAND(DATA_IN_2__5, U527_5)
U586_5= NAND(OUT_REG_REG_1__5, U465_5)
U587_5= NAND(DATA_IN_1__5, U527_5)
U588_5= NAND(OUT_REG_REG_0__5, U465_5)
U589_5= NAND(DATA_IN_0__5, U527_5)
U590_5= NAND(NEXT_BIT_REG_3__5, U423_5)
U591_5= NAND(U377_5, U475_5)
U592_5= NAND(NEXT_BIT_REG_2__5, U423_5)
U593_5= NAND(U378_5, U475_5)
U594_5= NAND(NEXT_BIT_REG_0__5, U448_5)
U595_5= NAND(U424_5, U422_5)
U596_5= NAND(NEXT_BIT_REG_0__5, U421_5)
U597_5= NAND(U474_5, U532_5)
U598_5= NAND(NEXT_BIT_REG_0__5, U554_5)
U599_5= NAND(U559_5, U422_5)
U600_5= NAND(S2_REG_1__5, U560_5, U441_5)
U601_5= NAND(S2_REG_0__5, U436_5)
U602_5= NAND(S1_REG_2__5, U427_5)
U603_5= NAND(S1_REG_0__5, U564_5)
U604_5= NAND(EOC_5, S1_REG_2__5, U428_5)
U605_5= NAND(U429_5, U430_5, S1_REG_1__5)
GT_255_U7_5= AND(TX_CONTA_REG_3__5, GT_255_U9_5)
ADD_291_U5_5= NOT(TX_CONTA_REG_0__5)
ADD_291_U6_5= NOT(TX_CONTA_REG_1__5)
ADD_291_U7_5= NAND(TX_CONTA_REG_1__5, TX_CONTA_REG_0__5)
ADD_291_U8_5= NOT(TX_CONTA_REG_2__5)
ADD_291_U9_5= NAND(TX_CONTA_REG_2__5, ADD_291_U32_5)
ADD_291_U10_5= NOT(TX_CONTA_REG_3__5)
ADD_291_U11_5= NAND(TX_CONTA_REG_3__5, ADD_291_U33_5)
ADD_291_U12_5= NOT(TX_CONTA_REG_4__5)
ADD_291_U13_5= NAND(TX_CONTA_REG_4__5, ADD_291_U34_5)
ADD_291_U14_5= NOT(TX_CONTA_REG_5__5)
ADD_291_U15_5= NAND(TX_CONTA_REG_5__5, ADD_291_U35_5)
ADD_291_U16_5= NOT(TX_CONTA_REG_6__5)
ADD_291_U17_5= NAND(TX_CONTA_REG_6__5, ADD_291_U36_5)
ADD_291_U18_5= NOT(TX_CONTA_REG_7__5)
ADD_291_U19_5= NAND(TX_CONTA_REG_7__5, ADD_291_U37_5)
ADD_291_U20_5= NOT(TX_CONTA_REG_8__5)
ADD_291_U21_5= NAND(ADD_291_U41_5, ADD_291_U40_5)
ADD_291_U22_5= NAND(ADD_291_U43_5, ADD_291_U42_5)
ADD_291_U23_5= NAND(ADD_291_U45_5, ADD_291_U44_5)
ADD_291_U24_5= NAND(ADD_291_U47_5, ADD_291_U46_5)
ADD_291_U25_5= NAND(ADD_291_U49_5, ADD_291_U48_5)
ADD_291_U26_5= NAND(ADD_291_U51_5, ADD_291_U50_5)
ADD_291_U27_5= NAND(ADD_291_U53_5, ADD_291_U52_5)
ADD_291_U28_5= NAND(ADD_291_U55_5, ADD_291_U54_5)
ADD_291_U29_5= NAND(ADD_291_U57_5, ADD_291_U56_5)
ADD_291_U30_5= NOT(TX_CONTA_REG_9__5)
ADD_291_U31_5= NAND(TX_CONTA_REG_8__5, ADD_291_U38_5)
ADD_291_U32_5= NOT(ADD_291_U7_5)
ADD_291_U33_5= NOT(ADD_291_U9_5)
ADD_291_U34_5= NOT(ADD_291_U11_5)
ADD_291_U35_5= NOT(ADD_291_U13_5)
ADD_291_U36_5= NOT(ADD_291_U15_5)
ADD_291_U37_5= NOT(ADD_291_U17_5)
ADD_291_U38_5= NOT(ADD_291_U19_5)
ADD_291_U39_5= NOT(ADD_291_U31_5)
ADD_291_U40_5= NAND(TX_CONTA_REG_9__5, ADD_291_U31_5)
ADD_291_U41_5= NAND(ADD_291_U39_5, ADD_291_U30_5)
ADD_291_U42_5= NAND(TX_CONTA_REG_8__5, ADD_291_U19_5)
ADD_291_U43_5= NAND(ADD_291_U38_5, ADD_291_U20_5)
ADD_291_U44_5= NAND(TX_CONTA_REG_7__5, ADD_291_U17_5)
ADD_291_U45_5= NAND(ADD_291_U37_5, ADD_291_U18_5)
ADD_291_U46_5= NAND(TX_CONTA_REG_6__5, ADD_291_U15_5)
ADD_291_U47_5= NAND(ADD_291_U36_5, ADD_291_U16_5)
ADD_291_U48_5= NAND(TX_CONTA_REG_5__5, ADD_291_U13_5)
ADD_291_U49_5= NAND(ADD_291_U35_5, ADD_291_U14_5)
ADD_291_U50_5= NAND(TX_CONTA_REG_4__5, ADD_291_U11_5)
ADD_291_U51_5= NAND(ADD_291_U34_5, ADD_291_U12_5)
ADD_291_U52_5= NAND(TX_CONTA_REG_3__5, ADD_291_U9_5)
ADD_291_U53_5= NAND(ADD_291_U33_5, ADD_291_U10_5)
ADD_291_U54_5= NAND(TX_CONTA_REG_2__5, ADD_291_U7_5)
ADD_291_U55_5= NAND(ADD_291_U32_5, ADD_291_U8_5)
ADD_291_U56_5= NAND(TX_CONTA_REG_1__5, ADD_291_U5_5)
ADD_291_U57_5= NAND(TX_CONTA_REG_0__5, ADD_291_U6_5)
GT_255_U6_5= OR(TX_CONTA_REG_7__5, TX_CONTA_REG_9__5, TX_CONTA_REG_8__5, GT_255_U8_5)

CANALE_REG_3__7 = BUF(U416_6)
CANALE_REG_2__7 = BUF(U415_6)
CANALE_REG_1__7 = BUF(U414_6)
CANALE_REG_0__7 = BUF(U413_6)
CONTA_TMP_REG_3__7 = BUF(U417_6)
CONTA_TMP_REG_2__7 = BUF(U412_6)
CONTA_TMP_REG_1__7 = BUF(U411_6)
CONTA_TMP_REG_0__7 = BUF(U410_6)
ITFC_STATE_REG_1__7 = BUF(U452_6)
ITFC_STATE_REG_0__7 = BUF(U409_6)
OUT_REG_REG_7__7 = BUF(U453_6)
OUT_REG_REG_6__7 = BUF(U454_6)
OUT_REG_REG_5__7 = BUF(U455_6)
OUT_REG_REG_4__7 = BUF(U456_6)
OUT_REG_REG_3__7 = BUF(U457_6)
OUT_REG_REG_2__7 = BUF(U458_6)
OUT_REG_REG_1__7 = BUF(U459_6)
OUT_REG_REG_0__7 = BUF(U460_6)
NEXT_BIT_REG_3__7 = BUF(U461_6)
NEXT_BIT_REG_2__7 = BUF(U408_6)
NEXT_BIT_REG_1__7 = BUF(U407_6)
NEXT_BIT_REG_0__7 = BUF(U462_6)
TX_CONTA_REG_9__7 = BUF(U406_6)
TX_CONTA_REG_8__7 = BUF(U405_6)
TX_CONTA_REG_7__7 = BUF(U404_6)
TX_CONTA_REG_6__7 = BUF(U403_6)
TX_CONTA_REG_5__7 = BUF(U402_6)
TX_CONTA_REG_4__7 = BUF(U401_6)
TX_CONTA_REG_3__7 = BUF(U400_6)
TX_CONTA_REG_2__7 = BUF(U399_6)
TX_CONTA_REG_1__7 = BUF(U398_6)
TX_CONTA_REG_0__7 = BUF(U397_6)
LOAD_REG_7 = BUF(U396_6)
SEND_DATA_REG_7 = BUF(U395_6)
SEND_EN_REG_7 = BUF(U394_6)
MUX_EN_REG_7 = BUF(U393_6)
TRE_REG_7 = BUF(U392_6)
LOAD_DATO_REG_7 = BUF(U391_6)
SOC_REG_7 = BUF(U450_6)
SEND_REG_7 = BUF(U390_6)
MPX_REG_7 = BUF(U389_6)
CONFIRM_REG_7 = BUF(U388_6)
SHOT_REG_7 = BUF(U387_6)
ADD_MPX2_REG_7 = BUF(U386_6)
RDY_REG_7 = BUF(U385_6)
ERROR_REG_7 = BUF(U451_6)
S1_REG_2__7 = BUF(U383_6)
S1_REG_1__7 = BUF(U464_6)
S1_REG_0__7 = BUF(U384_6)
S2_REG_1__7 = BUF(U463_6)
S2_REG_0__7 = BUF(U382_6)
TX_END_REG_7 = BUF(U381_6)
DATA_OUT_REG_7 = BUF(U380_6)





GT_255_U10_6= OR(TX_CONTA_REG_4__6, GT_255_U7_6)
GT_255_U9_6= OR(TX_CONTA_REG_2__6, TX_CONTA_REG_0__6, TX_CONTA_REG_1__6)
GT_255_U8_6= AND(TX_CONTA_REG_5__6, TX_CONTA_REG_6__6, GT_255_U10_6)
U375_6= AND(SEND_EN_REG_6, U420_6)
U376_6= AND(U493_6, U509_6)
U377_6= AND(NEXT_BIT_REG_2__6, NEXT_BIT_REG_1__6)
U378_6= AND(NEXT_BIT_REG_1__6, U446_6)
U379_6= AND(CONTA_TMP_REG_1__6, CONTA_TMP_REG_0__6)
U380_6= NAND(U599_6, U598_6, U474_6)
U381_6= AND(U473_6, U445_6, U475_6)
U382_6= NAND(U439_6, U472_6)
U383_6= NAND(U434_6, U561_6)
U384_6= NAND(U605_6, U604_6, S1_REG_0__6)
U385_6= NAND(U472_6, U507_6)
U386_6= OR(U467_6, ADD_MPX2_REG_6)
U387_6= NAND(U505_6, U504_6)
U388_6= NAND(U502_6, U501_6)
U389_6= NAND(U466_6, U499_6)
U390_6= NAND(U497_6, U496_6)
U391_6= NAND(U489_6, U494_6)
U392_6= OR(TRE_REG_6, TX_END_REG_6, LOAD_REG_6)
U393_6= NAND(U491_6, U490_6)
U394_6= NAND(U488_6, U487_6)
U395_6= NAND(U486_6, U485_6)
U396_6= NAND(U482_6, U481_6)
U397_6= NAND(U479_6, U478_6)
U398_6= NAND(U477_6, U476_6)
U399_6= NAND(U548_6, U547_6)
U400_6= NAND(U546_6, U545_6)
U401_6= NAND(U544_6, U543_6)
U402_6= NAND(U542_6, U541_6)
U403_6= NAND(U540_6, U539_6)
U404_6= NAND(U538_6, U537_6)
U405_6= NAND(U536_6, U535_6)
U406_6= NAND(U534_6, U533_6)
U407_6= NAND(U529_6, U528_6)
U408_6= NAND(U593_6, U592_6, U448_6)
U409_6= NAND(U526_6, U525_6)
U410_6= NAND(U444_6, U522_6)
U411_6= NAND(U468_6, U521_6)
U412_6= NAND(U469_6, U519_6)
U413_6= NAND(U444_6, U516_6)
U414_6= NAND(U515_6, U468_6, U514_6)
U415_6= NAND(U512_6, U469_6, U513_6)
U416_6= NAND(U511_6, U510_6)
U417_6= AND(CONTA_TMP_REG_3__6, U517_6)
U418_6= NOT(CONTA_TMP_REG_0__6)
U419_6= NOT(SEND_EN_REG_6)
U420_6= NOT(GT_255_U6_6)
U421_6= NAND(GT_255_U6_6, SEND_EN_REG_6)
U422_6= NOT(NEXT_BIT_REG_0__6)
U423_6= NAND(NEXT_BIT_REG_0__6, U474_6)
U424_6= OR(NEXT_BIT_REG_3__6, NEXT_BIT_REG_2__6)
U425_6= NOT(ITFC_STATE_REG_0__6)
U426_6= NOT(LOAD_REG_6)
U427_6= NOT(S1_REG_0__6)
U428_6= NOT(S1_REG_1__6)
U429_6= NOT(S1_REG_2__6)
U430_6= NOT(RDY_REG_6)
U431_6= NAND(RDY_REG_6, S1_REG_1__6)
U432_6= NOT(SEND_REG_6)
U433_6= NOT(TRE_REG_6)
U434_6= NAND(S1_REG_1__6, U427_6)
U435_6= NOT(ITFC_STATE_REG_1__6)
U436_6= NOT(S2_REG_1__6)
U437_6= NOT(CONFIRM_REG_6)
U438_6= NOT(MPX_REG_6)
U439_6= NAND(S2_REG_1__6, U441_6, CONFIRM_REG_6)
U440_6= NOT(TX_END_REG_6)
U441_6= NOT(S2_REG_0__6)
U442_6= NOT(CONTA_TMP_REG_1__6)
U443_6= NAND(U492_6, S1_REG_2__6)
U444_6= NAND(U376_6, U418_6)
U445_6= NOT(NEXT_BIT_REG_1__6)
U446_6= NOT(NEXT_BIT_REG_2__6)
U447_6= NOT(NEXT_BIT_REG_3__6)
U448_6= NAND(NEXT_BIT_REG_2__6, U445_6)
U449_6= NOT(EOC_6)
U450_6= NAND(U566_6, U565_6)
U451_6= NAND(U571_6, U570_6)
U452_6= NAND(U573_6, U572_6)
U453_6= NAND(U575_6, U574_6)
U454_6= NAND(U577_6, U576_6)
U455_6= NAND(U579_6, U578_6)
U456_6= NAND(U581_6, U580_6)
U457_6= NAND(U583_6, U582_6)
U458_6= NAND(U585_6, U584_6)
U459_6= NAND(U587_6, U586_6)
U460_6= NAND(U589_6, U588_6)
U461_6= NAND(U591_6, U590_6)
U462_6= NAND(U597_6, U596_6)
U463_6= NAND(U601_6, U600_6)
U464_6= NAND(U603_6, U602_6)
U465_6= NAND(LOAD_REG_6, U433_6)
U466_6= NAND(U498_6, U438_6)
U467_6= NOT(U466_6)
U468_6= NAND(CONTA_TMP_REG_0__6, U442_6, U376_6)
U469_6= NAND(U376_6, U379_6)
U470_6= NOT(U444_6)
U471_6= NOT(U448_6)
U472_6= NAND(U441_6, U436_6, SEND_DATA_REG_6)
U473_6= NOT(U424_6)
U474_6= NOT(U421_6)
U475_6= NOT(U423_6)
U476_6= NAND(ADD_291_U29_6, U375_6)
U477_6= NAND(TX_CONTA_REG_1__6, U419_6)
U478_6= NAND(ADD_291_U5_6, U375_6)
U479_6= NAND(TX_CONTA_REG_0__6, U419_6)
U480_6= NAND(ITFC_STATE_REG_0__6, U435_6)
U481_6= NAND(U425_6, U435_6, SHOT_REG_6)
U482_6= NAND(LOAD_REG_6, U480_6)
U483_6= NOT(U431_6)
U484_6= NAND(U483_6, S1_REG_0__6)
U485_6= NAND(S1_REG_1__6, S1_REG_0__6, S1_REG_2__6)
U486_6= NAND(SEND_DATA_REG_6, U484_6)
U487_6= NAND(TRE_REG_6, SEND_REG_6, DSR_6)
U488_6= NAND(SEND_EN_REG_6, U440_6)
U489_6= NAND(S1_REG_2__6, S1_REG_0__6, U428_6, U449_6)
U490_6= OR(S1_REG_2__6, S1_REG_1__6, S1_REG_0__6)
U491_6= NAND(MUX_EN_REG_6, U489_6)
U492_6= NOT(U434_6)
U493_6= NOT(U443_6)
U494_6= NAND(LOAD_DATO_REG_6, U443_6)
U495_6= NAND(ITFC_STATE_REG_1__6, U425_6)
U496_6= NAND(SEND_REG_6, U495_6)
U497_6= NAND(ITFC_STATE_REG_0__6, U435_6)
U498_6= NOT(U439_6)
U499_6= NAND(MPX_REG_6, U439_6)
U500_6= OR(ITFC_STATE_REG_0__6, ITFC_STATE_REG_1__6)
U501_6= NAND(ITFC_STATE_REG_1__6, ITFC_STATE_REG_0__6, TX_END_REG_6)
U502_6= NAND(CONFIRM_REG_6, U500_6)
U503_6= NAND(U441_6, U437_6, S2_REG_1__6)
U504_6= NAND(SHOT_REG_6, U503_6)
U505_6= NAND(S2_REG_0__6, U436_6)
U506_6= NAND(U498_6, MPX_REG_6)
U507_6= NAND(RDY_REG_6, U506_6)
U508_6= NAND(DSR_6, TRE_REG_6)
U509_6= NAND(U379_6, CONTA_TMP_REG_2__6)
U510_6= NAND(CONTA_TMP_REG_3__6, U376_6)
U511_6= NAND(CANALE_REG_3__6, U443_6)
U512_6= NAND(U376_6, CONTA_TMP_REG_2__6)
U513_6= NAND(CANALE_REG_2__6, U443_6)
U514_6= NAND(U470_6, CONTA_TMP_REG_1__6)
U515_6= NAND(CANALE_REG_1__6, U443_6)
U516_6= NAND(CANALE_REG_0__6, U443_6)
U517_6= NAND(U379_6, CONTA_TMP_REG_2__6, U493_6)
U518_6= NAND(U493_6, U379_6)
U519_6= NAND(U518_6, CONTA_TMP_REG_2__6)
U520_6= NAND(U493_6, CONTA_TMP_REG_0__6)
U521_6= NAND(CONTA_TMP_REG_1__6, U520_6)
U522_6= NAND(CONTA_TMP_REG_0__6, U443_6)
U523_6= NAND(TX_END_REG_6, ITFC_STATE_REG_1__6)
U524_6= NAND(TX_END_REG_6, ITFC_STATE_REG_0__6)
U525_6= NAND(ITFC_STATE_REG_1__6, U524_6)
U526_6= NAND(SHOT_REG_6, U425_6)
U527_6= NOT(U465_6)
U528_6= NAND(U595_6, U594_6, U474_6)
U529_6= NAND(NEXT_BIT_REG_1__6, U423_6)
U530_6= OR(NEXT_BIT_REG_1__6, NEXT_BIT_REG_2__6)
U531_6= NAND(U530_6, U422_6)
U532_6= NAND(U447_6, U531_6)
U533_6= NAND(ADD_291_U21_6, U375_6)
U534_6= NAND(TX_CONTA_REG_9__6, U419_6)
U535_6= NAND(ADD_291_U22_6, U375_6)
U536_6= NAND(TX_CONTA_REG_8__6, U419_6)
U537_6= NAND(ADD_291_U23_6, U375_6)
U538_6= NAND(TX_CONTA_REG_7__6, U419_6)
U539_6= NAND(ADD_291_U24_6, U375_6)
U540_6= NAND(TX_CONTA_REG_6__6, U419_6)
U541_6= NAND(ADD_291_U25_6, U375_6)
U542_6= NAND(TX_CONTA_REG_5__6, U419_6)
U543_6= NAND(ADD_291_U26_6, U375_6)
U544_6= NAND(TX_CONTA_REG_4__6, U419_6)
U545_6= NAND(ADD_291_U27_6, U375_6)
U546_6= NAND(TX_CONTA_REG_3__6, U419_6)
U547_6= NAND(ADD_291_U28_6, U375_6)
U548_6= NAND(TX_CONTA_REG_2__6, U419_6)
U549_6= NAND(U378_6, OUT_REG_REG_6__6)
U550_6= NAND(U377_6, OUT_REG_REG_2__6)
U551_6= NAND(U473_6, U445_6)
U552_6= NAND(U471_6, OUT_REG_REG_4__6)
U553_6= NAND(NEXT_BIT_REG_3__6, OUT_REG_REG_0__6)
U554_6= NAND(U550_6, U549_6, U551_6, U553_6, U552_6)
U555_6= NAND(U378_6, OUT_REG_REG_7__6)
U556_6= NAND(U377_6, OUT_REG_REG_3__6)
U557_6= NAND(U471_6, OUT_REG_REG_5__6)
U558_6= NAND(NEXT_BIT_REG_3__6, OUT_REG_REG_1__6)
U559_6= NAND(U558_6, U557_6, U556_6, U555_6)
U560_6= NAND(CONFIRM_REG_6, U438_6)
U561_6= NAND(S1_REG_2__6, S1_REG_0__6)
U562_6= NAND(U431_6, U429_6)
U563_6= OR(EOC_6, S1_REG_1__6)
U564_6= NAND(U563_6, U562_6)
U565_6= NAND(U492_6, U429_6)
U566_6= NAND(SOC_REG_6, U434_6)
U567_6= NAND(ERROR_REG_6, U426_6)
U568_6= NAND(TRE_REG_6, LOAD_REG_6)
U569_6= NAND(U568_6, U567_6)
U570_6= NAND(SEND_REG_6, U508_6)
U571_6= NAND(U569_6, U432_6)
U572_6= NAND(ITFC_STATE_REG_1__6, U425_6)
U573_6= NAND(ITFC_STATE_REG_0__6, U523_6)
U574_6= NAND(OUT_REG_REG_7__6, U465_6)
U575_6= NAND(DATA_IN_7__6, U527_6)
U576_6= NAND(OUT_REG_REG_6__6, U465_6)
U577_6= NAND(DATA_IN_6__6, U527_6)
U578_6= NAND(OUT_REG_REG_5__6, U465_6)
U579_6= NAND(DATA_IN_5__6, U527_6)
U580_6= NAND(OUT_REG_REG_4__6, U465_6)
U581_6= NAND(DATA_IN_4__6, U527_6)
U582_6= NAND(OUT_REG_REG_3__6, U465_6)
U583_6= NAND(DATA_IN_3__6, U527_6)
U584_6= NAND(OUT_REG_REG_2__6, U465_6)
U585_6= NAND(DATA_IN_2__6, U527_6)
U586_6= NAND(OUT_REG_REG_1__6, U465_6)
U587_6= NAND(DATA_IN_1__6, U527_6)
U588_6= NAND(OUT_REG_REG_0__6, U465_6)
U589_6= NAND(DATA_IN_0__6, U527_6)
U590_6= NAND(NEXT_BIT_REG_3__6, U423_6)
U591_6= NAND(U377_6, U475_6)
U592_6= NAND(NEXT_BIT_REG_2__6, U423_6)
U593_6= NAND(U378_6, U475_6)
U594_6= NAND(NEXT_BIT_REG_0__6, U448_6)
U595_6= NAND(U424_6, U422_6)
U596_6= NAND(NEXT_BIT_REG_0__6, U421_6)
U597_6= NAND(U474_6, U532_6)
U598_6= NAND(NEXT_BIT_REG_0__6, U554_6)
U599_6= NAND(U559_6, U422_6)
U600_6= NAND(S2_REG_1__6, U560_6, U441_6)
U601_6= NAND(S2_REG_0__6, U436_6)
U602_6= NAND(S1_REG_2__6, U427_6)
U603_6= NAND(S1_REG_0__6, U564_6)
U604_6= NAND(EOC_6, S1_REG_2__6, U428_6)
U605_6= NAND(U429_6, U430_6, S1_REG_1__6)
GT_255_U7_6= AND(TX_CONTA_REG_3__6, GT_255_U9_6)
ADD_291_U5_6= NOT(TX_CONTA_REG_0__6)
ADD_291_U6_6= NOT(TX_CONTA_REG_1__6)
ADD_291_U7_6= NAND(TX_CONTA_REG_1__6, TX_CONTA_REG_0__6)
ADD_291_U8_6= NOT(TX_CONTA_REG_2__6)
ADD_291_U9_6= NAND(TX_CONTA_REG_2__6, ADD_291_U32_6)
ADD_291_U10_6= NOT(TX_CONTA_REG_3__6)
ADD_291_U11_6= NAND(TX_CONTA_REG_3__6, ADD_291_U33_6)
ADD_291_U12_6= NOT(TX_CONTA_REG_4__6)
ADD_291_U13_6= NAND(TX_CONTA_REG_4__6, ADD_291_U34_6)
ADD_291_U14_6= NOT(TX_CONTA_REG_5__6)
ADD_291_U15_6= NAND(TX_CONTA_REG_5__6, ADD_291_U35_6)
ADD_291_U16_6= NOT(TX_CONTA_REG_6__6)
ADD_291_U17_6= NAND(TX_CONTA_REG_6__6, ADD_291_U36_6)
ADD_291_U18_6= NOT(TX_CONTA_REG_7__6)
ADD_291_U19_6= NAND(TX_CONTA_REG_7__6, ADD_291_U37_6)
ADD_291_U20_6= NOT(TX_CONTA_REG_8__6)
ADD_291_U21_6= NAND(ADD_291_U41_6, ADD_291_U40_6)
ADD_291_U22_6= NAND(ADD_291_U43_6, ADD_291_U42_6)
ADD_291_U23_6= NAND(ADD_291_U45_6, ADD_291_U44_6)
ADD_291_U24_6= NAND(ADD_291_U47_6, ADD_291_U46_6)
ADD_291_U25_6= NAND(ADD_291_U49_6, ADD_291_U48_6)
ADD_291_U26_6= NAND(ADD_291_U51_6, ADD_291_U50_6)
ADD_291_U27_6= NAND(ADD_291_U53_6, ADD_291_U52_6)
ADD_291_U28_6= NAND(ADD_291_U55_6, ADD_291_U54_6)
ADD_291_U29_6= NAND(ADD_291_U57_6, ADD_291_U56_6)
ADD_291_U30_6= NOT(TX_CONTA_REG_9__6)
ADD_291_U31_6= NAND(TX_CONTA_REG_8__6, ADD_291_U38_6)
ADD_291_U32_6= NOT(ADD_291_U7_6)
ADD_291_U33_6= NOT(ADD_291_U9_6)
ADD_291_U34_6= NOT(ADD_291_U11_6)
ADD_291_U35_6= NOT(ADD_291_U13_6)
ADD_291_U36_6= NOT(ADD_291_U15_6)
ADD_291_U37_6= NOT(ADD_291_U17_6)
ADD_291_U38_6= NOT(ADD_291_U19_6)
ADD_291_U39_6= NOT(ADD_291_U31_6)
ADD_291_U40_6= NAND(TX_CONTA_REG_9__6, ADD_291_U31_6)
ADD_291_U41_6= NAND(ADD_291_U39_6, ADD_291_U30_6)
ADD_291_U42_6= NAND(TX_CONTA_REG_8__6, ADD_291_U19_6)
ADD_291_U43_6= NAND(ADD_291_U38_6, ADD_291_U20_6)
ADD_291_U44_6= NAND(TX_CONTA_REG_7__6, ADD_291_U17_6)
ADD_291_U45_6= NAND(ADD_291_U37_6, ADD_291_U18_6)
ADD_291_U46_6= NAND(TX_CONTA_REG_6__6, ADD_291_U15_6)
ADD_291_U47_6= NAND(ADD_291_U36_6, ADD_291_U16_6)
ADD_291_U48_6= NAND(TX_CONTA_REG_5__6, ADD_291_U13_6)
ADD_291_U49_6= NAND(ADD_291_U35_6, ADD_291_U14_6)
ADD_291_U50_6= NAND(TX_CONTA_REG_4__6, ADD_291_U11_6)
ADD_291_U51_6= NAND(ADD_291_U34_6, ADD_291_U12_6)
ADD_291_U52_6= NAND(TX_CONTA_REG_3__6, ADD_291_U9_6)
ADD_291_U53_6= NAND(ADD_291_U33_6, ADD_291_U10_6)
ADD_291_U54_6= NAND(TX_CONTA_REG_2__6, ADD_291_U7_6)
ADD_291_U55_6= NAND(ADD_291_U32_6, ADD_291_U8_6)
ADD_291_U56_6= NAND(TX_CONTA_REG_1__6, ADD_291_U5_6)
ADD_291_U57_6= NAND(TX_CONTA_REG_0__6, ADD_291_U6_6)
GT_255_U6_6= OR(TX_CONTA_REG_7__6, TX_CONTA_REG_9__6, TX_CONTA_REG_8__6, GT_255_U8_6)

CANALE_REG_3__8 = BUF(U416_7)
CANALE_REG_2__8 = BUF(U415_7)
CANALE_REG_1__8 = BUF(U414_7)
CANALE_REG_0__8 = BUF(U413_7)
CONTA_TMP_REG_3__8 = BUF(U417_7)
CONTA_TMP_REG_2__8 = BUF(U412_7)
CONTA_TMP_REG_1__8 = BUF(U411_7)
CONTA_TMP_REG_0__8 = BUF(U410_7)
ITFC_STATE_REG_1__8 = BUF(U452_7)
ITFC_STATE_REG_0__8 = BUF(U409_7)
OUT_REG_REG_7__8 = BUF(U453_7)
OUT_REG_REG_6__8 = BUF(U454_7)
OUT_REG_REG_5__8 = BUF(U455_7)
OUT_REG_REG_4__8 = BUF(U456_7)
OUT_REG_REG_3__8 = BUF(U457_7)
OUT_REG_REG_2__8 = BUF(U458_7)
OUT_REG_REG_1__8 = BUF(U459_7)
OUT_REG_REG_0__8 = BUF(U460_7)
NEXT_BIT_REG_3__8 = BUF(U461_7)
NEXT_BIT_REG_2__8 = BUF(U408_7)
NEXT_BIT_REG_1__8 = BUF(U407_7)
NEXT_BIT_REG_0__8 = BUF(U462_7)
TX_CONTA_REG_9__8 = BUF(U406_7)
TX_CONTA_REG_8__8 = BUF(U405_7)
TX_CONTA_REG_7__8 = BUF(U404_7)
TX_CONTA_REG_6__8 = BUF(U403_7)
TX_CONTA_REG_5__8 = BUF(U402_7)
TX_CONTA_REG_4__8 = BUF(U401_7)
TX_CONTA_REG_3__8 = BUF(U400_7)
TX_CONTA_REG_2__8 = BUF(U399_7)
TX_CONTA_REG_1__8 = BUF(U398_7)
TX_CONTA_REG_0__8 = BUF(U397_7)
LOAD_REG_8 = BUF(U396_7)
SEND_DATA_REG_8 = BUF(U395_7)
SEND_EN_REG_8 = BUF(U394_7)
MUX_EN_REG_8 = BUF(U393_7)
TRE_REG_8 = BUF(U392_7)
LOAD_DATO_REG_8 = BUF(U391_7)
SOC_REG_8 = BUF(U450_7)
SEND_REG_8 = BUF(U390_7)
MPX_REG_8 = BUF(U389_7)
CONFIRM_REG_8 = BUF(U388_7)
SHOT_REG_8 = BUF(U387_7)
ADD_MPX2_REG_8 = BUF(U386_7)
RDY_REG_8 = BUF(U385_7)
ERROR_REG_8 = BUF(U451_7)
S1_REG_2__8 = BUF(U383_7)
S1_REG_1__8 = BUF(U464_7)
S1_REG_0__8 = BUF(U384_7)
S2_REG_1__8 = BUF(U463_7)
S2_REG_0__8 = BUF(U382_7)
TX_END_REG_8 = BUF(U381_7)
DATA_OUT_REG_8 = BUF(U380_7)





GT_255_U10_7= OR(TX_CONTA_REG_4__7, GT_255_U7_7)
GT_255_U9_7= OR(TX_CONTA_REG_2__7, TX_CONTA_REG_0__7, TX_CONTA_REG_1__7)
GT_255_U8_7= AND(TX_CONTA_REG_5__7, TX_CONTA_REG_6__7, GT_255_U10_7)
U375_7= AND(SEND_EN_REG_7, U420_7)
U376_7= AND(U493_7, U509_7)
U377_7= AND(NEXT_BIT_REG_2__7, NEXT_BIT_REG_1__7)
U378_7= AND(NEXT_BIT_REG_1__7, U446_7)
U379_7= AND(CONTA_TMP_REG_1__7, CONTA_TMP_REG_0__7)
U380_7= NAND(U599_7, U598_7, U474_7)
U381_7= AND(U473_7, U445_7, U475_7)
U382_7= NAND(U439_7, U472_7)
U383_7= NAND(U434_7, U561_7)
U384_7= NAND(U605_7, U604_7, S1_REG_0__7)
U385_7= NAND(U472_7, U507_7)
U386_7= OR(U467_7, ADD_MPX2_REG_7)
U387_7= NAND(U505_7, U504_7)
U388_7= NAND(U502_7, U501_7)
U389_7= NAND(U466_7, U499_7)
U390_7= NAND(U497_7, U496_7)
U391_7= NAND(U489_7, U494_7)
U392_7= OR(TRE_REG_7, TX_END_REG_7, LOAD_REG_7)
U393_7= NAND(U491_7, U490_7)
U394_7= NAND(U488_7, U487_7)
U395_7= NAND(U486_7, U485_7)
U396_7= NAND(U482_7, U481_7)
U397_7= NAND(U479_7, U478_7)
U398_7= NAND(U477_7, U476_7)
U399_7= NAND(U548_7, U547_7)
U400_7= NAND(U546_7, U545_7)
U401_7= NAND(U544_7, U543_7)
U402_7= NAND(U542_7, U541_7)
U403_7= NAND(U540_7, U539_7)
U404_7= NAND(U538_7, U537_7)
U405_7= NAND(U536_7, U535_7)
U406_7= NAND(U534_7, U533_7)
U407_7= NAND(U529_7, U528_7)
U408_7= NAND(U593_7, U592_7, U448_7)
U409_7= NAND(U526_7, U525_7)
U410_7= NAND(U444_7, U522_7)
U411_7= NAND(U468_7, U521_7)
U412_7= NAND(U469_7, U519_7)
U413_7= NAND(U444_7, U516_7)
U414_7= NAND(U515_7, U468_7, U514_7)
U415_7= NAND(U512_7, U469_7, U513_7)
U416_7= NAND(U511_7, U510_7)
U417_7= AND(CONTA_TMP_REG_3__7, U517_7)
U418_7= NOT(CONTA_TMP_REG_0__7)
U419_7= NOT(SEND_EN_REG_7)
U420_7= NOT(GT_255_U6_7)
U421_7= NAND(GT_255_U6_7, SEND_EN_REG_7)
U422_7= NOT(NEXT_BIT_REG_0__7)
U423_7= NAND(NEXT_BIT_REG_0__7, U474_7)
U424_7= OR(NEXT_BIT_REG_3__7, NEXT_BIT_REG_2__7)
U425_7= NOT(ITFC_STATE_REG_0__7)
U426_7= NOT(LOAD_REG_7)
U427_7= NOT(S1_REG_0__7)
U428_7= NOT(S1_REG_1__7)
U429_7= NOT(S1_REG_2__7)
U430_7= NOT(RDY_REG_7)
U431_7= NAND(RDY_REG_7, S1_REG_1__7)
U432_7= NOT(SEND_REG_7)
U433_7= NOT(TRE_REG_7)
U434_7= NAND(S1_REG_1__7, U427_7)
U435_7= NOT(ITFC_STATE_REG_1__7)
U436_7= NOT(S2_REG_1__7)
U437_7= NOT(CONFIRM_REG_7)
U438_7= NOT(MPX_REG_7)
U439_7= NAND(S2_REG_1__7, U441_7, CONFIRM_REG_7)
U440_7= NOT(TX_END_REG_7)
U441_7= NOT(S2_REG_0__7)
U442_7= NOT(CONTA_TMP_REG_1__7)
U443_7= NAND(U492_7, S1_REG_2__7)
U444_7= NAND(U376_7, U418_7)
U445_7= NOT(NEXT_BIT_REG_1__7)
U446_7= NOT(NEXT_BIT_REG_2__7)
U447_7= NOT(NEXT_BIT_REG_3__7)
U448_7= NAND(NEXT_BIT_REG_2__7, U445_7)
U449_7= NOT(EOC_7)
U450_7= NAND(U566_7, U565_7)
U451_7= NAND(U571_7, U570_7)
U452_7= NAND(U573_7, U572_7)
U453_7= NAND(U575_7, U574_7)
U454_7= NAND(U577_7, U576_7)
U455_7= NAND(U579_7, U578_7)
U456_7= NAND(U581_7, U580_7)
U457_7= NAND(U583_7, U582_7)
U458_7= NAND(U585_7, U584_7)
U459_7= NAND(U587_7, U586_7)
U460_7= NAND(U589_7, U588_7)
U461_7= NAND(U591_7, U590_7)
U462_7= NAND(U597_7, U596_7)
U463_7= NAND(U601_7, U600_7)
U464_7= NAND(U603_7, U602_7)
U465_7= NAND(LOAD_REG_7, U433_7)
U466_7= NAND(U498_7, U438_7)
U467_7= NOT(U466_7)
U468_7= NAND(CONTA_TMP_REG_0__7, U442_7, U376_7)
U469_7= NAND(U376_7, U379_7)
U470_7= NOT(U444_7)
U471_7= NOT(U448_7)
U472_7= NAND(U441_7, U436_7, SEND_DATA_REG_7)
U473_7= NOT(U424_7)
U474_7= NOT(U421_7)
U475_7= NOT(U423_7)
U476_7= NAND(ADD_291_U29_7, U375_7)
U477_7= NAND(TX_CONTA_REG_1__7, U419_7)
U478_7= NAND(ADD_291_U5_7, U375_7)
U479_7= NAND(TX_CONTA_REG_0__7, U419_7)
U480_7= NAND(ITFC_STATE_REG_0__7, U435_7)
U481_7= NAND(U425_7, U435_7, SHOT_REG_7)
U482_7= NAND(LOAD_REG_7, U480_7)
U483_7= NOT(U431_7)
U484_7= NAND(U483_7, S1_REG_0__7)
U485_7= NAND(S1_REG_1__7, S1_REG_0__7, S1_REG_2__7)
U486_7= NAND(SEND_DATA_REG_7, U484_7)
U487_7= NAND(TRE_REG_7, SEND_REG_7, DSR_7)
U488_7= NAND(SEND_EN_REG_7, U440_7)
U489_7= NAND(S1_REG_2__7, S1_REG_0__7, U428_7, U449_7)
U490_7= OR(S1_REG_2__7, S1_REG_1__7, S1_REG_0__7)
U491_7= NAND(MUX_EN_REG_7, U489_7)
U492_7= NOT(U434_7)
U493_7= NOT(U443_7)
U494_7= NAND(LOAD_DATO_REG_7, U443_7)
U495_7= NAND(ITFC_STATE_REG_1__7, U425_7)
U496_7= NAND(SEND_REG_7, U495_7)
U497_7= NAND(ITFC_STATE_REG_0__7, U435_7)
U498_7= NOT(U439_7)
U499_7= NAND(MPX_REG_7, U439_7)
U500_7= OR(ITFC_STATE_REG_0__7, ITFC_STATE_REG_1__7)
U501_7= NAND(ITFC_STATE_REG_1__7, ITFC_STATE_REG_0__7, TX_END_REG_7)
U502_7= NAND(CONFIRM_REG_7, U500_7)
U503_7= NAND(U441_7, U437_7, S2_REG_1__7)
U504_7= NAND(SHOT_REG_7, U503_7)
U505_7= NAND(S2_REG_0__7, U436_7)
U506_7= NAND(U498_7, MPX_REG_7)
U507_7= NAND(RDY_REG_7, U506_7)
U508_7= NAND(DSR_7, TRE_REG_7)
U509_7= NAND(U379_7, CONTA_TMP_REG_2__7)
U510_7= NAND(CONTA_TMP_REG_3__7, U376_7)
U511_7= NAND(CANALE_REG_3__7, U443_7)
U512_7= NAND(U376_7, CONTA_TMP_REG_2__7)
U513_7= NAND(CANALE_REG_2__7, U443_7)
U514_7= NAND(U470_7, CONTA_TMP_REG_1__7)
U515_7= NAND(CANALE_REG_1__7, U443_7)
U516_7= NAND(CANALE_REG_0__7, U443_7)
U517_7= NAND(U379_7, CONTA_TMP_REG_2__7, U493_7)
U518_7= NAND(U493_7, U379_7)
U519_7= NAND(U518_7, CONTA_TMP_REG_2__7)
U520_7= NAND(U493_7, CONTA_TMP_REG_0__7)
U521_7= NAND(CONTA_TMP_REG_1__7, U520_7)
U522_7= NAND(CONTA_TMP_REG_0__7, U443_7)
U523_7= NAND(TX_END_REG_7, ITFC_STATE_REG_1__7)
U524_7= NAND(TX_END_REG_7, ITFC_STATE_REG_0__7)
U525_7= NAND(ITFC_STATE_REG_1__7, U524_7)
U526_7= NAND(SHOT_REG_7, U425_7)
U527_7= NOT(U465_7)
U528_7= NAND(U595_7, U594_7, U474_7)
U529_7= NAND(NEXT_BIT_REG_1__7, U423_7)
U530_7= OR(NEXT_BIT_REG_1__7, NEXT_BIT_REG_2__7)
U531_7= NAND(U530_7, U422_7)
U532_7= NAND(U447_7, U531_7)
U533_7= NAND(ADD_291_U21_7, U375_7)
U534_7= NAND(TX_CONTA_REG_9__7, U419_7)
U535_7= NAND(ADD_291_U22_7, U375_7)
U536_7= NAND(TX_CONTA_REG_8__7, U419_7)
U537_7= NAND(ADD_291_U23_7, U375_7)
U538_7= NAND(TX_CONTA_REG_7__7, U419_7)
U539_7= NAND(ADD_291_U24_7, U375_7)
U540_7= NAND(TX_CONTA_REG_6__7, U419_7)
U541_7= NAND(ADD_291_U25_7, U375_7)
U542_7= NAND(TX_CONTA_REG_5__7, U419_7)
U543_7= NAND(ADD_291_U26_7, U375_7)
U544_7= NAND(TX_CONTA_REG_4__7, U419_7)
U545_7= NAND(ADD_291_U27_7, U375_7)
U546_7= NAND(TX_CONTA_REG_3__7, U419_7)
U547_7= NAND(ADD_291_U28_7, U375_7)
U548_7= NAND(TX_CONTA_REG_2__7, U419_7)
U549_7= NAND(U378_7, OUT_REG_REG_6__7)
U550_7= NAND(U377_7, OUT_REG_REG_2__7)
U551_7= NAND(U473_7, U445_7)
U552_7= NAND(U471_7, OUT_REG_REG_4__7)
U553_7= NAND(NEXT_BIT_REG_3__7, OUT_REG_REG_0__7)
U554_7= NAND(U550_7, U549_7, U551_7, U553_7, U552_7)
U555_7= NAND(U378_7, OUT_REG_REG_7__7)
U556_7= NAND(U377_7, OUT_REG_REG_3__7)
U557_7= NAND(U471_7, OUT_REG_REG_5__7)
U558_7= NAND(NEXT_BIT_REG_3__7, OUT_REG_REG_1__7)
U559_7= NAND(U558_7, U557_7, U556_7, U555_7)
U560_7= NAND(CONFIRM_REG_7, U438_7)
U561_7= NAND(S1_REG_2__7, S1_REG_0__7)
U562_7= NAND(U431_7, U429_7)
U563_7= OR(EOC_7, S1_REG_1__7)
U564_7= NAND(U563_7, U562_7)
U565_7= NAND(U492_7, U429_7)
U566_7= NAND(SOC_REG_7, U434_7)
U567_7= NAND(ERROR_REG_7, U426_7)
U568_7= NAND(TRE_REG_7, LOAD_REG_7)
U569_7= NAND(U568_7, U567_7)
U570_7= NAND(SEND_REG_7, U508_7)
U571_7= NAND(U569_7, U432_7)
U572_7= NAND(ITFC_STATE_REG_1__7, U425_7)
U573_7= NAND(ITFC_STATE_REG_0__7, U523_7)
U574_7= NAND(OUT_REG_REG_7__7, U465_7)
U575_7= NAND(DATA_IN_7__7, U527_7)
U576_7= NAND(OUT_REG_REG_6__7, U465_7)
U577_7= NAND(DATA_IN_6__7, U527_7)
U578_7= NAND(OUT_REG_REG_5__7, U465_7)
U579_7= NAND(DATA_IN_5__7, U527_7)
U580_7= NAND(OUT_REG_REG_4__7, U465_7)
U581_7= NAND(DATA_IN_4__7, U527_7)
U582_7= NAND(OUT_REG_REG_3__7, U465_7)
U583_7= NAND(DATA_IN_3__7, U527_7)
U584_7= NAND(OUT_REG_REG_2__7, U465_7)
U585_7= NAND(DATA_IN_2__7, U527_7)
U586_7= NAND(OUT_REG_REG_1__7, U465_7)
U587_7= NAND(DATA_IN_1__7, U527_7)
U588_7= NAND(OUT_REG_REG_0__7, U465_7)
U589_7= NAND(DATA_IN_0__7, U527_7)
U590_7= NAND(NEXT_BIT_REG_3__7, U423_7)
U591_7= NAND(U377_7, U475_7)
U592_7= NAND(NEXT_BIT_REG_2__7, U423_7)
U593_7= NAND(U378_7, U475_7)
U594_7= NAND(NEXT_BIT_REG_0__7, U448_7)
U595_7= NAND(U424_7, U422_7)
U596_7= NAND(NEXT_BIT_REG_0__7, U421_7)
U597_7= NAND(U474_7, U532_7)
U598_7= NAND(NEXT_BIT_REG_0__7, U554_7)
U599_7= NAND(U559_7, U422_7)
U600_7= NAND(S2_REG_1__7, U560_7, U441_7)
U601_7= NAND(S2_REG_0__7, U436_7)
U602_7= NAND(S1_REG_2__7, U427_7)
U603_7= NAND(S1_REG_0__7, U564_7)
U604_7= NAND(EOC_7, S1_REG_2__7, U428_7)
U605_7= NAND(U429_7, U430_7, S1_REG_1__7)
GT_255_U7_7= AND(TX_CONTA_REG_3__7, GT_255_U9_7)
ADD_291_U5_7= NOT(TX_CONTA_REG_0__7)
ADD_291_U6_7= NOT(TX_CONTA_REG_1__7)
ADD_291_U7_7= NAND(TX_CONTA_REG_1__7, TX_CONTA_REG_0__7)
ADD_291_U8_7= NOT(TX_CONTA_REG_2__7)
ADD_291_U9_7= NAND(TX_CONTA_REG_2__7, ADD_291_U32_7)
ADD_291_U10_7= NOT(TX_CONTA_REG_3__7)
ADD_291_U11_7= NAND(TX_CONTA_REG_3__7, ADD_291_U33_7)
ADD_291_U12_7= NOT(TX_CONTA_REG_4__7)
ADD_291_U13_7= NAND(TX_CONTA_REG_4__7, ADD_291_U34_7)
ADD_291_U14_7= NOT(TX_CONTA_REG_5__7)
ADD_291_U15_7= NAND(TX_CONTA_REG_5__7, ADD_291_U35_7)
ADD_291_U16_7= NOT(TX_CONTA_REG_6__7)
ADD_291_U17_7= NAND(TX_CONTA_REG_6__7, ADD_291_U36_7)
ADD_291_U18_7= NOT(TX_CONTA_REG_7__7)
ADD_291_U19_7= NAND(TX_CONTA_REG_7__7, ADD_291_U37_7)
ADD_291_U20_7= NOT(TX_CONTA_REG_8__7)
ADD_291_U21_7= NAND(ADD_291_U41_7, ADD_291_U40_7)
ADD_291_U22_7= NAND(ADD_291_U43_7, ADD_291_U42_7)
ADD_291_U23_7= NAND(ADD_291_U45_7, ADD_291_U44_7)
ADD_291_U24_7= NAND(ADD_291_U47_7, ADD_291_U46_7)
ADD_291_U25_7= NAND(ADD_291_U49_7, ADD_291_U48_7)
ADD_291_U26_7= NAND(ADD_291_U51_7, ADD_291_U50_7)
ADD_291_U27_7= NAND(ADD_291_U53_7, ADD_291_U52_7)
ADD_291_U28_7= NAND(ADD_291_U55_7, ADD_291_U54_7)
ADD_291_U29_7= NAND(ADD_291_U57_7, ADD_291_U56_7)
ADD_291_U30_7= NOT(TX_CONTA_REG_9__7)
ADD_291_U31_7= NAND(TX_CONTA_REG_8__7, ADD_291_U38_7)
ADD_291_U32_7= NOT(ADD_291_U7_7)
ADD_291_U33_7= NOT(ADD_291_U9_7)
ADD_291_U34_7= NOT(ADD_291_U11_7)
ADD_291_U35_7= NOT(ADD_291_U13_7)
ADD_291_U36_7= NOT(ADD_291_U15_7)
ADD_291_U37_7= NOT(ADD_291_U17_7)
ADD_291_U38_7= NOT(ADD_291_U19_7)
ADD_291_U39_7= NOT(ADD_291_U31_7)
ADD_291_U40_7= NAND(TX_CONTA_REG_9__7, ADD_291_U31_7)
ADD_291_U41_7= NAND(ADD_291_U39_7, ADD_291_U30_7)
ADD_291_U42_7= NAND(TX_CONTA_REG_8__7, ADD_291_U19_7)
ADD_291_U43_7= NAND(ADD_291_U38_7, ADD_291_U20_7)
ADD_291_U44_7= NAND(TX_CONTA_REG_7__7, ADD_291_U17_7)
ADD_291_U45_7= NAND(ADD_291_U37_7, ADD_291_U18_7)
ADD_291_U46_7= NAND(TX_CONTA_REG_6__7, ADD_291_U15_7)
ADD_291_U47_7= NAND(ADD_291_U36_7, ADD_291_U16_7)
ADD_291_U48_7= NAND(TX_CONTA_REG_5__7, ADD_291_U13_7)
ADD_291_U49_7= NAND(ADD_291_U35_7, ADD_291_U14_7)
ADD_291_U50_7= NAND(TX_CONTA_REG_4__7, ADD_291_U11_7)
ADD_291_U51_7= NAND(ADD_291_U34_7, ADD_291_U12_7)
ADD_291_U52_7= NAND(TX_CONTA_REG_3__7, ADD_291_U9_7)
ADD_291_U53_7= NAND(ADD_291_U33_7, ADD_291_U10_7)
ADD_291_U54_7= NAND(TX_CONTA_REG_2__7, ADD_291_U7_7)
ADD_291_U55_7= NAND(ADD_291_U32_7, ADD_291_U8_7)
ADD_291_U56_7= NAND(TX_CONTA_REG_1__7, ADD_291_U5_7)
ADD_291_U57_7= NAND(TX_CONTA_REG_0__7, ADD_291_U6_7)
GT_255_U6_7= OR(TX_CONTA_REG_7__7, TX_CONTA_REG_9__7, TX_CONTA_REG_8__7, GT_255_U8_7)

CANALE_REG_3__9 = BUF(U416_8)
CANALE_REG_2__9 = BUF(U415_8)
CANALE_REG_1__9 = BUF(U414_8)
CANALE_REG_0__9 = BUF(U413_8)
CONTA_TMP_REG_3__9 = BUF(U417_8)
CONTA_TMP_REG_2__9 = BUF(U412_8)
CONTA_TMP_REG_1__9 = BUF(U411_8)
CONTA_TMP_REG_0__9 = BUF(U410_8)
ITFC_STATE_REG_1__9 = BUF(U452_8)
ITFC_STATE_REG_0__9 = BUF(U409_8)
OUT_REG_REG_7__9 = BUF(U453_8)
OUT_REG_REG_6__9 = BUF(U454_8)
OUT_REG_REG_5__9 = BUF(U455_8)
OUT_REG_REG_4__9 = BUF(U456_8)
OUT_REG_REG_3__9 = BUF(U457_8)
OUT_REG_REG_2__9 = BUF(U458_8)
OUT_REG_REG_1__9 = BUF(U459_8)
OUT_REG_REG_0__9 = BUF(U460_8)
NEXT_BIT_REG_3__9 = BUF(U461_8)
NEXT_BIT_REG_2__9 = BUF(U408_8)
NEXT_BIT_REG_1__9 = BUF(U407_8)
NEXT_BIT_REG_0__9 = BUF(U462_8)
TX_CONTA_REG_9__9 = BUF(U406_8)
TX_CONTA_REG_8__9 = BUF(U405_8)
TX_CONTA_REG_7__9 = BUF(U404_8)
TX_CONTA_REG_6__9 = BUF(U403_8)
TX_CONTA_REG_5__9 = BUF(U402_8)
TX_CONTA_REG_4__9 = BUF(U401_8)
TX_CONTA_REG_3__9 = BUF(U400_8)
TX_CONTA_REG_2__9 = BUF(U399_8)
TX_CONTA_REG_1__9 = BUF(U398_8)
TX_CONTA_REG_0__9 = BUF(U397_8)
LOAD_REG_9 = BUF(U396_8)
SEND_DATA_REG_9 = BUF(U395_8)
SEND_EN_REG_9 = BUF(U394_8)
MUX_EN_REG_9 = BUF(U393_8)
TRE_REG_9 = BUF(U392_8)
LOAD_DATO_REG_9 = BUF(U391_8)
SOC_REG_9 = BUF(U450_8)
SEND_REG_9 = BUF(U390_8)
MPX_REG_9 = BUF(U389_8)
CONFIRM_REG_9 = BUF(U388_8)
SHOT_REG_9 = BUF(U387_8)
ADD_MPX2_REG_9 = BUF(U386_8)
RDY_REG_9 = BUF(U385_8)
ERROR_REG_9 = BUF(U451_8)
S1_REG_2__9 = BUF(U383_8)
S1_REG_1__9 = BUF(U464_8)
S1_REG_0__9 = BUF(U384_8)
S2_REG_1__9 = BUF(U463_8)
S2_REG_0__9 = BUF(U382_8)
TX_END_REG_9 = BUF(U381_8)
DATA_OUT_REG_9 = BUF(U380_8)





GT_255_U10_8= OR(TX_CONTA_REG_4__8, GT_255_U7_8)
GT_255_U9_8= OR(TX_CONTA_REG_2__8, TX_CONTA_REG_0__8, TX_CONTA_REG_1__8)
GT_255_U8_8= AND(TX_CONTA_REG_5__8, TX_CONTA_REG_6__8, GT_255_U10_8)
U375_8= AND(SEND_EN_REG_8, U420_8)
U376_8= AND(U493_8, U509_8)
U377_8= AND(NEXT_BIT_REG_2__8, NEXT_BIT_REG_1__8)
U378_8= AND(NEXT_BIT_REG_1__8, U446_8)
U379_8= AND(CONTA_TMP_REG_1__8, CONTA_TMP_REG_0__8)
U380_8= NAND(U599_8, U598_8, U474_8)
U381_8= AND(U473_8, U445_8, U475_8)
U382_8= NAND(U439_8, U472_8)
U383_8= NAND(U434_8, U561_8)
U384_8= NAND(U605_8, U604_8, S1_REG_0__8)
U385_8= NAND(U472_8, U507_8)
U386_8= OR(U467_8, ADD_MPX2_REG_8)
U387_8= NAND(U505_8, U504_8)
U388_8= NAND(U502_8, U501_8)
U389_8= NAND(U466_8, U499_8)
U390_8= NAND(U497_8, U496_8)
U391_8= NAND(U489_8, U494_8)
U392_8= OR(TRE_REG_8, TX_END_REG_8, LOAD_REG_8)
U393_8= NAND(U491_8, U490_8)
U394_8= NAND(U488_8, U487_8)
U395_8= NAND(U486_8, U485_8)
U396_8= NAND(U482_8, U481_8)
U397_8= NAND(U479_8, U478_8)
U398_8= NAND(U477_8, U476_8)
U399_8= NAND(U548_8, U547_8)
U400_8= NAND(U546_8, U545_8)
U401_8= NAND(U544_8, U543_8)
U402_8= NAND(U542_8, U541_8)
U403_8= NAND(U540_8, U539_8)
U404_8= NAND(U538_8, U537_8)
U405_8= NAND(U536_8, U535_8)
U406_8= NAND(U534_8, U533_8)
U407_8= NAND(U529_8, U528_8)
U408_8= NAND(U593_8, U592_8, U448_8)
U409_8= NAND(U526_8, U525_8)
U410_8= NAND(U444_8, U522_8)
U411_8= NAND(U468_8, U521_8)
U412_8= NAND(U469_8, U519_8)
U413_8= NAND(U444_8, U516_8)
U414_8= NAND(U515_8, U468_8, U514_8)
U415_8= NAND(U512_8, U469_8, U513_8)
U416_8= NAND(U511_8, U510_8)
U417_8= AND(CONTA_TMP_REG_3__8, U517_8)
U418_8= NOT(CONTA_TMP_REG_0__8)
U419_8= NOT(SEND_EN_REG_8)
U420_8= NOT(GT_255_U6_8)
U421_8= NAND(GT_255_U6_8, SEND_EN_REG_8)
U422_8= NOT(NEXT_BIT_REG_0__8)
U423_8= NAND(NEXT_BIT_REG_0__8, U474_8)
U424_8= OR(NEXT_BIT_REG_3__8, NEXT_BIT_REG_2__8)
U425_8= NOT(ITFC_STATE_REG_0__8)
U426_8= NOT(LOAD_REG_8)
U427_8= NOT(S1_REG_0__8)
U428_8= NOT(S1_REG_1__8)
U429_8= NOT(S1_REG_2__8)
U430_8= NOT(RDY_REG_8)
U431_8= NAND(RDY_REG_8, S1_REG_1__8)
U432_8= NOT(SEND_REG_8)
U433_8= NOT(TRE_REG_8)
U434_8= NAND(S1_REG_1__8, U427_8)
U435_8= NOT(ITFC_STATE_REG_1__8)
U436_8= NOT(S2_REG_1__8)
U437_8= NOT(CONFIRM_REG_8)
U438_8= NOT(MPX_REG_8)
U439_8= NAND(S2_REG_1__8, U441_8, CONFIRM_REG_8)
U440_8= NOT(TX_END_REG_8)
U441_8= NOT(S2_REG_0__8)
U442_8= NOT(CONTA_TMP_REG_1__8)
U443_8= NAND(U492_8, S1_REG_2__8)
U444_8= NAND(U376_8, U418_8)
U445_8= NOT(NEXT_BIT_REG_1__8)
U446_8= NOT(NEXT_BIT_REG_2__8)
U447_8= NOT(NEXT_BIT_REG_3__8)
U448_8= NAND(NEXT_BIT_REG_2__8, U445_8)
U449_8= NOT(EOC_8)
U450_8= NAND(U566_8, U565_8)
U451_8= NAND(U571_8, U570_8)
U452_8= NAND(U573_8, U572_8)
U453_8= NAND(U575_8, U574_8)
U454_8= NAND(U577_8, U576_8)
U455_8= NAND(U579_8, U578_8)
U456_8= NAND(U581_8, U580_8)
U457_8= NAND(U583_8, U582_8)
U458_8= NAND(U585_8, U584_8)
U459_8= NAND(U587_8, U586_8)
U460_8= NAND(U589_8, U588_8)
U461_8= NAND(U591_8, U590_8)
U462_8= NAND(U597_8, U596_8)
U463_8= NAND(U601_8, U600_8)
U464_8= NAND(U603_8, U602_8)
U465_8= NAND(LOAD_REG_8, U433_8)
U466_8= NAND(U498_8, U438_8)
U467_8= NOT(U466_8)
U468_8= NAND(CONTA_TMP_REG_0__8, U442_8, U376_8)
U469_8= NAND(U376_8, U379_8)
U470_8= NOT(U444_8)
U471_8= NOT(U448_8)
U472_8= NAND(U441_8, U436_8, SEND_DATA_REG_8)
U473_8= NOT(U424_8)
U474_8= NOT(U421_8)
U475_8= NOT(U423_8)
U476_8= NAND(ADD_291_U29_8, U375_8)
U477_8= NAND(TX_CONTA_REG_1__8, U419_8)
U478_8= NAND(ADD_291_U5_8, U375_8)
U479_8= NAND(TX_CONTA_REG_0__8, U419_8)
U480_8= NAND(ITFC_STATE_REG_0__8, U435_8)
U481_8= NAND(U425_8, U435_8, SHOT_REG_8)
U482_8= NAND(LOAD_REG_8, U480_8)
U483_8= NOT(U431_8)
U484_8= NAND(U483_8, S1_REG_0__8)
U485_8= NAND(S1_REG_1__8, S1_REG_0__8, S1_REG_2__8)
U486_8= NAND(SEND_DATA_REG_8, U484_8)
U487_8= NAND(TRE_REG_8, SEND_REG_8, DSR_8)
U488_8= NAND(SEND_EN_REG_8, U440_8)
U489_8= NAND(S1_REG_2__8, S1_REG_0__8, U428_8, U449_8)
U490_8= OR(S1_REG_2__8, S1_REG_1__8, S1_REG_0__8)
U491_8= NAND(MUX_EN_REG_8, U489_8)
U492_8= NOT(U434_8)
U493_8= NOT(U443_8)
U494_8= NAND(LOAD_DATO_REG_8, U443_8)
U495_8= NAND(ITFC_STATE_REG_1__8, U425_8)
U496_8= NAND(SEND_REG_8, U495_8)
U497_8= NAND(ITFC_STATE_REG_0__8, U435_8)
U498_8= NOT(U439_8)
U499_8= NAND(MPX_REG_8, U439_8)
U500_8= OR(ITFC_STATE_REG_0__8, ITFC_STATE_REG_1__8)
U501_8= NAND(ITFC_STATE_REG_1__8, ITFC_STATE_REG_0__8, TX_END_REG_8)
U502_8= NAND(CONFIRM_REG_8, U500_8)
U503_8= NAND(U441_8, U437_8, S2_REG_1__8)
U504_8= NAND(SHOT_REG_8, U503_8)
U505_8= NAND(S2_REG_0__8, U436_8)
U506_8= NAND(U498_8, MPX_REG_8)
U507_8= NAND(RDY_REG_8, U506_8)
U508_8= NAND(DSR_8, TRE_REG_8)
U509_8= NAND(U379_8, CONTA_TMP_REG_2__8)
U510_8= NAND(CONTA_TMP_REG_3__8, U376_8)
U511_8= NAND(CANALE_REG_3__8, U443_8)
U512_8= NAND(U376_8, CONTA_TMP_REG_2__8)
U513_8= NAND(CANALE_REG_2__8, U443_8)
U514_8= NAND(U470_8, CONTA_TMP_REG_1__8)
U515_8= NAND(CANALE_REG_1__8, U443_8)
U516_8= NAND(CANALE_REG_0__8, U443_8)
U517_8= NAND(U379_8, CONTA_TMP_REG_2__8, U493_8)
U518_8= NAND(U493_8, U379_8)
U519_8= NAND(U518_8, CONTA_TMP_REG_2__8)
U520_8= NAND(U493_8, CONTA_TMP_REG_0__8)
U521_8= NAND(CONTA_TMP_REG_1__8, U520_8)
U522_8= NAND(CONTA_TMP_REG_0__8, U443_8)
U523_8= NAND(TX_END_REG_8, ITFC_STATE_REG_1__8)
U524_8= NAND(TX_END_REG_8, ITFC_STATE_REG_0__8)
U525_8= NAND(ITFC_STATE_REG_1__8, U524_8)
U526_8= NAND(SHOT_REG_8, U425_8)
U527_8= NOT(U465_8)
U528_8= NAND(U595_8, U594_8, U474_8)
U529_8= NAND(NEXT_BIT_REG_1__8, U423_8)
U530_8= OR(NEXT_BIT_REG_1__8, NEXT_BIT_REG_2__8)
U531_8= NAND(U530_8, U422_8)
U532_8= NAND(U447_8, U531_8)
U533_8= NAND(ADD_291_U21_8, U375_8)
U534_8= NAND(TX_CONTA_REG_9__8, U419_8)
U535_8= NAND(ADD_291_U22_8, U375_8)
U536_8= NAND(TX_CONTA_REG_8__8, U419_8)
U537_8= NAND(ADD_291_U23_8, U375_8)
U538_8= NAND(TX_CONTA_REG_7__8, U419_8)
U539_8= NAND(ADD_291_U24_8, U375_8)
U540_8= NAND(TX_CONTA_REG_6__8, U419_8)
U541_8= NAND(ADD_291_U25_8, U375_8)
U542_8= NAND(TX_CONTA_REG_5__8, U419_8)
U543_8= NAND(ADD_291_U26_8, U375_8)
U544_8= NAND(TX_CONTA_REG_4__8, U419_8)
U545_8= NAND(ADD_291_U27_8, U375_8)
U546_8= NAND(TX_CONTA_REG_3__8, U419_8)
U547_8= NAND(ADD_291_U28_8, U375_8)
U548_8= NAND(TX_CONTA_REG_2__8, U419_8)
U549_8= NAND(U378_8, OUT_REG_REG_6__8)
U550_8= NAND(U377_8, OUT_REG_REG_2__8)
U551_8= NAND(U473_8, U445_8)
U552_8= NAND(U471_8, OUT_REG_REG_4__8)
U553_8= NAND(NEXT_BIT_REG_3__8, OUT_REG_REG_0__8)
U554_8= NAND(U550_8, U549_8, U551_8, U553_8, U552_8)
U555_8= NAND(U378_8, OUT_REG_REG_7__8)
U556_8= NAND(U377_8, OUT_REG_REG_3__8)
U557_8= NAND(U471_8, OUT_REG_REG_5__8)
U558_8= NAND(NEXT_BIT_REG_3__8, OUT_REG_REG_1__8)
U559_8= NAND(U558_8, U557_8, U556_8, U555_8)
U560_8= NAND(CONFIRM_REG_8, U438_8)
U561_8= NAND(S1_REG_2__8, S1_REG_0__8)
U562_8= NAND(U431_8, U429_8)
U563_8= OR(EOC_8, S1_REG_1__8)
U564_8= NAND(U563_8, U562_8)
U565_8= NAND(U492_8, U429_8)
U566_8= NAND(SOC_REG_8, U434_8)
U567_8= NAND(ERROR_REG_8, U426_8)
U568_8= NAND(TRE_REG_8, LOAD_REG_8)
U569_8= NAND(U568_8, U567_8)
U570_8= NAND(SEND_REG_8, U508_8)
U571_8= NAND(U569_8, U432_8)
U572_8= NAND(ITFC_STATE_REG_1__8, U425_8)
U573_8= NAND(ITFC_STATE_REG_0__8, U523_8)
U574_8= NAND(OUT_REG_REG_7__8, U465_8)
U575_8= NAND(DATA_IN_7__8, U527_8)
U576_8= NAND(OUT_REG_REG_6__8, U465_8)
U577_8= NAND(DATA_IN_6__8, U527_8)
U578_8= NAND(OUT_REG_REG_5__8, U465_8)
U579_8= NAND(DATA_IN_5__8, U527_8)
U580_8= NAND(OUT_REG_REG_4__8, U465_8)
U581_8= NAND(DATA_IN_4__8, U527_8)
U582_8= NAND(OUT_REG_REG_3__8, U465_8)
U583_8= NAND(DATA_IN_3__8, U527_8)
U584_8= NAND(OUT_REG_REG_2__8, U465_8)
U585_8= NAND(DATA_IN_2__8, U527_8)
U586_8= NAND(OUT_REG_REG_1__8, U465_8)
U587_8= NAND(DATA_IN_1__8, U527_8)
U588_8= NAND(OUT_REG_REG_0__8, U465_8)
U589_8= NAND(DATA_IN_0__8, U527_8)
U590_8= NAND(NEXT_BIT_REG_3__8, U423_8)
U591_8= NAND(U377_8, U475_8)
U592_8= NAND(NEXT_BIT_REG_2__8, U423_8)
U593_8= NAND(U378_8, U475_8)
U594_8= NAND(NEXT_BIT_REG_0__8, U448_8)
U595_8= NAND(U424_8, U422_8)
U596_8= NAND(NEXT_BIT_REG_0__8, U421_8)
U597_8= NAND(U474_8, U532_8)
U598_8= NAND(NEXT_BIT_REG_0__8, U554_8)
U599_8= NAND(U559_8, U422_8)
U600_8= NAND(S2_REG_1__8, U560_8, U441_8)
U601_8= NAND(S2_REG_0__8, U436_8)
U602_8= NAND(S1_REG_2__8, U427_8)
U603_8= NAND(S1_REG_0__8, U564_8)
U604_8= NAND(EOC_8, S1_REG_2__8, U428_8)
U605_8= NAND(U429_8, U430_8, S1_REG_1__8)
GT_255_U7_8= AND(TX_CONTA_REG_3__8, GT_255_U9_8)
ADD_291_U5_8= NOT(TX_CONTA_REG_0__8)
ADD_291_U6_8= NOT(TX_CONTA_REG_1__8)
ADD_291_U7_8= NAND(TX_CONTA_REG_1__8, TX_CONTA_REG_0__8)
ADD_291_U8_8= NOT(TX_CONTA_REG_2__8)
ADD_291_U9_8= NAND(TX_CONTA_REG_2__8, ADD_291_U32_8)
ADD_291_U10_8= NOT(TX_CONTA_REG_3__8)
ADD_291_U11_8= NAND(TX_CONTA_REG_3__8, ADD_291_U33_8)
ADD_291_U12_8= NOT(TX_CONTA_REG_4__8)
ADD_291_U13_8= NAND(TX_CONTA_REG_4__8, ADD_291_U34_8)
ADD_291_U14_8= NOT(TX_CONTA_REG_5__8)
ADD_291_U15_8= NAND(TX_CONTA_REG_5__8, ADD_291_U35_8)
ADD_291_U16_8= NOT(TX_CONTA_REG_6__8)
ADD_291_U17_8= NAND(TX_CONTA_REG_6__8, ADD_291_U36_8)
ADD_291_U18_8= NOT(TX_CONTA_REG_7__8)
ADD_291_U19_8= NAND(TX_CONTA_REG_7__8, ADD_291_U37_8)
ADD_291_U20_8= NOT(TX_CONTA_REG_8__8)
ADD_291_U21_8= NAND(ADD_291_U41_8, ADD_291_U40_8)
ADD_291_U22_8= NAND(ADD_291_U43_8, ADD_291_U42_8)
ADD_291_U23_8= NAND(ADD_291_U45_8, ADD_291_U44_8)
ADD_291_U24_8= NAND(ADD_291_U47_8, ADD_291_U46_8)
ADD_291_U25_8= NAND(ADD_291_U49_8, ADD_291_U48_8)
ADD_291_U26_8= NAND(ADD_291_U51_8, ADD_291_U50_8)
ADD_291_U27_8= NAND(ADD_291_U53_8, ADD_291_U52_8)
ADD_291_U28_8= NAND(ADD_291_U55_8, ADD_291_U54_8)
ADD_291_U29_8= NAND(ADD_291_U57_8, ADD_291_U56_8)
ADD_291_U30_8= NOT(TX_CONTA_REG_9__8)
ADD_291_U31_8= NAND(TX_CONTA_REG_8__8, ADD_291_U38_8)
ADD_291_U32_8= NOT(ADD_291_U7_8)
ADD_291_U33_8= NOT(ADD_291_U9_8)
ADD_291_U34_8= NOT(ADD_291_U11_8)
ADD_291_U35_8= NOT(ADD_291_U13_8)
ADD_291_U36_8= NOT(ADD_291_U15_8)
ADD_291_U37_8= NOT(ADD_291_U17_8)
ADD_291_U38_8= NOT(ADD_291_U19_8)
ADD_291_U39_8= NOT(ADD_291_U31_8)
ADD_291_U40_8= NAND(TX_CONTA_REG_9__8, ADD_291_U31_8)
ADD_291_U41_8= NAND(ADD_291_U39_8, ADD_291_U30_8)
ADD_291_U42_8= NAND(TX_CONTA_REG_8__8, ADD_291_U19_8)
ADD_291_U43_8= NAND(ADD_291_U38_8, ADD_291_U20_8)
ADD_291_U44_8= NAND(TX_CONTA_REG_7__8, ADD_291_U17_8)
ADD_291_U45_8= NAND(ADD_291_U37_8, ADD_291_U18_8)
ADD_291_U46_8= NAND(TX_CONTA_REG_6__8, ADD_291_U15_8)
ADD_291_U47_8= NAND(ADD_291_U36_8, ADD_291_U16_8)
ADD_291_U48_8= NAND(TX_CONTA_REG_5__8, ADD_291_U13_8)
ADD_291_U49_8= NAND(ADD_291_U35_8, ADD_291_U14_8)
ADD_291_U50_8= NAND(TX_CONTA_REG_4__8, ADD_291_U11_8)
ADD_291_U51_8= NAND(ADD_291_U34_8, ADD_291_U12_8)
ADD_291_U52_8= NAND(TX_CONTA_REG_3__8, ADD_291_U9_8)
ADD_291_U53_8= NAND(ADD_291_U33_8, ADD_291_U10_8)
ADD_291_U54_8= NAND(TX_CONTA_REG_2__8, ADD_291_U7_8)
ADD_291_U55_8= NAND(ADD_291_U32_8, ADD_291_U8_8)
ADD_291_U56_8= NAND(TX_CONTA_REG_1__8, ADD_291_U5_8)
ADD_291_U57_8= NAND(TX_CONTA_REG_0__8, ADD_291_U6_8)
GT_255_U6_8= OR(TX_CONTA_REG_7__8, TX_CONTA_REG_9__8, TX_CONTA_REG_8__8, GT_255_U8_8)

CANALE_REG_3__10 = BUF(U416_9)
CANALE_REG_2__10 = BUF(U415_9)
CANALE_REG_1__10 = BUF(U414_9)
CANALE_REG_0__10 = BUF(U413_9)
CONTA_TMP_REG_3__10 = BUF(U417_9)
CONTA_TMP_REG_2__10 = BUF(U412_9)
CONTA_TMP_REG_1__10 = BUF(U411_9)
CONTA_TMP_REG_0__10 = BUF(U410_9)
ITFC_STATE_REG_1__10 = BUF(U452_9)
ITFC_STATE_REG_0__10 = BUF(U409_9)
OUT_REG_REG_7__10 = BUF(U453_9)
OUT_REG_REG_6__10 = BUF(U454_9)
OUT_REG_REG_5__10 = BUF(U455_9)
OUT_REG_REG_4__10 = BUF(U456_9)
OUT_REG_REG_3__10 = BUF(U457_9)
OUT_REG_REG_2__10 = BUF(U458_9)
OUT_REG_REG_1__10 = BUF(U459_9)
OUT_REG_REG_0__10 = BUF(U460_9)
NEXT_BIT_REG_3__10 = BUF(U461_9)
NEXT_BIT_REG_2__10 = BUF(U408_9)
NEXT_BIT_REG_1__10 = BUF(U407_9)
NEXT_BIT_REG_0__10 = BUF(U462_9)
TX_CONTA_REG_9__10 = BUF(U406_9)
TX_CONTA_REG_8__10 = BUF(U405_9)
TX_CONTA_REG_7__10 = BUF(U404_9)
TX_CONTA_REG_6__10 = BUF(U403_9)
TX_CONTA_REG_5__10 = BUF(U402_9)
TX_CONTA_REG_4__10 = BUF(U401_9)
TX_CONTA_REG_3__10 = BUF(U400_9)
TX_CONTA_REG_2__10 = BUF(U399_9)
TX_CONTA_REG_1__10 = BUF(U398_9)
TX_CONTA_REG_0__10 = BUF(U397_9)
LOAD_REG_10 = BUF(U396_9)
SEND_DATA_REG_10 = BUF(U395_9)
SEND_EN_REG_10 = BUF(U394_9)
MUX_EN_REG_10 = BUF(U393_9)
TRE_REG_10 = BUF(U392_9)
LOAD_DATO_REG_10 = BUF(U391_9)
SOC_REG_10 = BUF(U450_9)
SEND_REG_10 = BUF(U390_9)
MPX_REG_10 = BUF(U389_9)
CONFIRM_REG_10 = BUF(U388_9)
SHOT_REG_10 = BUF(U387_9)
ADD_MPX2_REG_10 = BUF(U386_9)
RDY_REG_10 = BUF(U385_9)
ERROR_REG_10 = BUF(U451_9)
S1_REG_2__10 = BUF(U383_9)
S1_REG_1__10 = BUF(U464_9)
S1_REG_0__10 = BUF(U384_9)
S2_REG_1__10 = BUF(U463_9)
S2_REG_0__10 = BUF(U382_9)
TX_END_REG_10 = BUF(U381_9)
DATA_OUT_REG_10 = BUF(U380_9)





GT_255_U10_9= OR(TX_CONTA_REG_4__9, GT_255_U7_9)
GT_255_U9_9= OR(TX_CONTA_REG_2__9, TX_CONTA_REG_0__9, TX_CONTA_REG_1__9)
GT_255_U8_9= AND(TX_CONTA_REG_5__9, TX_CONTA_REG_6__9, GT_255_U10_9)
U375_9= AND(SEND_EN_REG_9, U420_9)
U376_9= AND(U493_9, U509_9)
U377_9= AND(NEXT_BIT_REG_2__9, NEXT_BIT_REG_1__9)
U378_9= AND(NEXT_BIT_REG_1__9, U446_9)
U379_9= AND(CONTA_TMP_REG_1__9, CONTA_TMP_REG_0__9)
U380_9= NAND(U599_9, U598_9, U474_9)
U381_9= AND(U473_9, U445_9, U475_9)
U382_9= NAND(U439_9, U472_9)
U383_9= NAND(U434_9, U561_9)
U384_9= NAND(U605_9, U604_9, S1_REG_0__9)
U385_9= NAND(U472_9, U507_9)
U386_9= OR(U467_9, ADD_MPX2_REG_9)
U387_9= NAND(U505_9, U504_9)
U388_9= NAND(U502_9, U501_9)
U389_9= NAND(U466_9, U499_9)
U390_9= NAND(U497_9, U496_9)
U391_9= NAND(U489_9, U494_9)
U392_9= OR(TRE_REG_9, TX_END_REG_9, LOAD_REG_9)
U393_9= NAND(U491_9, U490_9)
U394_9= NAND(U488_9, U487_9)
U395_9= NAND(U486_9, U485_9)
U396_9= NAND(U482_9, U481_9)
U397_9= NAND(U479_9, U478_9)
U398_9= NAND(U477_9, U476_9)
U399_9= NAND(U548_9, U547_9)
U400_9= NAND(U546_9, U545_9)
U401_9= NAND(U544_9, U543_9)
U402_9= NAND(U542_9, U541_9)
U403_9= NAND(U540_9, U539_9)
U404_9= NAND(U538_9, U537_9)
U405_9= NAND(U536_9, U535_9)
U406_9= NAND(U534_9, U533_9)
U407_9= NAND(U529_9, U528_9)
U408_9= NAND(U593_9, U592_9, U448_9)
U409_9= NAND(U526_9, U525_9)
U410_9= NAND(U444_9, U522_9)
U411_9= NAND(U468_9, U521_9)
U412_9= NAND(U469_9, U519_9)
U413_9= NAND(U444_9, U516_9)
U414_9= NAND(U515_9, U468_9, U514_9)
U415_9= NAND(U512_9, U469_9, U513_9)
U416_9= NAND(U511_9, U510_9)
U417_9= AND(CONTA_TMP_REG_3__9, U517_9)
U418_9= NOT(CONTA_TMP_REG_0__9)
U419_9= NOT(SEND_EN_REG_9)
U420_9= NOT(GT_255_U6_9)
U421_9= NAND(GT_255_U6_9, SEND_EN_REG_9)
U422_9= NOT(NEXT_BIT_REG_0__9)
U423_9= NAND(NEXT_BIT_REG_0__9, U474_9)
U424_9= OR(NEXT_BIT_REG_3__9, NEXT_BIT_REG_2__9)
U425_9= NOT(ITFC_STATE_REG_0__9)
U426_9= NOT(LOAD_REG_9)
U427_9= NOT(S1_REG_0__9)
U428_9= NOT(S1_REG_1__9)
U429_9= NOT(S1_REG_2__9)
U430_9= NOT(RDY_REG_9)
U431_9= NAND(RDY_REG_9, S1_REG_1__9)
U432_9= NOT(SEND_REG_9)
U433_9= NOT(TRE_REG_9)
U434_9= NAND(S1_REG_1__9, U427_9)
U435_9= NOT(ITFC_STATE_REG_1__9)
U436_9= NOT(S2_REG_1__9)
U437_9= NOT(CONFIRM_REG_9)
U438_9= NOT(MPX_REG_9)
U439_9= NAND(S2_REG_1__9, U441_9, CONFIRM_REG_9)
U440_9= NOT(TX_END_REG_9)
U441_9= NOT(S2_REG_0__9)
U442_9= NOT(CONTA_TMP_REG_1__9)
U443_9= NAND(U492_9, S1_REG_2__9)
U444_9= NAND(U376_9, U418_9)
U445_9= NOT(NEXT_BIT_REG_1__9)
U446_9= NOT(NEXT_BIT_REG_2__9)
U447_9= NOT(NEXT_BIT_REG_3__9)
U448_9= NAND(NEXT_BIT_REG_2__9, U445_9)
U449_9= NOT(EOC_9)
U450_9= NAND(U566_9, U565_9)
U451_9= NAND(U571_9, U570_9)
U452_9= NAND(U573_9, U572_9)
U453_9= NAND(U575_9, U574_9)
U454_9= NAND(U577_9, U576_9)
U455_9= NAND(U579_9, U578_9)
U456_9= NAND(U581_9, U580_9)
U457_9= NAND(U583_9, U582_9)
U458_9= NAND(U585_9, U584_9)
U459_9= NAND(U587_9, U586_9)
U460_9= NAND(U589_9, U588_9)
U461_9= NAND(U591_9, U590_9)
U462_9= NAND(U597_9, U596_9)
U463_9= NAND(U601_9, U600_9)
U464_9= NAND(U603_9, U602_9)
U465_9= NAND(LOAD_REG_9, U433_9)
U466_9= NAND(U498_9, U438_9)
U467_9= NOT(U466_9)
U468_9= NAND(CONTA_TMP_REG_0__9, U442_9, U376_9)
U469_9= NAND(U376_9, U379_9)
U470_9= NOT(U444_9)
U471_9= NOT(U448_9)
U472_9= NAND(U441_9, U436_9, SEND_DATA_REG_9)
U473_9= NOT(U424_9)
U474_9= NOT(U421_9)
U475_9= NOT(U423_9)
U476_9= NAND(ADD_291_U29_9, U375_9)
U477_9= NAND(TX_CONTA_REG_1__9, U419_9)
U478_9= NAND(ADD_291_U5_9, U375_9)
U479_9= NAND(TX_CONTA_REG_0__9, U419_9)
U480_9= NAND(ITFC_STATE_REG_0__9, U435_9)
U481_9= NAND(U425_9, U435_9, SHOT_REG_9)
U482_9= NAND(LOAD_REG_9, U480_9)
U483_9= NOT(U431_9)
U484_9= NAND(U483_9, S1_REG_0__9)
U485_9= NAND(S1_REG_1__9, S1_REG_0__9, S1_REG_2__9)
U486_9= NAND(SEND_DATA_REG_9, U484_9)
U487_9= NAND(TRE_REG_9, SEND_REG_9, DSR_9)
U488_9= NAND(SEND_EN_REG_9, U440_9)
U489_9= NAND(S1_REG_2__9, S1_REG_0__9, U428_9, U449_9)
U490_9= OR(S1_REG_2__9, S1_REG_1__9, S1_REG_0__9)
U491_9= NAND(MUX_EN_REG_9, U489_9)
U492_9= NOT(U434_9)
U493_9= NOT(U443_9)
U494_9= NAND(LOAD_DATO_REG_9, U443_9)
U495_9= NAND(ITFC_STATE_REG_1__9, U425_9)
U496_9= NAND(SEND_REG_9, U495_9)
U497_9= NAND(ITFC_STATE_REG_0__9, U435_9)
U498_9= NOT(U439_9)
U499_9= NAND(MPX_REG_9, U439_9)
U500_9= OR(ITFC_STATE_REG_0__9, ITFC_STATE_REG_1__9)
U501_9= NAND(ITFC_STATE_REG_1__9, ITFC_STATE_REG_0__9, TX_END_REG_9)
U502_9= NAND(CONFIRM_REG_9, U500_9)
U503_9= NAND(U441_9, U437_9, S2_REG_1__9)
U504_9= NAND(SHOT_REG_9, U503_9)
U505_9= NAND(S2_REG_0__9, U436_9)
U506_9= NAND(U498_9, MPX_REG_9)
U507_9= NAND(RDY_REG_9, U506_9)
U508_9= NAND(DSR_9, TRE_REG_9)
U509_9= NAND(U379_9, CONTA_TMP_REG_2__9)
U510_9= NAND(CONTA_TMP_REG_3__9, U376_9)
U511_9= NAND(CANALE_REG_3__9, U443_9)
U512_9= NAND(U376_9, CONTA_TMP_REG_2__9)
U513_9= NAND(CANALE_REG_2__9, U443_9)
U514_9= NAND(U470_9, CONTA_TMP_REG_1__9)
U515_9= NAND(CANALE_REG_1__9, U443_9)
U516_9= NAND(CANALE_REG_0__9, U443_9)
U517_9= NAND(U379_9, CONTA_TMP_REG_2__9, U493_9)
U518_9= NAND(U493_9, U379_9)
U519_9= NAND(U518_9, CONTA_TMP_REG_2__9)
U520_9= NAND(U493_9, CONTA_TMP_REG_0__9)
U521_9= NAND(CONTA_TMP_REG_1__9, U520_9)
U522_9= NAND(CONTA_TMP_REG_0__9, U443_9)
U523_9= NAND(TX_END_REG_9, ITFC_STATE_REG_1__9)
U524_9= NAND(TX_END_REG_9, ITFC_STATE_REG_0__9)
U525_9= NAND(ITFC_STATE_REG_1__9, U524_9)
U526_9= NAND(SHOT_REG_9, U425_9)
U527_9= NOT(U465_9)
U528_9= NAND(U595_9, U594_9, U474_9)
U529_9= NAND(NEXT_BIT_REG_1__9, U423_9)
U530_9= OR(NEXT_BIT_REG_1__9, NEXT_BIT_REG_2__9)
U531_9= NAND(U530_9, U422_9)
U532_9= NAND(U447_9, U531_9)
U533_9= NAND(ADD_291_U21_9, U375_9)
U534_9= NAND(TX_CONTA_REG_9__9, U419_9)
U535_9= NAND(ADD_291_U22_9, U375_9)
U536_9= NAND(TX_CONTA_REG_8__9, U419_9)
U537_9= NAND(ADD_291_U23_9, U375_9)
U538_9= NAND(TX_CONTA_REG_7__9, U419_9)
U539_9= NAND(ADD_291_U24_9, U375_9)
U540_9= NAND(TX_CONTA_REG_6__9, U419_9)
U541_9= NAND(ADD_291_U25_9, U375_9)
U542_9= NAND(TX_CONTA_REG_5__9, U419_9)
U543_9= NAND(ADD_291_U26_9, U375_9)
U544_9= NAND(TX_CONTA_REG_4__9, U419_9)
U545_9= NAND(ADD_291_U27_9, U375_9)
U546_9= NAND(TX_CONTA_REG_3__9, U419_9)
U547_9= NAND(ADD_291_U28_9, U375_9)
U548_9= NAND(TX_CONTA_REG_2__9, U419_9)
U549_9= NAND(U378_9, OUT_REG_REG_6__9)
U550_9= NAND(U377_9, OUT_REG_REG_2__9)
U551_9= NAND(U473_9, U445_9)
U552_9= NAND(U471_9, OUT_REG_REG_4__9)
U553_9= NAND(NEXT_BIT_REG_3__9, OUT_REG_REG_0__9)
U554_9= NAND(U550_9, U549_9, U551_9, U553_9, U552_9)
U555_9= NAND(U378_9, OUT_REG_REG_7__9)
U556_9= NAND(U377_9, OUT_REG_REG_3__9)
U557_9= NAND(U471_9, OUT_REG_REG_5__9)
U558_9= NAND(NEXT_BIT_REG_3__9, OUT_REG_REG_1__9)
U559_9= NAND(U558_9, U557_9, U556_9, U555_9)
U560_9= NAND(CONFIRM_REG_9, U438_9)
U561_9= NAND(S1_REG_2__9, S1_REG_0__9)
U562_9= NAND(U431_9, U429_9)
U563_9= OR(EOC_9, S1_REG_1__9)
U564_9= NAND(U563_9, U562_9)
U565_9= NAND(U492_9, U429_9)
U566_9= NAND(SOC_REG_9, U434_9)
U567_9= NAND(ERROR_REG_9, U426_9)
U568_9= NAND(TRE_REG_9, LOAD_REG_9)
U569_9= NAND(U568_9, U567_9)
U570_9= NAND(SEND_REG_9, U508_9)
U571_9= NAND(U569_9, U432_9)
U572_9= NAND(ITFC_STATE_REG_1__9, U425_9)
U573_9= NAND(ITFC_STATE_REG_0__9, U523_9)
U574_9= NAND(OUT_REG_REG_7__9, U465_9)
U575_9= NAND(DATA_IN_7__9, U527_9)
U576_9= NAND(OUT_REG_REG_6__9, U465_9)
U577_9= NAND(DATA_IN_6__9, U527_9)
U578_9= NAND(OUT_REG_REG_5__9, U465_9)
U579_9= NAND(DATA_IN_5__9, U527_9)
U580_9= NAND(OUT_REG_REG_4__9, U465_9)
U581_9= NAND(DATA_IN_4__9, U527_9)
U582_9= NAND(OUT_REG_REG_3__9, U465_9)
U583_9= NAND(DATA_IN_3__9, U527_9)
U584_9= NAND(OUT_REG_REG_2__9, U465_9)
U585_9= NAND(DATA_IN_2__9, U527_9)
U586_9= NAND(OUT_REG_REG_1__9, U465_9)
U587_9= NAND(DATA_IN_1__9, U527_9)
U588_9= NAND(OUT_REG_REG_0__9, U465_9)
U589_9= NAND(DATA_IN_0__9, U527_9)
U590_9= NAND(NEXT_BIT_REG_3__9, U423_9)
U591_9= NAND(U377_9, U475_9)
U592_9= NAND(NEXT_BIT_REG_2__9, U423_9)
U593_9= NAND(U378_9, U475_9)
U594_9= NAND(NEXT_BIT_REG_0__9, U448_9)
U595_9= NAND(U424_9, U422_9)
U596_9= NAND(NEXT_BIT_REG_0__9, U421_9)
U597_9= NAND(U474_9, U532_9)
U598_9= NAND(NEXT_BIT_REG_0__9, U554_9)
U599_9= NAND(U559_9, U422_9)
U600_9= NAND(S2_REG_1__9, U560_9, U441_9)
U601_9= NAND(S2_REG_0__9, U436_9)
U602_9= NAND(S1_REG_2__9, U427_9)
U603_9= NAND(S1_REG_0__9, U564_9)
U604_9= NAND(EOC_9, S1_REG_2__9, U428_9)
U605_9= NAND(U429_9, U430_9, S1_REG_1__9)
GT_255_U7_9= AND(TX_CONTA_REG_3__9, GT_255_U9_9)
ADD_291_U5_9= NOT(TX_CONTA_REG_0__9)
ADD_291_U6_9= NOT(TX_CONTA_REG_1__9)
ADD_291_U7_9= NAND(TX_CONTA_REG_1__9, TX_CONTA_REG_0__9)
ADD_291_U8_9= NOT(TX_CONTA_REG_2__9)
ADD_291_U9_9= NAND(TX_CONTA_REG_2__9, ADD_291_U32_9)
ADD_291_U10_9= NOT(TX_CONTA_REG_3__9)
ADD_291_U11_9= NAND(TX_CONTA_REG_3__9, ADD_291_U33_9)
ADD_291_U12_9= NOT(TX_CONTA_REG_4__9)
ADD_291_U13_9= NAND(TX_CONTA_REG_4__9, ADD_291_U34_9)
ADD_291_U14_9= NOT(TX_CONTA_REG_5__9)
ADD_291_U15_9= NAND(TX_CONTA_REG_5__9, ADD_291_U35_9)
ADD_291_U16_9= NOT(TX_CONTA_REG_6__9)
ADD_291_U17_9= NAND(TX_CONTA_REG_6__9, ADD_291_U36_9)
ADD_291_U18_9= NOT(TX_CONTA_REG_7__9)
ADD_291_U19_9= NAND(TX_CONTA_REG_7__9, ADD_291_U37_9)
ADD_291_U20_9= NOT(TX_CONTA_REG_8__9)
ADD_291_U21_9= NAND(ADD_291_U41_9, ADD_291_U40_9)
ADD_291_U22_9= NAND(ADD_291_U43_9, ADD_291_U42_9)
ADD_291_U23_9= NAND(ADD_291_U45_9, ADD_291_U44_9)
ADD_291_U24_9= NAND(ADD_291_U47_9, ADD_291_U46_9)
ADD_291_U25_9= NAND(ADD_291_U49_9, ADD_291_U48_9)
ADD_291_U26_9= NAND(ADD_291_U51_9, ADD_291_U50_9)
ADD_291_U27_9= NAND(ADD_291_U53_9, ADD_291_U52_9)
ADD_291_U28_9= NAND(ADD_291_U55_9, ADD_291_U54_9)
ADD_291_U29_9= NAND(ADD_291_U57_9, ADD_291_U56_9)
ADD_291_U30_9= NOT(TX_CONTA_REG_9__9)
ADD_291_U31_9= NAND(TX_CONTA_REG_8__9, ADD_291_U38_9)
ADD_291_U32_9= NOT(ADD_291_U7_9)
ADD_291_U33_9= NOT(ADD_291_U9_9)
ADD_291_U34_9= NOT(ADD_291_U11_9)
ADD_291_U35_9= NOT(ADD_291_U13_9)
ADD_291_U36_9= NOT(ADD_291_U15_9)
ADD_291_U37_9= NOT(ADD_291_U17_9)
ADD_291_U38_9= NOT(ADD_291_U19_9)
ADD_291_U39_9= NOT(ADD_291_U31_9)
ADD_291_U40_9= NAND(TX_CONTA_REG_9__9, ADD_291_U31_9)
ADD_291_U41_9= NAND(ADD_291_U39_9, ADD_291_U30_9)
ADD_291_U42_9= NAND(TX_CONTA_REG_8__9, ADD_291_U19_9)
ADD_291_U43_9= NAND(ADD_291_U38_9, ADD_291_U20_9)
ADD_291_U44_9= NAND(TX_CONTA_REG_7__9, ADD_291_U17_9)
ADD_291_U45_9= NAND(ADD_291_U37_9, ADD_291_U18_9)
ADD_291_U46_9= NAND(TX_CONTA_REG_6__9, ADD_291_U15_9)
ADD_291_U47_9= NAND(ADD_291_U36_9, ADD_291_U16_9)
ADD_291_U48_9= NAND(TX_CONTA_REG_5__9, ADD_291_U13_9)
ADD_291_U49_9= NAND(ADD_291_U35_9, ADD_291_U14_9)
ADD_291_U50_9= NAND(TX_CONTA_REG_4__9, ADD_291_U11_9)
ADD_291_U51_9= NAND(ADD_291_U34_9, ADD_291_U12_9)
ADD_291_U52_9= NAND(TX_CONTA_REG_3__9, ADD_291_U9_9)
ADD_291_U53_9= NAND(ADD_291_U33_9, ADD_291_U10_9)
ADD_291_U54_9= NAND(TX_CONTA_REG_2__9, ADD_291_U7_9)
ADD_291_U55_9= NAND(ADD_291_U32_9, ADD_291_U8_9)
ADD_291_U56_9= NAND(TX_CONTA_REG_1__9, ADD_291_U5_9)
ADD_291_U57_9= NAND(TX_CONTA_REG_0__9, ADD_291_U6_9)
GT_255_U6_9= OR(TX_CONTA_REG_7__9, TX_CONTA_REG_9__9, TX_CONTA_REG_8__9, GT_255_U8_9)

CANALE_REG_3__11 = BUF(U416_10)
CANALE_REG_2__11 = BUF(U415_10)
CANALE_REG_1__11 = BUF(U414_10)
CANALE_REG_0__11 = BUF(U413_10)
CONTA_TMP_REG_3__11 = BUF(U417_10)
CONTA_TMP_REG_2__11 = BUF(U412_10)
CONTA_TMP_REG_1__11 = BUF(U411_10)
CONTA_TMP_REG_0__11 = BUF(U410_10)
ITFC_STATE_REG_1__11 = BUF(U452_10)
ITFC_STATE_REG_0__11 = BUF(U409_10)
OUT_REG_REG_7__11 = BUF(U453_10)
OUT_REG_REG_6__11 = BUF(U454_10)
OUT_REG_REG_5__11 = BUF(U455_10)
OUT_REG_REG_4__11 = BUF(U456_10)
OUT_REG_REG_3__11 = BUF(U457_10)
OUT_REG_REG_2__11 = BUF(U458_10)
OUT_REG_REG_1__11 = BUF(U459_10)
OUT_REG_REG_0__11 = BUF(U460_10)
NEXT_BIT_REG_3__11 = BUF(U461_10)
NEXT_BIT_REG_2__11 = BUF(U408_10)
NEXT_BIT_REG_1__11 = BUF(U407_10)
NEXT_BIT_REG_0__11 = BUF(U462_10)
TX_CONTA_REG_9__11 = BUF(U406_10)
TX_CONTA_REG_8__11 = BUF(U405_10)
TX_CONTA_REG_7__11 = BUF(U404_10)
TX_CONTA_REG_6__11 = BUF(U403_10)
TX_CONTA_REG_5__11 = BUF(U402_10)
TX_CONTA_REG_4__11 = BUF(U401_10)
TX_CONTA_REG_3__11 = BUF(U400_10)
TX_CONTA_REG_2__11 = BUF(U399_10)
TX_CONTA_REG_1__11 = BUF(U398_10)
TX_CONTA_REG_0__11 = BUF(U397_10)
LOAD_REG_11 = BUF(U396_10)
SEND_DATA_REG_11 = BUF(U395_10)
SEND_EN_REG_11 = BUF(U394_10)
MUX_EN_REG_11 = BUF(U393_10)
TRE_REG_11 = BUF(U392_10)
LOAD_DATO_REG_11 = BUF(U391_10)
SOC_REG_11 = BUF(U450_10)
SEND_REG_11 = BUF(U390_10)
MPX_REG_11 = BUF(U389_10)
CONFIRM_REG_11 = BUF(U388_10)
SHOT_REG_11 = BUF(U387_10)
ADD_MPX2_REG_11 = BUF(U386_10)
RDY_REG_11 = BUF(U385_10)
ERROR_REG_11 = BUF(U451_10)
S1_REG_2__11 = BUF(U383_10)
S1_REG_1__11 = BUF(U464_10)
S1_REG_0__11 = BUF(U384_10)
S2_REG_1__11 = BUF(U463_10)
S2_REG_0__11 = BUF(U382_10)
TX_END_REG_11 = BUF(U381_10)
DATA_OUT_REG_11 = BUF(U380_10)





GT_255_U10_10= OR(TX_CONTA_REG_4__10, GT_255_U7_10)
GT_255_U9_10= OR(TX_CONTA_REG_2__10, TX_CONTA_REG_0__10, TX_CONTA_REG_1__10)
GT_255_U8_10= AND(TX_CONTA_REG_5__10, TX_CONTA_REG_6__10, GT_255_U10_10)
U375_10= AND(SEND_EN_REG_10, U420_10)
U376_10= AND(U493_10, U509_10)
U377_10= AND(NEXT_BIT_REG_2__10, NEXT_BIT_REG_1__10)
U378_10= AND(NEXT_BIT_REG_1__10, U446_10)
U379_10= AND(CONTA_TMP_REG_1__10, CONTA_TMP_REG_0__10)
U380_10= NAND(U599_10, U598_10, U474_10)
U381_10= AND(U473_10, U445_10, U475_10)
U382_10= NAND(U439_10, U472_10)
U383_10= NAND(U434_10, U561_10)
U384_10= NAND(U605_10, U604_10, S1_REG_0__10)
U385_10= NAND(U472_10, U507_10)
U386_10= OR(U467_10, ADD_MPX2_REG_10)
U387_10= NAND(U505_10, U504_10)
U388_10= NAND(U502_10, U501_10)
U389_10= NAND(U466_10, U499_10)
U390_10= NAND(U497_10, U496_10)
U391_10= NAND(U489_10, U494_10)
U392_10= OR(TRE_REG_10, TX_END_REG_10, LOAD_REG_10)
U393_10= NAND(U491_10, U490_10)
U394_10= NAND(U488_10, U487_10)
U395_10= NAND(U486_10, U485_10)
U396_10= NAND(U482_10, U481_10)
U397_10= NAND(U479_10, U478_10)
U398_10= NAND(U477_10, U476_10)
U399_10= NAND(U548_10, U547_10)
U400_10= NAND(U546_10, U545_10)
U401_10= NAND(U544_10, U543_10)
U402_10= NAND(U542_10, U541_10)
U403_10= NAND(U540_10, U539_10)
U404_10= NAND(U538_10, U537_10)
U405_10= NAND(U536_10, U535_10)
U406_10= NAND(U534_10, U533_10)
U407_10= NAND(U529_10, U528_10)
U408_10= NAND(U593_10, U592_10, U448_10)
U409_10= NAND(U526_10, U525_10)
U410_10= NAND(U444_10, U522_10)
U411_10= NAND(U468_10, U521_10)
U412_10= NAND(U469_10, U519_10)
U413_10= NAND(U444_10, U516_10)
U414_10= NAND(U515_10, U468_10, U514_10)
U415_10= NAND(U512_10, U469_10, U513_10)
U416_10= NAND(U511_10, U510_10)
U417_10= AND(CONTA_TMP_REG_3__10, U517_10)
U418_10= NOT(CONTA_TMP_REG_0__10)
U419_10= NOT(SEND_EN_REG_10)
U420_10= NOT(GT_255_U6_10)
U421_10= NAND(GT_255_U6_10, SEND_EN_REG_10)
U422_10= NOT(NEXT_BIT_REG_0__10)
U423_10= NAND(NEXT_BIT_REG_0__10, U474_10)
U424_10= OR(NEXT_BIT_REG_3__10, NEXT_BIT_REG_2__10)
U425_10= NOT(ITFC_STATE_REG_0__10)
U426_10= NOT(LOAD_REG_10)
U427_10= NOT(S1_REG_0__10)
U428_10= NOT(S1_REG_1__10)
U429_10= NOT(S1_REG_2__10)
U430_10= NOT(RDY_REG_10)
U431_10= NAND(RDY_REG_10, S1_REG_1__10)
U432_10= NOT(SEND_REG_10)
U433_10= NOT(TRE_REG_10)
U434_10= NAND(S1_REG_1__10, U427_10)
U435_10= NOT(ITFC_STATE_REG_1__10)
U436_10= NOT(S2_REG_1__10)
U437_10= NOT(CONFIRM_REG_10)
U438_10= NOT(MPX_REG_10)
U439_10= NAND(S2_REG_1__10, U441_10, CONFIRM_REG_10)
U440_10= NOT(TX_END_REG_10)
U441_10= NOT(S2_REG_0__10)
U442_10= NOT(CONTA_TMP_REG_1__10)
U443_10= NAND(U492_10, S1_REG_2__10)
U444_10= NAND(U376_10, U418_10)
U445_10= NOT(NEXT_BIT_REG_1__10)
U446_10= NOT(NEXT_BIT_REG_2__10)
U447_10= NOT(NEXT_BIT_REG_3__10)
U448_10= NAND(NEXT_BIT_REG_2__10, U445_10)
U449_10= NOT(EOC_10)
U450_10= NAND(U566_10, U565_10)
U451_10= NAND(U571_10, U570_10)
U452_10= NAND(U573_10, U572_10)
U453_10= NAND(U575_10, U574_10)
U454_10= NAND(U577_10, U576_10)
U455_10= NAND(U579_10, U578_10)
U456_10= NAND(U581_10, U580_10)
U457_10= NAND(U583_10, U582_10)
U458_10= NAND(U585_10, U584_10)
U459_10= NAND(U587_10, U586_10)
U460_10= NAND(U589_10, U588_10)
U461_10= NAND(U591_10, U590_10)
U462_10= NAND(U597_10, U596_10)
U463_10= NAND(U601_10, U600_10)
U464_10= NAND(U603_10, U602_10)
U465_10= NAND(LOAD_REG_10, U433_10)
U466_10= NAND(U498_10, U438_10)
U467_10= NOT(U466_10)
U468_10= NAND(CONTA_TMP_REG_0__10, U442_10, U376_10)
U469_10= NAND(U376_10, U379_10)
U470_10= NOT(U444_10)
U471_10= NOT(U448_10)
U472_10= NAND(U441_10, U436_10, SEND_DATA_REG_10)
U473_10= NOT(U424_10)
U474_10= NOT(U421_10)
U475_10= NOT(U423_10)
U476_10= NAND(ADD_291_U29_10, U375_10)
U477_10= NAND(TX_CONTA_REG_1__10, U419_10)
U478_10= NAND(ADD_291_U5_10, U375_10)
U479_10= NAND(TX_CONTA_REG_0__10, U419_10)
U480_10= NAND(ITFC_STATE_REG_0__10, U435_10)
U481_10= NAND(U425_10, U435_10, SHOT_REG_10)
U482_10= NAND(LOAD_REG_10, U480_10)
U483_10= NOT(U431_10)
U484_10= NAND(U483_10, S1_REG_0__10)
U485_10= NAND(S1_REG_1__10, S1_REG_0__10, S1_REG_2__10)
U486_10= NAND(SEND_DATA_REG_10, U484_10)
U487_10= NAND(TRE_REG_10, SEND_REG_10, DSR_10)
U488_10= NAND(SEND_EN_REG_10, U440_10)
U489_10= NAND(S1_REG_2__10, S1_REG_0__10, U428_10, U449_10)
U490_10= OR(S1_REG_2__10, S1_REG_1__10, S1_REG_0__10)
U491_10= NAND(MUX_EN_REG_10, U489_10)
U492_10= NOT(U434_10)
U493_10= NOT(U443_10)
U494_10= NAND(LOAD_DATO_REG_10, U443_10)
U495_10= NAND(ITFC_STATE_REG_1__10, U425_10)
U496_10= NAND(SEND_REG_10, U495_10)
U497_10= NAND(ITFC_STATE_REG_0__10, U435_10)
U498_10= NOT(U439_10)
U499_10= NAND(MPX_REG_10, U439_10)
U500_10= OR(ITFC_STATE_REG_0__10, ITFC_STATE_REG_1__10)
U501_10= NAND(ITFC_STATE_REG_1__10, ITFC_STATE_REG_0__10, TX_END_REG_10)
U502_10= NAND(CONFIRM_REG_10, U500_10)
U503_10= NAND(U441_10, U437_10, S2_REG_1__10)
U504_10= NAND(SHOT_REG_10, U503_10)
U505_10= NAND(S2_REG_0__10, U436_10)
U506_10= NAND(U498_10, MPX_REG_10)
U507_10= NAND(RDY_REG_10, U506_10)
U508_10= NAND(DSR_10, TRE_REG_10)
U509_10= NAND(U379_10, CONTA_TMP_REG_2__10)
U510_10= NAND(CONTA_TMP_REG_3__10, U376_10)
U511_10= NAND(CANALE_REG_3__10, U443_10)
U512_10= NAND(U376_10, CONTA_TMP_REG_2__10)
U513_10= NAND(CANALE_REG_2__10, U443_10)
U514_10= NAND(U470_10, CONTA_TMP_REG_1__10)
U515_10= NAND(CANALE_REG_1__10, U443_10)
U516_10= NAND(CANALE_REG_0__10, U443_10)
U517_10= NAND(U379_10, CONTA_TMP_REG_2__10, U493_10)
U518_10= NAND(U493_10, U379_10)
U519_10= NAND(U518_10, CONTA_TMP_REG_2__10)
U520_10= NAND(U493_10, CONTA_TMP_REG_0__10)
U521_10= NAND(CONTA_TMP_REG_1__10, U520_10)
U522_10= NAND(CONTA_TMP_REG_0__10, U443_10)
U523_10= NAND(TX_END_REG_10, ITFC_STATE_REG_1__10)
U524_10= NAND(TX_END_REG_10, ITFC_STATE_REG_0__10)
U525_10= NAND(ITFC_STATE_REG_1__10, U524_10)
U526_10= NAND(SHOT_REG_10, U425_10)
U527_10= NOT(U465_10)
U528_10= NAND(U595_10, U594_10, U474_10)
U529_10= NAND(NEXT_BIT_REG_1__10, U423_10)
U530_10= OR(NEXT_BIT_REG_1__10, NEXT_BIT_REG_2__10)
U531_10= NAND(U530_10, U422_10)
U532_10= NAND(U447_10, U531_10)
U533_10= NAND(ADD_291_U21_10, U375_10)
U534_10= NAND(TX_CONTA_REG_9__10, U419_10)
U535_10= NAND(ADD_291_U22_10, U375_10)
U536_10= NAND(TX_CONTA_REG_8__10, U419_10)
U537_10= NAND(ADD_291_U23_10, U375_10)
U538_10= NAND(TX_CONTA_REG_7__10, U419_10)
U539_10= NAND(ADD_291_U24_10, U375_10)
U540_10= NAND(TX_CONTA_REG_6__10, U419_10)
U541_10= NAND(ADD_291_U25_10, U375_10)
U542_10= NAND(TX_CONTA_REG_5__10, U419_10)
U543_10= NAND(ADD_291_U26_10, U375_10)
U544_10= NAND(TX_CONTA_REG_4__10, U419_10)
U545_10= NAND(ADD_291_U27_10, U375_10)
U546_10= NAND(TX_CONTA_REG_3__10, U419_10)
U547_10= NAND(ADD_291_U28_10, U375_10)
U548_10= NAND(TX_CONTA_REG_2__10, U419_10)
U549_10= NAND(U378_10, OUT_REG_REG_6__10)
U550_10= NAND(U377_10, OUT_REG_REG_2__10)
U551_10= NAND(U473_10, U445_10)
U552_10= NAND(U471_10, OUT_REG_REG_4__10)
U553_10= NAND(NEXT_BIT_REG_3__10, OUT_REG_REG_0__10)
U554_10= NAND(U550_10, U549_10, U551_10, U553_10, U552_10)
U555_10= NAND(U378_10, OUT_REG_REG_7__10)
U556_10= NAND(U377_10, OUT_REG_REG_3__10)
U557_10= NAND(U471_10, OUT_REG_REG_5__10)
U558_10= NAND(NEXT_BIT_REG_3__10, OUT_REG_REG_1__10)
U559_10= NAND(U558_10, U557_10, U556_10, U555_10)
U560_10= NAND(CONFIRM_REG_10, U438_10)
U561_10= NAND(S1_REG_2__10, S1_REG_0__10)
U562_10= NAND(U431_10, U429_10)
U563_10= OR(EOC_10, S1_REG_1__10)
U564_10= NAND(U563_10, U562_10)
U565_10= NAND(U492_10, U429_10)
U566_10= NAND(SOC_REG_10, U434_10)
U567_10= NAND(ERROR_REG_10, U426_10)
U568_10= NAND(TRE_REG_10, LOAD_REG_10)
U569_10= NAND(U568_10, U567_10)
U570_10= NAND(SEND_REG_10, U508_10)
U571_10= NAND(U569_10, U432_10)
U572_10= NAND(ITFC_STATE_REG_1__10, U425_10)
U573_10= NAND(ITFC_STATE_REG_0__10, U523_10)
U574_10= NAND(OUT_REG_REG_7__10, U465_10)
U575_10= NAND(DATA_IN_7__10, U527_10)
U576_10= NAND(OUT_REG_REG_6__10, U465_10)
U577_10= NAND(DATA_IN_6__10, U527_10)
U578_10= NAND(OUT_REG_REG_5__10, U465_10)
U579_10= NAND(DATA_IN_5__10, U527_10)
U580_10= NAND(OUT_REG_REG_4__10, U465_10)
U581_10= NAND(DATA_IN_4__10, U527_10)
U582_10= NAND(OUT_REG_REG_3__10, U465_10)
U583_10= NAND(DATA_IN_3__10, U527_10)
U584_10= NAND(OUT_REG_REG_2__10, U465_10)
U585_10= NAND(DATA_IN_2__10, U527_10)
U586_10= NAND(OUT_REG_REG_1__10, U465_10)
U587_10= NAND(DATA_IN_1__10, U527_10)
U588_10= NAND(OUT_REG_REG_0__10, U465_10)
U589_10= NAND(DATA_IN_0__10, U527_10)
U590_10= NAND(NEXT_BIT_REG_3__10, U423_10)
U591_10= NAND(U377_10, U475_10)
U592_10= NAND(NEXT_BIT_REG_2__10, U423_10)
U593_10= NAND(U378_10, U475_10)
U594_10= NAND(NEXT_BIT_REG_0__10, U448_10)
U595_10= NAND(U424_10, U422_10)
U596_10= NAND(NEXT_BIT_REG_0__10, U421_10)
U597_10= NAND(U474_10, U532_10)
U598_10= NAND(NEXT_BIT_REG_0__10, U554_10)
U599_10= NAND(U559_10, U422_10)
U600_10= NAND(S2_REG_1__10, U560_10, U441_10)
U601_10= NAND(S2_REG_0__10, U436_10)
U602_10= NAND(S1_REG_2__10, U427_10)
U603_10= NAND(S1_REG_0__10, U564_10)
U604_10= NAND(EOC_10, S1_REG_2__10, U428_10)
U605_10= NAND(U429_10, U430_10, S1_REG_1__10)
GT_255_U7_10= AND(TX_CONTA_REG_3__10, GT_255_U9_10)
ADD_291_U5_10= NOT(TX_CONTA_REG_0__10)
ADD_291_U6_10= NOT(TX_CONTA_REG_1__10)
ADD_291_U7_10= NAND(TX_CONTA_REG_1__10, TX_CONTA_REG_0__10)
ADD_291_U8_10= NOT(TX_CONTA_REG_2__10)
ADD_291_U9_10= NAND(TX_CONTA_REG_2__10, ADD_291_U32_10)
ADD_291_U10_10= NOT(TX_CONTA_REG_3__10)
ADD_291_U11_10= NAND(TX_CONTA_REG_3__10, ADD_291_U33_10)
ADD_291_U12_10= NOT(TX_CONTA_REG_4__10)
ADD_291_U13_10= NAND(TX_CONTA_REG_4__10, ADD_291_U34_10)
ADD_291_U14_10= NOT(TX_CONTA_REG_5__10)
ADD_291_U15_10= NAND(TX_CONTA_REG_5__10, ADD_291_U35_10)
ADD_291_U16_10= NOT(TX_CONTA_REG_6__10)
ADD_291_U17_10= NAND(TX_CONTA_REG_6__10, ADD_291_U36_10)
ADD_291_U18_10= NOT(TX_CONTA_REG_7__10)
ADD_291_U19_10= NAND(TX_CONTA_REG_7__10, ADD_291_U37_10)
ADD_291_U20_10= NOT(TX_CONTA_REG_8__10)
ADD_291_U21_10= NAND(ADD_291_U41_10, ADD_291_U40_10)
ADD_291_U22_10= NAND(ADD_291_U43_10, ADD_291_U42_10)
ADD_291_U23_10= NAND(ADD_291_U45_10, ADD_291_U44_10)
ADD_291_U24_10= NAND(ADD_291_U47_10, ADD_291_U46_10)
ADD_291_U25_10= NAND(ADD_291_U49_10, ADD_291_U48_10)
ADD_291_U26_10= NAND(ADD_291_U51_10, ADD_291_U50_10)
ADD_291_U27_10= NAND(ADD_291_U53_10, ADD_291_U52_10)
ADD_291_U28_10= NAND(ADD_291_U55_10, ADD_291_U54_10)
ADD_291_U29_10= NAND(ADD_291_U57_10, ADD_291_U56_10)
ADD_291_U30_10= NOT(TX_CONTA_REG_9__10)
ADD_291_U31_10= NAND(TX_CONTA_REG_8__10, ADD_291_U38_10)
ADD_291_U32_10= NOT(ADD_291_U7_10)
ADD_291_U33_10= NOT(ADD_291_U9_10)
ADD_291_U34_10= NOT(ADD_291_U11_10)
ADD_291_U35_10= NOT(ADD_291_U13_10)
ADD_291_U36_10= NOT(ADD_291_U15_10)
ADD_291_U37_10= NOT(ADD_291_U17_10)
ADD_291_U38_10= NOT(ADD_291_U19_10)
ADD_291_U39_10= NOT(ADD_291_U31_10)
ADD_291_U40_10= NAND(TX_CONTA_REG_9__10, ADD_291_U31_10)
ADD_291_U41_10= NAND(ADD_291_U39_10, ADD_291_U30_10)
ADD_291_U42_10= NAND(TX_CONTA_REG_8__10, ADD_291_U19_10)
ADD_291_U43_10= NAND(ADD_291_U38_10, ADD_291_U20_10)
ADD_291_U44_10= NAND(TX_CONTA_REG_7__10, ADD_291_U17_10)
ADD_291_U45_10= NAND(ADD_291_U37_10, ADD_291_U18_10)
ADD_291_U46_10= NAND(TX_CONTA_REG_6__10, ADD_291_U15_10)
ADD_291_U47_10= NAND(ADD_291_U36_10, ADD_291_U16_10)
ADD_291_U48_10= NAND(TX_CONTA_REG_5__10, ADD_291_U13_10)
ADD_291_U49_10= NAND(ADD_291_U35_10, ADD_291_U14_10)
ADD_291_U50_10= NAND(TX_CONTA_REG_4__10, ADD_291_U11_10)
ADD_291_U51_10= NAND(ADD_291_U34_10, ADD_291_U12_10)
ADD_291_U52_10= NAND(TX_CONTA_REG_3__10, ADD_291_U9_10)
ADD_291_U53_10= NAND(ADD_291_U33_10, ADD_291_U10_10)
ADD_291_U54_10= NAND(TX_CONTA_REG_2__10, ADD_291_U7_10)
ADD_291_U55_10= NAND(ADD_291_U32_10, ADD_291_U8_10)
ADD_291_U56_10= NAND(TX_CONTA_REG_1__10, ADD_291_U5_10)
ADD_291_U57_10= NAND(TX_CONTA_REG_0__10, ADD_291_U6_10)
GT_255_U6_10= OR(TX_CONTA_REG_7__10, TX_CONTA_REG_9__10, TX_CONTA_REG_8__10, GT_255_U8_10)

CANALE_REG_3__12 = BUF(U416_11)
CANALE_REG_2__12 = BUF(U415_11)
CANALE_REG_1__12 = BUF(U414_11)
CANALE_REG_0__12 = BUF(U413_11)
CONTA_TMP_REG_3__12 = BUF(U417_11)
CONTA_TMP_REG_2__12 = BUF(U412_11)
CONTA_TMP_REG_1__12 = BUF(U411_11)
CONTA_TMP_REG_0__12 = BUF(U410_11)
ITFC_STATE_REG_1__12 = BUF(U452_11)
ITFC_STATE_REG_0__12 = BUF(U409_11)
OUT_REG_REG_7__12 = BUF(U453_11)
OUT_REG_REG_6__12 = BUF(U454_11)
OUT_REG_REG_5__12 = BUF(U455_11)
OUT_REG_REG_4__12 = BUF(U456_11)
OUT_REG_REG_3__12 = BUF(U457_11)
OUT_REG_REG_2__12 = BUF(U458_11)
OUT_REG_REG_1__12 = BUF(U459_11)
OUT_REG_REG_0__12 = BUF(U460_11)
NEXT_BIT_REG_3__12 = BUF(U461_11)
NEXT_BIT_REG_2__12 = BUF(U408_11)
NEXT_BIT_REG_1__12 = BUF(U407_11)
NEXT_BIT_REG_0__12 = BUF(U462_11)
TX_CONTA_REG_9__12 = BUF(U406_11)
TX_CONTA_REG_8__12 = BUF(U405_11)
TX_CONTA_REG_7__12 = BUF(U404_11)
TX_CONTA_REG_6__12 = BUF(U403_11)
TX_CONTA_REG_5__12 = BUF(U402_11)
TX_CONTA_REG_4__12 = BUF(U401_11)
TX_CONTA_REG_3__12 = BUF(U400_11)
TX_CONTA_REG_2__12 = BUF(U399_11)
TX_CONTA_REG_1__12 = BUF(U398_11)
TX_CONTA_REG_0__12 = BUF(U397_11)
LOAD_REG_12 = BUF(U396_11)
SEND_DATA_REG_12 = BUF(U395_11)
SEND_EN_REG_12 = BUF(U394_11)
MUX_EN_REG_12 = BUF(U393_11)
TRE_REG_12 = BUF(U392_11)
LOAD_DATO_REG_12 = BUF(U391_11)
SOC_REG_12 = BUF(U450_11)
SEND_REG_12 = BUF(U390_11)
MPX_REG_12 = BUF(U389_11)
CONFIRM_REG_12 = BUF(U388_11)
SHOT_REG_12 = BUF(U387_11)
ADD_MPX2_REG_12 = BUF(U386_11)
RDY_REG_12 = BUF(U385_11)
ERROR_REG_12 = BUF(U451_11)
S1_REG_2__12 = BUF(U383_11)
S1_REG_1__12 = BUF(U464_11)
S1_REG_0__12 = BUF(U384_11)
S2_REG_1__12 = BUF(U463_11)
S2_REG_0__12 = BUF(U382_11)
TX_END_REG_12 = BUF(U381_11)
DATA_OUT_REG_12 = BUF(U380_11)





GT_255_U10_11= OR(TX_CONTA_REG_4__11, GT_255_U7_11)
GT_255_U9_11= OR(TX_CONTA_REG_2__11, TX_CONTA_REG_0__11, TX_CONTA_REG_1__11)
GT_255_U8_11= AND(TX_CONTA_REG_5__11, TX_CONTA_REG_6__11, GT_255_U10_11)
U375_11= AND(SEND_EN_REG_11, U420_11)
U376_11= AND(U493_11, U509_11)
U377_11= AND(NEXT_BIT_REG_2__11, NEXT_BIT_REG_1__11)
U378_11= AND(NEXT_BIT_REG_1__11, U446_11)
U379_11= AND(CONTA_TMP_REG_1__11, CONTA_TMP_REG_0__11)
U380_11= NAND(U599_11, U598_11, U474_11)
U381_11= AND(U473_11, U445_11, U475_11)
U382_11= NAND(U439_11, U472_11)
U383_11= NAND(U434_11, U561_11)
U384_11= NAND(U605_11, U604_11, S1_REG_0__11)
U385_11= NAND(U472_11, U507_11)
U386_11= OR(U467_11, ADD_MPX2_REG_11)
U387_11= NAND(U505_11, U504_11)
U388_11= NAND(U502_11, U501_11)
U389_11= NAND(U466_11, U499_11)
U390_11= NAND(U497_11, U496_11)
U391_11= NAND(U489_11, U494_11)
U392_11= OR(TRE_REG_11, TX_END_REG_11, LOAD_REG_11)
U393_11= NAND(U491_11, U490_11)
U394_11= NAND(U488_11, U487_11)
U395_11= NAND(U486_11, U485_11)
U396_11= NAND(U482_11, U481_11)
U397_11= NAND(U479_11, U478_11)
U398_11= NAND(U477_11, U476_11)
U399_11= NAND(U548_11, U547_11)
U400_11= NAND(U546_11, U545_11)
U401_11= NAND(U544_11, U543_11)
U402_11= NAND(U542_11, U541_11)
U403_11= NAND(U540_11, U539_11)
U404_11= NAND(U538_11, U537_11)
U405_11= NAND(U536_11, U535_11)
U406_11= NAND(U534_11, U533_11)
U407_11= NAND(U529_11, U528_11)
U408_11= NAND(U593_11, U592_11, U448_11)
U409_11= NAND(U526_11, U525_11)
U410_11= NAND(U444_11, U522_11)
U411_11= NAND(U468_11, U521_11)
U412_11= NAND(U469_11, U519_11)
U413_11= NAND(U444_11, U516_11)
U414_11= NAND(U515_11, U468_11, U514_11)
U415_11= NAND(U512_11, U469_11, U513_11)
U416_11= NAND(U511_11, U510_11)
U417_11= AND(CONTA_TMP_REG_3__11, U517_11)
U418_11= NOT(CONTA_TMP_REG_0__11)
U419_11= NOT(SEND_EN_REG_11)
U420_11= NOT(GT_255_U6_11)
U421_11= NAND(GT_255_U6_11, SEND_EN_REG_11)
U422_11= NOT(NEXT_BIT_REG_0__11)
U423_11= NAND(NEXT_BIT_REG_0__11, U474_11)
U424_11= OR(NEXT_BIT_REG_3__11, NEXT_BIT_REG_2__11)
U425_11= NOT(ITFC_STATE_REG_0__11)
U426_11= NOT(LOAD_REG_11)
U427_11= NOT(S1_REG_0__11)
U428_11= NOT(S1_REG_1__11)
U429_11= NOT(S1_REG_2__11)
U430_11= NOT(RDY_REG_11)
U431_11= NAND(RDY_REG_11, S1_REG_1__11)
U432_11= NOT(SEND_REG_11)
U433_11= NOT(TRE_REG_11)
U434_11= NAND(S1_REG_1__11, U427_11)
U435_11= NOT(ITFC_STATE_REG_1__11)
U436_11= NOT(S2_REG_1__11)
U437_11= NOT(CONFIRM_REG_11)
U438_11= NOT(MPX_REG_11)
U439_11= NAND(S2_REG_1__11, U441_11, CONFIRM_REG_11)
U440_11= NOT(TX_END_REG_11)
U441_11= NOT(S2_REG_0__11)
U442_11= NOT(CONTA_TMP_REG_1__11)
U443_11= NAND(U492_11, S1_REG_2__11)
U444_11= NAND(U376_11, U418_11)
U445_11= NOT(NEXT_BIT_REG_1__11)
U446_11= NOT(NEXT_BIT_REG_2__11)
U447_11= NOT(NEXT_BIT_REG_3__11)
U448_11= NAND(NEXT_BIT_REG_2__11, U445_11)
U449_11= NOT(EOC_11)
U450_11= NAND(U566_11, U565_11)
U451_11= NAND(U571_11, U570_11)
U452_11= NAND(U573_11, U572_11)
U453_11= NAND(U575_11, U574_11)
U454_11= NAND(U577_11, U576_11)
U455_11= NAND(U579_11, U578_11)
U456_11= NAND(U581_11, U580_11)
U457_11= NAND(U583_11, U582_11)
U458_11= NAND(U585_11, U584_11)
U459_11= NAND(U587_11, U586_11)
U460_11= NAND(U589_11, U588_11)
U461_11= NAND(U591_11, U590_11)
U462_11= NAND(U597_11, U596_11)
U463_11= NAND(U601_11, U600_11)
U464_11= NAND(U603_11, U602_11)
U465_11= NAND(LOAD_REG_11, U433_11)
U466_11= NAND(U498_11, U438_11)
U467_11= NOT(U466_11)
U468_11= NAND(CONTA_TMP_REG_0__11, U442_11, U376_11)
U469_11= NAND(U376_11, U379_11)
U470_11= NOT(U444_11)
U471_11= NOT(U448_11)
U472_11= NAND(U441_11, U436_11, SEND_DATA_REG_11)
U473_11= NOT(U424_11)
U474_11= NOT(U421_11)
U475_11= NOT(U423_11)
U476_11= NAND(ADD_291_U29_11, U375_11)
U477_11= NAND(TX_CONTA_REG_1__11, U419_11)
U478_11= NAND(ADD_291_U5_11, U375_11)
U479_11= NAND(TX_CONTA_REG_0__11, U419_11)
U480_11= NAND(ITFC_STATE_REG_0__11, U435_11)
U481_11= NAND(U425_11, U435_11, SHOT_REG_11)
U482_11= NAND(LOAD_REG_11, U480_11)
U483_11= NOT(U431_11)
U484_11= NAND(U483_11, S1_REG_0__11)
U485_11= NAND(S1_REG_1__11, S1_REG_0__11, S1_REG_2__11)
U486_11= NAND(SEND_DATA_REG_11, U484_11)
U487_11= NAND(TRE_REG_11, SEND_REG_11, DSR_11)
U488_11= NAND(SEND_EN_REG_11, U440_11)
U489_11= NAND(S1_REG_2__11, S1_REG_0__11, U428_11, U449_11)
U490_11= OR(S1_REG_2__11, S1_REG_1__11, S1_REG_0__11)
U491_11= NAND(MUX_EN_REG_11, U489_11)
U492_11= NOT(U434_11)
U493_11= NOT(U443_11)
U494_11= NAND(LOAD_DATO_REG_11, U443_11)
U495_11= NAND(ITFC_STATE_REG_1__11, U425_11)
U496_11= NAND(SEND_REG_11, U495_11)
U497_11= NAND(ITFC_STATE_REG_0__11, U435_11)
U498_11= NOT(U439_11)
U499_11= NAND(MPX_REG_11, U439_11)
U500_11= OR(ITFC_STATE_REG_0__11, ITFC_STATE_REG_1__11)
U501_11= NAND(ITFC_STATE_REG_1__11, ITFC_STATE_REG_0__11, TX_END_REG_11)
U502_11= NAND(CONFIRM_REG_11, U500_11)
U503_11= NAND(U441_11, U437_11, S2_REG_1__11)
U504_11= NAND(SHOT_REG_11, U503_11)
U505_11= NAND(S2_REG_0__11, U436_11)
U506_11= NAND(U498_11, MPX_REG_11)
U507_11= NAND(RDY_REG_11, U506_11)
U508_11= NAND(DSR_11, TRE_REG_11)
U509_11= NAND(U379_11, CONTA_TMP_REG_2__11)
U510_11= NAND(CONTA_TMP_REG_3__11, U376_11)
U511_11= NAND(CANALE_REG_3__11, U443_11)
U512_11= NAND(U376_11, CONTA_TMP_REG_2__11)
U513_11= NAND(CANALE_REG_2__11, U443_11)
U514_11= NAND(U470_11, CONTA_TMP_REG_1__11)
U515_11= NAND(CANALE_REG_1__11, U443_11)
U516_11= NAND(CANALE_REG_0__11, U443_11)
U517_11= NAND(U379_11, CONTA_TMP_REG_2__11, U493_11)
U518_11= NAND(U493_11, U379_11)
U519_11= NAND(U518_11, CONTA_TMP_REG_2__11)
U520_11= NAND(U493_11, CONTA_TMP_REG_0__11)
U521_11= NAND(CONTA_TMP_REG_1__11, U520_11)
U522_11= NAND(CONTA_TMP_REG_0__11, U443_11)
U523_11= NAND(TX_END_REG_11, ITFC_STATE_REG_1__11)
U524_11= NAND(TX_END_REG_11, ITFC_STATE_REG_0__11)
U525_11= NAND(ITFC_STATE_REG_1__11, U524_11)
U526_11= NAND(SHOT_REG_11, U425_11)
U527_11= NOT(U465_11)
U528_11= NAND(U595_11, U594_11, U474_11)
U529_11= NAND(NEXT_BIT_REG_1__11, U423_11)
U530_11= OR(NEXT_BIT_REG_1__11, NEXT_BIT_REG_2__11)
U531_11= NAND(U530_11, U422_11)
U532_11= NAND(U447_11, U531_11)
U533_11= NAND(ADD_291_U21_11, U375_11)
U534_11= NAND(TX_CONTA_REG_9__11, U419_11)
U535_11= NAND(ADD_291_U22_11, U375_11)
U536_11= NAND(TX_CONTA_REG_8__11, U419_11)
U537_11= NAND(ADD_291_U23_11, U375_11)
U538_11= NAND(TX_CONTA_REG_7__11, U419_11)
U539_11= NAND(ADD_291_U24_11, U375_11)
U540_11= NAND(TX_CONTA_REG_6__11, U419_11)
U541_11= NAND(ADD_291_U25_11, U375_11)
U542_11= NAND(TX_CONTA_REG_5__11, U419_11)
U543_11= NAND(ADD_291_U26_11, U375_11)
U544_11= NAND(TX_CONTA_REG_4__11, U419_11)
U545_11= NAND(ADD_291_U27_11, U375_11)
U546_11= NAND(TX_CONTA_REG_3__11, U419_11)
U547_11= NAND(ADD_291_U28_11, U375_11)
U548_11= NAND(TX_CONTA_REG_2__11, U419_11)
U549_11= NAND(U378_11, OUT_REG_REG_6__11)
U550_11= NAND(U377_11, OUT_REG_REG_2__11)
U551_11= NAND(U473_11, U445_11)
U552_11= NAND(U471_11, OUT_REG_REG_4__11)
U553_11= NAND(NEXT_BIT_REG_3__11, OUT_REG_REG_0__11)
U554_11= NAND(U550_11, U549_11, U551_11, U553_11, U552_11)
U555_11= NAND(U378_11, OUT_REG_REG_7__11)
U556_11= NAND(U377_11, OUT_REG_REG_3__11)
U557_11= NAND(U471_11, OUT_REG_REG_5__11)
U558_11= NAND(NEXT_BIT_REG_3__11, OUT_REG_REG_1__11)
U559_11= NAND(U558_11, U557_11, U556_11, U555_11)
U560_11= NAND(CONFIRM_REG_11, U438_11)
U561_11= NAND(S1_REG_2__11, S1_REG_0__11)
U562_11= NAND(U431_11, U429_11)
U563_11= OR(EOC_11, S1_REG_1__11)
U564_11= NAND(U563_11, U562_11)
U565_11= NAND(U492_11, U429_11)
U566_11= NAND(SOC_REG_11, U434_11)
U567_11= NAND(ERROR_REG_11, U426_11)
U568_11= NAND(TRE_REG_11, LOAD_REG_11)
U569_11= NAND(U568_11, U567_11)
U570_11= NAND(SEND_REG_11, U508_11)
U571_11= NAND(U569_11, U432_11)
U572_11= NAND(ITFC_STATE_REG_1__11, U425_11)
U573_11= NAND(ITFC_STATE_REG_0__11, U523_11)
U574_11= NAND(OUT_REG_REG_7__11, U465_11)
U575_11= NAND(DATA_IN_7__11, U527_11)
U576_11= NAND(OUT_REG_REG_6__11, U465_11)
U577_11= NAND(DATA_IN_6__11, U527_11)
U578_11= NAND(OUT_REG_REG_5__11, U465_11)
U579_11= NAND(DATA_IN_5__11, U527_11)
U580_11= NAND(OUT_REG_REG_4__11, U465_11)
U581_11= NAND(DATA_IN_4__11, U527_11)
U582_11= NAND(OUT_REG_REG_3__11, U465_11)
U583_11= NAND(DATA_IN_3__11, U527_11)
U584_11= NAND(OUT_REG_REG_2__11, U465_11)
U585_11= NAND(DATA_IN_2__11, U527_11)
U586_11= NAND(OUT_REG_REG_1__11, U465_11)
U587_11= NAND(DATA_IN_1__11, U527_11)
U588_11= NAND(OUT_REG_REG_0__11, U465_11)
U589_11= NAND(DATA_IN_0__11, U527_11)
U590_11= NAND(NEXT_BIT_REG_3__11, U423_11)
U591_11= NAND(U377_11, U475_11)
U592_11= NAND(NEXT_BIT_REG_2__11, U423_11)
U593_11= NAND(U378_11, U475_11)
U594_11= NAND(NEXT_BIT_REG_0__11, U448_11)
U595_11= NAND(U424_11, U422_11)
U596_11= NAND(NEXT_BIT_REG_0__11, U421_11)
U597_11= NAND(U474_11, U532_11)
U598_11= NAND(NEXT_BIT_REG_0__11, U554_11)
U599_11= NAND(U559_11, U422_11)
U600_11= NAND(S2_REG_1__11, U560_11, U441_11)
U601_11= NAND(S2_REG_0__11, U436_11)
U602_11= NAND(S1_REG_2__11, U427_11)
U603_11= NAND(S1_REG_0__11, U564_11)
U604_11= NAND(EOC_11, S1_REG_2__11, U428_11)
U605_11= NAND(U429_11, U430_11, S1_REG_1__11)
GT_255_U7_11= AND(TX_CONTA_REG_3__11, GT_255_U9_11)
ADD_291_U5_11= NOT(TX_CONTA_REG_0__11)
ADD_291_U6_11= NOT(TX_CONTA_REG_1__11)
ADD_291_U7_11= NAND(TX_CONTA_REG_1__11, TX_CONTA_REG_0__11)
ADD_291_U8_11= NOT(TX_CONTA_REG_2__11)
ADD_291_U9_11= NAND(TX_CONTA_REG_2__11, ADD_291_U32_11)
ADD_291_U10_11= NOT(TX_CONTA_REG_3__11)
ADD_291_U11_11= NAND(TX_CONTA_REG_3__11, ADD_291_U33_11)
ADD_291_U12_11= NOT(TX_CONTA_REG_4__11)
ADD_291_U13_11= NAND(TX_CONTA_REG_4__11, ADD_291_U34_11)
ADD_291_U14_11= NOT(TX_CONTA_REG_5__11)
ADD_291_U15_11= NAND(TX_CONTA_REG_5__11, ADD_291_U35_11)
ADD_291_U16_11= NOT(TX_CONTA_REG_6__11)
ADD_291_U17_11= NAND(TX_CONTA_REG_6__11, ADD_291_U36_11)
ADD_291_U18_11= NOT(TX_CONTA_REG_7__11)
ADD_291_U19_11= NAND(TX_CONTA_REG_7__11, ADD_291_U37_11)
ADD_291_U20_11= NOT(TX_CONTA_REG_8__11)
ADD_291_U21_11= NAND(ADD_291_U41_11, ADD_291_U40_11)
ADD_291_U22_11= NAND(ADD_291_U43_11, ADD_291_U42_11)
ADD_291_U23_11= NAND(ADD_291_U45_11, ADD_291_U44_11)
ADD_291_U24_11= NAND(ADD_291_U47_11, ADD_291_U46_11)
ADD_291_U25_11= NAND(ADD_291_U49_11, ADD_291_U48_11)
ADD_291_U26_11= NAND(ADD_291_U51_11, ADD_291_U50_11)
ADD_291_U27_11= NAND(ADD_291_U53_11, ADD_291_U52_11)
ADD_291_U28_11= NAND(ADD_291_U55_11, ADD_291_U54_11)
ADD_291_U29_11= NAND(ADD_291_U57_11, ADD_291_U56_11)
ADD_291_U30_11= NOT(TX_CONTA_REG_9__11)
ADD_291_U31_11= NAND(TX_CONTA_REG_8__11, ADD_291_U38_11)
ADD_291_U32_11= NOT(ADD_291_U7_11)
ADD_291_U33_11= NOT(ADD_291_U9_11)
ADD_291_U34_11= NOT(ADD_291_U11_11)
ADD_291_U35_11= NOT(ADD_291_U13_11)
ADD_291_U36_11= NOT(ADD_291_U15_11)
ADD_291_U37_11= NOT(ADD_291_U17_11)
ADD_291_U38_11= NOT(ADD_291_U19_11)
ADD_291_U39_11= NOT(ADD_291_U31_11)
ADD_291_U40_11= NAND(TX_CONTA_REG_9__11, ADD_291_U31_11)
ADD_291_U41_11= NAND(ADD_291_U39_11, ADD_291_U30_11)
ADD_291_U42_11= NAND(TX_CONTA_REG_8__11, ADD_291_U19_11)
ADD_291_U43_11= NAND(ADD_291_U38_11, ADD_291_U20_11)
ADD_291_U44_11= NAND(TX_CONTA_REG_7__11, ADD_291_U17_11)
ADD_291_U45_11= NAND(ADD_291_U37_11, ADD_291_U18_11)
ADD_291_U46_11= NAND(TX_CONTA_REG_6__11, ADD_291_U15_11)
ADD_291_U47_11= NAND(ADD_291_U36_11, ADD_291_U16_11)
ADD_291_U48_11= NAND(TX_CONTA_REG_5__11, ADD_291_U13_11)
ADD_291_U49_11= NAND(ADD_291_U35_11, ADD_291_U14_11)
ADD_291_U50_11= NAND(TX_CONTA_REG_4__11, ADD_291_U11_11)
ADD_291_U51_11= NAND(ADD_291_U34_11, ADD_291_U12_11)
ADD_291_U52_11= NAND(TX_CONTA_REG_3__11, ADD_291_U9_11)
ADD_291_U53_11= NAND(ADD_291_U33_11, ADD_291_U10_11)
ADD_291_U54_11= NAND(TX_CONTA_REG_2__11, ADD_291_U7_11)
ADD_291_U55_11= NAND(ADD_291_U32_11, ADD_291_U8_11)
ADD_291_U56_11= NAND(TX_CONTA_REG_1__11, ADD_291_U5_11)
ADD_291_U57_11= NAND(TX_CONTA_REG_0__11, ADD_291_U6_11)
GT_255_U6_11= OR(TX_CONTA_REG_7__11, TX_CONTA_REG_9__11, TX_CONTA_REG_8__11, GT_255_U8_11)

CANALE_REG_3__13 = BUF(U416_12)
CANALE_REG_2__13 = BUF(U415_12)
CANALE_REG_1__13 = BUF(U414_12)
CANALE_REG_0__13 = BUF(U413_12)
CONTA_TMP_REG_3__13 = BUF(U417_12)
CONTA_TMP_REG_2__13 = BUF(U412_12)
CONTA_TMP_REG_1__13 = BUF(U411_12)
CONTA_TMP_REG_0__13 = BUF(U410_12)
ITFC_STATE_REG_1__13 = BUF(U452_12)
ITFC_STATE_REG_0__13 = BUF(U409_12)
OUT_REG_REG_7__13 = BUF(U453_12)
OUT_REG_REG_6__13 = BUF(U454_12)
OUT_REG_REG_5__13 = BUF(U455_12)
OUT_REG_REG_4__13 = BUF(U456_12)
OUT_REG_REG_3__13 = BUF(U457_12)
OUT_REG_REG_2__13 = BUF(U458_12)
OUT_REG_REG_1__13 = BUF(U459_12)
OUT_REG_REG_0__13 = BUF(U460_12)
NEXT_BIT_REG_3__13 = BUF(U461_12)
NEXT_BIT_REG_2__13 = BUF(U408_12)
NEXT_BIT_REG_1__13 = BUF(U407_12)
NEXT_BIT_REG_0__13 = BUF(U462_12)
TX_CONTA_REG_9__13 = BUF(U406_12)
TX_CONTA_REG_8__13 = BUF(U405_12)
TX_CONTA_REG_7__13 = BUF(U404_12)
TX_CONTA_REG_6__13 = BUF(U403_12)
TX_CONTA_REG_5__13 = BUF(U402_12)
TX_CONTA_REG_4__13 = BUF(U401_12)
TX_CONTA_REG_3__13 = BUF(U400_12)
TX_CONTA_REG_2__13 = BUF(U399_12)
TX_CONTA_REG_1__13 = BUF(U398_12)
TX_CONTA_REG_0__13 = BUF(U397_12)
LOAD_REG_13 = BUF(U396_12)
SEND_DATA_REG_13 = BUF(U395_12)
SEND_EN_REG_13 = BUF(U394_12)
MUX_EN_REG_13 = BUF(U393_12)
TRE_REG_13 = BUF(U392_12)
LOAD_DATO_REG_13 = BUF(U391_12)
SOC_REG_13 = BUF(U450_12)
SEND_REG_13 = BUF(U390_12)
MPX_REG_13 = BUF(U389_12)
CONFIRM_REG_13 = BUF(U388_12)
SHOT_REG_13 = BUF(U387_12)
ADD_MPX2_REG_13 = BUF(U386_12)
RDY_REG_13 = BUF(U385_12)
ERROR_REG_13 = BUF(U451_12)
S1_REG_2__13 = BUF(U383_12)
S1_REG_1__13 = BUF(U464_12)
S1_REG_0__13 = BUF(U384_12)
S2_REG_1__13 = BUF(U463_12)
S2_REG_0__13 = BUF(U382_12)
TX_END_REG_13 = BUF(U381_12)
DATA_OUT_REG_13 = BUF(U380_12)





GT_255_U10_12= OR(TX_CONTA_REG_4__12, GT_255_U7_12)
GT_255_U9_12= OR(TX_CONTA_REG_2__12, TX_CONTA_REG_0__12, TX_CONTA_REG_1__12)
GT_255_U8_12= AND(TX_CONTA_REG_5__12, TX_CONTA_REG_6__12, GT_255_U10_12)
U375_12= AND(SEND_EN_REG_12, U420_12)
U376_12= AND(U493_12, U509_12)
U377_12= AND(NEXT_BIT_REG_2__12, NEXT_BIT_REG_1__12)
U378_12= AND(NEXT_BIT_REG_1__12, U446_12)
U379_12= AND(CONTA_TMP_REG_1__12, CONTA_TMP_REG_0__12)
U380_12= NAND(U599_12, U598_12, U474_12)
U381_12= AND(U473_12, U445_12, U475_12)
U382_12= NAND(U439_12, U472_12)
U383_12= NAND(U434_12, U561_12)
U384_12= NAND(U605_12, U604_12, S1_REG_0__12)
U385_12= NAND(U472_12, U507_12)
U386_12= OR(U467_12, ADD_MPX2_REG_12)
U387_12= NAND(U505_12, U504_12)
U388_12= NAND(U502_12, U501_12)
U389_12= NAND(U466_12, U499_12)
U390_12= NAND(U497_12, U496_12)
U391_12= NAND(U489_12, U494_12)
U392_12= OR(TRE_REG_12, TX_END_REG_12, LOAD_REG_12)
U393_12= NAND(U491_12, U490_12)
U394_12= NAND(U488_12, U487_12)
U395_12= NAND(U486_12, U485_12)
U396_12= NAND(U482_12, U481_12)
U397_12= NAND(U479_12, U478_12)
U398_12= NAND(U477_12, U476_12)
U399_12= NAND(U548_12, U547_12)
U400_12= NAND(U546_12, U545_12)
U401_12= NAND(U544_12, U543_12)
U402_12= NAND(U542_12, U541_12)
U403_12= NAND(U540_12, U539_12)
U404_12= NAND(U538_12, U537_12)
U405_12= NAND(U536_12, U535_12)
U406_12= NAND(U534_12, U533_12)
U407_12= NAND(U529_12, U528_12)
U408_12= NAND(U593_12, U592_12, U448_12)
U409_12= NAND(U526_12, U525_12)
U410_12= NAND(U444_12, U522_12)
U411_12= NAND(U468_12, U521_12)
U412_12= NAND(U469_12, U519_12)
U413_12= NAND(U444_12, U516_12)
U414_12= NAND(U515_12, U468_12, U514_12)
U415_12= NAND(U512_12, U469_12, U513_12)
U416_12= NAND(U511_12, U510_12)
U417_12= AND(CONTA_TMP_REG_3__12, U517_12)
U418_12= NOT(CONTA_TMP_REG_0__12)
U419_12= NOT(SEND_EN_REG_12)
U420_12= NOT(GT_255_U6_12)
U421_12= NAND(GT_255_U6_12, SEND_EN_REG_12)
U422_12= NOT(NEXT_BIT_REG_0__12)
U423_12= NAND(NEXT_BIT_REG_0__12, U474_12)
U424_12= OR(NEXT_BIT_REG_3__12, NEXT_BIT_REG_2__12)
U425_12= NOT(ITFC_STATE_REG_0__12)
U426_12= NOT(LOAD_REG_12)
U427_12= NOT(S1_REG_0__12)
U428_12= NOT(S1_REG_1__12)
U429_12= NOT(S1_REG_2__12)
U430_12= NOT(RDY_REG_12)
U431_12= NAND(RDY_REG_12, S1_REG_1__12)
U432_12= NOT(SEND_REG_12)
U433_12= NOT(TRE_REG_12)
U434_12= NAND(S1_REG_1__12, U427_12)
U435_12= NOT(ITFC_STATE_REG_1__12)
U436_12= NOT(S2_REG_1__12)
U437_12= NOT(CONFIRM_REG_12)
U438_12= NOT(MPX_REG_12)
U439_12= NAND(S2_REG_1__12, U441_12, CONFIRM_REG_12)
U440_12= NOT(TX_END_REG_12)
U441_12= NOT(S2_REG_0__12)
U442_12= NOT(CONTA_TMP_REG_1__12)
U443_12= NAND(U492_12, S1_REG_2__12)
U444_12= NAND(U376_12, U418_12)
U445_12= NOT(NEXT_BIT_REG_1__12)
U446_12= NOT(NEXT_BIT_REG_2__12)
U447_12= NOT(NEXT_BIT_REG_3__12)
U448_12= NAND(NEXT_BIT_REG_2__12, U445_12)
U449_12= NOT(EOC_12)
U450_12= NAND(U566_12, U565_12)
U451_12= NAND(U571_12, U570_12)
U452_12= NAND(U573_12, U572_12)
U453_12= NAND(U575_12, U574_12)
U454_12= NAND(U577_12, U576_12)
U455_12= NAND(U579_12, U578_12)
U456_12= NAND(U581_12, U580_12)
U457_12= NAND(U583_12, U582_12)
U458_12= NAND(U585_12, U584_12)
U459_12= NAND(U587_12, U586_12)
U460_12= NAND(U589_12, U588_12)
U461_12= NAND(U591_12, U590_12)
U462_12= NAND(U597_12, U596_12)
U463_12= NAND(U601_12, U600_12)
U464_12= NAND(U603_12, U602_12)
U465_12= NAND(LOAD_REG_12, U433_12)
U466_12= NAND(U498_12, U438_12)
U467_12= NOT(U466_12)
U468_12= NAND(CONTA_TMP_REG_0__12, U442_12, U376_12)
U469_12= NAND(U376_12, U379_12)
U470_12= NOT(U444_12)
U471_12= NOT(U448_12)
U472_12= NAND(U441_12, U436_12, SEND_DATA_REG_12)
U473_12= NOT(U424_12)
U474_12= NOT(U421_12)
U475_12= NOT(U423_12)
U476_12= NAND(ADD_291_U29_12, U375_12)
U477_12= NAND(TX_CONTA_REG_1__12, U419_12)
U478_12= NAND(ADD_291_U5_12, U375_12)
U479_12= NAND(TX_CONTA_REG_0__12, U419_12)
U480_12= NAND(ITFC_STATE_REG_0__12, U435_12)
U481_12= NAND(U425_12, U435_12, SHOT_REG_12)
U482_12= NAND(LOAD_REG_12, U480_12)
U483_12= NOT(U431_12)
U484_12= NAND(U483_12, S1_REG_0__12)
U485_12= NAND(S1_REG_1__12, S1_REG_0__12, S1_REG_2__12)
U486_12= NAND(SEND_DATA_REG_12, U484_12)
U487_12= NAND(TRE_REG_12, SEND_REG_12, DSR_12)
U488_12= NAND(SEND_EN_REG_12, U440_12)
U489_12= NAND(S1_REG_2__12, S1_REG_0__12, U428_12, U449_12)
U490_12= OR(S1_REG_2__12, S1_REG_1__12, S1_REG_0__12)
U491_12= NAND(MUX_EN_REG_12, U489_12)
U492_12= NOT(U434_12)
U493_12= NOT(U443_12)
U494_12= NAND(LOAD_DATO_REG_12, U443_12)
U495_12= NAND(ITFC_STATE_REG_1__12, U425_12)
U496_12= NAND(SEND_REG_12, U495_12)
U497_12= NAND(ITFC_STATE_REG_0__12, U435_12)
U498_12= NOT(U439_12)
U499_12= NAND(MPX_REG_12, U439_12)
U500_12= OR(ITFC_STATE_REG_0__12, ITFC_STATE_REG_1__12)
U501_12= NAND(ITFC_STATE_REG_1__12, ITFC_STATE_REG_0__12, TX_END_REG_12)
U502_12= NAND(CONFIRM_REG_12, U500_12)
U503_12= NAND(U441_12, U437_12, S2_REG_1__12)
U504_12= NAND(SHOT_REG_12, U503_12)
U505_12= NAND(S2_REG_0__12, U436_12)
U506_12= NAND(U498_12, MPX_REG_12)
U507_12= NAND(RDY_REG_12, U506_12)
U508_12= NAND(DSR_12, TRE_REG_12)
U509_12= NAND(U379_12, CONTA_TMP_REG_2__12)
U510_12= NAND(CONTA_TMP_REG_3__12, U376_12)
U511_12= NAND(CANALE_REG_3__12, U443_12)
U512_12= NAND(U376_12, CONTA_TMP_REG_2__12)
U513_12= NAND(CANALE_REG_2__12, U443_12)
U514_12= NAND(U470_12, CONTA_TMP_REG_1__12)
U515_12= NAND(CANALE_REG_1__12, U443_12)
U516_12= NAND(CANALE_REG_0__12, U443_12)
U517_12= NAND(U379_12, CONTA_TMP_REG_2__12, U493_12)
U518_12= NAND(U493_12, U379_12)
U519_12= NAND(U518_12, CONTA_TMP_REG_2__12)
U520_12= NAND(U493_12, CONTA_TMP_REG_0__12)
U521_12= NAND(CONTA_TMP_REG_1__12, U520_12)
U522_12= NAND(CONTA_TMP_REG_0__12, U443_12)
U523_12= NAND(TX_END_REG_12, ITFC_STATE_REG_1__12)
U524_12= NAND(TX_END_REG_12, ITFC_STATE_REG_0__12)
U525_12= NAND(ITFC_STATE_REG_1__12, U524_12)
U526_12= NAND(SHOT_REG_12, U425_12)
U527_12= NOT(U465_12)
U528_12= NAND(U595_12, U594_12, U474_12)
U529_12= NAND(NEXT_BIT_REG_1__12, U423_12)
U530_12= OR(NEXT_BIT_REG_1__12, NEXT_BIT_REG_2__12)
U531_12= NAND(U530_12, U422_12)
U532_12= NAND(U447_12, U531_12)
U533_12= NAND(ADD_291_U21_12, U375_12)
U534_12= NAND(TX_CONTA_REG_9__12, U419_12)
U535_12= NAND(ADD_291_U22_12, U375_12)
U536_12= NAND(TX_CONTA_REG_8__12, U419_12)
U537_12= NAND(ADD_291_U23_12, U375_12)
U538_12= NAND(TX_CONTA_REG_7__12, U419_12)
U539_12= NAND(ADD_291_U24_12, U375_12)
U540_12= NAND(TX_CONTA_REG_6__12, U419_12)
U541_12= NAND(ADD_291_U25_12, U375_12)
U542_12= NAND(TX_CONTA_REG_5__12, U419_12)
U543_12= NAND(ADD_291_U26_12, U375_12)
U544_12= NAND(TX_CONTA_REG_4__12, U419_12)
U545_12= NAND(ADD_291_U27_12, U375_12)
U546_12= NAND(TX_CONTA_REG_3__12, U419_12)
U547_12= NAND(ADD_291_U28_12, U375_12)
U548_12= NAND(TX_CONTA_REG_2__12, U419_12)
U549_12= NAND(U378_12, OUT_REG_REG_6__12)
U550_12= NAND(U377_12, OUT_REG_REG_2__12)
U551_12= NAND(U473_12, U445_12)
U552_12= NAND(U471_12, OUT_REG_REG_4__12)
U553_12= NAND(NEXT_BIT_REG_3__12, OUT_REG_REG_0__12)
U554_12= NAND(U550_12, U549_12, U551_12, U553_12, U552_12)
U555_12= NAND(U378_12, OUT_REG_REG_7__12)
U556_12= NAND(U377_12, OUT_REG_REG_3__12)
U557_12= NAND(U471_12, OUT_REG_REG_5__12)
U558_12= NAND(NEXT_BIT_REG_3__12, OUT_REG_REG_1__12)
U559_12= NAND(U558_12, U557_12, U556_12, U555_12)
U560_12= NAND(CONFIRM_REG_12, U438_12)
U561_12= NAND(S1_REG_2__12, S1_REG_0__12)
U562_12= NAND(U431_12, U429_12)
U563_12= OR(EOC_12, S1_REG_1__12)
U564_12= NAND(U563_12, U562_12)
U565_12= NAND(U492_12, U429_12)
U566_12= NAND(SOC_REG_12, U434_12)
U567_12= NAND(ERROR_REG_12, U426_12)
U568_12= NAND(TRE_REG_12, LOAD_REG_12)
U569_12= NAND(U568_12, U567_12)
U570_12= NAND(SEND_REG_12, U508_12)
U571_12= NAND(U569_12, U432_12)
U572_12= NAND(ITFC_STATE_REG_1__12, U425_12)
U573_12= NAND(ITFC_STATE_REG_0__12, U523_12)
U574_12= NAND(OUT_REG_REG_7__12, U465_12)
U575_12= NAND(DATA_IN_7__12, U527_12)
U576_12= NAND(OUT_REG_REG_6__12, U465_12)
U577_12= NAND(DATA_IN_6__12, U527_12)
U578_12= NAND(OUT_REG_REG_5__12, U465_12)
U579_12= NAND(DATA_IN_5__12, U527_12)
U580_12= NAND(OUT_REG_REG_4__12, U465_12)
U581_12= NAND(DATA_IN_4__12, U527_12)
U582_12= NAND(OUT_REG_REG_3__12, U465_12)
U583_12= NAND(DATA_IN_3__12, U527_12)
U584_12= NAND(OUT_REG_REG_2__12, U465_12)
U585_12= NAND(DATA_IN_2__12, U527_12)
U586_12= NAND(OUT_REG_REG_1__12, U465_12)
U587_12= NAND(DATA_IN_1__12, U527_12)
U588_12= NAND(OUT_REG_REG_0__12, U465_12)
U589_12= NAND(DATA_IN_0__12, U527_12)
U590_12= NAND(NEXT_BIT_REG_3__12, U423_12)
U591_12= NAND(U377_12, U475_12)
U592_12= NAND(NEXT_BIT_REG_2__12, U423_12)
U593_12= NAND(U378_12, U475_12)
U594_12= NAND(NEXT_BIT_REG_0__12, U448_12)
U595_12= NAND(U424_12, U422_12)
U596_12= NAND(NEXT_BIT_REG_0__12, U421_12)
U597_12= NAND(U474_12, U532_12)
U598_12= NAND(NEXT_BIT_REG_0__12, U554_12)
U599_12= NAND(U559_12, U422_12)
U600_12= NAND(S2_REG_1__12, U560_12, U441_12)
U601_12= NAND(S2_REG_0__12, U436_12)
U602_12= NAND(S1_REG_2__12, U427_12)
U603_12= NAND(S1_REG_0__12, U564_12)
U604_12= NAND(EOC_12, S1_REG_2__12, U428_12)
U605_12= NAND(U429_12, U430_12, S1_REG_1__12)
GT_255_U7_12= AND(TX_CONTA_REG_3__12, GT_255_U9_12)
ADD_291_U5_12= NOT(TX_CONTA_REG_0__12)
ADD_291_U6_12= NOT(TX_CONTA_REG_1__12)
ADD_291_U7_12= NAND(TX_CONTA_REG_1__12, TX_CONTA_REG_0__12)
ADD_291_U8_12= NOT(TX_CONTA_REG_2__12)
ADD_291_U9_12= NAND(TX_CONTA_REG_2__12, ADD_291_U32_12)
ADD_291_U10_12= NOT(TX_CONTA_REG_3__12)
ADD_291_U11_12= NAND(TX_CONTA_REG_3__12, ADD_291_U33_12)
ADD_291_U12_12= NOT(TX_CONTA_REG_4__12)
ADD_291_U13_12= NAND(TX_CONTA_REG_4__12, ADD_291_U34_12)
ADD_291_U14_12= NOT(TX_CONTA_REG_5__12)
ADD_291_U15_12= NAND(TX_CONTA_REG_5__12, ADD_291_U35_12)
ADD_291_U16_12= NOT(TX_CONTA_REG_6__12)
ADD_291_U17_12= NAND(TX_CONTA_REG_6__12, ADD_291_U36_12)
ADD_291_U18_12= NOT(TX_CONTA_REG_7__12)
ADD_291_U19_12= NAND(TX_CONTA_REG_7__12, ADD_291_U37_12)
ADD_291_U20_12= NOT(TX_CONTA_REG_8__12)
ADD_291_U21_12= NAND(ADD_291_U41_12, ADD_291_U40_12)
ADD_291_U22_12= NAND(ADD_291_U43_12, ADD_291_U42_12)
ADD_291_U23_12= NAND(ADD_291_U45_12, ADD_291_U44_12)
ADD_291_U24_12= NAND(ADD_291_U47_12, ADD_291_U46_12)
ADD_291_U25_12= NAND(ADD_291_U49_12, ADD_291_U48_12)
ADD_291_U26_12= NAND(ADD_291_U51_12, ADD_291_U50_12)
ADD_291_U27_12= NAND(ADD_291_U53_12, ADD_291_U52_12)
ADD_291_U28_12= NAND(ADD_291_U55_12, ADD_291_U54_12)
ADD_291_U29_12= NAND(ADD_291_U57_12, ADD_291_U56_12)
ADD_291_U30_12= NOT(TX_CONTA_REG_9__12)
ADD_291_U31_12= NAND(TX_CONTA_REG_8__12, ADD_291_U38_12)
ADD_291_U32_12= NOT(ADD_291_U7_12)
ADD_291_U33_12= NOT(ADD_291_U9_12)
ADD_291_U34_12= NOT(ADD_291_U11_12)
ADD_291_U35_12= NOT(ADD_291_U13_12)
ADD_291_U36_12= NOT(ADD_291_U15_12)
ADD_291_U37_12= NOT(ADD_291_U17_12)
ADD_291_U38_12= NOT(ADD_291_U19_12)
ADD_291_U39_12= NOT(ADD_291_U31_12)
ADD_291_U40_12= NAND(TX_CONTA_REG_9__12, ADD_291_U31_12)
ADD_291_U41_12= NAND(ADD_291_U39_12, ADD_291_U30_12)
ADD_291_U42_12= NAND(TX_CONTA_REG_8__12, ADD_291_U19_12)
ADD_291_U43_12= NAND(ADD_291_U38_12, ADD_291_U20_12)
ADD_291_U44_12= NAND(TX_CONTA_REG_7__12, ADD_291_U17_12)
ADD_291_U45_12= NAND(ADD_291_U37_12, ADD_291_U18_12)
ADD_291_U46_12= NAND(TX_CONTA_REG_6__12, ADD_291_U15_12)
ADD_291_U47_12= NAND(ADD_291_U36_12, ADD_291_U16_12)
ADD_291_U48_12= NAND(TX_CONTA_REG_5__12, ADD_291_U13_12)
ADD_291_U49_12= NAND(ADD_291_U35_12, ADD_291_U14_12)
ADD_291_U50_12= NAND(TX_CONTA_REG_4__12, ADD_291_U11_12)
ADD_291_U51_12= NAND(ADD_291_U34_12, ADD_291_U12_12)
ADD_291_U52_12= NAND(TX_CONTA_REG_3__12, ADD_291_U9_12)
ADD_291_U53_12= NAND(ADD_291_U33_12, ADD_291_U10_12)
ADD_291_U54_12= NAND(TX_CONTA_REG_2__12, ADD_291_U7_12)
ADD_291_U55_12= NAND(ADD_291_U32_12, ADD_291_U8_12)
ADD_291_U56_12= NAND(TX_CONTA_REG_1__12, ADD_291_U5_12)
ADD_291_U57_12= NAND(TX_CONTA_REG_0__12, ADD_291_U6_12)
GT_255_U6_12= OR(TX_CONTA_REG_7__12, TX_CONTA_REG_9__12, TX_CONTA_REG_8__12, GT_255_U8_12)

CANALE_REG_3__14 = BUF(U416_13)
CANALE_REG_2__14 = BUF(U415_13)
CANALE_REG_1__14 = BUF(U414_13)
CANALE_REG_0__14 = BUF(U413_13)
CONTA_TMP_REG_3__14 = BUF(U417_13)
CONTA_TMP_REG_2__14 = BUF(U412_13)
CONTA_TMP_REG_1__14 = BUF(U411_13)
CONTA_TMP_REG_0__14 = BUF(U410_13)
ITFC_STATE_REG_1__14 = BUF(U452_13)
ITFC_STATE_REG_0__14 = BUF(U409_13)
OUT_REG_REG_7__14 = BUF(U453_13)
OUT_REG_REG_6__14 = BUF(U454_13)
OUT_REG_REG_5__14 = BUF(U455_13)
OUT_REG_REG_4__14 = BUF(U456_13)
OUT_REG_REG_3__14 = BUF(U457_13)
OUT_REG_REG_2__14 = BUF(U458_13)
OUT_REG_REG_1__14 = BUF(U459_13)
OUT_REG_REG_0__14 = BUF(U460_13)
NEXT_BIT_REG_3__14 = BUF(U461_13)
NEXT_BIT_REG_2__14 = BUF(U408_13)
NEXT_BIT_REG_1__14 = BUF(U407_13)
NEXT_BIT_REG_0__14 = BUF(U462_13)
TX_CONTA_REG_9__14 = BUF(U406_13)
TX_CONTA_REG_8__14 = BUF(U405_13)
TX_CONTA_REG_7__14 = BUF(U404_13)
TX_CONTA_REG_6__14 = BUF(U403_13)
TX_CONTA_REG_5__14 = BUF(U402_13)
TX_CONTA_REG_4__14 = BUF(U401_13)
TX_CONTA_REG_3__14 = BUF(U400_13)
TX_CONTA_REG_2__14 = BUF(U399_13)
TX_CONTA_REG_1__14 = BUF(U398_13)
TX_CONTA_REG_0__14 = BUF(U397_13)
LOAD_REG_14 = BUF(U396_13)
SEND_DATA_REG_14 = BUF(U395_13)
SEND_EN_REG_14 = BUF(U394_13)
MUX_EN_REG_14 = BUF(U393_13)
TRE_REG_14 = BUF(U392_13)
LOAD_DATO_REG_14 = BUF(U391_13)
SOC_REG_14 = BUF(U450_13)
SEND_REG_14 = BUF(U390_13)
MPX_REG_14 = BUF(U389_13)
CONFIRM_REG_14 = BUF(U388_13)
SHOT_REG_14 = BUF(U387_13)
ADD_MPX2_REG_14 = BUF(U386_13)
RDY_REG_14 = BUF(U385_13)
ERROR_REG_14 = BUF(U451_13)
S1_REG_2__14 = BUF(U383_13)
S1_REG_1__14 = BUF(U464_13)
S1_REG_0__14 = BUF(U384_13)
S2_REG_1__14 = BUF(U463_13)
S2_REG_0__14 = BUF(U382_13)
TX_END_REG_14 = BUF(U381_13)
DATA_OUT_REG_14 = BUF(U380_13)





GT_255_U10_13= OR(TX_CONTA_REG_4__13, GT_255_U7_13)
GT_255_U9_13= OR(TX_CONTA_REG_2__13, TX_CONTA_REG_0__13, TX_CONTA_REG_1__13)
GT_255_U8_13= AND(TX_CONTA_REG_5__13, TX_CONTA_REG_6__13, GT_255_U10_13)
U375_13= AND(SEND_EN_REG_13, U420_13)
U376_13= AND(U493_13, U509_13)
U377_13= AND(NEXT_BIT_REG_2__13, NEXT_BIT_REG_1__13)
U378_13= AND(NEXT_BIT_REG_1__13, U446_13)
U379_13= AND(CONTA_TMP_REG_1__13, CONTA_TMP_REG_0__13)
U380_13= NAND(U599_13, U598_13, U474_13)
U381_13= AND(U473_13, U445_13, U475_13)
U382_13= NAND(U439_13, U472_13)
U383_13= NAND(U434_13, U561_13)
U384_13= NAND(U605_13, U604_13, S1_REG_0__13)
U385_13= NAND(U472_13, U507_13)
U386_13= OR(U467_13, ADD_MPX2_REG_13)
U387_13= NAND(U505_13, U504_13)
U388_13= NAND(U502_13, U501_13)
U389_13= NAND(U466_13, U499_13)
U390_13= NAND(U497_13, U496_13)
U391_13= NAND(U489_13, U494_13)
U392_13= OR(TRE_REG_13, TX_END_REG_13, LOAD_REG_13)
U393_13= NAND(U491_13, U490_13)
U394_13= NAND(U488_13, U487_13)
U395_13= NAND(U486_13, U485_13)
U396_13= NAND(U482_13, U481_13)
U397_13= NAND(U479_13, U478_13)
U398_13= NAND(U477_13, U476_13)
U399_13= NAND(U548_13, U547_13)
U400_13= NAND(U546_13, U545_13)
U401_13= NAND(U544_13, U543_13)
U402_13= NAND(U542_13, U541_13)
U403_13= NAND(U540_13, U539_13)
U404_13= NAND(U538_13, U537_13)
U405_13= NAND(U536_13, U535_13)
U406_13= NAND(U534_13, U533_13)
U407_13= NAND(U529_13, U528_13)
U408_13= NAND(U593_13, U592_13, U448_13)
U409_13= NAND(U526_13, U525_13)
U410_13= NAND(U444_13, U522_13)
U411_13= NAND(U468_13, U521_13)
U412_13= NAND(U469_13, U519_13)
U413_13= NAND(U444_13, U516_13)
U414_13= NAND(U515_13, U468_13, U514_13)
U415_13= NAND(U512_13, U469_13, U513_13)
U416_13= NAND(U511_13, U510_13)
U417_13= AND(CONTA_TMP_REG_3__13, U517_13)
U418_13= NOT(CONTA_TMP_REG_0__13)
U419_13= NOT(SEND_EN_REG_13)
U420_13= NOT(GT_255_U6_13)
U421_13= NAND(GT_255_U6_13, SEND_EN_REG_13)
U422_13= NOT(NEXT_BIT_REG_0__13)
U423_13= NAND(NEXT_BIT_REG_0__13, U474_13)
U424_13= OR(NEXT_BIT_REG_3__13, NEXT_BIT_REG_2__13)
U425_13= NOT(ITFC_STATE_REG_0__13)
U426_13= NOT(LOAD_REG_13)
U427_13= NOT(S1_REG_0__13)
U428_13= NOT(S1_REG_1__13)
U429_13= NOT(S1_REG_2__13)
U430_13= NOT(RDY_REG_13)
U431_13= NAND(RDY_REG_13, S1_REG_1__13)
U432_13= NOT(SEND_REG_13)
U433_13= NOT(TRE_REG_13)
U434_13= NAND(S1_REG_1__13, U427_13)
U435_13= NOT(ITFC_STATE_REG_1__13)
U436_13= NOT(S2_REG_1__13)
U437_13= NOT(CONFIRM_REG_13)
U438_13= NOT(MPX_REG_13)
U439_13= NAND(S2_REG_1__13, U441_13, CONFIRM_REG_13)
U440_13= NOT(TX_END_REG_13)
U441_13= NOT(S2_REG_0__13)
U442_13= NOT(CONTA_TMP_REG_1__13)
U443_13= NAND(U492_13, S1_REG_2__13)
U444_13= NAND(U376_13, U418_13)
U445_13= NOT(NEXT_BIT_REG_1__13)
U446_13= NOT(NEXT_BIT_REG_2__13)
U447_13= NOT(NEXT_BIT_REG_3__13)
U448_13= NAND(NEXT_BIT_REG_2__13, U445_13)
U449_13= NOT(EOC_13)
U450_13= NAND(U566_13, U565_13)
U451_13= NAND(U571_13, U570_13)
U452_13= NAND(U573_13, U572_13)
U453_13= NAND(U575_13, U574_13)
U454_13= NAND(U577_13, U576_13)
U455_13= NAND(U579_13, U578_13)
U456_13= NAND(U581_13, U580_13)
U457_13= NAND(U583_13, U582_13)
U458_13= NAND(U585_13, U584_13)
U459_13= NAND(U587_13, U586_13)
U460_13= NAND(U589_13, U588_13)
U461_13= NAND(U591_13, U590_13)
U462_13= NAND(U597_13, U596_13)
U463_13= NAND(U601_13, U600_13)
U464_13= NAND(U603_13, U602_13)
U465_13= NAND(LOAD_REG_13, U433_13)
U466_13= NAND(U498_13, U438_13)
U467_13= NOT(U466_13)
U468_13= NAND(CONTA_TMP_REG_0__13, U442_13, U376_13)
U469_13= NAND(U376_13, U379_13)
U470_13= NOT(U444_13)
U471_13= NOT(U448_13)
U472_13= NAND(U441_13, U436_13, SEND_DATA_REG_13)
U473_13= NOT(U424_13)
U474_13= NOT(U421_13)
U475_13= NOT(U423_13)
U476_13= NAND(ADD_291_U29_13, U375_13)
U477_13= NAND(TX_CONTA_REG_1__13, U419_13)
U478_13= NAND(ADD_291_U5_13, U375_13)
U479_13= NAND(TX_CONTA_REG_0__13, U419_13)
U480_13= NAND(ITFC_STATE_REG_0__13, U435_13)
U481_13= NAND(U425_13, U435_13, SHOT_REG_13)
U482_13= NAND(LOAD_REG_13, U480_13)
U483_13= NOT(U431_13)
U484_13= NAND(U483_13, S1_REG_0__13)
U485_13= NAND(S1_REG_1__13, S1_REG_0__13, S1_REG_2__13)
U486_13= NAND(SEND_DATA_REG_13, U484_13)
U487_13= NAND(TRE_REG_13, SEND_REG_13, DSR_13)
U488_13= NAND(SEND_EN_REG_13, U440_13)
U489_13= NAND(S1_REG_2__13, S1_REG_0__13, U428_13, U449_13)
U490_13= OR(S1_REG_2__13, S1_REG_1__13, S1_REG_0__13)
U491_13= NAND(MUX_EN_REG_13, U489_13)
U492_13= NOT(U434_13)
U493_13= NOT(U443_13)
U494_13= NAND(LOAD_DATO_REG_13, U443_13)
U495_13= NAND(ITFC_STATE_REG_1__13, U425_13)
U496_13= NAND(SEND_REG_13, U495_13)
U497_13= NAND(ITFC_STATE_REG_0__13, U435_13)
U498_13= NOT(U439_13)
U499_13= NAND(MPX_REG_13, U439_13)
U500_13= OR(ITFC_STATE_REG_0__13, ITFC_STATE_REG_1__13)
U501_13= NAND(ITFC_STATE_REG_1__13, ITFC_STATE_REG_0__13, TX_END_REG_13)
U502_13= NAND(CONFIRM_REG_13, U500_13)
U503_13= NAND(U441_13, U437_13, S2_REG_1__13)
U504_13= NAND(SHOT_REG_13, U503_13)
U505_13= NAND(S2_REG_0__13, U436_13)
U506_13= NAND(U498_13, MPX_REG_13)
U507_13= NAND(RDY_REG_13, U506_13)
U508_13= NAND(DSR_13, TRE_REG_13)
U509_13= NAND(U379_13, CONTA_TMP_REG_2__13)
U510_13= NAND(CONTA_TMP_REG_3__13, U376_13)
U511_13= NAND(CANALE_REG_3__13, U443_13)
U512_13= NAND(U376_13, CONTA_TMP_REG_2__13)
U513_13= NAND(CANALE_REG_2__13, U443_13)
U514_13= NAND(U470_13, CONTA_TMP_REG_1__13)
U515_13= NAND(CANALE_REG_1__13, U443_13)
U516_13= NAND(CANALE_REG_0__13, U443_13)
U517_13= NAND(U379_13, CONTA_TMP_REG_2__13, U493_13)
U518_13= NAND(U493_13, U379_13)
U519_13= NAND(U518_13, CONTA_TMP_REG_2__13)
U520_13= NAND(U493_13, CONTA_TMP_REG_0__13)
U521_13= NAND(CONTA_TMP_REG_1__13, U520_13)
U522_13= NAND(CONTA_TMP_REG_0__13, U443_13)
U523_13= NAND(TX_END_REG_13, ITFC_STATE_REG_1__13)
U524_13= NAND(TX_END_REG_13, ITFC_STATE_REG_0__13)
U525_13= NAND(ITFC_STATE_REG_1__13, U524_13)
U526_13= NAND(SHOT_REG_13, U425_13)
U527_13= NOT(U465_13)
U528_13= NAND(U595_13, U594_13, U474_13)
U529_13= NAND(NEXT_BIT_REG_1__13, U423_13)
U530_13= OR(NEXT_BIT_REG_1__13, NEXT_BIT_REG_2__13)
U531_13= NAND(U530_13, U422_13)
U532_13= NAND(U447_13, U531_13)
U533_13= NAND(ADD_291_U21_13, U375_13)
U534_13= NAND(TX_CONTA_REG_9__13, U419_13)
U535_13= NAND(ADD_291_U22_13, U375_13)
U536_13= NAND(TX_CONTA_REG_8__13, U419_13)
U537_13= NAND(ADD_291_U23_13, U375_13)
U538_13= NAND(TX_CONTA_REG_7__13, U419_13)
U539_13= NAND(ADD_291_U24_13, U375_13)
U540_13= NAND(TX_CONTA_REG_6__13, U419_13)
U541_13= NAND(ADD_291_U25_13, U375_13)
U542_13= NAND(TX_CONTA_REG_5__13, U419_13)
U543_13= NAND(ADD_291_U26_13, U375_13)
U544_13= NAND(TX_CONTA_REG_4__13, U419_13)
U545_13= NAND(ADD_291_U27_13, U375_13)
U546_13= NAND(TX_CONTA_REG_3__13, U419_13)
U547_13= NAND(ADD_291_U28_13, U375_13)
U548_13= NAND(TX_CONTA_REG_2__13, U419_13)
U549_13= NAND(U378_13, OUT_REG_REG_6__13)
U550_13= NAND(U377_13, OUT_REG_REG_2__13)
U551_13= NAND(U473_13, U445_13)
U552_13= NAND(U471_13, OUT_REG_REG_4__13)
U553_13= NAND(NEXT_BIT_REG_3__13, OUT_REG_REG_0__13)
U554_13= NAND(U550_13, U549_13, U551_13, U553_13, U552_13)
U555_13= NAND(U378_13, OUT_REG_REG_7__13)
U556_13= NAND(U377_13, OUT_REG_REG_3__13)
U557_13= NAND(U471_13, OUT_REG_REG_5__13)
U558_13= NAND(NEXT_BIT_REG_3__13, OUT_REG_REG_1__13)
U559_13= NAND(U558_13, U557_13, U556_13, U555_13)
U560_13= NAND(CONFIRM_REG_13, U438_13)
U561_13= NAND(S1_REG_2__13, S1_REG_0__13)
U562_13= NAND(U431_13, U429_13)
U563_13= OR(EOC_13, S1_REG_1__13)
U564_13= NAND(U563_13, U562_13)
U565_13= NAND(U492_13, U429_13)
U566_13= NAND(SOC_REG_13, U434_13)
U567_13= NAND(ERROR_REG_13, U426_13)
U568_13= NAND(TRE_REG_13, LOAD_REG_13)
U569_13= NAND(U568_13, U567_13)
U570_13= NAND(SEND_REG_13, U508_13)
U571_13= NAND(U569_13, U432_13)
U572_13= NAND(ITFC_STATE_REG_1__13, U425_13)
U573_13= NAND(ITFC_STATE_REG_0__13, U523_13)
U574_13= NAND(OUT_REG_REG_7__13, U465_13)
U575_13= NAND(DATA_IN_7__13, U527_13)
U576_13= NAND(OUT_REG_REG_6__13, U465_13)
U577_13= NAND(DATA_IN_6__13, U527_13)
U578_13= NAND(OUT_REG_REG_5__13, U465_13)
U579_13= NAND(DATA_IN_5__13, U527_13)
U580_13= NAND(OUT_REG_REG_4__13, U465_13)
U581_13= NAND(DATA_IN_4__13, U527_13)
U582_13= NAND(OUT_REG_REG_3__13, U465_13)
U583_13= NAND(DATA_IN_3__13, U527_13)
U584_13= NAND(OUT_REG_REG_2__13, U465_13)
U585_13= NAND(DATA_IN_2__13, U527_13)
U586_13= NAND(OUT_REG_REG_1__13, U465_13)
U587_13= NAND(DATA_IN_1__13, U527_13)
U588_13= NAND(OUT_REG_REG_0__13, U465_13)
U589_13= NAND(DATA_IN_0__13, U527_13)
U590_13= NAND(NEXT_BIT_REG_3__13, U423_13)
U591_13= NAND(U377_13, U475_13)
U592_13= NAND(NEXT_BIT_REG_2__13, U423_13)
U593_13= NAND(U378_13, U475_13)
U594_13= NAND(NEXT_BIT_REG_0__13, U448_13)
U595_13= NAND(U424_13, U422_13)
U596_13= NAND(NEXT_BIT_REG_0__13, U421_13)
U597_13= NAND(U474_13, U532_13)
U598_13= NAND(NEXT_BIT_REG_0__13, U554_13)
U599_13= NAND(U559_13, U422_13)
U600_13= NAND(S2_REG_1__13, U560_13, U441_13)
U601_13= NAND(S2_REG_0__13, U436_13)
U602_13= NAND(S1_REG_2__13, U427_13)
U603_13= NAND(S1_REG_0__13, U564_13)
U604_13= NAND(EOC_13, S1_REG_2__13, U428_13)
U605_13= NAND(U429_13, U430_13, S1_REG_1__13)
GT_255_U7_13= AND(TX_CONTA_REG_3__13, GT_255_U9_13)
ADD_291_U5_13= NOT(TX_CONTA_REG_0__13)
ADD_291_U6_13= NOT(TX_CONTA_REG_1__13)
ADD_291_U7_13= NAND(TX_CONTA_REG_1__13, TX_CONTA_REG_0__13)
ADD_291_U8_13= NOT(TX_CONTA_REG_2__13)
ADD_291_U9_13= NAND(TX_CONTA_REG_2__13, ADD_291_U32_13)
ADD_291_U10_13= NOT(TX_CONTA_REG_3__13)
ADD_291_U11_13= NAND(TX_CONTA_REG_3__13, ADD_291_U33_13)
ADD_291_U12_13= NOT(TX_CONTA_REG_4__13)
ADD_291_U13_13= NAND(TX_CONTA_REG_4__13, ADD_291_U34_13)
ADD_291_U14_13= NOT(TX_CONTA_REG_5__13)
ADD_291_U15_13= NAND(TX_CONTA_REG_5__13, ADD_291_U35_13)
ADD_291_U16_13= NOT(TX_CONTA_REG_6__13)
ADD_291_U17_13= NAND(TX_CONTA_REG_6__13, ADD_291_U36_13)
ADD_291_U18_13= NOT(TX_CONTA_REG_7__13)
ADD_291_U19_13= NAND(TX_CONTA_REG_7__13, ADD_291_U37_13)
ADD_291_U20_13= NOT(TX_CONTA_REG_8__13)
ADD_291_U21_13= NAND(ADD_291_U41_13, ADD_291_U40_13)
ADD_291_U22_13= NAND(ADD_291_U43_13, ADD_291_U42_13)
ADD_291_U23_13= NAND(ADD_291_U45_13, ADD_291_U44_13)
ADD_291_U24_13= NAND(ADD_291_U47_13, ADD_291_U46_13)
ADD_291_U25_13= NAND(ADD_291_U49_13, ADD_291_U48_13)
ADD_291_U26_13= NAND(ADD_291_U51_13, ADD_291_U50_13)
ADD_291_U27_13= NAND(ADD_291_U53_13, ADD_291_U52_13)
ADD_291_U28_13= NAND(ADD_291_U55_13, ADD_291_U54_13)
ADD_291_U29_13= NAND(ADD_291_U57_13, ADD_291_U56_13)
ADD_291_U30_13= NOT(TX_CONTA_REG_9__13)
ADD_291_U31_13= NAND(TX_CONTA_REG_8__13, ADD_291_U38_13)
ADD_291_U32_13= NOT(ADD_291_U7_13)
ADD_291_U33_13= NOT(ADD_291_U9_13)
ADD_291_U34_13= NOT(ADD_291_U11_13)
ADD_291_U35_13= NOT(ADD_291_U13_13)
ADD_291_U36_13= NOT(ADD_291_U15_13)
ADD_291_U37_13= NOT(ADD_291_U17_13)
ADD_291_U38_13= NOT(ADD_291_U19_13)
ADD_291_U39_13= NOT(ADD_291_U31_13)
ADD_291_U40_13= NAND(TX_CONTA_REG_9__13, ADD_291_U31_13)
ADD_291_U41_13= NAND(ADD_291_U39_13, ADD_291_U30_13)
ADD_291_U42_13= NAND(TX_CONTA_REG_8__13, ADD_291_U19_13)
ADD_291_U43_13= NAND(ADD_291_U38_13, ADD_291_U20_13)
ADD_291_U44_13= NAND(TX_CONTA_REG_7__13, ADD_291_U17_13)
ADD_291_U45_13= NAND(ADD_291_U37_13, ADD_291_U18_13)
ADD_291_U46_13= NAND(TX_CONTA_REG_6__13, ADD_291_U15_13)
ADD_291_U47_13= NAND(ADD_291_U36_13, ADD_291_U16_13)
ADD_291_U48_13= NAND(TX_CONTA_REG_5__13, ADD_291_U13_13)
ADD_291_U49_13= NAND(ADD_291_U35_13, ADD_291_U14_13)
ADD_291_U50_13= NAND(TX_CONTA_REG_4__13, ADD_291_U11_13)
ADD_291_U51_13= NAND(ADD_291_U34_13, ADD_291_U12_13)
ADD_291_U52_13= NAND(TX_CONTA_REG_3__13, ADD_291_U9_13)
ADD_291_U53_13= NAND(ADD_291_U33_13, ADD_291_U10_13)
ADD_291_U54_13= NAND(TX_CONTA_REG_2__13, ADD_291_U7_13)
ADD_291_U55_13= NAND(ADD_291_U32_13, ADD_291_U8_13)
ADD_291_U56_13= NAND(TX_CONTA_REG_1__13, ADD_291_U5_13)
ADD_291_U57_13= NAND(TX_CONTA_REG_0__13, ADD_291_U6_13)
GT_255_U6_13= OR(TX_CONTA_REG_7__13, TX_CONTA_REG_9__13, TX_CONTA_REG_8__13, GT_255_U8_13)

CANALE_REG_3__15 = BUF(U416_14)
CANALE_REG_2__15 = BUF(U415_14)
CANALE_REG_1__15 = BUF(U414_14)
CANALE_REG_0__15 = BUF(U413_14)
CONTA_TMP_REG_3__15 = BUF(U417_14)
CONTA_TMP_REG_2__15 = BUF(U412_14)
CONTA_TMP_REG_1__15 = BUF(U411_14)
CONTA_TMP_REG_0__15 = BUF(U410_14)
ITFC_STATE_REG_1__15 = BUF(U452_14)
ITFC_STATE_REG_0__15 = BUF(U409_14)
OUT_REG_REG_7__15 = BUF(U453_14)
OUT_REG_REG_6__15 = BUF(U454_14)
OUT_REG_REG_5__15 = BUF(U455_14)
OUT_REG_REG_4__15 = BUF(U456_14)
OUT_REG_REG_3__15 = BUF(U457_14)
OUT_REG_REG_2__15 = BUF(U458_14)
OUT_REG_REG_1__15 = BUF(U459_14)
OUT_REG_REG_0__15 = BUF(U460_14)
NEXT_BIT_REG_3__15 = BUF(U461_14)
NEXT_BIT_REG_2__15 = BUF(U408_14)
NEXT_BIT_REG_1__15 = BUF(U407_14)
NEXT_BIT_REG_0__15 = BUF(U462_14)
TX_CONTA_REG_9__15 = BUF(U406_14)
TX_CONTA_REG_8__15 = BUF(U405_14)
TX_CONTA_REG_7__15 = BUF(U404_14)
TX_CONTA_REG_6__15 = BUF(U403_14)
TX_CONTA_REG_5__15 = BUF(U402_14)
TX_CONTA_REG_4__15 = BUF(U401_14)
TX_CONTA_REG_3__15 = BUF(U400_14)
TX_CONTA_REG_2__15 = BUF(U399_14)
TX_CONTA_REG_1__15 = BUF(U398_14)
TX_CONTA_REG_0__15 = BUF(U397_14)
LOAD_REG_15 = BUF(U396_14)
SEND_DATA_REG_15 = BUF(U395_14)
SEND_EN_REG_15 = BUF(U394_14)
MUX_EN_REG_15 = BUF(U393_14)
TRE_REG_15 = BUF(U392_14)
LOAD_DATO_REG_15 = BUF(U391_14)
SOC_REG_15 = BUF(U450_14)
SEND_REG_15 = BUF(U390_14)
MPX_REG_15 = BUF(U389_14)
CONFIRM_REG_15 = BUF(U388_14)
SHOT_REG_15 = BUF(U387_14)
ADD_MPX2_REG_15 = BUF(U386_14)
RDY_REG_15 = BUF(U385_14)
ERROR_REG_15 = BUF(U451_14)
S1_REG_2__15 = BUF(U383_14)
S1_REG_1__15 = BUF(U464_14)
S1_REG_0__15 = BUF(U384_14)
S2_REG_1__15 = BUF(U463_14)
S2_REG_0__15 = BUF(U382_14)
TX_END_REG_15 = BUF(U381_14)
DATA_OUT_REG_15 = BUF(U380_14)





GT_255_U10_14= OR(TX_CONTA_REG_4__14, GT_255_U7_14)
GT_255_U9_14= OR(TX_CONTA_REG_2__14, TX_CONTA_REG_0__14, TX_CONTA_REG_1__14)
GT_255_U8_14= AND(TX_CONTA_REG_5__14, TX_CONTA_REG_6__14, GT_255_U10_14)
U375_14= AND(SEND_EN_REG_14, U420_14)
U376_14= AND(U493_14, U509_14)
U377_14= AND(NEXT_BIT_REG_2__14, NEXT_BIT_REG_1__14)
U378_14= AND(NEXT_BIT_REG_1__14, U446_14)
U379_14= AND(CONTA_TMP_REG_1__14, CONTA_TMP_REG_0__14)
U380_14= NAND(U599_14, U598_14, U474_14)
U381_14= AND(U473_14, U445_14, U475_14)
U382_14= NAND(U439_14, U472_14)
U383_14= NAND(U434_14, U561_14)
U384_14= NAND(U605_14, U604_14, S1_REG_0__14)
U385_14= NAND(U472_14, U507_14)
U386_14= OR(U467_14, ADD_MPX2_REG_14)
U387_14= NAND(U505_14, U504_14)
U388_14= NAND(U502_14, U501_14)
U389_14= NAND(U466_14, U499_14)
U390_14= NAND(U497_14, U496_14)
U391_14= NAND(U489_14, U494_14)
U392_14= OR(TRE_REG_14, TX_END_REG_14, LOAD_REG_14)
U393_14= NAND(U491_14, U490_14)
U394_14= NAND(U488_14, U487_14)
U395_14= NAND(U486_14, U485_14)
U396_14= NAND(U482_14, U481_14)
U397_14= NAND(U479_14, U478_14)
U398_14= NAND(U477_14, U476_14)
U399_14= NAND(U548_14, U547_14)
U400_14= NAND(U546_14, U545_14)
U401_14= NAND(U544_14, U543_14)
U402_14= NAND(U542_14, U541_14)
U403_14= NAND(U540_14, U539_14)
U404_14= NAND(U538_14, U537_14)
U405_14= NAND(U536_14, U535_14)
U406_14= NAND(U534_14, U533_14)
U407_14= NAND(U529_14, U528_14)
U408_14= NAND(U593_14, U592_14, U448_14)
U409_14= NAND(U526_14, U525_14)
U410_14= NAND(U444_14, U522_14)
U411_14= NAND(U468_14, U521_14)
U412_14= NAND(U469_14, U519_14)
U413_14= NAND(U444_14, U516_14)
U414_14= NAND(U515_14, U468_14, U514_14)
U415_14= NAND(U512_14, U469_14, U513_14)
U416_14= NAND(U511_14, U510_14)
U417_14= AND(CONTA_TMP_REG_3__14, U517_14)
U418_14= NOT(CONTA_TMP_REG_0__14)
U419_14= NOT(SEND_EN_REG_14)
U420_14= NOT(GT_255_U6_14)
U421_14= NAND(GT_255_U6_14, SEND_EN_REG_14)
U422_14= NOT(NEXT_BIT_REG_0__14)
U423_14= NAND(NEXT_BIT_REG_0__14, U474_14)
U424_14= OR(NEXT_BIT_REG_3__14, NEXT_BIT_REG_2__14)
U425_14= NOT(ITFC_STATE_REG_0__14)
U426_14= NOT(LOAD_REG_14)
U427_14= NOT(S1_REG_0__14)
U428_14= NOT(S1_REG_1__14)
U429_14= NOT(S1_REG_2__14)
U430_14= NOT(RDY_REG_14)
U431_14= NAND(RDY_REG_14, S1_REG_1__14)
U432_14= NOT(SEND_REG_14)
U433_14= NOT(TRE_REG_14)
U434_14= NAND(S1_REG_1__14, U427_14)
U435_14= NOT(ITFC_STATE_REG_1__14)
U436_14= NOT(S2_REG_1__14)
U437_14= NOT(CONFIRM_REG_14)
U438_14= NOT(MPX_REG_14)
U439_14= NAND(S2_REG_1__14, U441_14, CONFIRM_REG_14)
U440_14= NOT(TX_END_REG_14)
U441_14= NOT(S2_REG_0__14)
U442_14= NOT(CONTA_TMP_REG_1__14)
U443_14= NAND(U492_14, S1_REG_2__14)
U444_14= NAND(U376_14, U418_14)
U445_14= NOT(NEXT_BIT_REG_1__14)
U446_14= NOT(NEXT_BIT_REG_2__14)
U447_14= NOT(NEXT_BIT_REG_3__14)
U448_14= NAND(NEXT_BIT_REG_2__14, U445_14)
U449_14= NOT(EOC_14)
U450_14= NAND(U566_14, U565_14)
U451_14= NAND(U571_14, U570_14)
U452_14= NAND(U573_14, U572_14)
U453_14= NAND(U575_14, U574_14)
U454_14= NAND(U577_14, U576_14)
U455_14= NAND(U579_14, U578_14)
U456_14= NAND(U581_14, U580_14)
U457_14= NAND(U583_14, U582_14)
U458_14= NAND(U585_14, U584_14)
U459_14= NAND(U587_14, U586_14)
U460_14= NAND(U589_14, U588_14)
U461_14= NAND(U591_14, U590_14)
U462_14= NAND(U597_14, U596_14)
U463_14= NAND(U601_14, U600_14)
U464_14= NAND(U603_14, U602_14)
U465_14= NAND(LOAD_REG_14, U433_14)
U466_14= NAND(U498_14, U438_14)
U467_14= NOT(U466_14)
U468_14= NAND(CONTA_TMP_REG_0__14, U442_14, U376_14)
U469_14= NAND(U376_14, U379_14)
U470_14= NOT(U444_14)
U471_14= NOT(U448_14)
U472_14= NAND(U441_14, U436_14, SEND_DATA_REG_14)
U473_14= NOT(U424_14)
U474_14= NOT(U421_14)
U475_14= NOT(U423_14)
U476_14= NAND(ADD_291_U29_14, U375_14)
U477_14= NAND(TX_CONTA_REG_1__14, U419_14)
U478_14= NAND(ADD_291_U5_14, U375_14)
U479_14= NAND(TX_CONTA_REG_0__14, U419_14)
U480_14= NAND(ITFC_STATE_REG_0__14, U435_14)
U481_14= NAND(U425_14, U435_14, SHOT_REG_14)
U482_14= NAND(LOAD_REG_14, U480_14)
U483_14= NOT(U431_14)
U484_14= NAND(U483_14, S1_REG_0__14)
U485_14= NAND(S1_REG_1__14, S1_REG_0__14, S1_REG_2__14)
U486_14= NAND(SEND_DATA_REG_14, U484_14)
U487_14= NAND(TRE_REG_14, SEND_REG_14, DSR_14)
U488_14= NAND(SEND_EN_REG_14, U440_14)
U489_14= NAND(S1_REG_2__14, S1_REG_0__14, U428_14, U449_14)
U490_14= OR(S1_REG_2__14, S1_REG_1__14, S1_REG_0__14)
U491_14= NAND(MUX_EN_REG_14, U489_14)
U492_14= NOT(U434_14)
U493_14= NOT(U443_14)
U494_14= NAND(LOAD_DATO_REG_14, U443_14)
U495_14= NAND(ITFC_STATE_REG_1__14, U425_14)
U496_14= NAND(SEND_REG_14, U495_14)
U497_14= NAND(ITFC_STATE_REG_0__14, U435_14)
U498_14= NOT(U439_14)
U499_14= NAND(MPX_REG_14, U439_14)
U500_14= OR(ITFC_STATE_REG_0__14, ITFC_STATE_REG_1__14)
U501_14= NAND(ITFC_STATE_REG_1__14, ITFC_STATE_REG_0__14, TX_END_REG_14)
U502_14= NAND(CONFIRM_REG_14, U500_14)
U503_14= NAND(U441_14, U437_14, S2_REG_1__14)
U504_14= NAND(SHOT_REG_14, U503_14)
U505_14= NAND(S2_REG_0__14, U436_14)
U506_14= NAND(U498_14, MPX_REG_14)
U507_14= NAND(RDY_REG_14, U506_14)
U508_14= NAND(DSR_14, TRE_REG_14)
U509_14= NAND(U379_14, CONTA_TMP_REG_2__14)
U510_14= NAND(CONTA_TMP_REG_3__14, U376_14)
U511_14= NAND(CANALE_REG_3__14, U443_14)
U512_14= NAND(U376_14, CONTA_TMP_REG_2__14)
U513_14= NAND(CANALE_REG_2__14, U443_14)
U514_14= NAND(U470_14, CONTA_TMP_REG_1__14)
U515_14= NAND(CANALE_REG_1__14, U443_14)
U516_14= NAND(CANALE_REG_0__14, U443_14)
U517_14= NAND(U379_14, CONTA_TMP_REG_2__14, U493_14)
U518_14= NAND(U493_14, U379_14)
U519_14= NAND(U518_14, CONTA_TMP_REG_2__14)
U520_14= NAND(U493_14, CONTA_TMP_REG_0__14)
U521_14= NAND(CONTA_TMP_REG_1__14, U520_14)
U522_14= NAND(CONTA_TMP_REG_0__14, U443_14)
U523_14= NAND(TX_END_REG_14, ITFC_STATE_REG_1__14)
U524_14= NAND(TX_END_REG_14, ITFC_STATE_REG_0__14)
U525_14= NAND(ITFC_STATE_REG_1__14, U524_14)
U526_14= NAND(SHOT_REG_14, U425_14)
U527_14= NOT(U465_14)
U528_14= NAND(U595_14, U594_14, U474_14)
U529_14= NAND(NEXT_BIT_REG_1__14, U423_14)
U530_14= OR(NEXT_BIT_REG_1__14, NEXT_BIT_REG_2__14)
U531_14= NAND(U530_14, U422_14)
U532_14= NAND(U447_14, U531_14)
U533_14= NAND(ADD_291_U21_14, U375_14)
U534_14= NAND(TX_CONTA_REG_9__14, U419_14)
U535_14= NAND(ADD_291_U22_14, U375_14)
U536_14= NAND(TX_CONTA_REG_8__14, U419_14)
U537_14= NAND(ADD_291_U23_14, U375_14)
U538_14= NAND(TX_CONTA_REG_7__14, U419_14)
U539_14= NAND(ADD_291_U24_14, U375_14)
U540_14= NAND(TX_CONTA_REG_6__14, U419_14)
U541_14= NAND(ADD_291_U25_14, U375_14)
U542_14= NAND(TX_CONTA_REG_5__14, U419_14)
U543_14= NAND(ADD_291_U26_14, U375_14)
U544_14= NAND(TX_CONTA_REG_4__14, U419_14)
U545_14= NAND(ADD_291_U27_14, U375_14)
U546_14= NAND(TX_CONTA_REG_3__14, U419_14)
U547_14= NAND(ADD_291_U28_14, U375_14)
U548_14= NAND(TX_CONTA_REG_2__14, U419_14)
U549_14= NAND(U378_14, OUT_REG_REG_6__14)
U550_14= NAND(U377_14, OUT_REG_REG_2__14)
U551_14= NAND(U473_14, U445_14)
U552_14= NAND(U471_14, OUT_REG_REG_4__14)
U553_14= NAND(NEXT_BIT_REG_3__14, OUT_REG_REG_0__14)
U554_14= NAND(U550_14, U549_14, U551_14, U553_14, U552_14)
U555_14= NAND(U378_14, OUT_REG_REG_7__14)
U556_14= NAND(U377_14, OUT_REG_REG_3__14)
U557_14= NAND(U471_14, OUT_REG_REG_5__14)
U558_14= NAND(NEXT_BIT_REG_3__14, OUT_REG_REG_1__14)
U559_14= NAND(U558_14, U557_14, U556_14, U555_14)
U560_14= NAND(CONFIRM_REG_14, U438_14)
U561_14= NAND(S1_REG_2__14, S1_REG_0__14)
U562_14= NAND(U431_14, U429_14)
U563_14= OR(EOC_14, S1_REG_1__14)
U564_14= NAND(U563_14, U562_14)
U565_14= NAND(U492_14, U429_14)
U566_14= NAND(SOC_REG_14, U434_14)
U567_14= NAND(ERROR_REG_14, U426_14)
U568_14= NAND(TRE_REG_14, LOAD_REG_14)
U569_14= NAND(U568_14, U567_14)
U570_14= NAND(SEND_REG_14, U508_14)
U571_14= NAND(U569_14, U432_14)
U572_14= NAND(ITFC_STATE_REG_1__14, U425_14)
U573_14= NAND(ITFC_STATE_REG_0__14, U523_14)
U574_14= NAND(OUT_REG_REG_7__14, U465_14)
U575_14= NAND(DATA_IN_7__14, U527_14)
U576_14= NAND(OUT_REG_REG_6__14, U465_14)
U577_14= NAND(DATA_IN_6__14, U527_14)
U578_14= NAND(OUT_REG_REG_5__14, U465_14)
U579_14= NAND(DATA_IN_5__14, U527_14)
U580_14= NAND(OUT_REG_REG_4__14, U465_14)
U581_14= NAND(DATA_IN_4__14, U527_14)
U582_14= NAND(OUT_REG_REG_3__14, U465_14)
U583_14= NAND(DATA_IN_3__14, U527_14)
U584_14= NAND(OUT_REG_REG_2__14, U465_14)
U585_14= NAND(DATA_IN_2__14, U527_14)
U586_14= NAND(OUT_REG_REG_1__14, U465_14)
U587_14= NAND(DATA_IN_1__14, U527_14)
U588_14= NAND(OUT_REG_REG_0__14, U465_14)
U589_14= NAND(DATA_IN_0__14, U527_14)
U590_14= NAND(NEXT_BIT_REG_3__14, U423_14)
U591_14= NAND(U377_14, U475_14)
U592_14= NAND(NEXT_BIT_REG_2__14, U423_14)
U593_14= NAND(U378_14, U475_14)
U594_14= NAND(NEXT_BIT_REG_0__14, U448_14)
U595_14= NAND(U424_14, U422_14)
U596_14= NAND(NEXT_BIT_REG_0__14, U421_14)
U597_14= NAND(U474_14, U532_14)
U598_14= NAND(NEXT_BIT_REG_0__14, U554_14)
U599_14= NAND(U559_14, U422_14)
U600_14= NAND(S2_REG_1__14, U560_14, U441_14)
U601_14= NAND(S2_REG_0__14, U436_14)
U602_14= NAND(S1_REG_2__14, U427_14)
U603_14= NAND(S1_REG_0__14, U564_14)
U604_14= NAND(EOC_14, S1_REG_2__14, U428_14)
U605_14= NAND(U429_14, U430_14, S1_REG_1__14)
GT_255_U7_14= AND(TX_CONTA_REG_3__14, GT_255_U9_14)
ADD_291_U5_14= NOT(TX_CONTA_REG_0__14)
ADD_291_U6_14= NOT(TX_CONTA_REG_1__14)
ADD_291_U7_14= NAND(TX_CONTA_REG_1__14, TX_CONTA_REG_0__14)
ADD_291_U8_14= NOT(TX_CONTA_REG_2__14)
ADD_291_U9_14= NAND(TX_CONTA_REG_2__14, ADD_291_U32_14)
ADD_291_U10_14= NOT(TX_CONTA_REG_3__14)
ADD_291_U11_14= NAND(TX_CONTA_REG_3__14, ADD_291_U33_14)
ADD_291_U12_14= NOT(TX_CONTA_REG_4__14)
ADD_291_U13_14= NAND(TX_CONTA_REG_4__14, ADD_291_U34_14)
ADD_291_U14_14= NOT(TX_CONTA_REG_5__14)
ADD_291_U15_14= NAND(TX_CONTA_REG_5__14, ADD_291_U35_14)
ADD_291_U16_14= NOT(TX_CONTA_REG_6__14)
ADD_291_U17_14= NAND(TX_CONTA_REG_6__14, ADD_291_U36_14)
ADD_291_U18_14= NOT(TX_CONTA_REG_7__14)
ADD_291_U19_14= NAND(TX_CONTA_REG_7__14, ADD_291_U37_14)
ADD_291_U20_14= NOT(TX_CONTA_REG_8__14)
ADD_291_U21_14= NAND(ADD_291_U41_14, ADD_291_U40_14)
ADD_291_U22_14= NAND(ADD_291_U43_14, ADD_291_U42_14)
ADD_291_U23_14= NAND(ADD_291_U45_14, ADD_291_U44_14)
ADD_291_U24_14= NAND(ADD_291_U47_14, ADD_291_U46_14)
ADD_291_U25_14= NAND(ADD_291_U49_14, ADD_291_U48_14)
ADD_291_U26_14= NAND(ADD_291_U51_14, ADD_291_U50_14)
ADD_291_U27_14= NAND(ADD_291_U53_14, ADD_291_U52_14)
ADD_291_U28_14= NAND(ADD_291_U55_14, ADD_291_U54_14)
ADD_291_U29_14= NAND(ADD_291_U57_14, ADD_291_U56_14)
ADD_291_U30_14= NOT(TX_CONTA_REG_9__14)
ADD_291_U31_14= NAND(TX_CONTA_REG_8__14, ADD_291_U38_14)
ADD_291_U32_14= NOT(ADD_291_U7_14)
ADD_291_U33_14= NOT(ADD_291_U9_14)
ADD_291_U34_14= NOT(ADD_291_U11_14)
ADD_291_U35_14= NOT(ADD_291_U13_14)
ADD_291_U36_14= NOT(ADD_291_U15_14)
ADD_291_U37_14= NOT(ADD_291_U17_14)
ADD_291_U38_14= NOT(ADD_291_U19_14)
ADD_291_U39_14= NOT(ADD_291_U31_14)
ADD_291_U40_14= NAND(TX_CONTA_REG_9__14, ADD_291_U31_14)
ADD_291_U41_14= NAND(ADD_291_U39_14, ADD_291_U30_14)
ADD_291_U42_14= NAND(TX_CONTA_REG_8__14, ADD_291_U19_14)
ADD_291_U43_14= NAND(ADD_291_U38_14, ADD_291_U20_14)
ADD_291_U44_14= NAND(TX_CONTA_REG_7__14, ADD_291_U17_14)
ADD_291_U45_14= NAND(ADD_291_U37_14, ADD_291_U18_14)
ADD_291_U46_14= NAND(TX_CONTA_REG_6__14, ADD_291_U15_14)
ADD_291_U47_14= NAND(ADD_291_U36_14, ADD_291_U16_14)
ADD_291_U48_14= NAND(TX_CONTA_REG_5__14, ADD_291_U13_14)
ADD_291_U49_14= NAND(ADD_291_U35_14, ADD_291_U14_14)
ADD_291_U50_14= NAND(TX_CONTA_REG_4__14, ADD_291_U11_14)
ADD_291_U51_14= NAND(ADD_291_U34_14, ADD_291_U12_14)
ADD_291_U52_14= NAND(TX_CONTA_REG_3__14, ADD_291_U9_14)
ADD_291_U53_14= NAND(ADD_291_U33_14, ADD_291_U10_14)
ADD_291_U54_14= NAND(TX_CONTA_REG_2__14, ADD_291_U7_14)
ADD_291_U55_14= NAND(ADD_291_U32_14, ADD_291_U8_14)
ADD_291_U56_14= NAND(TX_CONTA_REG_1__14, ADD_291_U5_14)
ADD_291_U57_14= NAND(TX_CONTA_REG_0__14, ADD_291_U6_14)
GT_255_U6_14= OR(TX_CONTA_REG_7__14, TX_CONTA_REG_9__14, TX_CONTA_REG_8__14, GT_255_U8_14)

CANALE_REG_3__16 = BUF(U416_15)
CANALE_REG_2__16 = BUF(U415_15)
CANALE_REG_1__16 = BUF(U414_15)
CANALE_REG_0__16 = BUF(U413_15)
CONTA_TMP_REG_3__16 = BUF(U417_15)
CONTA_TMP_REG_2__16 = BUF(U412_15)
CONTA_TMP_REG_1__16 = BUF(U411_15)
CONTA_TMP_REG_0__16 = BUF(U410_15)
ITFC_STATE_REG_1__16 = BUF(U452_15)
ITFC_STATE_REG_0__16 = BUF(U409_15)
OUT_REG_REG_7__16 = BUF(U453_15)
OUT_REG_REG_6__16 = BUF(U454_15)
OUT_REG_REG_5__16 = BUF(U455_15)
OUT_REG_REG_4__16 = BUF(U456_15)
OUT_REG_REG_3__16 = BUF(U457_15)
OUT_REG_REG_2__16 = BUF(U458_15)
OUT_REG_REG_1__16 = BUF(U459_15)
OUT_REG_REG_0__16 = BUF(U460_15)
NEXT_BIT_REG_3__16 = BUF(U461_15)
NEXT_BIT_REG_2__16 = BUF(U408_15)
NEXT_BIT_REG_1__16 = BUF(U407_15)
NEXT_BIT_REG_0__16 = BUF(U462_15)
TX_CONTA_REG_9__16 = BUF(U406_15)
TX_CONTA_REG_8__16 = BUF(U405_15)
TX_CONTA_REG_7__16 = BUF(U404_15)
TX_CONTA_REG_6__16 = BUF(U403_15)
TX_CONTA_REG_5__16 = BUF(U402_15)
TX_CONTA_REG_4__16 = BUF(U401_15)
TX_CONTA_REG_3__16 = BUF(U400_15)
TX_CONTA_REG_2__16 = BUF(U399_15)
TX_CONTA_REG_1__16 = BUF(U398_15)
TX_CONTA_REG_0__16 = BUF(U397_15)
LOAD_REG_16 = BUF(U396_15)
SEND_DATA_REG_16 = BUF(U395_15)
SEND_EN_REG_16 = BUF(U394_15)
MUX_EN_REG_16 = BUF(U393_15)
TRE_REG_16 = BUF(U392_15)
LOAD_DATO_REG_16 = BUF(U391_15)
SOC_REG_16 = BUF(U450_15)
SEND_REG_16 = BUF(U390_15)
MPX_REG_16 = BUF(U389_15)
CONFIRM_REG_16 = BUF(U388_15)
SHOT_REG_16 = BUF(U387_15)
ADD_MPX2_REG_16 = BUF(U386_15)
RDY_REG_16 = BUF(U385_15)
ERROR_REG_16 = BUF(U451_15)
S1_REG_2__16 = BUF(U383_15)
S1_REG_1__16 = BUF(U464_15)
S1_REG_0__16 = BUF(U384_15)
S2_REG_1__16 = BUF(U463_15)
S2_REG_0__16 = BUF(U382_15)
TX_END_REG_16 = BUF(U381_15)
DATA_OUT_REG_16 = BUF(U380_15)





GT_255_U10_15= OR(TX_CONTA_REG_4__15, GT_255_U7_15)
GT_255_U9_15= OR(TX_CONTA_REG_2__15, TX_CONTA_REG_0__15, TX_CONTA_REG_1__15)
GT_255_U8_15= AND(TX_CONTA_REG_5__15, TX_CONTA_REG_6__15, GT_255_U10_15)
U375_15= AND(SEND_EN_REG_15, U420_15)
U376_15= AND(U493_15, U509_15)
U377_15= AND(NEXT_BIT_REG_2__15, NEXT_BIT_REG_1__15)
U378_15= AND(NEXT_BIT_REG_1__15, U446_15)
U379_15= AND(CONTA_TMP_REG_1__15, CONTA_TMP_REG_0__15)
U380_15= NAND(U599_15, U598_15, U474_15)
U381_15= AND(U473_15, U445_15, U475_15)
U382_15= NAND(U439_15, U472_15)
U383_15= NAND(U434_15, U561_15)
U384_15= NAND(U605_15, U604_15, S1_REG_0__15)
U385_15= NAND(U472_15, U507_15)
U386_15= OR(U467_15, ADD_MPX2_REG_15)
U387_15= NAND(U505_15, U504_15)
U388_15= NAND(U502_15, U501_15)
U389_15= NAND(U466_15, U499_15)
U390_15= NAND(U497_15, U496_15)
U391_15= NAND(U489_15, U494_15)
U392_15= OR(TRE_REG_15, TX_END_REG_15, LOAD_REG_15)
U393_15= NAND(U491_15, U490_15)
U394_15= NAND(U488_15, U487_15)
U395_15= NAND(U486_15, U485_15)
U396_15= NAND(U482_15, U481_15)
U397_15= NAND(U479_15, U478_15)
U398_15= NAND(U477_15, U476_15)
U399_15= NAND(U548_15, U547_15)
U400_15= NAND(U546_15, U545_15)
U401_15= NAND(U544_15, U543_15)
U402_15= NAND(U542_15, U541_15)
U403_15= NAND(U540_15, U539_15)
U404_15= NAND(U538_15, U537_15)
U405_15= NAND(U536_15, U535_15)
U406_15= NAND(U534_15, U533_15)
U407_15= NAND(U529_15, U528_15)
U408_15= NAND(U593_15, U592_15, U448_15)
U409_15= NAND(U526_15, U525_15)
U410_15= NAND(U444_15, U522_15)
U411_15= NAND(U468_15, U521_15)
U412_15= NAND(U469_15, U519_15)
U413_15= NAND(U444_15, U516_15)
U414_15= NAND(U515_15, U468_15, U514_15)
U415_15= NAND(U512_15, U469_15, U513_15)
U416_15= NAND(U511_15, U510_15)
U417_15= AND(CONTA_TMP_REG_3__15, U517_15)
U418_15= NOT(CONTA_TMP_REG_0__15)
U419_15= NOT(SEND_EN_REG_15)
U420_15= NOT(GT_255_U6_15)
U421_15= NAND(GT_255_U6_15, SEND_EN_REG_15)
U422_15= NOT(NEXT_BIT_REG_0__15)
U423_15= NAND(NEXT_BIT_REG_0__15, U474_15)
U424_15= OR(NEXT_BIT_REG_3__15, NEXT_BIT_REG_2__15)
U425_15= NOT(ITFC_STATE_REG_0__15)
U426_15= NOT(LOAD_REG_15)
U427_15= NOT(S1_REG_0__15)
U428_15= NOT(S1_REG_1__15)
U429_15= NOT(S1_REG_2__15)
U430_15= NOT(RDY_REG_15)
U431_15= NAND(RDY_REG_15, S1_REG_1__15)
U432_15= NOT(SEND_REG_15)
U433_15= NOT(TRE_REG_15)
U434_15= NAND(S1_REG_1__15, U427_15)
U435_15= NOT(ITFC_STATE_REG_1__15)
U436_15= NOT(S2_REG_1__15)
U437_15= NOT(CONFIRM_REG_15)
U438_15= NOT(MPX_REG_15)
U439_15= NAND(S2_REG_1__15, U441_15, CONFIRM_REG_15)
U440_15= NOT(TX_END_REG_15)
U441_15= NOT(S2_REG_0__15)
U442_15= NOT(CONTA_TMP_REG_1__15)
U443_15= NAND(U492_15, S1_REG_2__15)
U444_15= NAND(U376_15, U418_15)
U445_15= NOT(NEXT_BIT_REG_1__15)
U446_15= NOT(NEXT_BIT_REG_2__15)
U447_15= NOT(NEXT_BIT_REG_3__15)
U448_15= NAND(NEXT_BIT_REG_2__15, U445_15)
U449_15= NOT(EOC_15)
U450_15= NAND(U566_15, U565_15)
U451_15= NAND(U571_15, U570_15)
U452_15= NAND(U573_15, U572_15)
U453_15= NAND(U575_15, U574_15)
U454_15= NAND(U577_15, U576_15)
U455_15= NAND(U579_15, U578_15)
U456_15= NAND(U581_15, U580_15)
U457_15= NAND(U583_15, U582_15)
U458_15= NAND(U585_15, U584_15)
U459_15= NAND(U587_15, U586_15)
U460_15= NAND(U589_15, U588_15)
U461_15= NAND(U591_15, U590_15)
U462_15= NAND(U597_15, U596_15)
U463_15= NAND(U601_15, U600_15)
U464_15= NAND(U603_15, U602_15)
U465_15= NAND(LOAD_REG_15, U433_15)
U466_15= NAND(U498_15, U438_15)
U467_15= NOT(U466_15)
U468_15= NAND(CONTA_TMP_REG_0__15, U442_15, U376_15)
U469_15= NAND(U376_15, U379_15)
U470_15= NOT(U444_15)
U471_15= NOT(U448_15)
U472_15= NAND(U441_15, U436_15, SEND_DATA_REG_15)
U473_15= NOT(U424_15)
U474_15= NOT(U421_15)
U475_15= NOT(U423_15)
U476_15= NAND(ADD_291_U29_15, U375_15)
U477_15= NAND(TX_CONTA_REG_1__15, U419_15)
U478_15= NAND(ADD_291_U5_15, U375_15)
U479_15= NAND(TX_CONTA_REG_0__15, U419_15)
U480_15= NAND(ITFC_STATE_REG_0__15, U435_15)
U481_15= NAND(U425_15, U435_15, SHOT_REG_15)
U482_15= NAND(LOAD_REG_15, U480_15)
U483_15= NOT(U431_15)
U484_15= NAND(U483_15, S1_REG_0__15)
U485_15= NAND(S1_REG_1__15, S1_REG_0__15, S1_REG_2__15)
U486_15= NAND(SEND_DATA_REG_15, U484_15)
U487_15= NAND(TRE_REG_15, SEND_REG_15, DSR_15)
U488_15= NAND(SEND_EN_REG_15, U440_15)
U489_15= NAND(S1_REG_2__15, S1_REG_0__15, U428_15, U449_15)
U490_15= OR(S1_REG_2__15, S1_REG_1__15, S1_REG_0__15)
U491_15= NAND(MUX_EN_REG_15, U489_15)
U492_15= NOT(U434_15)
U493_15= NOT(U443_15)
U494_15= NAND(LOAD_DATO_REG_15, U443_15)
U495_15= NAND(ITFC_STATE_REG_1__15, U425_15)
U496_15= NAND(SEND_REG_15, U495_15)
U497_15= NAND(ITFC_STATE_REG_0__15, U435_15)
U498_15= NOT(U439_15)
U499_15= NAND(MPX_REG_15, U439_15)
U500_15= OR(ITFC_STATE_REG_0__15, ITFC_STATE_REG_1__15)
U501_15= NAND(ITFC_STATE_REG_1__15, ITFC_STATE_REG_0__15, TX_END_REG_15)
U502_15= NAND(CONFIRM_REG_15, U500_15)
U503_15= NAND(U441_15, U437_15, S2_REG_1__15)
U504_15= NAND(SHOT_REG_15, U503_15)
U505_15= NAND(S2_REG_0__15, U436_15)
U506_15= NAND(U498_15, MPX_REG_15)
U507_15= NAND(RDY_REG_15, U506_15)
U508_15= NAND(DSR_15, TRE_REG_15)
U509_15= NAND(U379_15, CONTA_TMP_REG_2__15)
U510_15= NAND(CONTA_TMP_REG_3__15, U376_15)
U511_15= NAND(CANALE_REG_3__15, U443_15)
U512_15= NAND(U376_15, CONTA_TMP_REG_2__15)
U513_15= NAND(CANALE_REG_2__15, U443_15)
U514_15= NAND(U470_15, CONTA_TMP_REG_1__15)
U515_15= NAND(CANALE_REG_1__15, U443_15)
U516_15= NAND(CANALE_REG_0__15, U443_15)
U517_15= NAND(U379_15, CONTA_TMP_REG_2__15, U493_15)
U518_15= NAND(U493_15, U379_15)
U519_15= NAND(U518_15, CONTA_TMP_REG_2__15)
U520_15= NAND(U493_15, CONTA_TMP_REG_0__15)
U521_15= NAND(CONTA_TMP_REG_1__15, U520_15)
U522_15= NAND(CONTA_TMP_REG_0__15, U443_15)
U523_15= NAND(TX_END_REG_15, ITFC_STATE_REG_1__15)
U524_15= NAND(TX_END_REG_15, ITFC_STATE_REG_0__15)
U525_15= NAND(ITFC_STATE_REG_1__15, U524_15)
U526_15= NAND(SHOT_REG_15, U425_15)
U527_15= NOT(U465_15)
U528_15= NAND(U595_15, U594_15, U474_15)
U529_15= NAND(NEXT_BIT_REG_1__15, U423_15)
U530_15= OR(NEXT_BIT_REG_1__15, NEXT_BIT_REG_2__15)
U531_15= NAND(U530_15, U422_15)
U532_15= NAND(U447_15, U531_15)
U533_15= NAND(ADD_291_U21_15, U375_15)
U534_15= NAND(TX_CONTA_REG_9__15, U419_15)
U535_15= NAND(ADD_291_U22_15, U375_15)
U536_15= NAND(TX_CONTA_REG_8__15, U419_15)
U537_15= NAND(ADD_291_U23_15, U375_15)
U538_15= NAND(TX_CONTA_REG_7__15, U419_15)
U539_15= NAND(ADD_291_U24_15, U375_15)
U540_15= NAND(TX_CONTA_REG_6__15, U419_15)
U541_15= NAND(ADD_291_U25_15, U375_15)
U542_15= NAND(TX_CONTA_REG_5__15, U419_15)
U543_15= NAND(ADD_291_U26_15, U375_15)
U544_15= NAND(TX_CONTA_REG_4__15, U419_15)
U545_15= NAND(ADD_291_U27_15, U375_15)
U546_15= NAND(TX_CONTA_REG_3__15, U419_15)
U547_15= NAND(ADD_291_U28_15, U375_15)
U548_15= NAND(TX_CONTA_REG_2__15, U419_15)
U549_15= NAND(U378_15, OUT_REG_REG_6__15)
U550_15= NAND(U377_15, OUT_REG_REG_2__15)
U551_15= NAND(U473_15, U445_15)
U552_15= NAND(U471_15, OUT_REG_REG_4__15)
U553_15= NAND(NEXT_BIT_REG_3__15, OUT_REG_REG_0__15)
U554_15= NAND(U550_15, U549_15, U551_15, U553_15, U552_15)
U555_15= NAND(U378_15, OUT_REG_REG_7__15)
U556_15= NAND(U377_15, OUT_REG_REG_3__15)
U557_15= NAND(U471_15, OUT_REG_REG_5__15)
U558_15= NAND(NEXT_BIT_REG_3__15, OUT_REG_REG_1__15)
U559_15= NAND(U558_15, U557_15, U556_15, U555_15)
U560_15= NAND(CONFIRM_REG_15, U438_15)
U561_15= NAND(S1_REG_2__15, S1_REG_0__15)
U562_15= NAND(U431_15, U429_15)
U563_15= OR(EOC_15, S1_REG_1__15)
U564_15= NAND(U563_15, U562_15)
U565_15= NAND(U492_15, U429_15)
U566_15= NAND(SOC_REG_15, U434_15)
U567_15= NAND(ERROR_REG_15, U426_15)
U568_15= NAND(TRE_REG_15, LOAD_REG_15)
U569_15= NAND(U568_15, U567_15)
U570_15= NAND(SEND_REG_15, U508_15)
U571_15= NAND(U569_15, U432_15)
U572_15= NAND(ITFC_STATE_REG_1__15, U425_15)
U573_15= NAND(ITFC_STATE_REG_0__15, U523_15)
U574_15= NAND(OUT_REG_REG_7__15, U465_15)
U575_15= NAND(DATA_IN_7__15, U527_15)
U576_15= NAND(OUT_REG_REG_6__15, U465_15)
U577_15= NAND(DATA_IN_6__15, U527_15)
U578_15= NAND(OUT_REG_REG_5__15, U465_15)
U579_15= NAND(DATA_IN_5__15, U527_15)
U580_15= NAND(OUT_REG_REG_4__15, U465_15)
U581_15= NAND(DATA_IN_4__15, U527_15)
U582_15= NAND(OUT_REG_REG_3__15, U465_15)
U583_15= NAND(DATA_IN_3__15, U527_15)
U584_15= NAND(OUT_REG_REG_2__15, U465_15)
U585_15= NAND(DATA_IN_2__15, U527_15)
U586_15= NAND(OUT_REG_REG_1__15, U465_15)
U587_15= NAND(DATA_IN_1__15, U527_15)
U588_15= NAND(OUT_REG_REG_0__15, U465_15)
U589_15= NAND(DATA_IN_0__15, U527_15)
U590_15= NAND(NEXT_BIT_REG_3__15, U423_15)
U591_15= NAND(U377_15, U475_15)
U592_15= NAND(NEXT_BIT_REG_2__15, U423_15)
U593_15= NAND(U378_15, U475_15)
U594_15= NAND(NEXT_BIT_REG_0__15, U448_15)
U595_15= NAND(U424_15, U422_15)
U596_15= NAND(NEXT_BIT_REG_0__15, U421_15)
U597_15= NAND(U474_15, U532_15)
U598_15= NAND(NEXT_BIT_REG_0__15, U554_15)
U599_15= NAND(U559_15, U422_15)
U600_15= NAND(S2_REG_1__15, U560_15, U441_15)
U601_15= NAND(S2_REG_0__15, U436_15)
U602_15= NAND(S1_REG_2__15, U427_15)
U603_15= NAND(S1_REG_0__15, U564_15)
U604_15= NAND(EOC_15, S1_REG_2__15, U428_15)
U605_15= NAND(U429_15, U430_15, S1_REG_1__15)
GT_255_U7_15= AND(TX_CONTA_REG_3__15, GT_255_U9_15)
ADD_291_U5_15= NOT(TX_CONTA_REG_0__15)
ADD_291_U6_15= NOT(TX_CONTA_REG_1__15)
ADD_291_U7_15= NAND(TX_CONTA_REG_1__15, TX_CONTA_REG_0__15)
ADD_291_U8_15= NOT(TX_CONTA_REG_2__15)
ADD_291_U9_15= NAND(TX_CONTA_REG_2__15, ADD_291_U32_15)
ADD_291_U10_15= NOT(TX_CONTA_REG_3__15)
ADD_291_U11_15= NAND(TX_CONTA_REG_3__15, ADD_291_U33_15)
ADD_291_U12_15= NOT(TX_CONTA_REG_4__15)
ADD_291_U13_15= NAND(TX_CONTA_REG_4__15, ADD_291_U34_15)
ADD_291_U14_15= NOT(TX_CONTA_REG_5__15)
ADD_291_U15_15= NAND(TX_CONTA_REG_5__15, ADD_291_U35_15)
ADD_291_U16_15= NOT(TX_CONTA_REG_6__15)
ADD_291_U17_15= NAND(TX_CONTA_REG_6__15, ADD_291_U36_15)
ADD_291_U18_15= NOT(TX_CONTA_REG_7__15)
ADD_291_U19_15= NAND(TX_CONTA_REG_7__15, ADD_291_U37_15)
ADD_291_U20_15= NOT(TX_CONTA_REG_8__15)
ADD_291_U21_15= NAND(ADD_291_U41_15, ADD_291_U40_15)
ADD_291_U22_15= NAND(ADD_291_U43_15, ADD_291_U42_15)
ADD_291_U23_15= NAND(ADD_291_U45_15, ADD_291_U44_15)
ADD_291_U24_15= NAND(ADD_291_U47_15, ADD_291_U46_15)
ADD_291_U25_15= NAND(ADD_291_U49_15, ADD_291_U48_15)
ADD_291_U26_15= NAND(ADD_291_U51_15, ADD_291_U50_15)
ADD_291_U27_15= NAND(ADD_291_U53_15, ADD_291_U52_15)
ADD_291_U28_15= NAND(ADD_291_U55_15, ADD_291_U54_15)
ADD_291_U29_15= NAND(ADD_291_U57_15, ADD_291_U56_15)
ADD_291_U30_15= NOT(TX_CONTA_REG_9__15)
ADD_291_U31_15= NAND(TX_CONTA_REG_8__15, ADD_291_U38_15)
ADD_291_U32_15= NOT(ADD_291_U7_15)
ADD_291_U33_15= NOT(ADD_291_U9_15)
ADD_291_U34_15= NOT(ADD_291_U11_15)
ADD_291_U35_15= NOT(ADD_291_U13_15)
ADD_291_U36_15= NOT(ADD_291_U15_15)
ADD_291_U37_15= NOT(ADD_291_U17_15)
ADD_291_U38_15= NOT(ADD_291_U19_15)
ADD_291_U39_15= NOT(ADD_291_U31_15)
ADD_291_U40_15= NAND(TX_CONTA_REG_9__15, ADD_291_U31_15)
ADD_291_U41_15= NAND(ADD_291_U39_15, ADD_291_U30_15)
ADD_291_U42_15= NAND(TX_CONTA_REG_8__15, ADD_291_U19_15)
ADD_291_U43_15= NAND(ADD_291_U38_15, ADD_291_U20_15)
ADD_291_U44_15= NAND(TX_CONTA_REG_7__15, ADD_291_U17_15)
ADD_291_U45_15= NAND(ADD_291_U37_15, ADD_291_U18_15)
ADD_291_U46_15= NAND(TX_CONTA_REG_6__15, ADD_291_U15_15)
ADD_291_U47_15= NAND(ADD_291_U36_15, ADD_291_U16_15)
ADD_291_U48_15= NAND(TX_CONTA_REG_5__15, ADD_291_U13_15)
ADD_291_U49_15= NAND(ADD_291_U35_15, ADD_291_U14_15)
ADD_291_U50_15= NAND(TX_CONTA_REG_4__15, ADD_291_U11_15)
ADD_291_U51_15= NAND(ADD_291_U34_15, ADD_291_U12_15)
ADD_291_U52_15= NAND(TX_CONTA_REG_3__15, ADD_291_U9_15)
ADD_291_U53_15= NAND(ADD_291_U33_15, ADD_291_U10_15)
ADD_291_U54_15= NAND(TX_CONTA_REG_2__15, ADD_291_U7_15)
ADD_291_U55_15= NAND(ADD_291_U32_15, ADD_291_U8_15)
ADD_291_U56_15= NAND(TX_CONTA_REG_1__15, ADD_291_U5_15)
ADD_291_U57_15= NAND(TX_CONTA_REG_0__15, ADD_291_U6_15)
GT_255_U6_15= OR(TX_CONTA_REG_7__15, TX_CONTA_REG_9__15, TX_CONTA_REG_8__15, GT_255_U8_15)

CANALE_REG_3__17 = BUF(U416_16)
CANALE_REG_2__17 = BUF(U415_16)
CANALE_REG_1__17 = BUF(U414_16)
CANALE_REG_0__17 = BUF(U413_16)
CONTA_TMP_REG_3__17 = BUF(U417_16)
CONTA_TMP_REG_2__17 = BUF(U412_16)
CONTA_TMP_REG_1__17 = BUF(U411_16)
CONTA_TMP_REG_0__17 = BUF(U410_16)
ITFC_STATE_REG_1__17 = BUF(U452_16)
ITFC_STATE_REG_0__17 = BUF(U409_16)
OUT_REG_REG_7__17 = BUF(U453_16)
OUT_REG_REG_6__17 = BUF(U454_16)
OUT_REG_REG_5__17 = BUF(U455_16)
OUT_REG_REG_4__17 = BUF(U456_16)
OUT_REG_REG_3__17 = BUF(U457_16)
OUT_REG_REG_2__17 = BUF(U458_16)
OUT_REG_REG_1__17 = BUF(U459_16)
OUT_REG_REG_0__17 = BUF(U460_16)
NEXT_BIT_REG_3__17 = BUF(U461_16)
NEXT_BIT_REG_2__17 = BUF(U408_16)
NEXT_BIT_REG_1__17 = BUF(U407_16)
NEXT_BIT_REG_0__17 = BUF(U462_16)
TX_CONTA_REG_9__17 = BUF(U406_16)
TX_CONTA_REG_8__17 = BUF(U405_16)
TX_CONTA_REG_7__17 = BUF(U404_16)
TX_CONTA_REG_6__17 = BUF(U403_16)
TX_CONTA_REG_5__17 = BUF(U402_16)
TX_CONTA_REG_4__17 = BUF(U401_16)
TX_CONTA_REG_3__17 = BUF(U400_16)
TX_CONTA_REG_2__17 = BUF(U399_16)
TX_CONTA_REG_1__17 = BUF(U398_16)
TX_CONTA_REG_0__17 = BUF(U397_16)
LOAD_REG_17 = BUF(U396_16)
SEND_DATA_REG_17 = BUF(U395_16)
SEND_EN_REG_17 = BUF(U394_16)
MUX_EN_REG_17 = BUF(U393_16)
TRE_REG_17 = BUF(U392_16)
LOAD_DATO_REG_17 = BUF(U391_16)
SOC_REG_17 = BUF(U450_16)
SEND_REG_17 = BUF(U390_16)
MPX_REG_17 = BUF(U389_16)
CONFIRM_REG_17 = BUF(U388_16)
SHOT_REG_17 = BUF(U387_16)
ADD_MPX2_REG_17 = BUF(U386_16)
RDY_REG_17 = BUF(U385_16)
ERROR_REG_17 = BUF(U451_16)
S1_REG_2__17 = BUF(U383_16)
S1_REG_1__17 = BUF(U464_16)
S1_REG_0__17 = BUF(U384_16)
S2_REG_1__17 = BUF(U463_16)
S2_REG_0__17 = BUF(U382_16)
TX_END_REG_17 = BUF(U381_16)
DATA_OUT_REG_17 = BUF(U380_16)





GT_255_U10_16= OR(TX_CONTA_REG_4__16, GT_255_U7_16)
GT_255_U9_16= OR(TX_CONTA_REG_2__16, TX_CONTA_REG_0__16, TX_CONTA_REG_1__16)
GT_255_U8_16= AND(TX_CONTA_REG_5__16, TX_CONTA_REG_6__16, GT_255_U10_16)
U375_16= AND(SEND_EN_REG_16, U420_16)
U376_16= AND(U493_16, U509_16)
U377_16= AND(NEXT_BIT_REG_2__16, NEXT_BIT_REG_1__16)
U378_16= AND(NEXT_BIT_REG_1__16, U446_16)
U379_16= AND(CONTA_TMP_REG_1__16, CONTA_TMP_REG_0__16)
U380_16= NAND(U599_16, U598_16, U474_16)
U381_16= AND(U473_16, U445_16, U475_16)
U382_16= NAND(U439_16, U472_16)
U383_16= NAND(U434_16, U561_16)
U384_16= NAND(U605_16, U604_16, S1_REG_0__16)
U385_16= NAND(U472_16, U507_16)
U386_16= OR(U467_16, ADD_MPX2_REG_16)
U387_16= NAND(U505_16, U504_16)
U388_16= NAND(U502_16, U501_16)
U389_16= NAND(U466_16, U499_16)
U390_16= NAND(U497_16, U496_16)
U391_16= NAND(U489_16, U494_16)
U392_16= OR(TRE_REG_16, TX_END_REG_16, LOAD_REG_16)
U393_16= NAND(U491_16, U490_16)
U394_16= NAND(U488_16, U487_16)
U395_16= NAND(U486_16, U485_16)
U396_16= NAND(U482_16, U481_16)
U397_16= NAND(U479_16, U478_16)
U398_16= NAND(U477_16, U476_16)
U399_16= NAND(U548_16, U547_16)
U400_16= NAND(U546_16, U545_16)
U401_16= NAND(U544_16, U543_16)
U402_16= NAND(U542_16, U541_16)
U403_16= NAND(U540_16, U539_16)
U404_16= NAND(U538_16, U537_16)
U405_16= NAND(U536_16, U535_16)
U406_16= NAND(U534_16, U533_16)
U407_16= NAND(U529_16, U528_16)
U408_16= NAND(U593_16, U592_16, U448_16)
U409_16= NAND(U526_16, U525_16)
U410_16= NAND(U444_16, U522_16)
U411_16= NAND(U468_16, U521_16)
U412_16= NAND(U469_16, U519_16)
U413_16= NAND(U444_16, U516_16)
U414_16= NAND(U515_16, U468_16, U514_16)
U415_16= NAND(U512_16, U469_16, U513_16)
U416_16= NAND(U511_16, U510_16)
U417_16= AND(CONTA_TMP_REG_3__16, U517_16)
U418_16= NOT(CONTA_TMP_REG_0__16)
U419_16= NOT(SEND_EN_REG_16)
U420_16= NOT(GT_255_U6_16)
U421_16= NAND(GT_255_U6_16, SEND_EN_REG_16)
U422_16= NOT(NEXT_BIT_REG_0__16)
U423_16= NAND(NEXT_BIT_REG_0__16, U474_16)
U424_16= OR(NEXT_BIT_REG_3__16, NEXT_BIT_REG_2__16)
U425_16= NOT(ITFC_STATE_REG_0__16)
U426_16= NOT(LOAD_REG_16)
U427_16= NOT(S1_REG_0__16)
U428_16= NOT(S1_REG_1__16)
U429_16= NOT(S1_REG_2__16)
U430_16= NOT(RDY_REG_16)
U431_16= NAND(RDY_REG_16, S1_REG_1__16)
U432_16= NOT(SEND_REG_16)
U433_16= NOT(TRE_REG_16)
U434_16= NAND(S1_REG_1__16, U427_16)
U435_16= NOT(ITFC_STATE_REG_1__16)
U436_16= NOT(S2_REG_1__16)
U437_16= NOT(CONFIRM_REG_16)
U438_16= NOT(MPX_REG_16)
U439_16= NAND(S2_REG_1__16, U441_16, CONFIRM_REG_16)
U440_16= NOT(TX_END_REG_16)
U441_16= NOT(S2_REG_0__16)
U442_16= NOT(CONTA_TMP_REG_1__16)
U443_16= NAND(U492_16, S1_REG_2__16)
U444_16= NAND(U376_16, U418_16)
U445_16= NOT(NEXT_BIT_REG_1__16)
U446_16= NOT(NEXT_BIT_REG_2__16)
U447_16= NOT(NEXT_BIT_REG_3__16)
U448_16= NAND(NEXT_BIT_REG_2__16, U445_16)
U449_16= NOT(EOC_16)
U450_16= NAND(U566_16, U565_16)
U451_16= NAND(U571_16, U570_16)
U452_16= NAND(U573_16, U572_16)
U453_16= NAND(U575_16, U574_16)
U454_16= NAND(U577_16, U576_16)
U455_16= NAND(U579_16, U578_16)
U456_16= NAND(U581_16, U580_16)
U457_16= NAND(U583_16, U582_16)
U458_16= NAND(U585_16, U584_16)
U459_16= NAND(U587_16, U586_16)
U460_16= NAND(U589_16, U588_16)
U461_16= NAND(U591_16, U590_16)
U462_16= NAND(U597_16, U596_16)
U463_16= NAND(U601_16, U600_16)
U464_16= NAND(U603_16, U602_16)
U465_16= NAND(LOAD_REG_16, U433_16)
U466_16= NAND(U498_16, U438_16)
U467_16= NOT(U466_16)
U468_16= NAND(CONTA_TMP_REG_0__16, U442_16, U376_16)
U469_16= NAND(U376_16, U379_16)
U470_16= NOT(U444_16)
U471_16= NOT(U448_16)
U472_16= NAND(U441_16, U436_16, SEND_DATA_REG_16)
U473_16= NOT(U424_16)
U474_16= NOT(U421_16)
U475_16= NOT(U423_16)
U476_16= NAND(ADD_291_U29_16, U375_16)
U477_16= NAND(TX_CONTA_REG_1__16, U419_16)
U478_16= NAND(ADD_291_U5_16, U375_16)
U479_16= NAND(TX_CONTA_REG_0__16, U419_16)
U480_16= NAND(ITFC_STATE_REG_0__16, U435_16)
U481_16= NAND(U425_16, U435_16, SHOT_REG_16)
U482_16= NAND(LOAD_REG_16, U480_16)
U483_16= NOT(U431_16)
U484_16= NAND(U483_16, S1_REG_0__16)
U485_16= NAND(S1_REG_1__16, S1_REG_0__16, S1_REG_2__16)
U486_16= NAND(SEND_DATA_REG_16, U484_16)
U487_16= NAND(TRE_REG_16, SEND_REG_16, DSR_16)
U488_16= NAND(SEND_EN_REG_16, U440_16)
U489_16= NAND(S1_REG_2__16, S1_REG_0__16, U428_16, U449_16)
U490_16= OR(S1_REG_2__16, S1_REG_1__16, S1_REG_0__16)
U491_16= NAND(MUX_EN_REG_16, U489_16)
U492_16= NOT(U434_16)
U493_16= NOT(U443_16)
U494_16= NAND(LOAD_DATO_REG_16, U443_16)
U495_16= NAND(ITFC_STATE_REG_1__16, U425_16)
U496_16= NAND(SEND_REG_16, U495_16)
U497_16= NAND(ITFC_STATE_REG_0__16, U435_16)
U498_16= NOT(U439_16)
U499_16= NAND(MPX_REG_16, U439_16)
U500_16= OR(ITFC_STATE_REG_0__16, ITFC_STATE_REG_1__16)
U501_16= NAND(ITFC_STATE_REG_1__16, ITFC_STATE_REG_0__16, TX_END_REG_16)
U502_16= NAND(CONFIRM_REG_16, U500_16)
U503_16= NAND(U441_16, U437_16, S2_REG_1__16)
U504_16= NAND(SHOT_REG_16, U503_16)
U505_16= NAND(S2_REG_0__16, U436_16)
U506_16= NAND(U498_16, MPX_REG_16)
U507_16= NAND(RDY_REG_16, U506_16)
U508_16= NAND(DSR_16, TRE_REG_16)
U509_16= NAND(U379_16, CONTA_TMP_REG_2__16)
U510_16= NAND(CONTA_TMP_REG_3__16, U376_16)
U511_16= NAND(CANALE_REG_3__16, U443_16)
U512_16= NAND(U376_16, CONTA_TMP_REG_2__16)
U513_16= NAND(CANALE_REG_2__16, U443_16)
U514_16= NAND(U470_16, CONTA_TMP_REG_1__16)
U515_16= NAND(CANALE_REG_1__16, U443_16)
U516_16= NAND(CANALE_REG_0__16, U443_16)
U517_16= NAND(U379_16, CONTA_TMP_REG_2__16, U493_16)
U518_16= NAND(U493_16, U379_16)
U519_16= NAND(U518_16, CONTA_TMP_REG_2__16)
U520_16= NAND(U493_16, CONTA_TMP_REG_0__16)
U521_16= NAND(CONTA_TMP_REG_1__16, U520_16)
U522_16= NAND(CONTA_TMP_REG_0__16, U443_16)
U523_16= NAND(TX_END_REG_16, ITFC_STATE_REG_1__16)
U524_16= NAND(TX_END_REG_16, ITFC_STATE_REG_0__16)
U525_16= NAND(ITFC_STATE_REG_1__16, U524_16)
U526_16= NAND(SHOT_REG_16, U425_16)
U527_16= NOT(U465_16)
U528_16= NAND(U595_16, U594_16, U474_16)
U529_16= NAND(NEXT_BIT_REG_1__16, U423_16)
U530_16= OR(NEXT_BIT_REG_1__16, NEXT_BIT_REG_2__16)
U531_16= NAND(U530_16, U422_16)
U532_16= NAND(U447_16, U531_16)
U533_16= NAND(ADD_291_U21_16, U375_16)
U534_16= NAND(TX_CONTA_REG_9__16, U419_16)
U535_16= NAND(ADD_291_U22_16, U375_16)
U536_16= NAND(TX_CONTA_REG_8__16, U419_16)
U537_16= NAND(ADD_291_U23_16, U375_16)
U538_16= NAND(TX_CONTA_REG_7__16, U419_16)
U539_16= NAND(ADD_291_U24_16, U375_16)
U540_16= NAND(TX_CONTA_REG_6__16, U419_16)
U541_16= NAND(ADD_291_U25_16, U375_16)
U542_16= NAND(TX_CONTA_REG_5__16, U419_16)
U543_16= NAND(ADD_291_U26_16, U375_16)
U544_16= NAND(TX_CONTA_REG_4__16, U419_16)
U545_16= NAND(ADD_291_U27_16, U375_16)
U546_16= NAND(TX_CONTA_REG_3__16, U419_16)
U547_16= NAND(ADD_291_U28_16, U375_16)
U548_16= NAND(TX_CONTA_REG_2__16, U419_16)
U549_16= NAND(U378_16, OUT_REG_REG_6__16)
U550_16= NAND(U377_16, OUT_REG_REG_2__16)
U551_16= NAND(U473_16, U445_16)
U552_16= NAND(U471_16, OUT_REG_REG_4__16)
U553_16= NAND(NEXT_BIT_REG_3__16, OUT_REG_REG_0__16)
U554_16= NAND(U550_16, U549_16, U551_16, U553_16, U552_16)
U555_16= NAND(U378_16, OUT_REG_REG_7__16)
U556_16= NAND(U377_16, OUT_REG_REG_3__16)
U557_16= NAND(U471_16, OUT_REG_REG_5__16)
U558_16= NAND(NEXT_BIT_REG_3__16, OUT_REG_REG_1__16)
U559_16= NAND(U558_16, U557_16, U556_16, U555_16)
U560_16= NAND(CONFIRM_REG_16, U438_16)
U561_16= NAND(S1_REG_2__16, S1_REG_0__16)
U562_16= NAND(U431_16, U429_16)
U563_16= OR(EOC_16, S1_REG_1__16)
U564_16= NAND(U563_16, U562_16)
U565_16= NAND(U492_16, U429_16)
U566_16= NAND(SOC_REG_16, U434_16)
U567_16= NAND(ERROR_REG_16, U426_16)
U568_16= NAND(TRE_REG_16, LOAD_REG_16)
U569_16= NAND(U568_16, U567_16)
U570_16= NAND(SEND_REG_16, U508_16)
U571_16= NAND(U569_16, U432_16)
U572_16= NAND(ITFC_STATE_REG_1__16, U425_16)
U573_16= NAND(ITFC_STATE_REG_0__16, U523_16)
U574_16= NAND(OUT_REG_REG_7__16, U465_16)
U575_16= NAND(DATA_IN_7__16, U527_16)
U576_16= NAND(OUT_REG_REG_6__16, U465_16)
U577_16= NAND(DATA_IN_6__16, U527_16)
U578_16= NAND(OUT_REG_REG_5__16, U465_16)
U579_16= NAND(DATA_IN_5__16, U527_16)
U580_16= NAND(OUT_REG_REG_4__16, U465_16)
U581_16= NAND(DATA_IN_4__16, U527_16)
U582_16= NAND(OUT_REG_REG_3__16, U465_16)
U583_16= NAND(DATA_IN_3__16, U527_16)
U584_16= NAND(OUT_REG_REG_2__16, U465_16)
U585_16= NAND(DATA_IN_2__16, U527_16)
U586_16= NAND(OUT_REG_REG_1__16, U465_16)
U587_16= NAND(DATA_IN_1__16, U527_16)
U588_16= NAND(OUT_REG_REG_0__16, U465_16)
U589_16= NAND(DATA_IN_0__16, U527_16)
U590_16= NAND(NEXT_BIT_REG_3__16, U423_16)
U591_16= NAND(U377_16, U475_16)
U592_16= NAND(NEXT_BIT_REG_2__16, U423_16)
U593_16= NAND(U378_16, U475_16)
U594_16= NAND(NEXT_BIT_REG_0__16, U448_16)
U595_16= NAND(U424_16, U422_16)
U596_16= NAND(NEXT_BIT_REG_0__16, U421_16)
U597_16= NAND(U474_16, U532_16)
U598_16= NAND(NEXT_BIT_REG_0__16, U554_16)
U599_16= NAND(U559_16, U422_16)
U600_16= NAND(S2_REG_1__16, U560_16, U441_16)
U601_16= NAND(S2_REG_0__16, U436_16)
U602_16= NAND(S1_REG_2__16, U427_16)
U603_16= NAND(S1_REG_0__16, U564_16)
U604_16= NAND(EOC_16, S1_REG_2__16, U428_16)
U605_16= NAND(U429_16, U430_16, S1_REG_1__16)
GT_255_U7_16= AND(TX_CONTA_REG_3__16, GT_255_U9_16)
ADD_291_U5_16= NOT(TX_CONTA_REG_0__16)
ADD_291_U6_16= NOT(TX_CONTA_REG_1__16)
ADD_291_U7_16= NAND(TX_CONTA_REG_1__16, TX_CONTA_REG_0__16)
ADD_291_U8_16= NOT(TX_CONTA_REG_2__16)
ADD_291_U9_16= NAND(TX_CONTA_REG_2__16, ADD_291_U32_16)
ADD_291_U10_16= NOT(TX_CONTA_REG_3__16)
ADD_291_U11_16= NAND(TX_CONTA_REG_3__16, ADD_291_U33_16)
ADD_291_U12_16= NOT(TX_CONTA_REG_4__16)
ADD_291_U13_16= NAND(TX_CONTA_REG_4__16, ADD_291_U34_16)
ADD_291_U14_16= NOT(TX_CONTA_REG_5__16)
ADD_291_U15_16= NAND(TX_CONTA_REG_5__16, ADD_291_U35_16)
ADD_291_U16_16= NOT(TX_CONTA_REG_6__16)
ADD_291_U17_16= NAND(TX_CONTA_REG_6__16, ADD_291_U36_16)
ADD_291_U18_16= NOT(TX_CONTA_REG_7__16)
ADD_291_U19_16= NAND(TX_CONTA_REG_7__16, ADD_291_U37_16)
ADD_291_U20_16= NOT(TX_CONTA_REG_8__16)
ADD_291_U21_16= NAND(ADD_291_U41_16, ADD_291_U40_16)
ADD_291_U22_16= NAND(ADD_291_U43_16, ADD_291_U42_16)
ADD_291_U23_16= NAND(ADD_291_U45_16, ADD_291_U44_16)
ADD_291_U24_16= NAND(ADD_291_U47_16, ADD_291_U46_16)
ADD_291_U25_16= NAND(ADD_291_U49_16, ADD_291_U48_16)
ADD_291_U26_16= NAND(ADD_291_U51_16, ADD_291_U50_16)
ADD_291_U27_16= NAND(ADD_291_U53_16, ADD_291_U52_16)
ADD_291_U28_16= NAND(ADD_291_U55_16, ADD_291_U54_16)
ADD_291_U29_16= NAND(ADD_291_U57_16, ADD_291_U56_16)
ADD_291_U30_16= NOT(TX_CONTA_REG_9__16)
ADD_291_U31_16= NAND(TX_CONTA_REG_8__16, ADD_291_U38_16)
ADD_291_U32_16= NOT(ADD_291_U7_16)
ADD_291_U33_16= NOT(ADD_291_U9_16)
ADD_291_U34_16= NOT(ADD_291_U11_16)
ADD_291_U35_16= NOT(ADD_291_U13_16)
ADD_291_U36_16= NOT(ADD_291_U15_16)
ADD_291_U37_16= NOT(ADD_291_U17_16)
ADD_291_U38_16= NOT(ADD_291_U19_16)
ADD_291_U39_16= NOT(ADD_291_U31_16)
ADD_291_U40_16= NAND(TX_CONTA_REG_9__16, ADD_291_U31_16)
ADD_291_U41_16= NAND(ADD_291_U39_16, ADD_291_U30_16)
ADD_291_U42_16= NAND(TX_CONTA_REG_8__16, ADD_291_U19_16)
ADD_291_U43_16= NAND(ADD_291_U38_16, ADD_291_U20_16)
ADD_291_U44_16= NAND(TX_CONTA_REG_7__16, ADD_291_U17_16)
ADD_291_U45_16= NAND(ADD_291_U37_16, ADD_291_U18_16)
ADD_291_U46_16= NAND(TX_CONTA_REG_6__16, ADD_291_U15_16)
ADD_291_U47_16= NAND(ADD_291_U36_16, ADD_291_U16_16)
ADD_291_U48_16= NAND(TX_CONTA_REG_5__16, ADD_291_U13_16)
ADD_291_U49_16= NAND(ADD_291_U35_16, ADD_291_U14_16)
ADD_291_U50_16= NAND(TX_CONTA_REG_4__16, ADD_291_U11_16)
ADD_291_U51_16= NAND(ADD_291_U34_16, ADD_291_U12_16)
ADD_291_U52_16= NAND(TX_CONTA_REG_3__16, ADD_291_U9_16)
ADD_291_U53_16= NAND(ADD_291_U33_16, ADD_291_U10_16)
ADD_291_U54_16= NAND(TX_CONTA_REG_2__16, ADD_291_U7_16)
ADD_291_U55_16= NAND(ADD_291_U32_16, ADD_291_U8_16)
ADD_291_U56_16= NAND(TX_CONTA_REG_1__16, ADD_291_U5_16)
ADD_291_U57_16= NAND(TX_CONTA_REG_0__16, ADD_291_U6_16)
GT_255_U6_16= OR(TX_CONTA_REG_7__16, TX_CONTA_REG_9__16, TX_CONTA_REG_8__16, GT_255_U8_16)

CANALE_REG_3__18 = BUF(U416_17)
CANALE_REG_2__18 = BUF(U415_17)
CANALE_REG_1__18 = BUF(U414_17)
CANALE_REG_0__18 = BUF(U413_17)
CONTA_TMP_REG_3__18 = BUF(U417_17)
CONTA_TMP_REG_2__18 = BUF(U412_17)
CONTA_TMP_REG_1__18 = BUF(U411_17)
CONTA_TMP_REG_0__18 = BUF(U410_17)
ITFC_STATE_REG_1__18 = BUF(U452_17)
ITFC_STATE_REG_0__18 = BUF(U409_17)
OUT_REG_REG_7__18 = BUF(U453_17)
OUT_REG_REG_6__18 = BUF(U454_17)
OUT_REG_REG_5__18 = BUF(U455_17)
OUT_REG_REG_4__18 = BUF(U456_17)
OUT_REG_REG_3__18 = BUF(U457_17)
OUT_REG_REG_2__18 = BUF(U458_17)
OUT_REG_REG_1__18 = BUF(U459_17)
OUT_REG_REG_0__18 = BUF(U460_17)
NEXT_BIT_REG_3__18 = BUF(U461_17)
NEXT_BIT_REG_2__18 = BUF(U408_17)
NEXT_BIT_REG_1__18 = BUF(U407_17)
NEXT_BIT_REG_0__18 = BUF(U462_17)
TX_CONTA_REG_9__18 = BUF(U406_17)
TX_CONTA_REG_8__18 = BUF(U405_17)
TX_CONTA_REG_7__18 = BUF(U404_17)
TX_CONTA_REG_6__18 = BUF(U403_17)
TX_CONTA_REG_5__18 = BUF(U402_17)
TX_CONTA_REG_4__18 = BUF(U401_17)
TX_CONTA_REG_3__18 = BUF(U400_17)
TX_CONTA_REG_2__18 = BUF(U399_17)
TX_CONTA_REG_1__18 = BUF(U398_17)
TX_CONTA_REG_0__18 = BUF(U397_17)
LOAD_REG_18 = BUF(U396_17)
SEND_DATA_REG_18 = BUF(U395_17)
SEND_EN_REG_18 = BUF(U394_17)
MUX_EN_REG_18 = BUF(U393_17)
TRE_REG_18 = BUF(U392_17)
LOAD_DATO_REG_18 = BUF(U391_17)
SOC_REG_18 = BUF(U450_17)
SEND_REG_18 = BUF(U390_17)
MPX_REG_18 = BUF(U389_17)
CONFIRM_REG_18 = BUF(U388_17)
SHOT_REG_18 = BUF(U387_17)
ADD_MPX2_REG_18 = BUF(U386_17)
RDY_REG_18 = BUF(U385_17)
ERROR_REG_18 = BUF(U451_17)
S1_REG_2__18 = BUF(U383_17)
S1_REG_1__18 = BUF(U464_17)
S1_REG_0__18 = BUF(U384_17)
S2_REG_1__18 = BUF(U463_17)
S2_REG_0__18 = BUF(U382_17)
TX_END_REG_18 = BUF(U381_17)
DATA_OUT_REG_18 = BUF(U380_17)





GT_255_U10_17= OR(TX_CONTA_REG_4__17, GT_255_U7_17)
GT_255_U9_17= OR(TX_CONTA_REG_2__17, TX_CONTA_REG_0__17, TX_CONTA_REG_1__17)
GT_255_U8_17= AND(TX_CONTA_REG_5__17, TX_CONTA_REG_6__17, GT_255_U10_17)
U375_17= AND(SEND_EN_REG_17, U420_17)
U376_17= AND(U493_17, U509_17)
U377_17= AND(NEXT_BIT_REG_2__17, NEXT_BIT_REG_1__17)
U378_17= AND(NEXT_BIT_REG_1__17, U446_17)
U379_17= AND(CONTA_TMP_REG_1__17, CONTA_TMP_REG_0__17)
U380_17= NAND(U599_17, U598_17, U474_17)
U381_17= AND(U473_17, U445_17, U475_17)
U382_17= NAND(U439_17, U472_17)
U383_17= NAND(U434_17, U561_17)
U384_17= NAND(U605_17, U604_17, S1_REG_0__17)
U385_17= NAND(U472_17, U507_17)
U386_17= OR(U467_17, ADD_MPX2_REG_17)
U387_17= NAND(U505_17, U504_17)
U388_17= NAND(U502_17, U501_17)
U389_17= NAND(U466_17, U499_17)
U390_17= NAND(U497_17, U496_17)
U391_17= NAND(U489_17, U494_17)
U392_17= OR(TRE_REG_17, TX_END_REG_17, LOAD_REG_17)
U393_17= NAND(U491_17, U490_17)
U394_17= NAND(U488_17, U487_17)
U395_17= NAND(U486_17, U485_17)
U396_17= NAND(U482_17, U481_17)
U397_17= NAND(U479_17, U478_17)
U398_17= NAND(U477_17, U476_17)
U399_17= NAND(U548_17, U547_17)
U400_17= NAND(U546_17, U545_17)
U401_17= NAND(U544_17, U543_17)
U402_17= NAND(U542_17, U541_17)
U403_17= NAND(U540_17, U539_17)
U404_17= NAND(U538_17, U537_17)
U405_17= NAND(U536_17, U535_17)
U406_17= NAND(U534_17, U533_17)
U407_17= NAND(U529_17, U528_17)
U408_17= NAND(U593_17, U592_17, U448_17)
U409_17= NAND(U526_17, U525_17)
U410_17= NAND(U444_17, U522_17)
U411_17= NAND(U468_17, U521_17)
U412_17= NAND(U469_17, U519_17)
U413_17= NAND(U444_17, U516_17)
U414_17= NAND(U515_17, U468_17, U514_17)
U415_17= NAND(U512_17, U469_17, U513_17)
U416_17= NAND(U511_17, U510_17)
U417_17= AND(CONTA_TMP_REG_3__17, U517_17)
U418_17= NOT(CONTA_TMP_REG_0__17)
U419_17= NOT(SEND_EN_REG_17)
U420_17= NOT(GT_255_U6_17)
U421_17= NAND(GT_255_U6_17, SEND_EN_REG_17)
U422_17= NOT(NEXT_BIT_REG_0__17)
U423_17= NAND(NEXT_BIT_REG_0__17, U474_17)
U424_17= OR(NEXT_BIT_REG_3__17, NEXT_BIT_REG_2__17)
U425_17= NOT(ITFC_STATE_REG_0__17)
U426_17= NOT(LOAD_REG_17)
U427_17= NOT(S1_REG_0__17)
U428_17= NOT(S1_REG_1__17)
U429_17= NOT(S1_REG_2__17)
U430_17= NOT(RDY_REG_17)
U431_17= NAND(RDY_REG_17, S1_REG_1__17)
U432_17= NOT(SEND_REG_17)
U433_17= NOT(TRE_REG_17)
U434_17= NAND(S1_REG_1__17, U427_17)
U435_17= NOT(ITFC_STATE_REG_1__17)
U436_17= NOT(S2_REG_1__17)
U437_17= NOT(CONFIRM_REG_17)
U438_17= NOT(MPX_REG_17)
U439_17= NAND(S2_REG_1__17, U441_17, CONFIRM_REG_17)
U440_17= NOT(TX_END_REG_17)
U441_17= NOT(S2_REG_0__17)
U442_17= NOT(CONTA_TMP_REG_1__17)
U443_17= NAND(U492_17, S1_REG_2__17)
U444_17= NAND(U376_17, U418_17)
U445_17= NOT(NEXT_BIT_REG_1__17)
U446_17= NOT(NEXT_BIT_REG_2__17)
U447_17= NOT(NEXT_BIT_REG_3__17)
U448_17= NAND(NEXT_BIT_REG_2__17, U445_17)
U449_17= NOT(EOC_17)
U450_17= NAND(U566_17, U565_17)
U451_17= NAND(U571_17, U570_17)
U452_17= NAND(U573_17, U572_17)
U453_17= NAND(U575_17, U574_17)
U454_17= NAND(U577_17, U576_17)
U455_17= NAND(U579_17, U578_17)
U456_17= NAND(U581_17, U580_17)
U457_17= NAND(U583_17, U582_17)
U458_17= NAND(U585_17, U584_17)
U459_17= NAND(U587_17, U586_17)
U460_17= NAND(U589_17, U588_17)
U461_17= NAND(U591_17, U590_17)
U462_17= NAND(U597_17, U596_17)
U463_17= NAND(U601_17, U600_17)
U464_17= NAND(U603_17, U602_17)
U465_17= NAND(LOAD_REG_17, U433_17)
U466_17= NAND(U498_17, U438_17)
U467_17= NOT(U466_17)
U468_17= NAND(CONTA_TMP_REG_0__17, U442_17, U376_17)
U469_17= NAND(U376_17, U379_17)
U470_17= NOT(U444_17)
U471_17= NOT(U448_17)
U472_17= NAND(U441_17, U436_17, SEND_DATA_REG_17)
U473_17= NOT(U424_17)
U474_17= NOT(U421_17)
U475_17= NOT(U423_17)
U476_17= NAND(ADD_291_U29_17, U375_17)
U477_17= NAND(TX_CONTA_REG_1__17, U419_17)
U478_17= NAND(ADD_291_U5_17, U375_17)
U479_17= NAND(TX_CONTA_REG_0__17, U419_17)
U480_17= NAND(ITFC_STATE_REG_0__17, U435_17)
U481_17= NAND(U425_17, U435_17, SHOT_REG_17)
U482_17= NAND(LOAD_REG_17, U480_17)
U483_17= NOT(U431_17)
U484_17= NAND(U483_17, S1_REG_0__17)
U485_17= NAND(S1_REG_1__17, S1_REG_0__17, S1_REG_2__17)
U486_17= NAND(SEND_DATA_REG_17, U484_17)
U487_17= NAND(TRE_REG_17, SEND_REG_17, DSR_17)
U488_17= NAND(SEND_EN_REG_17, U440_17)
U489_17= NAND(S1_REG_2__17, S1_REG_0__17, U428_17, U449_17)
U490_17= OR(S1_REG_2__17, S1_REG_1__17, S1_REG_0__17)
U491_17= NAND(MUX_EN_REG_17, U489_17)
U492_17= NOT(U434_17)
U493_17= NOT(U443_17)
U494_17= NAND(LOAD_DATO_REG_17, U443_17)
U495_17= NAND(ITFC_STATE_REG_1__17, U425_17)
U496_17= NAND(SEND_REG_17, U495_17)
U497_17= NAND(ITFC_STATE_REG_0__17, U435_17)
U498_17= NOT(U439_17)
U499_17= NAND(MPX_REG_17, U439_17)
U500_17= OR(ITFC_STATE_REG_0__17, ITFC_STATE_REG_1__17)
U501_17= NAND(ITFC_STATE_REG_1__17, ITFC_STATE_REG_0__17, TX_END_REG_17)
U502_17= NAND(CONFIRM_REG_17, U500_17)
U503_17= NAND(U441_17, U437_17, S2_REG_1__17)
U504_17= NAND(SHOT_REG_17, U503_17)
U505_17= NAND(S2_REG_0__17, U436_17)
U506_17= NAND(U498_17, MPX_REG_17)
U507_17= NAND(RDY_REG_17, U506_17)
U508_17= NAND(DSR_17, TRE_REG_17)
U509_17= NAND(U379_17, CONTA_TMP_REG_2__17)
U510_17= NAND(CONTA_TMP_REG_3__17, U376_17)
U511_17= NAND(CANALE_REG_3__17, U443_17)
U512_17= NAND(U376_17, CONTA_TMP_REG_2__17)
U513_17= NAND(CANALE_REG_2__17, U443_17)
U514_17= NAND(U470_17, CONTA_TMP_REG_1__17)
U515_17= NAND(CANALE_REG_1__17, U443_17)
U516_17= NAND(CANALE_REG_0__17, U443_17)
U517_17= NAND(U379_17, CONTA_TMP_REG_2__17, U493_17)
U518_17= NAND(U493_17, U379_17)
U519_17= NAND(U518_17, CONTA_TMP_REG_2__17)
U520_17= NAND(U493_17, CONTA_TMP_REG_0__17)
U521_17= NAND(CONTA_TMP_REG_1__17, U520_17)
U522_17= NAND(CONTA_TMP_REG_0__17, U443_17)
U523_17= NAND(TX_END_REG_17, ITFC_STATE_REG_1__17)
U524_17= NAND(TX_END_REG_17, ITFC_STATE_REG_0__17)
U525_17= NAND(ITFC_STATE_REG_1__17, U524_17)
U526_17= NAND(SHOT_REG_17, U425_17)
U527_17= NOT(U465_17)
U528_17= NAND(U595_17, U594_17, U474_17)
U529_17= NAND(NEXT_BIT_REG_1__17, U423_17)
U530_17= OR(NEXT_BIT_REG_1__17, NEXT_BIT_REG_2__17)
U531_17= NAND(U530_17, U422_17)
U532_17= NAND(U447_17, U531_17)
U533_17= NAND(ADD_291_U21_17, U375_17)
U534_17= NAND(TX_CONTA_REG_9__17, U419_17)
U535_17= NAND(ADD_291_U22_17, U375_17)
U536_17= NAND(TX_CONTA_REG_8__17, U419_17)
U537_17= NAND(ADD_291_U23_17, U375_17)
U538_17= NAND(TX_CONTA_REG_7__17, U419_17)
U539_17= NAND(ADD_291_U24_17, U375_17)
U540_17= NAND(TX_CONTA_REG_6__17, U419_17)
U541_17= NAND(ADD_291_U25_17, U375_17)
U542_17= NAND(TX_CONTA_REG_5__17, U419_17)
U543_17= NAND(ADD_291_U26_17, U375_17)
U544_17= NAND(TX_CONTA_REG_4__17, U419_17)
U545_17= NAND(ADD_291_U27_17, U375_17)
U546_17= NAND(TX_CONTA_REG_3__17, U419_17)
U547_17= NAND(ADD_291_U28_17, U375_17)
U548_17= NAND(TX_CONTA_REG_2__17, U419_17)
U549_17= NAND(U378_17, OUT_REG_REG_6__17)
U550_17= NAND(U377_17, OUT_REG_REG_2__17)
U551_17= NAND(U473_17, U445_17)
U552_17= NAND(U471_17, OUT_REG_REG_4__17)
U553_17= NAND(NEXT_BIT_REG_3__17, OUT_REG_REG_0__17)
U554_17= NAND(U550_17, U549_17, U551_17, U553_17, U552_17)
U555_17= NAND(U378_17, OUT_REG_REG_7__17)
U556_17= NAND(U377_17, OUT_REG_REG_3__17)
U557_17= NAND(U471_17, OUT_REG_REG_5__17)
U558_17= NAND(NEXT_BIT_REG_3__17, OUT_REG_REG_1__17)
U559_17= NAND(U558_17, U557_17, U556_17, U555_17)
U560_17= NAND(CONFIRM_REG_17, U438_17)
U561_17= NAND(S1_REG_2__17, S1_REG_0__17)
U562_17= NAND(U431_17, U429_17)
U563_17= OR(EOC_17, S1_REG_1__17)
U564_17= NAND(U563_17, U562_17)
U565_17= NAND(U492_17, U429_17)
U566_17= NAND(SOC_REG_17, U434_17)
U567_17= NAND(ERROR_REG_17, U426_17)
U568_17= NAND(TRE_REG_17, LOAD_REG_17)
U569_17= NAND(U568_17, U567_17)
U570_17= NAND(SEND_REG_17, U508_17)
U571_17= NAND(U569_17, U432_17)
U572_17= NAND(ITFC_STATE_REG_1__17, U425_17)
U573_17= NAND(ITFC_STATE_REG_0__17, U523_17)
U574_17= NAND(OUT_REG_REG_7__17, U465_17)
U575_17= NAND(DATA_IN_7__17, U527_17)
U576_17= NAND(OUT_REG_REG_6__17, U465_17)
U577_17= NAND(DATA_IN_6__17, U527_17)
U578_17= NAND(OUT_REG_REG_5__17, U465_17)
U579_17= NAND(DATA_IN_5__17, U527_17)
U580_17= NAND(OUT_REG_REG_4__17, U465_17)
U581_17= NAND(DATA_IN_4__17, U527_17)
U582_17= NAND(OUT_REG_REG_3__17, U465_17)
U583_17= NAND(DATA_IN_3__17, U527_17)
U584_17= NAND(OUT_REG_REG_2__17, U465_17)
U585_17= NAND(DATA_IN_2__17, U527_17)
U586_17= NAND(OUT_REG_REG_1__17, U465_17)
U587_17= NAND(DATA_IN_1__17, U527_17)
U588_17= NAND(OUT_REG_REG_0__17, U465_17)
U589_17= NAND(DATA_IN_0__17, U527_17)
U590_17= NAND(NEXT_BIT_REG_3__17, U423_17)
U591_17= NAND(U377_17, U475_17)
U592_17= NAND(NEXT_BIT_REG_2__17, U423_17)
U593_17= NAND(U378_17, U475_17)
U594_17= NAND(NEXT_BIT_REG_0__17, U448_17)
U595_17= NAND(U424_17, U422_17)
U596_17= NAND(NEXT_BIT_REG_0__17, U421_17)
U597_17= NAND(U474_17, U532_17)
U598_17= NAND(NEXT_BIT_REG_0__17, U554_17)
U599_17= NAND(U559_17, U422_17)
U600_17= NAND(S2_REG_1__17, U560_17, U441_17)
U601_17= NAND(S2_REG_0__17, U436_17)
U602_17= NAND(S1_REG_2__17, U427_17)
U603_17= NAND(S1_REG_0__17, U564_17)
U604_17= NAND(EOC_17, S1_REG_2__17, U428_17)
U605_17= NAND(U429_17, U430_17, S1_REG_1__17)
GT_255_U7_17= AND(TX_CONTA_REG_3__17, GT_255_U9_17)
ADD_291_U5_17= NOT(TX_CONTA_REG_0__17)
ADD_291_U6_17= NOT(TX_CONTA_REG_1__17)
ADD_291_U7_17= NAND(TX_CONTA_REG_1__17, TX_CONTA_REG_0__17)
ADD_291_U8_17= NOT(TX_CONTA_REG_2__17)
ADD_291_U9_17= NAND(TX_CONTA_REG_2__17, ADD_291_U32_17)
ADD_291_U10_17= NOT(TX_CONTA_REG_3__17)
ADD_291_U11_17= NAND(TX_CONTA_REG_3__17, ADD_291_U33_17)
ADD_291_U12_17= NOT(TX_CONTA_REG_4__17)
ADD_291_U13_17= NAND(TX_CONTA_REG_4__17, ADD_291_U34_17)
ADD_291_U14_17= NOT(TX_CONTA_REG_5__17)
ADD_291_U15_17= NAND(TX_CONTA_REG_5__17, ADD_291_U35_17)
ADD_291_U16_17= NOT(TX_CONTA_REG_6__17)
ADD_291_U17_17= NAND(TX_CONTA_REG_6__17, ADD_291_U36_17)
ADD_291_U18_17= NOT(TX_CONTA_REG_7__17)
ADD_291_U19_17= NAND(TX_CONTA_REG_7__17, ADD_291_U37_17)
ADD_291_U20_17= NOT(TX_CONTA_REG_8__17)
ADD_291_U21_17= NAND(ADD_291_U41_17, ADD_291_U40_17)
ADD_291_U22_17= NAND(ADD_291_U43_17, ADD_291_U42_17)
ADD_291_U23_17= NAND(ADD_291_U45_17, ADD_291_U44_17)
ADD_291_U24_17= NAND(ADD_291_U47_17, ADD_291_U46_17)
ADD_291_U25_17= NAND(ADD_291_U49_17, ADD_291_U48_17)
ADD_291_U26_17= NAND(ADD_291_U51_17, ADD_291_U50_17)
ADD_291_U27_17= NAND(ADD_291_U53_17, ADD_291_U52_17)
ADD_291_U28_17= NAND(ADD_291_U55_17, ADD_291_U54_17)
ADD_291_U29_17= NAND(ADD_291_U57_17, ADD_291_U56_17)
ADD_291_U30_17= NOT(TX_CONTA_REG_9__17)
ADD_291_U31_17= NAND(TX_CONTA_REG_8__17, ADD_291_U38_17)
ADD_291_U32_17= NOT(ADD_291_U7_17)
ADD_291_U33_17= NOT(ADD_291_U9_17)
ADD_291_U34_17= NOT(ADD_291_U11_17)
ADD_291_U35_17= NOT(ADD_291_U13_17)
ADD_291_U36_17= NOT(ADD_291_U15_17)
ADD_291_U37_17= NOT(ADD_291_U17_17)
ADD_291_U38_17= NOT(ADD_291_U19_17)
ADD_291_U39_17= NOT(ADD_291_U31_17)
ADD_291_U40_17= NAND(TX_CONTA_REG_9__17, ADD_291_U31_17)
ADD_291_U41_17= NAND(ADD_291_U39_17, ADD_291_U30_17)
ADD_291_U42_17= NAND(TX_CONTA_REG_8__17, ADD_291_U19_17)
ADD_291_U43_17= NAND(ADD_291_U38_17, ADD_291_U20_17)
ADD_291_U44_17= NAND(TX_CONTA_REG_7__17, ADD_291_U17_17)
ADD_291_U45_17= NAND(ADD_291_U37_17, ADD_291_U18_17)
ADD_291_U46_17= NAND(TX_CONTA_REG_6__17, ADD_291_U15_17)
ADD_291_U47_17= NAND(ADD_291_U36_17, ADD_291_U16_17)
ADD_291_U48_17= NAND(TX_CONTA_REG_5__17, ADD_291_U13_17)
ADD_291_U49_17= NAND(ADD_291_U35_17, ADD_291_U14_17)
ADD_291_U50_17= NAND(TX_CONTA_REG_4__17, ADD_291_U11_17)
ADD_291_U51_17= NAND(ADD_291_U34_17, ADD_291_U12_17)
ADD_291_U52_17= NAND(TX_CONTA_REG_3__17, ADD_291_U9_17)
ADD_291_U53_17= NAND(ADD_291_U33_17, ADD_291_U10_17)
ADD_291_U54_17= NAND(TX_CONTA_REG_2__17, ADD_291_U7_17)
ADD_291_U55_17= NAND(ADD_291_U32_17, ADD_291_U8_17)
ADD_291_U56_17= NAND(TX_CONTA_REG_1__17, ADD_291_U5_17)
ADD_291_U57_17= NAND(TX_CONTA_REG_0__17, ADD_291_U6_17)
GT_255_U6_17= OR(TX_CONTA_REG_7__17, TX_CONTA_REG_9__17, TX_CONTA_REG_8__17, GT_255_U8_17)

CANALE_REG_3__19 = BUF(U416_18)
CANALE_REG_2__19 = BUF(U415_18)
CANALE_REG_1__19 = BUF(U414_18)
CANALE_REG_0__19 = BUF(U413_18)
CONTA_TMP_REG_3__19 = BUF(U417_18)
CONTA_TMP_REG_2__19 = BUF(U412_18)
CONTA_TMP_REG_1__19 = BUF(U411_18)
CONTA_TMP_REG_0__19 = BUF(U410_18)
ITFC_STATE_REG_1__19 = BUF(U452_18)
ITFC_STATE_REG_0__19 = BUF(U409_18)
OUT_REG_REG_7__19 = BUF(U453_18)
OUT_REG_REG_6__19 = BUF(U454_18)
OUT_REG_REG_5__19 = BUF(U455_18)
OUT_REG_REG_4__19 = BUF(U456_18)
OUT_REG_REG_3__19 = BUF(U457_18)
OUT_REG_REG_2__19 = BUF(U458_18)
OUT_REG_REG_1__19 = BUF(U459_18)
OUT_REG_REG_0__19 = BUF(U460_18)
NEXT_BIT_REG_3__19 = BUF(U461_18)
NEXT_BIT_REG_2__19 = BUF(U408_18)
NEXT_BIT_REG_1__19 = BUF(U407_18)
NEXT_BIT_REG_0__19 = BUF(U462_18)
TX_CONTA_REG_9__19 = BUF(U406_18)
TX_CONTA_REG_8__19 = BUF(U405_18)
TX_CONTA_REG_7__19 = BUF(U404_18)
TX_CONTA_REG_6__19 = BUF(U403_18)
TX_CONTA_REG_5__19 = BUF(U402_18)
TX_CONTA_REG_4__19 = BUF(U401_18)
TX_CONTA_REG_3__19 = BUF(U400_18)
TX_CONTA_REG_2__19 = BUF(U399_18)
TX_CONTA_REG_1__19 = BUF(U398_18)
TX_CONTA_REG_0__19 = BUF(U397_18)
LOAD_REG_19 = BUF(U396_18)
SEND_DATA_REG_19 = BUF(U395_18)
SEND_EN_REG_19 = BUF(U394_18)
MUX_EN_REG_19 = BUF(U393_18)
TRE_REG_19 = BUF(U392_18)
LOAD_DATO_REG_19 = BUF(U391_18)
SOC_REG_19 = BUF(U450_18)
SEND_REG_19 = BUF(U390_18)
MPX_REG_19 = BUF(U389_18)
CONFIRM_REG_19 = BUF(U388_18)
SHOT_REG_19 = BUF(U387_18)
ADD_MPX2_REG_19 = BUF(U386_18)
RDY_REG_19 = BUF(U385_18)
ERROR_REG_19 = BUF(U451_18)
S1_REG_2__19 = BUF(U383_18)
S1_REG_1__19 = BUF(U464_18)
S1_REG_0__19 = BUF(U384_18)
S2_REG_1__19 = BUF(U463_18)
S2_REG_0__19 = BUF(U382_18)
TX_END_REG_19 = BUF(U381_18)
DATA_OUT_REG_19 = BUF(U380_18)





GT_255_U10_18= OR(TX_CONTA_REG_4__18, GT_255_U7_18)
GT_255_U9_18= OR(TX_CONTA_REG_2__18, TX_CONTA_REG_0__18, TX_CONTA_REG_1__18)
GT_255_U8_18= AND(TX_CONTA_REG_5__18, TX_CONTA_REG_6__18, GT_255_U10_18)
U375_18= AND(SEND_EN_REG_18, U420_18)
U376_18= AND(U493_18, U509_18)
U377_18= AND(NEXT_BIT_REG_2__18, NEXT_BIT_REG_1__18)
U378_18= AND(NEXT_BIT_REG_1__18, U446_18)
U379_18= AND(CONTA_TMP_REG_1__18, CONTA_TMP_REG_0__18)
U380_18= NAND(U599_18, U598_18, U474_18)
U381_18= AND(U473_18, U445_18, U475_18)
U382_18= NAND(U439_18, U472_18)
U383_18= NAND(U434_18, U561_18)
U384_18= NAND(U605_18, U604_18, S1_REG_0__18)
U385_18= NAND(U472_18, U507_18)
U386_18= OR(U467_18, ADD_MPX2_REG_18)
U387_18= NAND(U505_18, U504_18)
U388_18= NAND(U502_18, U501_18)
U389_18= NAND(U466_18, U499_18)
U390_18= NAND(U497_18, U496_18)
U391_18= NAND(U489_18, U494_18)
U392_18= OR(TRE_REG_18, TX_END_REG_18, LOAD_REG_18)
U393_18= NAND(U491_18, U490_18)
U394_18= NAND(U488_18, U487_18)
U395_18= NAND(U486_18, U485_18)
U396_18= NAND(U482_18, U481_18)
U397_18= NAND(U479_18, U478_18)
U398_18= NAND(U477_18, U476_18)
U399_18= NAND(U548_18, U547_18)
U400_18= NAND(U546_18, U545_18)
U401_18= NAND(U544_18, U543_18)
U402_18= NAND(U542_18, U541_18)
U403_18= NAND(U540_18, U539_18)
U404_18= NAND(U538_18, U537_18)
U405_18= NAND(U536_18, U535_18)
U406_18= NAND(U534_18, U533_18)
U407_18= NAND(U529_18, U528_18)
U408_18= NAND(U593_18, U592_18, U448_18)
U409_18= NAND(U526_18, U525_18)
U410_18= NAND(U444_18, U522_18)
U411_18= NAND(U468_18, U521_18)
U412_18= NAND(U469_18, U519_18)
U413_18= NAND(U444_18, U516_18)
U414_18= NAND(U515_18, U468_18, U514_18)
U415_18= NAND(U512_18, U469_18, U513_18)
U416_18= NAND(U511_18, U510_18)
U417_18= AND(CONTA_TMP_REG_3__18, U517_18)
U418_18= NOT(CONTA_TMP_REG_0__18)
U419_18= NOT(SEND_EN_REG_18)
U420_18= NOT(GT_255_U6_18)
U421_18= NAND(GT_255_U6_18, SEND_EN_REG_18)
U422_18= NOT(NEXT_BIT_REG_0__18)
U423_18= NAND(NEXT_BIT_REG_0__18, U474_18)
U424_18= OR(NEXT_BIT_REG_3__18, NEXT_BIT_REG_2__18)
U425_18= NOT(ITFC_STATE_REG_0__18)
U426_18= NOT(LOAD_REG_18)
U427_18= NOT(S1_REG_0__18)
U428_18= NOT(S1_REG_1__18)
U429_18= NOT(S1_REG_2__18)
U430_18= NOT(RDY_REG_18)
U431_18= NAND(RDY_REG_18, S1_REG_1__18)
U432_18= NOT(SEND_REG_18)
U433_18= NOT(TRE_REG_18)
U434_18= NAND(S1_REG_1__18, U427_18)
U435_18= NOT(ITFC_STATE_REG_1__18)
U436_18= NOT(S2_REG_1__18)
U437_18= NOT(CONFIRM_REG_18)
U438_18= NOT(MPX_REG_18)
U439_18= NAND(S2_REG_1__18, U441_18, CONFIRM_REG_18)
U440_18= NOT(TX_END_REG_18)
U441_18= NOT(S2_REG_0__18)
U442_18= NOT(CONTA_TMP_REG_1__18)
U443_18= NAND(U492_18, S1_REG_2__18)
U444_18= NAND(U376_18, U418_18)
U445_18= NOT(NEXT_BIT_REG_1__18)
U446_18= NOT(NEXT_BIT_REG_2__18)
U447_18= NOT(NEXT_BIT_REG_3__18)
U448_18= NAND(NEXT_BIT_REG_2__18, U445_18)
U449_18= NOT(EOC_18)
U450_18= NAND(U566_18, U565_18)
U451_18= NAND(U571_18, U570_18)
U452_18= NAND(U573_18, U572_18)
U453_18= NAND(U575_18, U574_18)
U454_18= NAND(U577_18, U576_18)
U455_18= NAND(U579_18, U578_18)
U456_18= NAND(U581_18, U580_18)
U457_18= NAND(U583_18, U582_18)
U458_18= NAND(U585_18, U584_18)
U459_18= NAND(U587_18, U586_18)
U460_18= NAND(U589_18, U588_18)
U461_18= NAND(U591_18, U590_18)
U462_18= NAND(U597_18, U596_18)
U463_18= NAND(U601_18, U600_18)
U464_18= NAND(U603_18, U602_18)
U465_18= NAND(LOAD_REG_18, U433_18)
U466_18= NAND(U498_18, U438_18)
U467_18= NOT(U466_18)
U468_18= NAND(CONTA_TMP_REG_0__18, U442_18, U376_18)
U469_18= NAND(U376_18, U379_18)
U470_18= NOT(U444_18)
U471_18= NOT(U448_18)
U472_18= NAND(U441_18, U436_18, SEND_DATA_REG_18)
U473_18= NOT(U424_18)
U474_18= NOT(U421_18)
U475_18= NOT(U423_18)
U476_18= NAND(ADD_291_U29_18, U375_18)
U477_18= NAND(TX_CONTA_REG_1__18, U419_18)
U478_18= NAND(ADD_291_U5_18, U375_18)
U479_18= NAND(TX_CONTA_REG_0__18, U419_18)
U480_18= NAND(ITFC_STATE_REG_0__18, U435_18)
U481_18= NAND(U425_18, U435_18, SHOT_REG_18)
U482_18= NAND(LOAD_REG_18, U480_18)
U483_18= NOT(U431_18)
U484_18= NAND(U483_18, S1_REG_0__18)
U485_18= NAND(S1_REG_1__18, S1_REG_0__18, S1_REG_2__18)
U486_18= NAND(SEND_DATA_REG_18, U484_18)
U487_18= NAND(TRE_REG_18, SEND_REG_18, DSR_18)
U488_18= NAND(SEND_EN_REG_18, U440_18)
U489_18= NAND(S1_REG_2__18, S1_REG_0__18, U428_18, U449_18)
U490_18= OR(S1_REG_2__18, S1_REG_1__18, S1_REG_0__18)
U491_18= NAND(MUX_EN_REG_18, U489_18)
U492_18= NOT(U434_18)
U493_18= NOT(U443_18)
U494_18= NAND(LOAD_DATO_REG_18, U443_18)
U495_18= NAND(ITFC_STATE_REG_1__18, U425_18)
U496_18= NAND(SEND_REG_18, U495_18)
U497_18= NAND(ITFC_STATE_REG_0__18, U435_18)
U498_18= NOT(U439_18)
U499_18= NAND(MPX_REG_18, U439_18)
U500_18= OR(ITFC_STATE_REG_0__18, ITFC_STATE_REG_1__18)
U501_18= NAND(ITFC_STATE_REG_1__18, ITFC_STATE_REG_0__18, TX_END_REG_18)
U502_18= NAND(CONFIRM_REG_18, U500_18)
U503_18= NAND(U441_18, U437_18, S2_REG_1__18)
U504_18= NAND(SHOT_REG_18, U503_18)
U505_18= NAND(S2_REG_0__18, U436_18)
U506_18= NAND(U498_18, MPX_REG_18)
U507_18= NAND(RDY_REG_18, U506_18)
U508_18= NAND(DSR_18, TRE_REG_18)
U509_18= NAND(U379_18, CONTA_TMP_REG_2__18)
U510_18= NAND(CONTA_TMP_REG_3__18, U376_18)
U511_18= NAND(CANALE_REG_3__18, U443_18)
U512_18= NAND(U376_18, CONTA_TMP_REG_2__18)
U513_18= NAND(CANALE_REG_2__18, U443_18)
U514_18= NAND(U470_18, CONTA_TMP_REG_1__18)
U515_18= NAND(CANALE_REG_1__18, U443_18)
U516_18= NAND(CANALE_REG_0__18, U443_18)
U517_18= NAND(U379_18, CONTA_TMP_REG_2__18, U493_18)
U518_18= NAND(U493_18, U379_18)
U519_18= NAND(U518_18, CONTA_TMP_REG_2__18)
U520_18= NAND(U493_18, CONTA_TMP_REG_0__18)
U521_18= NAND(CONTA_TMP_REG_1__18, U520_18)
U522_18= NAND(CONTA_TMP_REG_0__18, U443_18)
U523_18= NAND(TX_END_REG_18, ITFC_STATE_REG_1__18)
U524_18= NAND(TX_END_REG_18, ITFC_STATE_REG_0__18)
U525_18= NAND(ITFC_STATE_REG_1__18, U524_18)
U526_18= NAND(SHOT_REG_18, U425_18)
U527_18= NOT(U465_18)
U528_18= NAND(U595_18, U594_18, U474_18)
U529_18= NAND(NEXT_BIT_REG_1__18, U423_18)
U530_18= OR(NEXT_BIT_REG_1__18, NEXT_BIT_REG_2__18)
U531_18= NAND(U530_18, U422_18)
U532_18= NAND(U447_18, U531_18)
U533_18= NAND(ADD_291_U21_18, U375_18)
U534_18= NAND(TX_CONTA_REG_9__18, U419_18)
U535_18= NAND(ADD_291_U22_18, U375_18)
U536_18= NAND(TX_CONTA_REG_8__18, U419_18)
U537_18= NAND(ADD_291_U23_18, U375_18)
U538_18= NAND(TX_CONTA_REG_7__18, U419_18)
U539_18= NAND(ADD_291_U24_18, U375_18)
U540_18= NAND(TX_CONTA_REG_6__18, U419_18)
U541_18= NAND(ADD_291_U25_18, U375_18)
U542_18= NAND(TX_CONTA_REG_5__18, U419_18)
U543_18= NAND(ADD_291_U26_18, U375_18)
U544_18= NAND(TX_CONTA_REG_4__18, U419_18)
U545_18= NAND(ADD_291_U27_18, U375_18)
U546_18= NAND(TX_CONTA_REG_3__18, U419_18)
U547_18= NAND(ADD_291_U28_18, U375_18)
U548_18= NAND(TX_CONTA_REG_2__18, U419_18)
U549_18= NAND(U378_18, OUT_REG_REG_6__18)
U550_18= NAND(U377_18, OUT_REG_REG_2__18)
U551_18= NAND(U473_18, U445_18)
U552_18= NAND(U471_18, OUT_REG_REG_4__18)
U553_18= NAND(NEXT_BIT_REG_3__18, OUT_REG_REG_0__18)
U554_18= NAND(U550_18, U549_18, U551_18, U553_18, U552_18)
U555_18= NAND(U378_18, OUT_REG_REG_7__18)
U556_18= NAND(U377_18, OUT_REG_REG_3__18)
U557_18= NAND(U471_18, OUT_REG_REG_5__18)
U558_18= NAND(NEXT_BIT_REG_3__18, OUT_REG_REG_1__18)
U559_18= NAND(U558_18, U557_18, U556_18, U555_18)
U560_18= NAND(CONFIRM_REG_18, U438_18)
U561_18= NAND(S1_REG_2__18, S1_REG_0__18)
U562_18= NAND(U431_18, U429_18)
U563_18= OR(EOC_18, S1_REG_1__18)
U564_18= NAND(U563_18, U562_18)
U565_18= NAND(U492_18, U429_18)
U566_18= NAND(SOC_REG_18, U434_18)
U567_18= NAND(ERROR_REG_18, U426_18)
U568_18= NAND(TRE_REG_18, LOAD_REG_18)
U569_18= NAND(U568_18, U567_18)
U570_18= NAND(SEND_REG_18, U508_18)
U571_18= NAND(U569_18, U432_18)
U572_18= NAND(ITFC_STATE_REG_1__18, U425_18)
U573_18= NAND(ITFC_STATE_REG_0__18, U523_18)
U574_18= NAND(OUT_REG_REG_7__18, U465_18)
U575_18= NAND(DATA_IN_7__18, U527_18)
U576_18= NAND(OUT_REG_REG_6__18, U465_18)
U577_18= NAND(DATA_IN_6__18, U527_18)
U578_18= NAND(OUT_REG_REG_5__18, U465_18)
U579_18= NAND(DATA_IN_5__18, U527_18)
U580_18= NAND(OUT_REG_REG_4__18, U465_18)
U581_18= NAND(DATA_IN_4__18, U527_18)
U582_18= NAND(OUT_REG_REG_3__18, U465_18)
U583_18= NAND(DATA_IN_3__18, U527_18)
U584_18= NAND(OUT_REG_REG_2__18, U465_18)
U585_18= NAND(DATA_IN_2__18, U527_18)
U586_18= NAND(OUT_REG_REG_1__18, U465_18)
U587_18= NAND(DATA_IN_1__18, U527_18)
U588_18= NAND(OUT_REG_REG_0__18, U465_18)
U589_18= NAND(DATA_IN_0__18, U527_18)
U590_18= NAND(NEXT_BIT_REG_3__18, U423_18)
U591_18= NAND(U377_18, U475_18)
U592_18= NAND(NEXT_BIT_REG_2__18, U423_18)
U593_18= NAND(U378_18, U475_18)
U594_18= NAND(NEXT_BIT_REG_0__18, U448_18)
U595_18= NAND(U424_18, U422_18)
U596_18= NAND(NEXT_BIT_REG_0__18, U421_18)
U597_18= NAND(U474_18, U532_18)
U598_18= NAND(NEXT_BIT_REG_0__18, U554_18)
U599_18= NAND(U559_18, U422_18)
U600_18= NAND(S2_REG_1__18, U560_18, U441_18)
U601_18= NAND(S2_REG_0__18, U436_18)
U602_18= NAND(S1_REG_2__18, U427_18)
U603_18= NAND(S1_REG_0__18, U564_18)
U604_18= NAND(EOC_18, S1_REG_2__18, U428_18)
U605_18= NAND(U429_18, U430_18, S1_REG_1__18)
GT_255_U7_18= AND(TX_CONTA_REG_3__18, GT_255_U9_18)
ADD_291_U5_18= NOT(TX_CONTA_REG_0__18)
ADD_291_U6_18= NOT(TX_CONTA_REG_1__18)
ADD_291_U7_18= NAND(TX_CONTA_REG_1__18, TX_CONTA_REG_0__18)
ADD_291_U8_18= NOT(TX_CONTA_REG_2__18)
ADD_291_U9_18= NAND(TX_CONTA_REG_2__18, ADD_291_U32_18)
ADD_291_U10_18= NOT(TX_CONTA_REG_3__18)
ADD_291_U11_18= NAND(TX_CONTA_REG_3__18, ADD_291_U33_18)
ADD_291_U12_18= NOT(TX_CONTA_REG_4__18)
ADD_291_U13_18= NAND(TX_CONTA_REG_4__18, ADD_291_U34_18)
ADD_291_U14_18= NOT(TX_CONTA_REG_5__18)
ADD_291_U15_18= NAND(TX_CONTA_REG_5__18, ADD_291_U35_18)
ADD_291_U16_18= NOT(TX_CONTA_REG_6__18)
ADD_291_U17_18= NAND(TX_CONTA_REG_6__18, ADD_291_U36_18)
ADD_291_U18_18= NOT(TX_CONTA_REG_7__18)
ADD_291_U19_18= NAND(TX_CONTA_REG_7__18, ADD_291_U37_18)
ADD_291_U20_18= NOT(TX_CONTA_REG_8__18)
ADD_291_U21_18= NAND(ADD_291_U41_18, ADD_291_U40_18)
ADD_291_U22_18= NAND(ADD_291_U43_18, ADD_291_U42_18)
ADD_291_U23_18= NAND(ADD_291_U45_18, ADD_291_U44_18)
ADD_291_U24_18= NAND(ADD_291_U47_18, ADD_291_U46_18)
ADD_291_U25_18= NAND(ADD_291_U49_18, ADD_291_U48_18)
ADD_291_U26_18= NAND(ADD_291_U51_18, ADD_291_U50_18)
ADD_291_U27_18= NAND(ADD_291_U53_18, ADD_291_U52_18)
ADD_291_U28_18= NAND(ADD_291_U55_18, ADD_291_U54_18)
ADD_291_U29_18= NAND(ADD_291_U57_18, ADD_291_U56_18)
ADD_291_U30_18= NOT(TX_CONTA_REG_9__18)
ADD_291_U31_18= NAND(TX_CONTA_REG_8__18, ADD_291_U38_18)
ADD_291_U32_18= NOT(ADD_291_U7_18)
ADD_291_U33_18= NOT(ADD_291_U9_18)
ADD_291_U34_18= NOT(ADD_291_U11_18)
ADD_291_U35_18= NOT(ADD_291_U13_18)
ADD_291_U36_18= NOT(ADD_291_U15_18)
ADD_291_U37_18= NOT(ADD_291_U17_18)
ADD_291_U38_18= NOT(ADD_291_U19_18)
ADD_291_U39_18= NOT(ADD_291_U31_18)
ADD_291_U40_18= NAND(TX_CONTA_REG_9__18, ADD_291_U31_18)
ADD_291_U41_18= NAND(ADD_291_U39_18, ADD_291_U30_18)
ADD_291_U42_18= NAND(TX_CONTA_REG_8__18, ADD_291_U19_18)
ADD_291_U43_18= NAND(ADD_291_U38_18, ADD_291_U20_18)
ADD_291_U44_18= NAND(TX_CONTA_REG_7__18, ADD_291_U17_18)
ADD_291_U45_18= NAND(ADD_291_U37_18, ADD_291_U18_18)
ADD_291_U46_18= NAND(TX_CONTA_REG_6__18, ADD_291_U15_18)
ADD_291_U47_18= NAND(ADD_291_U36_18, ADD_291_U16_18)
ADD_291_U48_18= NAND(TX_CONTA_REG_5__18, ADD_291_U13_18)
ADD_291_U49_18= NAND(ADD_291_U35_18, ADD_291_U14_18)
ADD_291_U50_18= NAND(TX_CONTA_REG_4__18, ADD_291_U11_18)
ADD_291_U51_18= NAND(ADD_291_U34_18, ADD_291_U12_18)
ADD_291_U52_18= NAND(TX_CONTA_REG_3__18, ADD_291_U9_18)
ADD_291_U53_18= NAND(ADD_291_U33_18, ADD_291_U10_18)
ADD_291_U54_18= NAND(TX_CONTA_REG_2__18, ADD_291_U7_18)
ADD_291_U55_18= NAND(ADD_291_U32_18, ADD_291_U8_18)
ADD_291_U56_18= NAND(TX_CONTA_REG_1__18, ADD_291_U5_18)
ADD_291_U57_18= NAND(TX_CONTA_REG_0__18, ADD_291_U6_18)
GT_255_U6_18= OR(TX_CONTA_REG_7__18, TX_CONTA_REG_9__18, TX_CONTA_REG_8__18, GT_255_U8_18)

CANALE_REG_3__20 = BUF(U416_19)
CANALE_REG_2__20 = BUF(U415_19)
CANALE_REG_1__20 = BUF(U414_19)
CANALE_REG_0__20 = BUF(U413_19)
CONTA_TMP_REG_3__20 = BUF(U417_19)
CONTA_TMP_REG_2__20 = BUF(U412_19)
CONTA_TMP_REG_1__20 = BUF(U411_19)
CONTA_TMP_REG_0__20 = BUF(U410_19)
ITFC_STATE_REG_1__20 = BUF(U452_19)
ITFC_STATE_REG_0__20 = BUF(U409_19)
OUT_REG_REG_7__20 = BUF(U453_19)
OUT_REG_REG_6__20 = BUF(U454_19)
OUT_REG_REG_5__20 = BUF(U455_19)
OUT_REG_REG_4__20 = BUF(U456_19)
OUT_REG_REG_3__20 = BUF(U457_19)
OUT_REG_REG_2__20 = BUF(U458_19)
OUT_REG_REG_1__20 = BUF(U459_19)
OUT_REG_REG_0__20 = BUF(U460_19)
NEXT_BIT_REG_3__20 = BUF(U461_19)
NEXT_BIT_REG_2__20 = BUF(U408_19)
NEXT_BIT_REG_1__20 = BUF(U407_19)
NEXT_BIT_REG_0__20 = BUF(U462_19)
TX_CONTA_REG_9__20 = BUF(U406_19)
TX_CONTA_REG_8__20 = BUF(U405_19)
TX_CONTA_REG_7__20 = BUF(U404_19)
TX_CONTA_REG_6__20 = BUF(U403_19)
TX_CONTA_REG_5__20 = BUF(U402_19)
TX_CONTA_REG_4__20 = BUF(U401_19)
TX_CONTA_REG_3__20 = BUF(U400_19)
TX_CONTA_REG_2__20 = BUF(U399_19)
TX_CONTA_REG_1__20 = BUF(U398_19)
TX_CONTA_REG_0__20 = BUF(U397_19)
LOAD_REG_20 = BUF(U396_19)
SEND_DATA_REG_20 = BUF(U395_19)
SEND_EN_REG_20 = BUF(U394_19)
MUX_EN_REG_20 = BUF(U393_19)
TRE_REG_20 = BUF(U392_19)
LOAD_DATO_REG_20 = BUF(U391_19)
SOC_REG_20 = BUF(U450_19)
SEND_REG_20 = BUF(U390_19)
MPX_REG_20 = BUF(U389_19)
CONFIRM_REG_20 = BUF(U388_19)
SHOT_REG_20 = BUF(U387_19)
ADD_MPX2_REG_20 = BUF(U386_19)
RDY_REG_20 = BUF(U385_19)
ERROR_REG_20 = BUF(U451_19)
S1_REG_2__20 = BUF(U383_19)
S1_REG_1__20 = BUF(U464_19)
S1_REG_0__20 = BUF(U384_19)
S2_REG_1__20 = BUF(U463_19)
S2_REG_0__20 = BUF(U382_19)
TX_END_REG_20 = BUF(U381_19)
DATA_OUT_REG_20 = BUF(U380_19)





GT_255_U10_19= OR(TX_CONTA_REG_4__19, GT_255_U7_19)
GT_255_U9_19= OR(TX_CONTA_REG_2__19, TX_CONTA_REG_0__19, TX_CONTA_REG_1__19)
GT_255_U8_19= AND(TX_CONTA_REG_5__19, TX_CONTA_REG_6__19, GT_255_U10_19)
U375_19= AND(SEND_EN_REG_19, U420_19)
U376_19= AND(U493_19, U509_19)
U377_19= AND(NEXT_BIT_REG_2__19, NEXT_BIT_REG_1__19)
U378_19= AND(NEXT_BIT_REG_1__19, U446_19)
U379_19= AND(CONTA_TMP_REG_1__19, CONTA_TMP_REG_0__19)
U380_19= NAND(U599_19, U598_19, U474_19)
U381_19= AND(U473_19, U445_19, U475_19)
U382_19= NAND(U439_19, U472_19)
U383_19= NAND(U434_19, U561_19)
U384_19= NAND(U605_19, U604_19, S1_REG_0__19)
U385_19= NAND(U472_19, U507_19)
U386_19= OR(U467_19, ADD_MPX2_REG_19)
U387_19= NAND(U505_19, U504_19)
U388_19= NAND(U502_19, U501_19)
U389_19= NAND(U466_19, U499_19)
U390_19= NAND(U497_19, U496_19)
U391_19= NAND(U489_19, U494_19)
U392_19= OR(TRE_REG_19, TX_END_REG_19, LOAD_REG_19)
U393_19= NAND(U491_19, U490_19)
U394_19= NAND(U488_19, U487_19)
U395_19= NAND(U486_19, U485_19)
U396_19= NAND(U482_19, U481_19)
U397_19= NAND(U479_19, U478_19)
U398_19= NAND(U477_19, U476_19)
U399_19= NAND(U548_19, U547_19)
U400_19= NAND(U546_19, U545_19)
U401_19= NAND(U544_19, U543_19)
U402_19= NAND(U542_19, U541_19)
U403_19= NAND(U540_19, U539_19)
U404_19= NAND(U538_19, U537_19)
U405_19= NAND(U536_19, U535_19)
U406_19= NAND(U534_19, U533_19)
U407_19= NAND(U529_19, U528_19)
U408_19= NAND(U593_19, U592_19, U448_19)
U409_19= NAND(U526_19, U525_19)
U410_19= NAND(U444_19, U522_19)
U411_19= NAND(U468_19, U521_19)
U412_19= NAND(U469_19, U519_19)
U413_19= NAND(U444_19, U516_19)
U414_19= NAND(U515_19, U468_19, U514_19)
U415_19= NAND(U512_19, U469_19, U513_19)
U416_19= NAND(U511_19, U510_19)
U417_19= AND(CONTA_TMP_REG_3__19, U517_19)
U418_19= NOT(CONTA_TMP_REG_0__19)
U419_19= NOT(SEND_EN_REG_19)
U420_19= NOT(GT_255_U6_19)
U421_19= NAND(GT_255_U6_19, SEND_EN_REG_19)
U422_19= NOT(NEXT_BIT_REG_0__19)
U423_19= NAND(NEXT_BIT_REG_0__19, U474_19)
U424_19= OR(NEXT_BIT_REG_3__19, NEXT_BIT_REG_2__19)
U425_19= NOT(ITFC_STATE_REG_0__19)
U426_19= NOT(LOAD_REG_19)
U427_19= NOT(S1_REG_0__19)
U428_19= NOT(S1_REG_1__19)
U429_19= NOT(S1_REG_2__19)
U430_19= NOT(RDY_REG_19)
U431_19= NAND(RDY_REG_19, S1_REG_1__19)
U432_19= NOT(SEND_REG_19)
U433_19= NOT(TRE_REG_19)
U434_19= NAND(S1_REG_1__19, U427_19)
U435_19= NOT(ITFC_STATE_REG_1__19)
U436_19= NOT(S2_REG_1__19)
U437_19= NOT(CONFIRM_REG_19)
U438_19= NOT(MPX_REG_19)
U439_19= NAND(S2_REG_1__19, U441_19, CONFIRM_REG_19)
U440_19= NOT(TX_END_REG_19)
U441_19= NOT(S2_REG_0__19)
U442_19= NOT(CONTA_TMP_REG_1__19)
U443_19= NAND(U492_19, S1_REG_2__19)
U444_19= NAND(U376_19, U418_19)
U445_19= NOT(NEXT_BIT_REG_1__19)
U446_19= NOT(NEXT_BIT_REG_2__19)
U447_19= NOT(NEXT_BIT_REG_3__19)
U448_19= NAND(NEXT_BIT_REG_2__19, U445_19)
U449_19= NOT(EOC_19)
U450_19= NAND(U566_19, U565_19)
U451_19= NAND(U571_19, U570_19)
U452_19= NAND(U573_19, U572_19)
U453_19= NAND(U575_19, U574_19)
U454_19= NAND(U577_19, U576_19)
U455_19= NAND(U579_19, U578_19)
U456_19= NAND(U581_19, U580_19)
U457_19= NAND(U583_19, U582_19)
U458_19= NAND(U585_19, U584_19)
U459_19= NAND(U587_19, U586_19)
U460_19= NAND(U589_19, U588_19)
U461_19= NAND(U591_19, U590_19)
U462_19= NAND(U597_19, U596_19)
U463_19= NAND(U601_19, U600_19)
U464_19= NAND(U603_19, U602_19)
U465_19= NAND(LOAD_REG_19, U433_19)
U466_19= NAND(U498_19, U438_19)
U467_19= NOT(U466_19)
U468_19= NAND(CONTA_TMP_REG_0__19, U442_19, U376_19)
U469_19= NAND(U376_19, U379_19)
U470_19= NOT(U444_19)
U471_19= NOT(U448_19)
U472_19= NAND(U441_19, U436_19, SEND_DATA_REG_19)
U473_19= NOT(U424_19)
U474_19= NOT(U421_19)
U475_19= NOT(U423_19)
U476_19= NAND(ADD_291_U29_19, U375_19)
U477_19= NAND(TX_CONTA_REG_1__19, U419_19)
U478_19= NAND(ADD_291_U5_19, U375_19)
U479_19= NAND(TX_CONTA_REG_0__19, U419_19)
U480_19= NAND(ITFC_STATE_REG_0__19, U435_19)
U481_19= NAND(U425_19, U435_19, SHOT_REG_19)
U482_19= NAND(LOAD_REG_19, U480_19)
U483_19= NOT(U431_19)
U484_19= NAND(U483_19, S1_REG_0__19)
U485_19= NAND(S1_REG_1__19, S1_REG_0__19, S1_REG_2__19)
U486_19= NAND(SEND_DATA_REG_19, U484_19)
U487_19= NAND(TRE_REG_19, SEND_REG_19, DSR_19)
U488_19= NAND(SEND_EN_REG_19, U440_19)
U489_19= NAND(S1_REG_2__19, S1_REG_0__19, U428_19, U449_19)
U490_19= OR(S1_REG_2__19, S1_REG_1__19, S1_REG_0__19)
U491_19= NAND(MUX_EN_REG_19, U489_19)
U492_19= NOT(U434_19)
U493_19= NOT(U443_19)
U494_19= NAND(LOAD_DATO_REG_19, U443_19)
U495_19= NAND(ITFC_STATE_REG_1__19, U425_19)
U496_19= NAND(SEND_REG_19, U495_19)
U497_19= NAND(ITFC_STATE_REG_0__19, U435_19)
U498_19= NOT(U439_19)
U499_19= NAND(MPX_REG_19, U439_19)
U500_19= OR(ITFC_STATE_REG_0__19, ITFC_STATE_REG_1__19)
U501_19= NAND(ITFC_STATE_REG_1__19, ITFC_STATE_REG_0__19, TX_END_REG_19)
U502_19= NAND(CONFIRM_REG_19, U500_19)
U503_19= NAND(U441_19, U437_19, S2_REG_1__19)
U504_19= NAND(SHOT_REG_19, U503_19)
U505_19= NAND(S2_REG_0__19, U436_19)
U506_19= NAND(U498_19, MPX_REG_19)
U507_19= NAND(RDY_REG_19, U506_19)
U508_19= NAND(DSR_19, TRE_REG_19)
U509_19= NAND(U379_19, CONTA_TMP_REG_2__19)
U510_19= NAND(CONTA_TMP_REG_3__19, U376_19)
U511_19= NAND(CANALE_REG_3__19, U443_19)
U512_19= NAND(U376_19, CONTA_TMP_REG_2__19)
U513_19= NAND(CANALE_REG_2__19, U443_19)
U514_19= NAND(U470_19, CONTA_TMP_REG_1__19)
U515_19= NAND(CANALE_REG_1__19, U443_19)
U516_19= NAND(CANALE_REG_0__19, U443_19)
U517_19= NAND(U379_19, CONTA_TMP_REG_2__19, U493_19)
U518_19= NAND(U493_19, U379_19)
U519_19= NAND(U518_19, CONTA_TMP_REG_2__19)
U520_19= NAND(U493_19, CONTA_TMP_REG_0__19)
U521_19= NAND(CONTA_TMP_REG_1__19, U520_19)
U522_19= NAND(CONTA_TMP_REG_0__19, U443_19)
U523_19= NAND(TX_END_REG_19, ITFC_STATE_REG_1__19)
U524_19= NAND(TX_END_REG_19, ITFC_STATE_REG_0__19)
U525_19= NAND(ITFC_STATE_REG_1__19, U524_19)
U526_19= NAND(SHOT_REG_19, U425_19)
U527_19= NOT(U465_19)
U528_19= NAND(U595_19, U594_19, U474_19)
U529_19= NAND(NEXT_BIT_REG_1__19, U423_19)
U530_19= OR(NEXT_BIT_REG_1__19, NEXT_BIT_REG_2__19)
U531_19= NAND(U530_19, U422_19)
U532_19= NAND(U447_19, U531_19)
U533_19= NAND(ADD_291_U21_19, U375_19)
U534_19= NAND(TX_CONTA_REG_9__19, U419_19)
U535_19= NAND(ADD_291_U22_19, U375_19)
U536_19= NAND(TX_CONTA_REG_8__19, U419_19)
U537_19= NAND(ADD_291_U23_19, U375_19)
U538_19= NAND(TX_CONTA_REG_7__19, U419_19)
U539_19= NAND(ADD_291_U24_19, U375_19)
U540_19= NAND(TX_CONTA_REG_6__19, U419_19)
U541_19= NAND(ADD_291_U25_19, U375_19)
U542_19= NAND(TX_CONTA_REG_5__19, U419_19)
U543_19= NAND(ADD_291_U26_19, U375_19)
U544_19= NAND(TX_CONTA_REG_4__19, U419_19)
U545_19= NAND(ADD_291_U27_19, U375_19)
U546_19= NAND(TX_CONTA_REG_3__19, U419_19)
U547_19= NAND(ADD_291_U28_19, U375_19)
U548_19= NAND(TX_CONTA_REG_2__19, U419_19)
U549_19= NAND(U378_19, OUT_REG_REG_6__19)
U550_19= NAND(U377_19, OUT_REG_REG_2__19)
U551_19= NAND(U473_19, U445_19)
U552_19= NAND(U471_19, OUT_REG_REG_4__19)
U553_19= NAND(NEXT_BIT_REG_3__19, OUT_REG_REG_0__19)
U554_19= NAND(U550_19, U549_19, U551_19, U553_19, U552_19)
U555_19= NAND(U378_19, OUT_REG_REG_7__19)
U556_19= NAND(U377_19, OUT_REG_REG_3__19)
U557_19= NAND(U471_19, OUT_REG_REG_5__19)
U558_19= NAND(NEXT_BIT_REG_3__19, OUT_REG_REG_1__19)
U559_19= NAND(U558_19, U557_19, U556_19, U555_19)
U560_19= NAND(CONFIRM_REG_19, U438_19)
U561_19= NAND(S1_REG_2__19, S1_REG_0__19)
U562_19= NAND(U431_19, U429_19)
U563_19= OR(EOC_19, S1_REG_1__19)
U564_19= NAND(U563_19, U562_19)
U565_19= NAND(U492_19, U429_19)
U566_19= NAND(SOC_REG_19, U434_19)
U567_19= NAND(ERROR_REG_19, U426_19)
U568_19= NAND(TRE_REG_19, LOAD_REG_19)
U569_19= NAND(U568_19, U567_19)
U570_19= NAND(SEND_REG_19, U508_19)
U571_19= NAND(U569_19, U432_19)
U572_19= NAND(ITFC_STATE_REG_1__19, U425_19)
U573_19= NAND(ITFC_STATE_REG_0__19, U523_19)
U574_19= NAND(OUT_REG_REG_7__19, U465_19)
U575_19= NAND(DATA_IN_7__19, U527_19)
U576_19= NAND(OUT_REG_REG_6__19, U465_19)
U577_19= NAND(DATA_IN_6__19, U527_19)
U578_19= NAND(OUT_REG_REG_5__19, U465_19)
U579_19= NAND(DATA_IN_5__19, U527_19)
U580_19= NAND(OUT_REG_REG_4__19, U465_19)
U581_19= NAND(DATA_IN_4__19, U527_19)
U582_19= NAND(OUT_REG_REG_3__19, U465_19)
U583_19= NAND(DATA_IN_3__19, U527_19)
U584_19= NAND(OUT_REG_REG_2__19, U465_19)
U585_19= NAND(DATA_IN_2__19, U527_19)
U586_19= NAND(OUT_REG_REG_1__19, U465_19)
U587_19= NAND(DATA_IN_1__19, U527_19)
U588_19= NAND(OUT_REG_REG_0__19, U465_19)
U589_19= NAND(DATA_IN_0__19, U527_19)
U590_19= NAND(NEXT_BIT_REG_3__19, U423_19)
U591_19= NAND(U377_19, U475_19)
U592_19= NAND(NEXT_BIT_REG_2__19, U423_19)
U593_19= NAND(U378_19, U475_19)
U594_19= NAND(NEXT_BIT_REG_0__19, U448_19)
U595_19= NAND(U424_19, U422_19)
U596_19= NAND(NEXT_BIT_REG_0__19, U421_19)
U597_19= NAND(U474_19, U532_19)
U598_19= NAND(NEXT_BIT_REG_0__19, U554_19)
U599_19= NAND(U559_19, U422_19)
U600_19= NAND(S2_REG_1__19, U560_19, U441_19)
U601_19= NAND(S2_REG_0__19, U436_19)
U602_19= NAND(S1_REG_2__19, U427_19)
U603_19= NAND(S1_REG_0__19, U564_19)
U604_19= NAND(EOC_19, S1_REG_2__19, U428_19)
U605_19= NAND(U429_19, U430_19, S1_REG_1__19)
GT_255_U7_19= AND(TX_CONTA_REG_3__19, GT_255_U9_19)
ADD_291_U5_19= NOT(TX_CONTA_REG_0__19)
ADD_291_U6_19= NOT(TX_CONTA_REG_1__19)
ADD_291_U7_19= NAND(TX_CONTA_REG_1__19, TX_CONTA_REG_0__19)
ADD_291_U8_19= NOT(TX_CONTA_REG_2__19)
ADD_291_U9_19= NAND(TX_CONTA_REG_2__19, ADD_291_U32_19)
ADD_291_U10_19= NOT(TX_CONTA_REG_3__19)
ADD_291_U11_19= NAND(TX_CONTA_REG_3__19, ADD_291_U33_19)
ADD_291_U12_19= NOT(TX_CONTA_REG_4__19)
ADD_291_U13_19= NAND(TX_CONTA_REG_4__19, ADD_291_U34_19)
ADD_291_U14_19= NOT(TX_CONTA_REG_5__19)
ADD_291_U15_19= NAND(TX_CONTA_REG_5__19, ADD_291_U35_19)
ADD_291_U16_19= NOT(TX_CONTA_REG_6__19)
ADD_291_U17_19= NAND(TX_CONTA_REG_6__19, ADD_291_U36_19)
ADD_291_U18_19= NOT(TX_CONTA_REG_7__19)
ADD_291_U19_19= NAND(TX_CONTA_REG_7__19, ADD_291_U37_19)
ADD_291_U20_19= NOT(TX_CONTA_REG_8__19)
ADD_291_U21_19= NAND(ADD_291_U41_19, ADD_291_U40_19)
ADD_291_U22_19= NAND(ADD_291_U43_19, ADD_291_U42_19)
ADD_291_U23_19= NAND(ADD_291_U45_19, ADD_291_U44_19)
ADD_291_U24_19= NAND(ADD_291_U47_19, ADD_291_U46_19)
ADD_291_U25_19= NAND(ADD_291_U49_19, ADD_291_U48_19)
ADD_291_U26_19= NAND(ADD_291_U51_19, ADD_291_U50_19)
ADD_291_U27_19= NAND(ADD_291_U53_19, ADD_291_U52_19)
ADD_291_U28_19= NAND(ADD_291_U55_19, ADD_291_U54_19)
ADD_291_U29_19= NAND(ADD_291_U57_19, ADD_291_U56_19)
ADD_291_U30_19= NOT(TX_CONTA_REG_9__19)
ADD_291_U31_19= NAND(TX_CONTA_REG_8__19, ADD_291_U38_19)
ADD_291_U32_19= NOT(ADD_291_U7_19)
ADD_291_U33_19= NOT(ADD_291_U9_19)
ADD_291_U34_19= NOT(ADD_291_U11_19)
ADD_291_U35_19= NOT(ADD_291_U13_19)
ADD_291_U36_19= NOT(ADD_291_U15_19)
ADD_291_U37_19= NOT(ADD_291_U17_19)
ADD_291_U38_19= NOT(ADD_291_U19_19)
ADD_291_U39_19= NOT(ADD_291_U31_19)
ADD_291_U40_19= NAND(TX_CONTA_REG_9__19, ADD_291_U31_19)
ADD_291_U41_19= NAND(ADD_291_U39_19, ADD_291_U30_19)
ADD_291_U42_19= NAND(TX_CONTA_REG_8__19, ADD_291_U19_19)
ADD_291_U43_19= NAND(ADD_291_U38_19, ADD_291_U20_19)
ADD_291_U44_19= NAND(TX_CONTA_REG_7__19, ADD_291_U17_19)
ADD_291_U45_19= NAND(ADD_291_U37_19, ADD_291_U18_19)
ADD_291_U46_19= NAND(TX_CONTA_REG_6__19, ADD_291_U15_19)
ADD_291_U47_19= NAND(ADD_291_U36_19, ADD_291_U16_19)
ADD_291_U48_19= NAND(TX_CONTA_REG_5__19, ADD_291_U13_19)
ADD_291_U49_19= NAND(ADD_291_U35_19, ADD_291_U14_19)
ADD_291_U50_19= NAND(TX_CONTA_REG_4__19, ADD_291_U11_19)
ADD_291_U51_19= NAND(ADD_291_U34_19, ADD_291_U12_19)
ADD_291_U52_19= NAND(TX_CONTA_REG_3__19, ADD_291_U9_19)
ADD_291_U53_19= NAND(ADD_291_U33_19, ADD_291_U10_19)
ADD_291_U54_19= NAND(TX_CONTA_REG_2__19, ADD_291_U7_19)
ADD_291_U55_19= NAND(ADD_291_U32_19, ADD_291_U8_19)
ADD_291_U56_19= NAND(TX_CONTA_REG_1__19, ADD_291_U5_19)
ADD_291_U57_19= NAND(TX_CONTA_REG_0__19, ADD_291_U6_19)
GT_255_U6_19= OR(TX_CONTA_REG_7__19, TX_CONTA_REG_9__19, TX_CONTA_REG_8__19, GT_255_U8_19)

CANALE_REG_3__21 = BUF(U416_20)
CANALE_REG_2__21 = BUF(U415_20)
CANALE_REG_1__21 = BUF(U414_20)
CANALE_REG_0__21 = BUF(U413_20)
CONTA_TMP_REG_3__21 = BUF(U417_20)
CONTA_TMP_REG_2__21 = BUF(U412_20)
CONTA_TMP_REG_1__21 = BUF(U411_20)
CONTA_TMP_REG_0__21 = BUF(U410_20)
ITFC_STATE_REG_1__21 = BUF(U452_20)
ITFC_STATE_REG_0__21 = BUF(U409_20)
OUT_REG_REG_7__21 = BUF(U453_20)
OUT_REG_REG_6__21 = BUF(U454_20)
OUT_REG_REG_5__21 = BUF(U455_20)
OUT_REG_REG_4__21 = BUF(U456_20)
OUT_REG_REG_3__21 = BUF(U457_20)
OUT_REG_REG_2__21 = BUF(U458_20)
OUT_REG_REG_1__21 = BUF(U459_20)
OUT_REG_REG_0__21 = BUF(U460_20)
NEXT_BIT_REG_3__21 = BUF(U461_20)
NEXT_BIT_REG_2__21 = BUF(U408_20)
NEXT_BIT_REG_1__21 = BUF(U407_20)
NEXT_BIT_REG_0__21 = BUF(U462_20)
TX_CONTA_REG_9__21 = BUF(U406_20)
TX_CONTA_REG_8__21 = BUF(U405_20)
TX_CONTA_REG_7__21 = BUF(U404_20)
TX_CONTA_REG_6__21 = BUF(U403_20)
TX_CONTA_REG_5__21 = BUF(U402_20)
TX_CONTA_REG_4__21 = BUF(U401_20)
TX_CONTA_REG_3__21 = BUF(U400_20)
TX_CONTA_REG_2__21 = BUF(U399_20)
TX_CONTA_REG_1__21 = BUF(U398_20)
TX_CONTA_REG_0__21 = BUF(U397_20)
LOAD_REG_21 = BUF(U396_20)
SEND_DATA_REG_21 = BUF(U395_20)
SEND_EN_REG_21 = BUF(U394_20)
MUX_EN_REG_21 = BUF(U393_20)
TRE_REG_21 = BUF(U392_20)
LOAD_DATO_REG_21 = BUF(U391_20)
SOC_REG_21 = BUF(U450_20)
SEND_REG_21 = BUF(U390_20)
MPX_REG_21 = BUF(U389_20)
CONFIRM_REG_21 = BUF(U388_20)
SHOT_REG_21 = BUF(U387_20)
ADD_MPX2_REG_21 = BUF(U386_20)
RDY_REG_21 = BUF(U385_20)
ERROR_REG_21 = BUF(U451_20)
S1_REG_2__21 = BUF(U383_20)
S1_REG_1__21 = BUF(U464_20)
S1_REG_0__21 = BUF(U384_20)
S2_REG_1__21 = BUF(U463_20)
S2_REG_0__21 = BUF(U382_20)
TX_END_REG_21 = BUF(U381_20)
DATA_OUT_REG_21 = BUF(U380_20)





GT_255_U10_20= OR(TX_CONTA_REG_4__20, GT_255_U7_20)
GT_255_U9_20= OR(TX_CONTA_REG_2__20, TX_CONTA_REG_0__20, TX_CONTA_REG_1__20)
GT_255_U8_20= AND(TX_CONTA_REG_5__20, TX_CONTA_REG_6__20, GT_255_U10_20)
U375_20= AND(SEND_EN_REG_20, U420_20)
U376_20= AND(U493_20, U509_20)
U377_20= AND(NEXT_BIT_REG_2__20, NEXT_BIT_REG_1__20)
U378_20= AND(NEXT_BIT_REG_1__20, U446_20)
U379_20= AND(CONTA_TMP_REG_1__20, CONTA_TMP_REG_0__20)
U380_20= NAND(U599_20, U598_20, U474_20)
U381_20= AND(U473_20, U445_20, U475_20)
U382_20= NAND(U439_20, U472_20)
U383_20= NAND(U434_20, U561_20)
U384_20= NAND(U605_20, U604_20, S1_REG_0__20)
U385_20= NAND(U472_20, U507_20)
U386_20= OR(U467_20, ADD_MPX2_REG_20)
U387_20= NAND(U505_20, U504_20)
U388_20= NAND(U502_20, U501_20)
U389_20= NAND(U466_20, U499_20)
U390_20= NAND(U497_20, U496_20)
U391_20= NAND(U489_20, U494_20)
U392_20= OR(TRE_REG_20, TX_END_REG_20, LOAD_REG_20)
U393_20= NAND(U491_20, U490_20)
U394_20= NAND(U488_20, U487_20)
U395_20= NAND(U486_20, U485_20)
U396_20= NAND(U482_20, U481_20)
U397_20= NAND(U479_20, U478_20)
U398_20= NAND(U477_20, U476_20)
U399_20= NAND(U548_20, U547_20)
U400_20= NAND(U546_20, U545_20)
U401_20= NAND(U544_20, U543_20)
U402_20= NAND(U542_20, U541_20)
U403_20= NAND(U540_20, U539_20)
U404_20= NAND(U538_20, U537_20)
U405_20= NAND(U536_20, U535_20)
U406_20= NAND(U534_20, U533_20)
U407_20= NAND(U529_20, U528_20)
U408_20= NAND(U593_20, U592_20, U448_20)
U409_20= NAND(U526_20, U525_20)
U410_20= NAND(U444_20, U522_20)
U411_20= NAND(U468_20, U521_20)
U412_20= NAND(U469_20, U519_20)
U413_20= NAND(U444_20, U516_20)
U414_20= NAND(U515_20, U468_20, U514_20)
U415_20= NAND(U512_20, U469_20, U513_20)
U416_20= NAND(U511_20, U510_20)
U417_20= AND(CONTA_TMP_REG_3__20, U517_20)
U418_20= NOT(CONTA_TMP_REG_0__20)
U419_20= NOT(SEND_EN_REG_20)
U420_20= NOT(GT_255_U6_20)
U421_20= NAND(GT_255_U6_20, SEND_EN_REG_20)
U422_20= NOT(NEXT_BIT_REG_0__20)
U423_20= NAND(NEXT_BIT_REG_0__20, U474_20)
U424_20= OR(NEXT_BIT_REG_3__20, NEXT_BIT_REG_2__20)
U425_20= NOT(ITFC_STATE_REG_0__20)
U426_20= NOT(LOAD_REG_20)
U427_20= NOT(S1_REG_0__20)
U428_20= NOT(S1_REG_1__20)
U429_20= NOT(S1_REG_2__20)
U430_20= NOT(RDY_REG_20)
U431_20= NAND(RDY_REG_20, S1_REG_1__20)
U432_20= NOT(SEND_REG_20)
U433_20= NOT(TRE_REG_20)
U434_20= NAND(S1_REG_1__20, U427_20)
U435_20= NOT(ITFC_STATE_REG_1__20)
U436_20= NOT(S2_REG_1__20)
U437_20= NOT(CONFIRM_REG_20)
U438_20= NOT(MPX_REG_20)
U439_20= NAND(S2_REG_1__20, U441_20, CONFIRM_REG_20)
U440_20= NOT(TX_END_REG_20)
U441_20= NOT(S2_REG_0__20)
U442_20= NOT(CONTA_TMP_REG_1__20)
U443_20= NAND(U492_20, S1_REG_2__20)
U444_20= NAND(U376_20, U418_20)
U445_20= NOT(NEXT_BIT_REG_1__20)
U446_20= NOT(NEXT_BIT_REG_2__20)
U447_20= NOT(NEXT_BIT_REG_3__20)
U448_20= NAND(NEXT_BIT_REG_2__20, U445_20)
U449_20= NOT(EOC_20)
U450_20= NAND(U566_20, U565_20)
U451_20= NAND(U571_20, U570_20)
U452_20= NAND(U573_20, U572_20)
U453_20= NAND(U575_20, U574_20)
U454_20= NAND(U577_20, U576_20)
U455_20= NAND(U579_20, U578_20)
U456_20= NAND(U581_20, U580_20)
U457_20= NAND(U583_20, U582_20)
U458_20= NAND(U585_20, U584_20)
U459_20= NAND(U587_20, U586_20)
U460_20= NAND(U589_20, U588_20)
U461_20= NAND(U591_20, U590_20)
U462_20= NAND(U597_20, U596_20)
U463_20= NAND(U601_20, U600_20)
U464_20= NAND(U603_20, U602_20)
U465_20= NAND(LOAD_REG_20, U433_20)
U466_20= NAND(U498_20, U438_20)
U467_20= NOT(U466_20)
U468_20= NAND(CONTA_TMP_REG_0__20, U442_20, U376_20)
U469_20= NAND(U376_20, U379_20)
U470_20= NOT(U444_20)
U471_20= NOT(U448_20)
U472_20= NAND(U441_20, U436_20, SEND_DATA_REG_20)
U473_20= NOT(U424_20)
U474_20= NOT(U421_20)
U475_20= NOT(U423_20)
U476_20= NAND(ADD_291_U29_20, U375_20)
U477_20= NAND(TX_CONTA_REG_1__20, U419_20)
U478_20= NAND(ADD_291_U5_20, U375_20)
U479_20= NAND(TX_CONTA_REG_0__20, U419_20)
U480_20= NAND(ITFC_STATE_REG_0__20, U435_20)
U481_20= NAND(U425_20, U435_20, SHOT_REG_20)
U482_20= NAND(LOAD_REG_20, U480_20)
U483_20= NOT(U431_20)
U484_20= NAND(U483_20, S1_REG_0__20)
U485_20= NAND(S1_REG_1__20, S1_REG_0__20, S1_REG_2__20)
U486_20= NAND(SEND_DATA_REG_20, U484_20)
U487_20= NAND(TRE_REG_20, SEND_REG_20, DSR_20)
U488_20= NAND(SEND_EN_REG_20, U440_20)
U489_20= NAND(S1_REG_2__20, S1_REG_0__20, U428_20, U449_20)
U490_20= OR(S1_REG_2__20, S1_REG_1__20, S1_REG_0__20)
U491_20= NAND(MUX_EN_REG_20, U489_20)
U492_20= NOT(U434_20)
U493_20= NOT(U443_20)
U494_20= NAND(LOAD_DATO_REG_20, U443_20)
U495_20= NAND(ITFC_STATE_REG_1__20, U425_20)
U496_20= NAND(SEND_REG_20, U495_20)
U497_20= NAND(ITFC_STATE_REG_0__20, U435_20)
U498_20= NOT(U439_20)
U499_20= NAND(MPX_REG_20, U439_20)
U500_20= OR(ITFC_STATE_REG_0__20, ITFC_STATE_REG_1__20)
U501_20= NAND(ITFC_STATE_REG_1__20, ITFC_STATE_REG_0__20, TX_END_REG_20)
U502_20= NAND(CONFIRM_REG_20, U500_20)
U503_20= NAND(U441_20, U437_20, S2_REG_1__20)
U504_20= NAND(SHOT_REG_20, U503_20)
U505_20= NAND(S2_REG_0__20, U436_20)
U506_20= NAND(U498_20, MPX_REG_20)
U507_20= NAND(RDY_REG_20, U506_20)
U508_20= NAND(DSR_20, TRE_REG_20)
U509_20= NAND(U379_20, CONTA_TMP_REG_2__20)
U510_20= NAND(CONTA_TMP_REG_3__20, U376_20)
U511_20= NAND(CANALE_REG_3__20, U443_20)
U512_20= NAND(U376_20, CONTA_TMP_REG_2__20)
U513_20= NAND(CANALE_REG_2__20, U443_20)
U514_20= NAND(U470_20, CONTA_TMP_REG_1__20)
U515_20= NAND(CANALE_REG_1__20, U443_20)
U516_20= NAND(CANALE_REG_0__20, U443_20)
U517_20= NAND(U379_20, CONTA_TMP_REG_2__20, U493_20)
U518_20= NAND(U493_20, U379_20)
U519_20= NAND(U518_20, CONTA_TMP_REG_2__20)
U520_20= NAND(U493_20, CONTA_TMP_REG_0__20)
U521_20= NAND(CONTA_TMP_REG_1__20, U520_20)
U522_20= NAND(CONTA_TMP_REG_0__20, U443_20)
U523_20= NAND(TX_END_REG_20, ITFC_STATE_REG_1__20)
U524_20= NAND(TX_END_REG_20, ITFC_STATE_REG_0__20)
U525_20= NAND(ITFC_STATE_REG_1__20, U524_20)
U526_20= NAND(SHOT_REG_20, U425_20)
U527_20= NOT(U465_20)
U528_20= NAND(U595_20, U594_20, U474_20)
U529_20= NAND(NEXT_BIT_REG_1__20, U423_20)
U530_20= OR(NEXT_BIT_REG_1__20, NEXT_BIT_REG_2__20)
U531_20= NAND(U530_20, U422_20)
U532_20= NAND(U447_20, U531_20)
U533_20= NAND(ADD_291_U21_20, U375_20)
U534_20= NAND(TX_CONTA_REG_9__20, U419_20)
U535_20= NAND(ADD_291_U22_20, U375_20)
U536_20= NAND(TX_CONTA_REG_8__20, U419_20)
U537_20= NAND(ADD_291_U23_20, U375_20)
U538_20= NAND(TX_CONTA_REG_7__20, U419_20)
U539_20= NAND(ADD_291_U24_20, U375_20)
U540_20= NAND(TX_CONTA_REG_6__20, U419_20)
U541_20= NAND(ADD_291_U25_20, U375_20)
U542_20= NAND(TX_CONTA_REG_5__20, U419_20)
U543_20= NAND(ADD_291_U26_20, U375_20)
U544_20= NAND(TX_CONTA_REG_4__20, U419_20)
U545_20= NAND(ADD_291_U27_20, U375_20)
U546_20= NAND(TX_CONTA_REG_3__20, U419_20)
U547_20= NAND(ADD_291_U28_20, U375_20)
U548_20= NAND(TX_CONTA_REG_2__20, U419_20)
U549_20= NAND(U378_20, OUT_REG_REG_6__20)
U550_20= NAND(U377_20, OUT_REG_REG_2__20)
U551_20= NAND(U473_20, U445_20)
U552_20= NAND(U471_20, OUT_REG_REG_4__20)
U553_20= NAND(NEXT_BIT_REG_3__20, OUT_REG_REG_0__20)
U554_20= NAND(U550_20, U549_20, U551_20, U553_20, U552_20)
U555_20= NAND(U378_20, OUT_REG_REG_7__20)
U556_20= NAND(U377_20, OUT_REG_REG_3__20)
U557_20= NAND(U471_20, OUT_REG_REG_5__20)
U558_20= NAND(NEXT_BIT_REG_3__20, OUT_REG_REG_1__20)
U559_20= NAND(U558_20, U557_20, U556_20, U555_20)
U560_20= NAND(CONFIRM_REG_20, U438_20)
U561_20= NAND(S1_REG_2__20, S1_REG_0__20)
U562_20= NAND(U431_20, U429_20)
U563_20= OR(EOC_20, S1_REG_1__20)
U564_20= NAND(U563_20, U562_20)
U565_20= NAND(U492_20, U429_20)
U566_20= NAND(SOC_REG_20, U434_20)
U567_20= NAND(ERROR_REG_20, U426_20)
U568_20= NAND(TRE_REG_20, LOAD_REG_20)
U569_20= NAND(U568_20, U567_20)
U570_20= NAND(SEND_REG_20, U508_20)
U571_20= NAND(U569_20, U432_20)
U572_20= NAND(ITFC_STATE_REG_1__20, U425_20)
U573_20= NAND(ITFC_STATE_REG_0__20, U523_20)
U574_20= NAND(OUT_REG_REG_7__20, U465_20)
U575_20= NAND(DATA_IN_7__20, U527_20)
U576_20= NAND(OUT_REG_REG_6__20, U465_20)
U577_20= NAND(DATA_IN_6__20, U527_20)
U578_20= NAND(OUT_REG_REG_5__20, U465_20)
U579_20= NAND(DATA_IN_5__20, U527_20)
U580_20= NAND(OUT_REG_REG_4__20, U465_20)
U581_20= NAND(DATA_IN_4__20, U527_20)
U582_20= NAND(OUT_REG_REG_3__20, U465_20)
U583_20= NAND(DATA_IN_3__20, U527_20)
U584_20= NAND(OUT_REG_REG_2__20, U465_20)
U585_20= NAND(DATA_IN_2__20, U527_20)
U586_20= NAND(OUT_REG_REG_1__20, U465_20)
U587_20= NAND(DATA_IN_1__20, U527_20)
U588_20= NAND(OUT_REG_REG_0__20, U465_20)
U589_20= NAND(DATA_IN_0__20, U527_20)
U590_20= NAND(NEXT_BIT_REG_3__20, U423_20)
U591_20= NAND(U377_20, U475_20)
U592_20= NAND(NEXT_BIT_REG_2__20, U423_20)
U593_20= NAND(U378_20, U475_20)
U594_20= NAND(NEXT_BIT_REG_0__20, U448_20)
U595_20= NAND(U424_20, U422_20)
U596_20= NAND(NEXT_BIT_REG_0__20, U421_20)
U597_20= NAND(U474_20, U532_20)
U598_20= NAND(NEXT_BIT_REG_0__20, U554_20)
U599_20= NAND(U559_20, U422_20)
U600_20= NAND(S2_REG_1__20, U560_20, U441_20)
U601_20= NAND(S2_REG_0__20, U436_20)
U602_20= NAND(S1_REG_2__20, U427_20)
U603_20= NAND(S1_REG_0__20, U564_20)
U604_20= NAND(EOC_20, S1_REG_2__20, U428_20)
U605_20= NAND(U429_20, U430_20, S1_REG_1__20)
GT_255_U7_20= AND(TX_CONTA_REG_3__20, GT_255_U9_20)
ADD_291_U5_20= NOT(TX_CONTA_REG_0__20)
ADD_291_U6_20= NOT(TX_CONTA_REG_1__20)
ADD_291_U7_20= NAND(TX_CONTA_REG_1__20, TX_CONTA_REG_0__20)
ADD_291_U8_20= NOT(TX_CONTA_REG_2__20)
ADD_291_U9_20= NAND(TX_CONTA_REG_2__20, ADD_291_U32_20)
ADD_291_U10_20= NOT(TX_CONTA_REG_3__20)
ADD_291_U11_20= NAND(TX_CONTA_REG_3__20, ADD_291_U33_20)
ADD_291_U12_20= NOT(TX_CONTA_REG_4__20)
ADD_291_U13_20= NAND(TX_CONTA_REG_4__20, ADD_291_U34_20)
ADD_291_U14_20= NOT(TX_CONTA_REG_5__20)
ADD_291_U15_20= NAND(TX_CONTA_REG_5__20, ADD_291_U35_20)
ADD_291_U16_20= NOT(TX_CONTA_REG_6__20)
ADD_291_U17_20= NAND(TX_CONTA_REG_6__20, ADD_291_U36_20)
ADD_291_U18_20= NOT(TX_CONTA_REG_7__20)
ADD_291_U19_20= NAND(TX_CONTA_REG_7__20, ADD_291_U37_20)
ADD_291_U20_20= NOT(TX_CONTA_REG_8__20)
ADD_291_U21_20= NAND(ADD_291_U41_20, ADD_291_U40_20)
ADD_291_U22_20= NAND(ADD_291_U43_20, ADD_291_U42_20)
ADD_291_U23_20= NAND(ADD_291_U45_20, ADD_291_U44_20)
ADD_291_U24_20= NAND(ADD_291_U47_20, ADD_291_U46_20)
ADD_291_U25_20= NAND(ADD_291_U49_20, ADD_291_U48_20)
ADD_291_U26_20= NAND(ADD_291_U51_20, ADD_291_U50_20)
ADD_291_U27_20= NAND(ADD_291_U53_20, ADD_291_U52_20)
ADD_291_U28_20= NAND(ADD_291_U55_20, ADD_291_U54_20)
ADD_291_U29_20= NAND(ADD_291_U57_20, ADD_291_U56_20)
ADD_291_U30_20= NOT(TX_CONTA_REG_9__20)
ADD_291_U31_20= NAND(TX_CONTA_REG_8__20, ADD_291_U38_20)
ADD_291_U32_20= NOT(ADD_291_U7_20)
ADD_291_U33_20= NOT(ADD_291_U9_20)
ADD_291_U34_20= NOT(ADD_291_U11_20)
ADD_291_U35_20= NOT(ADD_291_U13_20)
ADD_291_U36_20= NOT(ADD_291_U15_20)
ADD_291_U37_20= NOT(ADD_291_U17_20)
ADD_291_U38_20= NOT(ADD_291_U19_20)
ADD_291_U39_20= NOT(ADD_291_U31_20)
ADD_291_U40_20= NAND(TX_CONTA_REG_9__20, ADD_291_U31_20)
ADD_291_U41_20= NAND(ADD_291_U39_20, ADD_291_U30_20)
ADD_291_U42_20= NAND(TX_CONTA_REG_8__20, ADD_291_U19_20)
ADD_291_U43_20= NAND(ADD_291_U38_20, ADD_291_U20_20)
ADD_291_U44_20= NAND(TX_CONTA_REG_7__20, ADD_291_U17_20)
ADD_291_U45_20= NAND(ADD_291_U37_20, ADD_291_U18_20)
ADD_291_U46_20= NAND(TX_CONTA_REG_6__20, ADD_291_U15_20)
ADD_291_U47_20= NAND(ADD_291_U36_20, ADD_291_U16_20)
ADD_291_U48_20= NAND(TX_CONTA_REG_5__20, ADD_291_U13_20)
ADD_291_U49_20= NAND(ADD_291_U35_20, ADD_291_U14_20)
ADD_291_U50_20= NAND(TX_CONTA_REG_4__20, ADD_291_U11_20)
ADD_291_U51_20= NAND(ADD_291_U34_20, ADD_291_U12_20)
ADD_291_U52_20= NAND(TX_CONTA_REG_3__20, ADD_291_U9_20)
ADD_291_U53_20= NAND(ADD_291_U33_20, ADD_291_U10_20)
ADD_291_U54_20= NAND(TX_CONTA_REG_2__20, ADD_291_U7_20)
ADD_291_U55_20= NAND(ADD_291_U32_20, ADD_291_U8_20)
ADD_291_U56_20= NAND(TX_CONTA_REG_1__20, ADD_291_U5_20)
ADD_291_U57_20= NAND(TX_CONTA_REG_0__20, ADD_291_U6_20)
GT_255_U6_20= OR(TX_CONTA_REG_7__20, TX_CONTA_REG_9__20, TX_CONTA_REG_8__20, GT_255_U8_20)

CANALE_REG_3__22 = BUF(U416_21)
CANALE_REG_2__22 = BUF(U415_21)
CANALE_REG_1__22 = BUF(U414_21)
CANALE_REG_0__22 = BUF(U413_21)
CONTA_TMP_REG_3__22 = BUF(U417_21)
CONTA_TMP_REG_2__22 = BUF(U412_21)
CONTA_TMP_REG_1__22 = BUF(U411_21)
CONTA_TMP_REG_0__22 = BUF(U410_21)
ITFC_STATE_REG_1__22 = BUF(U452_21)
ITFC_STATE_REG_0__22 = BUF(U409_21)
OUT_REG_REG_7__22 = BUF(U453_21)
OUT_REG_REG_6__22 = BUF(U454_21)
OUT_REG_REG_5__22 = BUF(U455_21)
OUT_REG_REG_4__22 = BUF(U456_21)
OUT_REG_REG_3__22 = BUF(U457_21)
OUT_REG_REG_2__22 = BUF(U458_21)
OUT_REG_REG_1__22 = BUF(U459_21)
OUT_REG_REG_0__22 = BUF(U460_21)
NEXT_BIT_REG_3__22 = BUF(U461_21)
NEXT_BIT_REG_2__22 = BUF(U408_21)
NEXT_BIT_REG_1__22 = BUF(U407_21)
NEXT_BIT_REG_0__22 = BUF(U462_21)
TX_CONTA_REG_9__22 = BUF(U406_21)
TX_CONTA_REG_8__22 = BUF(U405_21)
TX_CONTA_REG_7__22 = BUF(U404_21)
TX_CONTA_REG_6__22 = BUF(U403_21)
TX_CONTA_REG_5__22 = BUF(U402_21)
TX_CONTA_REG_4__22 = BUF(U401_21)
TX_CONTA_REG_3__22 = BUF(U400_21)
TX_CONTA_REG_2__22 = BUF(U399_21)
TX_CONTA_REG_1__22 = BUF(U398_21)
TX_CONTA_REG_0__22 = BUF(U397_21)
LOAD_REG_22 = BUF(U396_21)
SEND_DATA_REG_22 = BUF(U395_21)
SEND_EN_REG_22 = BUF(U394_21)
MUX_EN_REG_22 = BUF(U393_21)
TRE_REG_22 = BUF(U392_21)
LOAD_DATO_REG_22 = BUF(U391_21)
SOC_REG_22 = BUF(U450_21)
SEND_REG_22 = BUF(U390_21)
MPX_REG_22 = BUF(U389_21)
CONFIRM_REG_22 = BUF(U388_21)
SHOT_REG_22 = BUF(U387_21)
ADD_MPX2_REG_22 = BUF(U386_21)
RDY_REG_22 = BUF(U385_21)
ERROR_REG_22 = BUF(U451_21)
S1_REG_2__22 = BUF(U383_21)
S1_REG_1__22 = BUF(U464_21)
S1_REG_0__22 = BUF(U384_21)
S2_REG_1__22 = BUF(U463_21)
S2_REG_0__22 = BUF(U382_21)
TX_END_REG_22 = BUF(U381_21)
DATA_OUT_REG_22 = BUF(U380_21)





GT_255_U10_21= OR(TX_CONTA_REG_4__21, GT_255_U7_21)
GT_255_U9_21= OR(TX_CONTA_REG_2__21, TX_CONTA_REG_0__21, TX_CONTA_REG_1__21)
GT_255_U8_21= AND(TX_CONTA_REG_5__21, TX_CONTA_REG_6__21, GT_255_U10_21)
U375_21= AND(SEND_EN_REG_21, U420_21)
U376_21= AND(U493_21, U509_21)
U377_21= AND(NEXT_BIT_REG_2__21, NEXT_BIT_REG_1__21)
U378_21= AND(NEXT_BIT_REG_1__21, U446_21)
U379_21= AND(CONTA_TMP_REG_1__21, CONTA_TMP_REG_0__21)
U380_21= NAND(U599_21, U598_21, U474_21)
U381_21= AND(U473_21, U445_21, U475_21)
U382_21= NAND(U439_21, U472_21)
U383_21= NAND(U434_21, U561_21)
U384_21= NAND(U605_21, U604_21, S1_REG_0__21)
U385_21= NAND(U472_21, U507_21)
U386_21= OR(U467_21, ADD_MPX2_REG_21)
U387_21= NAND(U505_21, U504_21)
U388_21= NAND(U502_21, U501_21)
U389_21= NAND(U466_21, U499_21)
U390_21= NAND(U497_21, U496_21)
U391_21= NAND(U489_21, U494_21)
U392_21= OR(TRE_REG_21, TX_END_REG_21, LOAD_REG_21)
U393_21= NAND(U491_21, U490_21)
U394_21= NAND(U488_21, U487_21)
U395_21= NAND(U486_21, U485_21)
U396_21= NAND(U482_21, U481_21)
U397_21= NAND(U479_21, U478_21)
U398_21= NAND(U477_21, U476_21)
U399_21= NAND(U548_21, U547_21)
U400_21= NAND(U546_21, U545_21)
U401_21= NAND(U544_21, U543_21)
U402_21= NAND(U542_21, U541_21)
U403_21= NAND(U540_21, U539_21)
U404_21= NAND(U538_21, U537_21)
U405_21= NAND(U536_21, U535_21)
U406_21= NAND(U534_21, U533_21)
U407_21= NAND(U529_21, U528_21)
U408_21= NAND(U593_21, U592_21, U448_21)
U409_21= NAND(U526_21, U525_21)
U410_21= NAND(U444_21, U522_21)
U411_21= NAND(U468_21, U521_21)
U412_21= NAND(U469_21, U519_21)
U413_21= NAND(U444_21, U516_21)
U414_21= NAND(U515_21, U468_21, U514_21)
U415_21= NAND(U512_21, U469_21, U513_21)
U416_21= NAND(U511_21, U510_21)
U417_21= AND(CONTA_TMP_REG_3__21, U517_21)
U418_21= NOT(CONTA_TMP_REG_0__21)
U419_21= NOT(SEND_EN_REG_21)
U420_21= NOT(GT_255_U6_21)
U421_21= NAND(GT_255_U6_21, SEND_EN_REG_21)
U422_21= NOT(NEXT_BIT_REG_0__21)
U423_21= NAND(NEXT_BIT_REG_0__21, U474_21)
U424_21= OR(NEXT_BIT_REG_3__21, NEXT_BIT_REG_2__21)
U425_21= NOT(ITFC_STATE_REG_0__21)
U426_21= NOT(LOAD_REG_21)
U427_21= NOT(S1_REG_0__21)
U428_21= NOT(S1_REG_1__21)
U429_21= NOT(S1_REG_2__21)
U430_21= NOT(RDY_REG_21)
U431_21= NAND(RDY_REG_21, S1_REG_1__21)
U432_21= NOT(SEND_REG_21)
U433_21= NOT(TRE_REG_21)
U434_21= NAND(S1_REG_1__21, U427_21)
U435_21= NOT(ITFC_STATE_REG_1__21)
U436_21= NOT(S2_REG_1__21)
U437_21= NOT(CONFIRM_REG_21)
U438_21= NOT(MPX_REG_21)
U439_21= NAND(S2_REG_1__21, U441_21, CONFIRM_REG_21)
U440_21= NOT(TX_END_REG_21)
U441_21= NOT(S2_REG_0__21)
U442_21= NOT(CONTA_TMP_REG_1__21)
U443_21= NAND(U492_21, S1_REG_2__21)
U444_21= NAND(U376_21, U418_21)
U445_21= NOT(NEXT_BIT_REG_1__21)
U446_21= NOT(NEXT_BIT_REG_2__21)
U447_21= NOT(NEXT_BIT_REG_3__21)
U448_21= NAND(NEXT_BIT_REG_2__21, U445_21)
U449_21= NOT(EOC_21)
U450_21= NAND(U566_21, U565_21)
U451_21= NAND(U571_21, U570_21)
U452_21= NAND(U573_21, U572_21)
U453_21= NAND(U575_21, U574_21)
U454_21= NAND(U577_21, U576_21)
U455_21= NAND(U579_21, U578_21)
U456_21= NAND(U581_21, U580_21)
U457_21= NAND(U583_21, U582_21)
U458_21= NAND(U585_21, U584_21)
U459_21= NAND(U587_21, U586_21)
U460_21= NAND(U589_21, U588_21)
U461_21= NAND(U591_21, U590_21)
U462_21= NAND(U597_21, U596_21)
U463_21= NAND(U601_21, U600_21)
U464_21= NAND(U603_21, U602_21)
U465_21= NAND(LOAD_REG_21, U433_21)
U466_21= NAND(U498_21, U438_21)
U467_21= NOT(U466_21)
U468_21= NAND(CONTA_TMP_REG_0__21, U442_21, U376_21)
U469_21= NAND(U376_21, U379_21)
U470_21= NOT(U444_21)
U471_21= NOT(U448_21)
U472_21= NAND(U441_21, U436_21, SEND_DATA_REG_21)
U473_21= NOT(U424_21)
U474_21= NOT(U421_21)
U475_21= NOT(U423_21)
U476_21= NAND(ADD_291_U29_21, U375_21)
U477_21= NAND(TX_CONTA_REG_1__21, U419_21)
U478_21= NAND(ADD_291_U5_21, U375_21)
U479_21= NAND(TX_CONTA_REG_0__21, U419_21)
U480_21= NAND(ITFC_STATE_REG_0__21, U435_21)
U481_21= NAND(U425_21, U435_21, SHOT_REG_21)
U482_21= NAND(LOAD_REG_21, U480_21)
U483_21= NOT(U431_21)
U484_21= NAND(U483_21, S1_REG_0__21)
U485_21= NAND(S1_REG_1__21, S1_REG_0__21, S1_REG_2__21)
U486_21= NAND(SEND_DATA_REG_21, U484_21)
U487_21= NAND(TRE_REG_21, SEND_REG_21, DSR_21)
U488_21= NAND(SEND_EN_REG_21, U440_21)
U489_21= NAND(S1_REG_2__21, S1_REG_0__21, U428_21, U449_21)
U490_21= OR(S1_REG_2__21, S1_REG_1__21, S1_REG_0__21)
U491_21= NAND(MUX_EN_REG_21, U489_21)
U492_21= NOT(U434_21)
U493_21= NOT(U443_21)
U494_21= NAND(LOAD_DATO_REG_21, U443_21)
U495_21= NAND(ITFC_STATE_REG_1__21, U425_21)
U496_21= NAND(SEND_REG_21, U495_21)
U497_21= NAND(ITFC_STATE_REG_0__21, U435_21)
U498_21= NOT(U439_21)
U499_21= NAND(MPX_REG_21, U439_21)
U500_21= OR(ITFC_STATE_REG_0__21, ITFC_STATE_REG_1__21)
U501_21= NAND(ITFC_STATE_REG_1__21, ITFC_STATE_REG_0__21, TX_END_REG_21)
U502_21= NAND(CONFIRM_REG_21, U500_21)
U503_21= NAND(U441_21, U437_21, S2_REG_1__21)
U504_21= NAND(SHOT_REG_21, U503_21)
U505_21= NAND(S2_REG_0__21, U436_21)
U506_21= NAND(U498_21, MPX_REG_21)
U507_21= NAND(RDY_REG_21, U506_21)
U508_21= NAND(DSR_21, TRE_REG_21)
U509_21= NAND(U379_21, CONTA_TMP_REG_2__21)
U510_21= NAND(CONTA_TMP_REG_3__21, U376_21)
U511_21= NAND(CANALE_REG_3__21, U443_21)
U512_21= NAND(U376_21, CONTA_TMP_REG_2__21)
U513_21= NAND(CANALE_REG_2__21, U443_21)
U514_21= NAND(U470_21, CONTA_TMP_REG_1__21)
U515_21= NAND(CANALE_REG_1__21, U443_21)
U516_21= NAND(CANALE_REG_0__21, U443_21)
U517_21= NAND(U379_21, CONTA_TMP_REG_2__21, U493_21)
U518_21= NAND(U493_21, U379_21)
U519_21= NAND(U518_21, CONTA_TMP_REG_2__21)
U520_21= NAND(U493_21, CONTA_TMP_REG_0__21)
U521_21= NAND(CONTA_TMP_REG_1__21, U520_21)
U522_21= NAND(CONTA_TMP_REG_0__21, U443_21)
U523_21= NAND(TX_END_REG_21, ITFC_STATE_REG_1__21)
U524_21= NAND(TX_END_REG_21, ITFC_STATE_REG_0__21)
U525_21= NAND(ITFC_STATE_REG_1__21, U524_21)
U526_21= NAND(SHOT_REG_21, U425_21)
U527_21= NOT(U465_21)
U528_21= NAND(U595_21, U594_21, U474_21)
U529_21= NAND(NEXT_BIT_REG_1__21, U423_21)
U530_21= OR(NEXT_BIT_REG_1__21, NEXT_BIT_REG_2__21)
U531_21= NAND(U530_21, U422_21)
U532_21= NAND(U447_21, U531_21)
U533_21= NAND(ADD_291_U21_21, U375_21)
U534_21= NAND(TX_CONTA_REG_9__21, U419_21)
U535_21= NAND(ADD_291_U22_21, U375_21)
U536_21= NAND(TX_CONTA_REG_8__21, U419_21)
U537_21= NAND(ADD_291_U23_21, U375_21)
U538_21= NAND(TX_CONTA_REG_7__21, U419_21)
U539_21= NAND(ADD_291_U24_21, U375_21)
U540_21= NAND(TX_CONTA_REG_6__21, U419_21)
U541_21= NAND(ADD_291_U25_21, U375_21)
U542_21= NAND(TX_CONTA_REG_5__21, U419_21)
U543_21= NAND(ADD_291_U26_21, U375_21)
U544_21= NAND(TX_CONTA_REG_4__21, U419_21)
U545_21= NAND(ADD_291_U27_21, U375_21)
U546_21= NAND(TX_CONTA_REG_3__21, U419_21)
U547_21= NAND(ADD_291_U28_21, U375_21)
U548_21= NAND(TX_CONTA_REG_2__21, U419_21)
U549_21= NAND(U378_21, OUT_REG_REG_6__21)
U550_21= NAND(U377_21, OUT_REG_REG_2__21)
U551_21= NAND(U473_21, U445_21)
U552_21= NAND(U471_21, OUT_REG_REG_4__21)
U553_21= NAND(NEXT_BIT_REG_3__21, OUT_REG_REG_0__21)
U554_21= NAND(U550_21, U549_21, U551_21, U553_21, U552_21)
U555_21= NAND(U378_21, OUT_REG_REG_7__21)
U556_21= NAND(U377_21, OUT_REG_REG_3__21)
U557_21= NAND(U471_21, OUT_REG_REG_5__21)
U558_21= NAND(NEXT_BIT_REG_3__21, OUT_REG_REG_1__21)
U559_21= NAND(U558_21, U557_21, U556_21, U555_21)
U560_21= NAND(CONFIRM_REG_21, U438_21)
U561_21= NAND(S1_REG_2__21, S1_REG_0__21)
U562_21= NAND(U431_21, U429_21)
U563_21= OR(EOC_21, S1_REG_1__21)
U564_21= NAND(U563_21, U562_21)
U565_21= NAND(U492_21, U429_21)
U566_21= NAND(SOC_REG_21, U434_21)
U567_21= NAND(ERROR_REG_21, U426_21)
U568_21= NAND(TRE_REG_21, LOAD_REG_21)
U569_21= NAND(U568_21, U567_21)
U570_21= NAND(SEND_REG_21, U508_21)
U571_21= NAND(U569_21, U432_21)
U572_21= NAND(ITFC_STATE_REG_1__21, U425_21)
U573_21= NAND(ITFC_STATE_REG_0__21, U523_21)
U574_21= NAND(OUT_REG_REG_7__21, U465_21)
U575_21= NAND(DATA_IN_7__21, U527_21)
U576_21= NAND(OUT_REG_REG_6__21, U465_21)
U577_21= NAND(DATA_IN_6__21, U527_21)
U578_21= NAND(OUT_REG_REG_5__21, U465_21)
U579_21= NAND(DATA_IN_5__21, U527_21)
U580_21= NAND(OUT_REG_REG_4__21, U465_21)
U581_21= NAND(DATA_IN_4__21, U527_21)
U582_21= NAND(OUT_REG_REG_3__21, U465_21)
U583_21= NAND(DATA_IN_3__21, U527_21)
U584_21= NAND(OUT_REG_REG_2__21, U465_21)
U585_21= NAND(DATA_IN_2__21, U527_21)
U586_21= NAND(OUT_REG_REG_1__21, U465_21)
U587_21= NAND(DATA_IN_1__21, U527_21)
U588_21= NAND(OUT_REG_REG_0__21, U465_21)
U589_21= NAND(DATA_IN_0__21, U527_21)
U590_21= NAND(NEXT_BIT_REG_3__21, U423_21)
U591_21= NAND(U377_21, U475_21)
U592_21= NAND(NEXT_BIT_REG_2__21, U423_21)
U593_21= NAND(U378_21, U475_21)
U594_21= NAND(NEXT_BIT_REG_0__21, U448_21)
U595_21= NAND(U424_21, U422_21)
U596_21= NAND(NEXT_BIT_REG_0__21, U421_21)
U597_21= NAND(U474_21, U532_21)
U598_21= NAND(NEXT_BIT_REG_0__21, U554_21)
U599_21= NAND(U559_21, U422_21)
U600_21= NAND(S2_REG_1__21, U560_21, U441_21)
U601_21= NAND(S2_REG_0__21, U436_21)
U602_21= NAND(S1_REG_2__21, U427_21)
U603_21= NAND(S1_REG_0__21, U564_21)
U604_21= NAND(EOC_21, S1_REG_2__21, U428_21)
U605_21= NAND(U429_21, U430_21, S1_REG_1__21)
GT_255_U7_21= AND(TX_CONTA_REG_3__21, GT_255_U9_21)
ADD_291_U5_21= NOT(TX_CONTA_REG_0__21)
ADD_291_U6_21= NOT(TX_CONTA_REG_1__21)
ADD_291_U7_21= NAND(TX_CONTA_REG_1__21, TX_CONTA_REG_0__21)
ADD_291_U8_21= NOT(TX_CONTA_REG_2__21)
ADD_291_U9_21= NAND(TX_CONTA_REG_2__21, ADD_291_U32_21)
ADD_291_U10_21= NOT(TX_CONTA_REG_3__21)
ADD_291_U11_21= NAND(TX_CONTA_REG_3__21, ADD_291_U33_21)
ADD_291_U12_21= NOT(TX_CONTA_REG_4__21)
ADD_291_U13_21= NAND(TX_CONTA_REG_4__21, ADD_291_U34_21)
ADD_291_U14_21= NOT(TX_CONTA_REG_5__21)
ADD_291_U15_21= NAND(TX_CONTA_REG_5__21, ADD_291_U35_21)
ADD_291_U16_21= NOT(TX_CONTA_REG_6__21)
ADD_291_U17_21= NAND(TX_CONTA_REG_6__21, ADD_291_U36_21)
ADD_291_U18_21= NOT(TX_CONTA_REG_7__21)
ADD_291_U19_21= NAND(TX_CONTA_REG_7__21, ADD_291_U37_21)
ADD_291_U20_21= NOT(TX_CONTA_REG_8__21)
ADD_291_U21_21= NAND(ADD_291_U41_21, ADD_291_U40_21)
ADD_291_U22_21= NAND(ADD_291_U43_21, ADD_291_U42_21)
ADD_291_U23_21= NAND(ADD_291_U45_21, ADD_291_U44_21)
ADD_291_U24_21= NAND(ADD_291_U47_21, ADD_291_U46_21)
ADD_291_U25_21= NAND(ADD_291_U49_21, ADD_291_U48_21)
ADD_291_U26_21= NAND(ADD_291_U51_21, ADD_291_U50_21)
ADD_291_U27_21= NAND(ADD_291_U53_21, ADD_291_U52_21)
ADD_291_U28_21= NAND(ADD_291_U55_21, ADD_291_U54_21)
ADD_291_U29_21= NAND(ADD_291_U57_21, ADD_291_U56_21)
ADD_291_U30_21= NOT(TX_CONTA_REG_9__21)
ADD_291_U31_21= NAND(TX_CONTA_REG_8__21, ADD_291_U38_21)
ADD_291_U32_21= NOT(ADD_291_U7_21)
ADD_291_U33_21= NOT(ADD_291_U9_21)
ADD_291_U34_21= NOT(ADD_291_U11_21)
ADD_291_U35_21= NOT(ADD_291_U13_21)
ADD_291_U36_21= NOT(ADD_291_U15_21)
ADD_291_U37_21= NOT(ADD_291_U17_21)
ADD_291_U38_21= NOT(ADD_291_U19_21)
ADD_291_U39_21= NOT(ADD_291_U31_21)
ADD_291_U40_21= NAND(TX_CONTA_REG_9__21, ADD_291_U31_21)
ADD_291_U41_21= NAND(ADD_291_U39_21, ADD_291_U30_21)
ADD_291_U42_21= NAND(TX_CONTA_REG_8__21, ADD_291_U19_21)
ADD_291_U43_21= NAND(ADD_291_U38_21, ADD_291_U20_21)
ADD_291_U44_21= NAND(TX_CONTA_REG_7__21, ADD_291_U17_21)
ADD_291_U45_21= NAND(ADD_291_U37_21, ADD_291_U18_21)
ADD_291_U46_21= NAND(TX_CONTA_REG_6__21, ADD_291_U15_21)
ADD_291_U47_21= NAND(ADD_291_U36_21, ADD_291_U16_21)
ADD_291_U48_21= NAND(TX_CONTA_REG_5__21, ADD_291_U13_21)
ADD_291_U49_21= NAND(ADD_291_U35_21, ADD_291_U14_21)
ADD_291_U50_21= NAND(TX_CONTA_REG_4__21, ADD_291_U11_21)
ADD_291_U51_21= NAND(ADD_291_U34_21, ADD_291_U12_21)
ADD_291_U52_21= NAND(TX_CONTA_REG_3__21, ADD_291_U9_21)
ADD_291_U53_21= NAND(ADD_291_U33_21, ADD_291_U10_21)
ADD_291_U54_21= NAND(TX_CONTA_REG_2__21, ADD_291_U7_21)
ADD_291_U55_21= NAND(ADD_291_U32_21, ADD_291_U8_21)
ADD_291_U56_21= NAND(TX_CONTA_REG_1__21, ADD_291_U5_21)
ADD_291_U57_21= NAND(TX_CONTA_REG_0__21, ADD_291_U6_21)
GT_255_U6_21= OR(TX_CONTA_REG_7__21, TX_CONTA_REG_9__21, TX_CONTA_REG_8__21, GT_255_U8_21)

CANALE_REG_3__23 = BUF(U416_22)
CANALE_REG_2__23 = BUF(U415_22)
CANALE_REG_1__23 = BUF(U414_22)
CANALE_REG_0__23 = BUF(U413_22)
CONTA_TMP_REG_3__23 = BUF(U417_22)
CONTA_TMP_REG_2__23 = BUF(U412_22)
CONTA_TMP_REG_1__23 = BUF(U411_22)
CONTA_TMP_REG_0__23 = BUF(U410_22)
ITFC_STATE_REG_1__23 = BUF(U452_22)
ITFC_STATE_REG_0__23 = BUF(U409_22)
OUT_REG_REG_7__23 = BUF(U453_22)
OUT_REG_REG_6__23 = BUF(U454_22)
OUT_REG_REG_5__23 = BUF(U455_22)
OUT_REG_REG_4__23 = BUF(U456_22)
OUT_REG_REG_3__23 = BUF(U457_22)
OUT_REG_REG_2__23 = BUF(U458_22)
OUT_REG_REG_1__23 = BUF(U459_22)
OUT_REG_REG_0__23 = BUF(U460_22)
NEXT_BIT_REG_3__23 = BUF(U461_22)
NEXT_BIT_REG_2__23 = BUF(U408_22)
NEXT_BIT_REG_1__23 = BUF(U407_22)
NEXT_BIT_REG_0__23 = BUF(U462_22)
TX_CONTA_REG_9__23 = BUF(U406_22)
TX_CONTA_REG_8__23 = BUF(U405_22)
TX_CONTA_REG_7__23 = BUF(U404_22)
TX_CONTA_REG_6__23 = BUF(U403_22)
TX_CONTA_REG_5__23 = BUF(U402_22)
TX_CONTA_REG_4__23 = BUF(U401_22)
TX_CONTA_REG_3__23 = BUF(U400_22)
TX_CONTA_REG_2__23 = BUF(U399_22)
TX_CONTA_REG_1__23 = BUF(U398_22)
TX_CONTA_REG_0__23 = BUF(U397_22)
LOAD_REG_23 = BUF(U396_22)
SEND_DATA_REG_23 = BUF(U395_22)
SEND_EN_REG_23 = BUF(U394_22)
MUX_EN_REG_23 = BUF(U393_22)
TRE_REG_23 = BUF(U392_22)
LOAD_DATO_REG_23 = BUF(U391_22)
SOC_REG_23 = BUF(U450_22)
SEND_REG_23 = BUF(U390_22)
MPX_REG_23 = BUF(U389_22)
CONFIRM_REG_23 = BUF(U388_22)
SHOT_REG_23 = BUF(U387_22)
ADD_MPX2_REG_23 = BUF(U386_22)
RDY_REG_23 = BUF(U385_22)
ERROR_REG_23 = BUF(U451_22)
S1_REG_2__23 = BUF(U383_22)
S1_REG_1__23 = BUF(U464_22)
S1_REG_0__23 = BUF(U384_22)
S2_REG_1__23 = BUF(U463_22)
S2_REG_0__23 = BUF(U382_22)
TX_END_REG_23 = BUF(U381_22)
DATA_OUT_REG_23 = BUF(U380_22)





GT_255_U10_22= OR(TX_CONTA_REG_4__22, GT_255_U7_22)
GT_255_U9_22= OR(TX_CONTA_REG_2__22, TX_CONTA_REG_0__22, TX_CONTA_REG_1__22)
GT_255_U8_22= AND(TX_CONTA_REG_5__22, TX_CONTA_REG_6__22, GT_255_U10_22)
U375_22= AND(SEND_EN_REG_22, U420_22)
U376_22= AND(U493_22, U509_22)
U377_22= AND(NEXT_BIT_REG_2__22, NEXT_BIT_REG_1__22)
U378_22= AND(NEXT_BIT_REG_1__22, U446_22)
U379_22= AND(CONTA_TMP_REG_1__22, CONTA_TMP_REG_0__22)
U380_22= NAND(U599_22, U598_22, U474_22)
U381_22= AND(U473_22, U445_22, U475_22)
U382_22= NAND(U439_22, U472_22)
U383_22= NAND(U434_22, U561_22)
U384_22= NAND(U605_22, U604_22, S1_REG_0__22)
U385_22= NAND(U472_22, U507_22)
U386_22= OR(U467_22, ADD_MPX2_REG_22)
U387_22= NAND(U505_22, U504_22)
U388_22= NAND(U502_22, U501_22)
U389_22= NAND(U466_22, U499_22)
U390_22= NAND(U497_22, U496_22)
U391_22= NAND(U489_22, U494_22)
U392_22= OR(TRE_REG_22, TX_END_REG_22, LOAD_REG_22)
U393_22= NAND(U491_22, U490_22)
U394_22= NAND(U488_22, U487_22)
U395_22= NAND(U486_22, U485_22)
U396_22= NAND(U482_22, U481_22)
U397_22= NAND(U479_22, U478_22)
U398_22= NAND(U477_22, U476_22)
U399_22= NAND(U548_22, U547_22)
U400_22= NAND(U546_22, U545_22)
U401_22= NAND(U544_22, U543_22)
U402_22= NAND(U542_22, U541_22)
U403_22= NAND(U540_22, U539_22)
U404_22= NAND(U538_22, U537_22)
U405_22= NAND(U536_22, U535_22)
U406_22= NAND(U534_22, U533_22)
U407_22= NAND(U529_22, U528_22)
U408_22= NAND(U593_22, U592_22, U448_22)
U409_22= NAND(U526_22, U525_22)
U410_22= NAND(U444_22, U522_22)
U411_22= NAND(U468_22, U521_22)
U412_22= NAND(U469_22, U519_22)
U413_22= NAND(U444_22, U516_22)
U414_22= NAND(U515_22, U468_22, U514_22)
U415_22= NAND(U512_22, U469_22, U513_22)
U416_22= NAND(U511_22, U510_22)
U417_22= AND(CONTA_TMP_REG_3__22, U517_22)
U418_22= NOT(CONTA_TMP_REG_0__22)
U419_22= NOT(SEND_EN_REG_22)
U420_22= NOT(GT_255_U6_22)
U421_22= NAND(GT_255_U6_22, SEND_EN_REG_22)
U422_22= NOT(NEXT_BIT_REG_0__22)
U423_22= NAND(NEXT_BIT_REG_0__22, U474_22)
U424_22= OR(NEXT_BIT_REG_3__22, NEXT_BIT_REG_2__22)
U425_22= NOT(ITFC_STATE_REG_0__22)
U426_22= NOT(LOAD_REG_22)
U427_22= NOT(S1_REG_0__22)
U428_22= NOT(S1_REG_1__22)
U429_22= NOT(S1_REG_2__22)
U430_22= NOT(RDY_REG_22)
U431_22= NAND(RDY_REG_22, S1_REG_1__22)
U432_22= NOT(SEND_REG_22)
U433_22= NOT(TRE_REG_22)
U434_22= NAND(S1_REG_1__22, U427_22)
U435_22= NOT(ITFC_STATE_REG_1__22)
U436_22= NOT(S2_REG_1__22)
U437_22= NOT(CONFIRM_REG_22)
U438_22= NOT(MPX_REG_22)
U439_22= NAND(S2_REG_1__22, U441_22, CONFIRM_REG_22)
U440_22= NOT(TX_END_REG_22)
U441_22= NOT(S2_REG_0__22)
U442_22= NOT(CONTA_TMP_REG_1__22)
U443_22= NAND(U492_22, S1_REG_2__22)
U444_22= NAND(U376_22, U418_22)
U445_22= NOT(NEXT_BIT_REG_1__22)
U446_22= NOT(NEXT_BIT_REG_2__22)
U447_22= NOT(NEXT_BIT_REG_3__22)
U448_22= NAND(NEXT_BIT_REG_2__22, U445_22)
U449_22= NOT(EOC_22)
U450_22= NAND(U566_22, U565_22)
U451_22= NAND(U571_22, U570_22)
U452_22= NAND(U573_22, U572_22)
U453_22= NAND(U575_22, U574_22)
U454_22= NAND(U577_22, U576_22)
U455_22= NAND(U579_22, U578_22)
U456_22= NAND(U581_22, U580_22)
U457_22= NAND(U583_22, U582_22)
U458_22= NAND(U585_22, U584_22)
U459_22= NAND(U587_22, U586_22)
U460_22= NAND(U589_22, U588_22)
U461_22= NAND(U591_22, U590_22)
U462_22= NAND(U597_22, U596_22)
U463_22= NAND(U601_22, U600_22)
U464_22= NAND(U603_22, U602_22)
U465_22= NAND(LOAD_REG_22, U433_22)
U466_22= NAND(U498_22, U438_22)
U467_22= NOT(U466_22)
U468_22= NAND(CONTA_TMP_REG_0__22, U442_22, U376_22)
U469_22= NAND(U376_22, U379_22)
U470_22= NOT(U444_22)
U471_22= NOT(U448_22)
U472_22= NAND(U441_22, U436_22, SEND_DATA_REG_22)
U473_22= NOT(U424_22)
U474_22= NOT(U421_22)
U475_22= NOT(U423_22)
U476_22= NAND(ADD_291_U29_22, U375_22)
U477_22= NAND(TX_CONTA_REG_1__22, U419_22)
U478_22= NAND(ADD_291_U5_22, U375_22)
U479_22= NAND(TX_CONTA_REG_0__22, U419_22)
U480_22= NAND(ITFC_STATE_REG_0__22, U435_22)
U481_22= NAND(U425_22, U435_22, SHOT_REG_22)
U482_22= NAND(LOAD_REG_22, U480_22)
U483_22= NOT(U431_22)
U484_22= NAND(U483_22, S1_REG_0__22)
U485_22= NAND(S1_REG_1__22, S1_REG_0__22, S1_REG_2__22)
U486_22= NAND(SEND_DATA_REG_22, U484_22)
U487_22= NAND(TRE_REG_22, SEND_REG_22, DSR_22)
U488_22= NAND(SEND_EN_REG_22, U440_22)
U489_22= NAND(S1_REG_2__22, S1_REG_0__22, U428_22, U449_22)
U490_22= OR(S1_REG_2__22, S1_REG_1__22, S1_REG_0__22)
U491_22= NAND(MUX_EN_REG_22, U489_22)
U492_22= NOT(U434_22)
U493_22= NOT(U443_22)
U494_22= NAND(LOAD_DATO_REG_22, U443_22)
U495_22= NAND(ITFC_STATE_REG_1__22, U425_22)
U496_22= NAND(SEND_REG_22, U495_22)
U497_22= NAND(ITFC_STATE_REG_0__22, U435_22)
U498_22= NOT(U439_22)
U499_22= NAND(MPX_REG_22, U439_22)
U500_22= OR(ITFC_STATE_REG_0__22, ITFC_STATE_REG_1__22)
U501_22= NAND(ITFC_STATE_REG_1__22, ITFC_STATE_REG_0__22, TX_END_REG_22)
U502_22= NAND(CONFIRM_REG_22, U500_22)
U503_22= NAND(U441_22, U437_22, S2_REG_1__22)
U504_22= NAND(SHOT_REG_22, U503_22)
U505_22= NAND(S2_REG_0__22, U436_22)
U506_22= NAND(U498_22, MPX_REG_22)
U507_22= NAND(RDY_REG_22, U506_22)
U508_22= NAND(DSR_22, TRE_REG_22)
U509_22= NAND(U379_22, CONTA_TMP_REG_2__22)
U510_22= NAND(CONTA_TMP_REG_3__22, U376_22)
U511_22= NAND(CANALE_REG_3__22, U443_22)
U512_22= NAND(U376_22, CONTA_TMP_REG_2__22)
U513_22= NAND(CANALE_REG_2__22, U443_22)
U514_22= NAND(U470_22, CONTA_TMP_REG_1__22)
U515_22= NAND(CANALE_REG_1__22, U443_22)
U516_22= NAND(CANALE_REG_0__22, U443_22)
U517_22= NAND(U379_22, CONTA_TMP_REG_2__22, U493_22)
U518_22= NAND(U493_22, U379_22)
U519_22= NAND(U518_22, CONTA_TMP_REG_2__22)
U520_22= NAND(U493_22, CONTA_TMP_REG_0__22)
U521_22= NAND(CONTA_TMP_REG_1__22, U520_22)
U522_22= NAND(CONTA_TMP_REG_0__22, U443_22)
U523_22= NAND(TX_END_REG_22, ITFC_STATE_REG_1__22)
U524_22= NAND(TX_END_REG_22, ITFC_STATE_REG_0__22)
U525_22= NAND(ITFC_STATE_REG_1__22, U524_22)
U526_22= NAND(SHOT_REG_22, U425_22)
U527_22= NOT(U465_22)
U528_22= NAND(U595_22, U594_22, U474_22)
U529_22= NAND(NEXT_BIT_REG_1__22, U423_22)
U530_22= OR(NEXT_BIT_REG_1__22, NEXT_BIT_REG_2__22)
U531_22= NAND(U530_22, U422_22)
U532_22= NAND(U447_22, U531_22)
U533_22= NAND(ADD_291_U21_22, U375_22)
U534_22= NAND(TX_CONTA_REG_9__22, U419_22)
U535_22= NAND(ADD_291_U22_22, U375_22)
U536_22= NAND(TX_CONTA_REG_8__22, U419_22)
U537_22= NAND(ADD_291_U23_22, U375_22)
U538_22= NAND(TX_CONTA_REG_7__22, U419_22)
U539_22= NAND(ADD_291_U24_22, U375_22)
U540_22= NAND(TX_CONTA_REG_6__22, U419_22)
U541_22= NAND(ADD_291_U25_22, U375_22)
U542_22= NAND(TX_CONTA_REG_5__22, U419_22)
U543_22= NAND(ADD_291_U26_22, U375_22)
U544_22= NAND(TX_CONTA_REG_4__22, U419_22)
U545_22= NAND(ADD_291_U27_22, U375_22)
U546_22= NAND(TX_CONTA_REG_3__22, U419_22)
U547_22= NAND(ADD_291_U28_22, U375_22)
U548_22= NAND(TX_CONTA_REG_2__22, U419_22)
U549_22= NAND(U378_22, OUT_REG_REG_6__22)
U550_22= NAND(U377_22, OUT_REG_REG_2__22)
U551_22= NAND(U473_22, U445_22)
U552_22= NAND(U471_22, OUT_REG_REG_4__22)
U553_22= NAND(NEXT_BIT_REG_3__22, OUT_REG_REG_0__22)
U554_22= NAND(U550_22, U549_22, U551_22, U553_22, U552_22)
U555_22= NAND(U378_22, OUT_REG_REG_7__22)
U556_22= NAND(U377_22, OUT_REG_REG_3__22)
U557_22= NAND(U471_22, OUT_REG_REG_5__22)
U558_22= NAND(NEXT_BIT_REG_3__22, OUT_REG_REG_1__22)
U559_22= NAND(U558_22, U557_22, U556_22, U555_22)
U560_22= NAND(CONFIRM_REG_22, U438_22)
U561_22= NAND(S1_REG_2__22, S1_REG_0__22)
U562_22= NAND(U431_22, U429_22)
U563_22= OR(EOC_22, S1_REG_1__22)
U564_22= NAND(U563_22, U562_22)
U565_22= NAND(U492_22, U429_22)
U566_22= NAND(SOC_REG_22, U434_22)
U567_22= NAND(ERROR_REG_22, U426_22)
U568_22= NAND(TRE_REG_22, LOAD_REG_22)
U569_22= NAND(U568_22, U567_22)
U570_22= NAND(SEND_REG_22, U508_22)
U571_22= NAND(U569_22, U432_22)
U572_22= NAND(ITFC_STATE_REG_1__22, U425_22)
U573_22= NAND(ITFC_STATE_REG_0__22, U523_22)
U574_22= NAND(OUT_REG_REG_7__22, U465_22)
U575_22= NAND(DATA_IN_7__22, U527_22)
U576_22= NAND(OUT_REG_REG_6__22, U465_22)
U577_22= NAND(DATA_IN_6__22, U527_22)
U578_22= NAND(OUT_REG_REG_5__22, U465_22)
U579_22= NAND(DATA_IN_5__22, U527_22)
U580_22= NAND(OUT_REG_REG_4__22, U465_22)
U581_22= NAND(DATA_IN_4__22, U527_22)
U582_22= NAND(OUT_REG_REG_3__22, U465_22)
U583_22= NAND(DATA_IN_3__22, U527_22)
U584_22= NAND(OUT_REG_REG_2__22, U465_22)
U585_22= NAND(DATA_IN_2__22, U527_22)
U586_22= NAND(OUT_REG_REG_1__22, U465_22)
U587_22= NAND(DATA_IN_1__22, U527_22)
U588_22= NAND(OUT_REG_REG_0__22, U465_22)
U589_22= NAND(DATA_IN_0__22, U527_22)
U590_22= NAND(NEXT_BIT_REG_3__22, U423_22)
U591_22= NAND(U377_22, U475_22)
U592_22= NAND(NEXT_BIT_REG_2__22, U423_22)
U593_22= NAND(U378_22, U475_22)
U594_22= NAND(NEXT_BIT_REG_0__22, U448_22)
U595_22= NAND(U424_22, U422_22)
U596_22= NAND(NEXT_BIT_REG_0__22, U421_22)
U597_22= NAND(U474_22, U532_22)
U598_22= NAND(NEXT_BIT_REG_0__22, U554_22)
U599_22= NAND(U559_22, U422_22)
U600_22= NAND(S2_REG_1__22, U560_22, U441_22)
U601_22= NAND(S2_REG_0__22, U436_22)
U602_22= NAND(S1_REG_2__22, U427_22)
U603_22= NAND(S1_REG_0__22, U564_22)
U604_22= NAND(EOC_22, S1_REG_2__22, U428_22)
U605_22= NAND(U429_22, U430_22, S1_REG_1__22)
GT_255_U7_22= AND(TX_CONTA_REG_3__22, GT_255_U9_22)
ADD_291_U5_22= NOT(TX_CONTA_REG_0__22)
ADD_291_U6_22= NOT(TX_CONTA_REG_1__22)
ADD_291_U7_22= NAND(TX_CONTA_REG_1__22, TX_CONTA_REG_0__22)
ADD_291_U8_22= NOT(TX_CONTA_REG_2__22)
ADD_291_U9_22= NAND(TX_CONTA_REG_2__22, ADD_291_U32_22)
ADD_291_U10_22= NOT(TX_CONTA_REG_3__22)
ADD_291_U11_22= NAND(TX_CONTA_REG_3__22, ADD_291_U33_22)
ADD_291_U12_22= NOT(TX_CONTA_REG_4__22)
ADD_291_U13_22= NAND(TX_CONTA_REG_4__22, ADD_291_U34_22)
ADD_291_U14_22= NOT(TX_CONTA_REG_5__22)
ADD_291_U15_22= NAND(TX_CONTA_REG_5__22, ADD_291_U35_22)
ADD_291_U16_22= NOT(TX_CONTA_REG_6__22)
ADD_291_U17_22= NAND(TX_CONTA_REG_6__22, ADD_291_U36_22)
ADD_291_U18_22= NOT(TX_CONTA_REG_7__22)
ADD_291_U19_22= NAND(TX_CONTA_REG_7__22, ADD_291_U37_22)
ADD_291_U20_22= NOT(TX_CONTA_REG_8__22)
ADD_291_U21_22= NAND(ADD_291_U41_22, ADD_291_U40_22)
ADD_291_U22_22= NAND(ADD_291_U43_22, ADD_291_U42_22)
ADD_291_U23_22= NAND(ADD_291_U45_22, ADD_291_U44_22)
ADD_291_U24_22= NAND(ADD_291_U47_22, ADD_291_U46_22)
ADD_291_U25_22= NAND(ADD_291_U49_22, ADD_291_U48_22)
ADD_291_U26_22= NAND(ADD_291_U51_22, ADD_291_U50_22)
ADD_291_U27_22= NAND(ADD_291_U53_22, ADD_291_U52_22)
ADD_291_U28_22= NAND(ADD_291_U55_22, ADD_291_U54_22)
ADD_291_U29_22= NAND(ADD_291_U57_22, ADD_291_U56_22)
ADD_291_U30_22= NOT(TX_CONTA_REG_9__22)
ADD_291_U31_22= NAND(TX_CONTA_REG_8__22, ADD_291_U38_22)
ADD_291_U32_22= NOT(ADD_291_U7_22)
ADD_291_U33_22= NOT(ADD_291_U9_22)
ADD_291_U34_22= NOT(ADD_291_U11_22)
ADD_291_U35_22= NOT(ADD_291_U13_22)
ADD_291_U36_22= NOT(ADD_291_U15_22)
ADD_291_U37_22= NOT(ADD_291_U17_22)
ADD_291_U38_22= NOT(ADD_291_U19_22)
ADD_291_U39_22= NOT(ADD_291_U31_22)
ADD_291_U40_22= NAND(TX_CONTA_REG_9__22, ADD_291_U31_22)
ADD_291_U41_22= NAND(ADD_291_U39_22, ADD_291_U30_22)
ADD_291_U42_22= NAND(TX_CONTA_REG_8__22, ADD_291_U19_22)
ADD_291_U43_22= NAND(ADD_291_U38_22, ADD_291_U20_22)
ADD_291_U44_22= NAND(TX_CONTA_REG_7__22, ADD_291_U17_22)
ADD_291_U45_22= NAND(ADD_291_U37_22, ADD_291_U18_22)
ADD_291_U46_22= NAND(TX_CONTA_REG_6__22, ADD_291_U15_22)
ADD_291_U47_22= NAND(ADD_291_U36_22, ADD_291_U16_22)
ADD_291_U48_22= NAND(TX_CONTA_REG_5__22, ADD_291_U13_22)
ADD_291_U49_22= NAND(ADD_291_U35_22, ADD_291_U14_22)
ADD_291_U50_22= NAND(TX_CONTA_REG_4__22, ADD_291_U11_22)
ADD_291_U51_22= NAND(ADD_291_U34_22, ADD_291_U12_22)
ADD_291_U52_22= NAND(TX_CONTA_REG_3__22, ADD_291_U9_22)
ADD_291_U53_22= NAND(ADD_291_U33_22, ADD_291_U10_22)
ADD_291_U54_22= NAND(TX_CONTA_REG_2__22, ADD_291_U7_22)
ADD_291_U55_22= NAND(ADD_291_U32_22, ADD_291_U8_22)
ADD_291_U56_22= NAND(TX_CONTA_REG_1__22, ADD_291_U5_22)
ADD_291_U57_22= NAND(TX_CONTA_REG_0__22, ADD_291_U6_22)
GT_255_U6_22= OR(TX_CONTA_REG_7__22, TX_CONTA_REG_9__22, TX_CONTA_REG_8__22, GT_255_U8_22)

CANALE_REG_3__24 = BUF(U416_23)
CANALE_REG_2__24 = BUF(U415_23)
CANALE_REG_1__24 = BUF(U414_23)
CANALE_REG_0__24 = BUF(U413_23)
CONTA_TMP_REG_3__24 = BUF(U417_23)
CONTA_TMP_REG_2__24 = BUF(U412_23)
CONTA_TMP_REG_1__24 = BUF(U411_23)
CONTA_TMP_REG_0__24 = BUF(U410_23)
ITFC_STATE_REG_1__24 = BUF(U452_23)
ITFC_STATE_REG_0__24 = BUF(U409_23)
OUT_REG_REG_7__24 = BUF(U453_23)
OUT_REG_REG_6__24 = BUF(U454_23)
OUT_REG_REG_5__24 = BUF(U455_23)
OUT_REG_REG_4__24 = BUF(U456_23)
OUT_REG_REG_3__24 = BUF(U457_23)
OUT_REG_REG_2__24 = BUF(U458_23)
OUT_REG_REG_1__24 = BUF(U459_23)
OUT_REG_REG_0__24 = BUF(U460_23)
NEXT_BIT_REG_3__24 = BUF(U461_23)
NEXT_BIT_REG_2__24 = BUF(U408_23)
NEXT_BIT_REG_1__24 = BUF(U407_23)
NEXT_BIT_REG_0__24 = BUF(U462_23)
TX_CONTA_REG_9__24 = BUF(U406_23)
TX_CONTA_REG_8__24 = BUF(U405_23)
TX_CONTA_REG_7__24 = BUF(U404_23)
TX_CONTA_REG_6__24 = BUF(U403_23)
TX_CONTA_REG_5__24 = BUF(U402_23)
TX_CONTA_REG_4__24 = BUF(U401_23)
TX_CONTA_REG_3__24 = BUF(U400_23)
TX_CONTA_REG_2__24 = BUF(U399_23)
TX_CONTA_REG_1__24 = BUF(U398_23)
TX_CONTA_REG_0__24 = BUF(U397_23)
LOAD_REG_24 = BUF(U396_23)
SEND_DATA_REG_24 = BUF(U395_23)
SEND_EN_REG_24 = BUF(U394_23)
MUX_EN_REG_24 = BUF(U393_23)
TRE_REG_24 = BUF(U392_23)
LOAD_DATO_REG_24 = BUF(U391_23)
SOC_REG_24 = BUF(U450_23)
SEND_REG_24 = BUF(U390_23)
MPX_REG_24 = BUF(U389_23)
CONFIRM_REG_24 = BUF(U388_23)
SHOT_REG_24 = BUF(U387_23)
ADD_MPX2_REG_24 = BUF(U386_23)
RDY_REG_24 = BUF(U385_23)
ERROR_REG_24 = BUF(U451_23)
S1_REG_2__24 = BUF(U383_23)
S1_REG_1__24 = BUF(U464_23)
S1_REG_0__24 = BUF(U384_23)
S2_REG_1__24 = BUF(U463_23)
S2_REG_0__24 = BUF(U382_23)
TX_END_REG_24 = BUF(U381_23)
DATA_OUT_REG_24 = BUF(U380_23)





GT_255_U10_23= OR(TX_CONTA_REG_4__23, GT_255_U7_23)
GT_255_U9_23= OR(TX_CONTA_REG_2__23, TX_CONTA_REG_0__23, TX_CONTA_REG_1__23)
GT_255_U8_23= AND(TX_CONTA_REG_5__23, TX_CONTA_REG_6__23, GT_255_U10_23)
U375_23= AND(SEND_EN_REG_23, U420_23)
U376_23= AND(U493_23, U509_23)
U377_23= AND(NEXT_BIT_REG_2__23, NEXT_BIT_REG_1__23)
U378_23= AND(NEXT_BIT_REG_1__23, U446_23)
U379_23= AND(CONTA_TMP_REG_1__23, CONTA_TMP_REG_0__23)
U380_23= NAND(U599_23, U598_23, U474_23)
U381_23= AND(U473_23, U445_23, U475_23)
U382_23= NAND(U439_23, U472_23)
U383_23= NAND(U434_23, U561_23)
U384_23= NAND(U605_23, U604_23, S1_REG_0__23)
U385_23= NAND(U472_23, U507_23)
U386_23= OR(U467_23, ADD_MPX2_REG_23)
U387_23= NAND(U505_23, U504_23)
U388_23= NAND(U502_23, U501_23)
U389_23= NAND(U466_23, U499_23)
U390_23= NAND(U497_23, U496_23)
U391_23= NAND(U489_23, U494_23)
U392_23= OR(TRE_REG_23, TX_END_REG_23, LOAD_REG_23)
U393_23= NAND(U491_23, U490_23)
U394_23= NAND(U488_23, U487_23)
U395_23= NAND(U486_23, U485_23)
U396_23= NAND(U482_23, U481_23)
U397_23= NAND(U479_23, U478_23)
U398_23= NAND(U477_23, U476_23)
U399_23= NAND(U548_23, U547_23)
U400_23= NAND(U546_23, U545_23)
U401_23= NAND(U544_23, U543_23)
U402_23= NAND(U542_23, U541_23)
U403_23= NAND(U540_23, U539_23)
U404_23= NAND(U538_23, U537_23)
U405_23= NAND(U536_23, U535_23)
U406_23= NAND(U534_23, U533_23)
U407_23= NAND(U529_23, U528_23)
U408_23= NAND(U593_23, U592_23, U448_23)
U409_23= NAND(U526_23, U525_23)
U410_23= NAND(U444_23, U522_23)
U411_23= NAND(U468_23, U521_23)
U412_23= NAND(U469_23, U519_23)
U413_23= NAND(U444_23, U516_23)
U414_23= NAND(U515_23, U468_23, U514_23)
U415_23= NAND(U512_23, U469_23, U513_23)
U416_23= NAND(U511_23, U510_23)
U417_23= AND(CONTA_TMP_REG_3__23, U517_23)
U418_23= NOT(CONTA_TMP_REG_0__23)
U419_23= NOT(SEND_EN_REG_23)
U420_23= NOT(GT_255_U6_23)
U421_23= NAND(GT_255_U6_23, SEND_EN_REG_23)
U422_23= NOT(NEXT_BIT_REG_0__23)
U423_23= NAND(NEXT_BIT_REG_0__23, U474_23)
U424_23= OR(NEXT_BIT_REG_3__23, NEXT_BIT_REG_2__23)
U425_23= NOT(ITFC_STATE_REG_0__23)
U426_23= NOT(LOAD_REG_23)
U427_23= NOT(S1_REG_0__23)
U428_23= NOT(S1_REG_1__23)
U429_23= NOT(S1_REG_2__23)
U430_23= NOT(RDY_REG_23)
U431_23= NAND(RDY_REG_23, S1_REG_1__23)
U432_23= NOT(SEND_REG_23)
U433_23= NOT(TRE_REG_23)
U434_23= NAND(S1_REG_1__23, U427_23)
U435_23= NOT(ITFC_STATE_REG_1__23)
U436_23= NOT(S2_REG_1__23)
U437_23= NOT(CONFIRM_REG_23)
U438_23= NOT(MPX_REG_23)
U439_23= NAND(S2_REG_1__23, U441_23, CONFIRM_REG_23)
U440_23= NOT(TX_END_REG_23)
U441_23= NOT(S2_REG_0__23)
U442_23= NOT(CONTA_TMP_REG_1__23)
U443_23= NAND(U492_23, S1_REG_2__23)
U444_23= NAND(U376_23, U418_23)
U445_23= NOT(NEXT_BIT_REG_1__23)
U446_23= NOT(NEXT_BIT_REG_2__23)
U447_23= NOT(NEXT_BIT_REG_3__23)
U448_23= NAND(NEXT_BIT_REG_2__23, U445_23)
U449_23= NOT(EOC_23)
U450_23= NAND(U566_23, U565_23)
U451_23= NAND(U571_23, U570_23)
U452_23= NAND(U573_23, U572_23)
U453_23= NAND(U575_23, U574_23)
U454_23= NAND(U577_23, U576_23)
U455_23= NAND(U579_23, U578_23)
U456_23= NAND(U581_23, U580_23)
U457_23= NAND(U583_23, U582_23)
U458_23= NAND(U585_23, U584_23)
U459_23= NAND(U587_23, U586_23)
U460_23= NAND(U589_23, U588_23)
U461_23= NAND(U591_23, U590_23)
U462_23= NAND(U597_23, U596_23)
U463_23= NAND(U601_23, U600_23)
U464_23= NAND(U603_23, U602_23)
U465_23= NAND(LOAD_REG_23, U433_23)
U466_23= NAND(U498_23, U438_23)
U467_23= NOT(U466_23)
U468_23= NAND(CONTA_TMP_REG_0__23, U442_23, U376_23)
U469_23= NAND(U376_23, U379_23)
U470_23= NOT(U444_23)
U471_23= NOT(U448_23)
U472_23= NAND(U441_23, U436_23, SEND_DATA_REG_23)
U473_23= NOT(U424_23)
U474_23= NOT(U421_23)
U475_23= NOT(U423_23)
U476_23= NAND(ADD_291_U29_23, U375_23)
U477_23= NAND(TX_CONTA_REG_1__23, U419_23)
U478_23= NAND(ADD_291_U5_23, U375_23)
U479_23= NAND(TX_CONTA_REG_0__23, U419_23)
U480_23= NAND(ITFC_STATE_REG_0__23, U435_23)
U481_23= NAND(U425_23, U435_23, SHOT_REG_23)
U482_23= NAND(LOAD_REG_23, U480_23)
U483_23= NOT(U431_23)
U484_23= NAND(U483_23, S1_REG_0__23)
U485_23= NAND(S1_REG_1__23, S1_REG_0__23, S1_REG_2__23)
U486_23= NAND(SEND_DATA_REG_23, U484_23)
U487_23= NAND(TRE_REG_23, SEND_REG_23, DSR_23)
U488_23= NAND(SEND_EN_REG_23, U440_23)
U489_23= NAND(S1_REG_2__23, S1_REG_0__23, U428_23, U449_23)
U490_23= OR(S1_REG_2__23, S1_REG_1__23, S1_REG_0__23)
U491_23= NAND(MUX_EN_REG_23, U489_23)
U492_23= NOT(U434_23)
U493_23= NOT(U443_23)
U494_23= NAND(LOAD_DATO_REG_23, U443_23)
U495_23= NAND(ITFC_STATE_REG_1__23, U425_23)
U496_23= NAND(SEND_REG_23, U495_23)
U497_23= NAND(ITFC_STATE_REG_0__23, U435_23)
U498_23= NOT(U439_23)
U499_23= NAND(MPX_REG_23, U439_23)
U500_23= OR(ITFC_STATE_REG_0__23, ITFC_STATE_REG_1__23)
U501_23= NAND(ITFC_STATE_REG_1__23, ITFC_STATE_REG_0__23, TX_END_REG_23)
U502_23= NAND(CONFIRM_REG_23, U500_23)
U503_23= NAND(U441_23, U437_23, S2_REG_1__23)
U504_23= NAND(SHOT_REG_23, U503_23)
U505_23= NAND(S2_REG_0__23, U436_23)
U506_23= NAND(U498_23, MPX_REG_23)
U507_23= NAND(RDY_REG_23, U506_23)
U508_23= NAND(DSR_23, TRE_REG_23)
U509_23= NAND(U379_23, CONTA_TMP_REG_2__23)
U510_23= NAND(CONTA_TMP_REG_3__23, U376_23)
U511_23= NAND(CANALE_REG_3__23, U443_23)
U512_23= NAND(U376_23, CONTA_TMP_REG_2__23)
U513_23= NAND(CANALE_REG_2__23, U443_23)
U514_23= NAND(U470_23, CONTA_TMP_REG_1__23)
U515_23= NAND(CANALE_REG_1__23, U443_23)
U516_23= NAND(CANALE_REG_0__23, U443_23)
U517_23= NAND(U379_23, CONTA_TMP_REG_2__23, U493_23)
U518_23= NAND(U493_23, U379_23)
U519_23= NAND(U518_23, CONTA_TMP_REG_2__23)
U520_23= NAND(U493_23, CONTA_TMP_REG_0__23)
U521_23= NAND(CONTA_TMP_REG_1__23, U520_23)
U522_23= NAND(CONTA_TMP_REG_0__23, U443_23)
U523_23= NAND(TX_END_REG_23, ITFC_STATE_REG_1__23)
U524_23= NAND(TX_END_REG_23, ITFC_STATE_REG_0__23)
U525_23= NAND(ITFC_STATE_REG_1__23, U524_23)
U526_23= NAND(SHOT_REG_23, U425_23)
U527_23= NOT(U465_23)
U528_23= NAND(U595_23, U594_23, U474_23)
U529_23= NAND(NEXT_BIT_REG_1__23, U423_23)
U530_23= OR(NEXT_BIT_REG_1__23, NEXT_BIT_REG_2__23)
U531_23= NAND(U530_23, U422_23)
U532_23= NAND(U447_23, U531_23)
U533_23= NAND(ADD_291_U21_23, U375_23)
U534_23= NAND(TX_CONTA_REG_9__23, U419_23)
U535_23= NAND(ADD_291_U22_23, U375_23)
U536_23= NAND(TX_CONTA_REG_8__23, U419_23)
U537_23= NAND(ADD_291_U23_23, U375_23)
U538_23= NAND(TX_CONTA_REG_7__23, U419_23)
U539_23= NAND(ADD_291_U24_23, U375_23)
U540_23= NAND(TX_CONTA_REG_6__23, U419_23)
U541_23= NAND(ADD_291_U25_23, U375_23)
U542_23= NAND(TX_CONTA_REG_5__23, U419_23)
U543_23= NAND(ADD_291_U26_23, U375_23)
U544_23= NAND(TX_CONTA_REG_4__23, U419_23)
U545_23= NAND(ADD_291_U27_23, U375_23)
U546_23= NAND(TX_CONTA_REG_3__23, U419_23)
U547_23= NAND(ADD_291_U28_23, U375_23)
U548_23= NAND(TX_CONTA_REG_2__23, U419_23)
U549_23= NAND(U378_23, OUT_REG_REG_6__23)
U550_23= NAND(U377_23, OUT_REG_REG_2__23)
U551_23= NAND(U473_23, U445_23)
U552_23= NAND(U471_23, OUT_REG_REG_4__23)
U553_23= NAND(NEXT_BIT_REG_3__23, OUT_REG_REG_0__23)
U554_23= NAND(U550_23, U549_23, U551_23, U553_23, U552_23)
U555_23= NAND(U378_23, OUT_REG_REG_7__23)
U556_23= NAND(U377_23, OUT_REG_REG_3__23)
U557_23= NAND(U471_23, OUT_REG_REG_5__23)
U558_23= NAND(NEXT_BIT_REG_3__23, OUT_REG_REG_1__23)
U559_23= NAND(U558_23, U557_23, U556_23, U555_23)
U560_23= NAND(CONFIRM_REG_23, U438_23)
U561_23= NAND(S1_REG_2__23, S1_REG_0__23)
U562_23= NAND(U431_23, U429_23)
U563_23= OR(EOC_23, S1_REG_1__23)
U564_23= NAND(U563_23, U562_23)
U565_23= NAND(U492_23, U429_23)
U566_23= NAND(SOC_REG_23, U434_23)
U567_23= NAND(ERROR_REG_23, U426_23)
U568_23= NAND(TRE_REG_23, LOAD_REG_23)
U569_23= NAND(U568_23, U567_23)
U570_23= NAND(SEND_REG_23, U508_23)
U571_23= NAND(U569_23, U432_23)
U572_23= NAND(ITFC_STATE_REG_1__23, U425_23)
U573_23= NAND(ITFC_STATE_REG_0__23, U523_23)
U574_23= NAND(OUT_REG_REG_7__23, U465_23)
U575_23= NAND(DATA_IN_7__23, U527_23)
U576_23= NAND(OUT_REG_REG_6__23, U465_23)
U577_23= NAND(DATA_IN_6__23, U527_23)
U578_23= NAND(OUT_REG_REG_5__23, U465_23)
U579_23= NAND(DATA_IN_5__23, U527_23)
U580_23= NAND(OUT_REG_REG_4__23, U465_23)
U581_23= NAND(DATA_IN_4__23, U527_23)
U582_23= NAND(OUT_REG_REG_3__23, U465_23)
U583_23= NAND(DATA_IN_3__23, U527_23)
U584_23= NAND(OUT_REG_REG_2__23, U465_23)
U585_23= NAND(DATA_IN_2__23, U527_23)
U586_23= NAND(OUT_REG_REG_1__23, U465_23)
U587_23= NAND(DATA_IN_1__23, U527_23)
U588_23= NAND(OUT_REG_REG_0__23, U465_23)
U589_23= NAND(DATA_IN_0__23, U527_23)
U590_23= NAND(NEXT_BIT_REG_3__23, U423_23)
U591_23= NAND(U377_23, U475_23)
U592_23= NAND(NEXT_BIT_REG_2__23, U423_23)
U593_23= NAND(U378_23, U475_23)
U594_23= NAND(NEXT_BIT_REG_0__23, U448_23)
U595_23= NAND(U424_23, U422_23)
U596_23= NAND(NEXT_BIT_REG_0__23, U421_23)
U597_23= NAND(U474_23, U532_23)
U598_23= NAND(NEXT_BIT_REG_0__23, U554_23)
U599_23= NAND(U559_23, U422_23)
U600_23= NAND(S2_REG_1__23, U560_23, U441_23)
U601_23= NAND(S2_REG_0__23, U436_23)
U602_23= NAND(S1_REG_2__23, U427_23)
U603_23= NAND(S1_REG_0__23, U564_23)
U604_23= NAND(EOC_23, S1_REG_2__23, U428_23)
U605_23= NAND(U429_23, U430_23, S1_REG_1__23)
GT_255_U7_23= AND(TX_CONTA_REG_3__23, GT_255_U9_23)
ADD_291_U5_23= NOT(TX_CONTA_REG_0__23)
ADD_291_U6_23= NOT(TX_CONTA_REG_1__23)
ADD_291_U7_23= NAND(TX_CONTA_REG_1__23, TX_CONTA_REG_0__23)
ADD_291_U8_23= NOT(TX_CONTA_REG_2__23)
ADD_291_U9_23= NAND(TX_CONTA_REG_2__23, ADD_291_U32_23)
ADD_291_U10_23= NOT(TX_CONTA_REG_3__23)
ADD_291_U11_23= NAND(TX_CONTA_REG_3__23, ADD_291_U33_23)
ADD_291_U12_23= NOT(TX_CONTA_REG_4__23)
ADD_291_U13_23= NAND(TX_CONTA_REG_4__23, ADD_291_U34_23)
ADD_291_U14_23= NOT(TX_CONTA_REG_5__23)
ADD_291_U15_23= NAND(TX_CONTA_REG_5__23, ADD_291_U35_23)
ADD_291_U16_23= NOT(TX_CONTA_REG_6__23)
ADD_291_U17_23= NAND(TX_CONTA_REG_6__23, ADD_291_U36_23)
ADD_291_U18_23= NOT(TX_CONTA_REG_7__23)
ADD_291_U19_23= NAND(TX_CONTA_REG_7__23, ADD_291_U37_23)
ADD_291_U20_23= NOT(TX_CONTA_REG_8__23)
ADD_291_U21_23= NAND(ADD_291_U41_23, ADD_291_U40_23)
ADD_291_U22_23= NAND(ADD_291_U43_23, ADD_291_U42_23)
ADD_291_U23_23= NAND(ADD_291_U45_23, ADD_291_U44_23)
ADD_291_U24_23= NAND(ADD_291_U47_23, ADD_291_U46_23)
ADD_291_U25_23= NAND(ADD_291_U49_23, ADD_291_U48_23)
ADD_291_U26_23= NAND(ADD_291_U51_23, ADD_291_U50_23)
ADD_291_U27_23= NAND(ADD_291_U53_23, ADD_291_U52_23)
ADD_291_U28_23= NAND(ADD_291_U55_23, ADD_291_U54_23)
ADD_291_U29_23= NAND(ADD_291_U57_23, ADD_291_U56_23)
ADD_291_U30_23= NOT(TX_CONTA_REG_9__23)
ADD_291_U31_23= NAND(TX_CONTA_REG_8__23, ADD_291_U38_23)
ADD_291_U32_23= NOT(ADD_291_U7_23)
ADD_291_U33_23= NOT(ADD_291_U9_23)
ADD_291_U34_23= NOT(ADD_291_U11_23)
ADD_291_U35_23= NOT(ADD_291_U13_23)
ADD_291_U36_23= NOT(ADD_291_U15_23)
ADD_291_U37_23= NOT(ADD_291_U17_23)
ADD_291_U38_23= NOT(ADD_291_U19_23)
ADD_291_U39_23= NOT(ADD_291_U31_23)
ADD_291_U40_23= NAND(TX_CONTA_REG_9__23, ADD_291_U31_23)
ADD_291_U41_23= NAND(ADD_291_U39_23, ADD_291_U30_23)
ADD_291_U42_23= NAND(TX_CONTA_REG_8__23, ADD_291_U19_23)
ADD_291_U43_23= NAND(ADD_291_U38_23, ADD_291_U20_23)
ADD_291_U44_23= NAND(TX_CONTA_REG_7__23, ADD_291_U17_23)
ADD_291_U45_23= NAND(ADD_291_U37_23, ADD_291_U18_23)
ADD_291_U46_23= NAND(TX_CONTA_REG_6__23, ADD_291_U15_23)
ADD_291_U47_23= NAND(ADD_291_U36_23, ADD_291_U16_23)
ADD_291_U48_23= NAND(TX_CONTA_REG_5__23, ADD_291_U13_23)
ADD_291_U49_23= NAND(ADD_291_U35_23, ADD_291_U14_23)
ADD_291_U50_23= NAND(TX_CONTA_REG_4__23, ADD_291_U11_23)
ADD_291_U51_23= NAND(ADD_291_U34_23, ADD_291_U12_23)
ADD_291_U52_23= NAND(TX_CONTA_REG_3__23, ADD_291_U9_23)
ADD_291_U53_23= NAND(ADD_291_U33_23, ADD_291_U10_23)
ADD_291_U54_23= NAND(TX_CONTA_REG_2__23, ADD_291_U7_23)
ADD_291_U55_23= NAND(ADD_291_U32_23, ADD_291_U8_23)
ADD_291_U56_23= NAND(TX_CONTA_REG_1__23, ADD_291_U5_23)
ADD_291_U57_23= NAND(TX_CONTA_REG_0__23, ADD_291_U6_23)
GT_255_U6_23= OR(TX_CONTA_REG_7__23, TX_CONTA_REG_9__23, TX_CONTA_REG_8__23, GT_255_U8_23)

CANALE_REG_3__25 = BUF(U416_24)
CANALE_REG_2__25 = BUF(U415_24)
CANALE_REG_1__25 = BUF(U414_24)
CANALE_REG_0__25 = BUF(U413_24)
CONTA_TMP_REG_3__25 = BUF(U417_24)
CONTA_TMP_REG_2__25 = BUF(U412_24)
CONTA_TMP_REG_1__25 = BUF(U411_24)
CONTA_TMP_REG_0__25 = BUF(U410_24)
ITFC_STATE_REG_1__25 = BUF(U452_24)
ITFC_STATE_REG_0__25 = BUF(U409_24)
OUT_REG_REG_7__25 = BUF(U453_24)
OUT_REG_REG_6__25 = BUF(U454_24)
OUT_REG_REG_5__25 = BUF(U455_24)
OUT_REG_REG_4__25 = BUF(U456_24)
OUT_REG_REG_3__25 = BUF(U457_24)
OUT_REG_REG_2__25 = BUF(U458_24)
OUT_REG_REG_1__25 = BUF(U459_24)
OUT_REG_REG_0__25 = BUF(U460_24)
NEXT_BIT_REG_3__25 = BUF(U461_24)
NEXT_BIT_REG_2__25 = BUF(U408_24)
NEXT_BIT_REG_1__25 = BUF(U407_24)
NEXT_BIT_REG_0__25 = BUF(U462_24)
TX_CONTA_REG_9__25 = BUF(U406_24)
TX_CONTA_REG_8__25 = BUF(U405_24)
TX_CONTA_REG_7__25 = BUF(U404_24)
TX_CONTA_REG_6__25 = BUF(U403_24)
TX_CONTA_REG_5__25 = BUF(U402_24)
TX_CONTA_REG_4__25 = BUF(U401_24)
TX_CONTA_REG_3__25 = BUF(U400_24)
TX_CONTA_REG_2__25 = BUF(U399_24)
TX_CONTA_REG_1__25 = BUF(U398_24)
TX_CONTA_REG_0__25 = BUF(U397_24)
LOAD_REG_25 = BUF(U396_24)
SEND_DATA_REG_25 = BUF(U395_24)
SEND_EN_REG_25 = BUF(U394_24)
MUX_EN_REG_25 = BUF(U393_24)
TRE_REG_25 = BUF(U392_24)
LOAD_DATO_REG_25 = BUF(U391_24)
SOC_REG_25 = BUF(U450_24)
SEND_REG_25 = BUF(U390_24)
MPX_REG_25 = BUF(U389_24)
CONFIRM_REG_25 = BUF(U388_24)
SHOT_REG_25 = BUF(U387_24)
ADD_MPX2_REG_25 = BUF(U386_24)
RDY_REG_25 = BUF(U385_24)
ERROR_REG_25 = BUF(U451_24)
S1_REG_2__25 = BUF(U383_24)
S1_REG_1__25 = BUF(U464_24)
S1_REG_0__25 = BUF(U384_24)
S2_REG_1__25 = BUF(U463_24)
S2_REG_0__25 = BUF(U382_24)
TX_END_REG_25 = BUF(U381_24)
DATA_OUT_REG_25 = BUF(U380_24)





GT_255_U10_24= OR(TX_CONTA_REG_4__24, GT_255_U7_24)
GT_255_U9_24= OR(TX_CONTA_REG_2__24, TX_CONTA_REG_0__24, TX_CONTA_REG_1__24)
GT_255_U8_24= AND(TX_CONTA_REG_5__24, TX_CONTA_REG_6__24, GT_255_U10_24)
U375_24= AND(SEND_EN_REG_24, U420_24)
U376_24= AND(U493_24, U509_24)
U377_24= AND(NEXT_BIT_REG_2__24, NEXT_BIT_REG_1__24)
U378_24= AND(NEXT_BIT_REG_1__24, U446_24)
U379_24= AND(CONTA_TMP_REG_1__24, CONTA_TMP_REG_0__24)
U380_24= NAND(U599_24, U598_24, U474_24)
U381_24= AND(U473_24, U445_24, U475_24)
U382_24= NAND(U439_24, U472_24)
U383_24= NAND(U434_24, U561_24)
U384_24= NAND(U605_24, U604_24, S1_REG_0__24)
U385_24= NAND(U472_24, U507_24)
U386_24= OR(U467_24, ADD_MPX2_REG_24)
U387_24= NAND(U505_24, U504_24)
U388_24= NAND(U502_24, U501_24)
U389_24= NAND(U466_24, U499_24)
U390_24= NAND(U497_24, U496_24)
U391_24= NAND(U489_24, U494_24)
U392_24= OR(TRE_REG_24, TX_END_REG_24, LOAD_REG_24)
U393_24= NAND(U491_24, U490_24)
U394_24= NAND(U488_24, U487_24)
U395_24= NAND(U486_24, U485_24)
U396_24= NAND(U482_24, U481_24)
U397_24= NAND(U479_24, U478_24)
U398_24= NAND(U477_24, U476_24)
U399_24= NAND(U548_24, U547_24)
U400_24= NAND(U546_24, U545_24)
U401_24= NAND(U544_24, U543_24)
U402_24= NAND(U542_24, U541_24)
U403_24= NAND(U540_24, U539_24)
U404_24= NAND(U538_24, U537_24)
U405_24= NAND(U536_24, U535_24)
U406_24= NAND(U534_24, U533_24)
U407_24= NAND(U529_24, U528_24)
U408_24= NAND(U593_24, U592_24, U448_24)
U409_24= NAND(U526_24, U525_24)
U410_24= NAND(U444_24, U522_24)
U411_24= NAND(U468_24, U521_24)
U412_24= NAND(U469_24, U519_24)
U413_24= NAND(U444_24, U516_24)
U414_24= NAND(U515_24, U468_24, U514_24)
U415_24= NAND(U512_24, U469_24, U513_24)
U416_24= NAND(U511_24, U510_24)
U417_24= AND(CONTA_TMP_REG_3__24, U517_24)
U418_24= NOT(CONTA_TMP_REG_0__24)
U419_24= NOT(SEND_EN_REG_24)
U420_24= NOT(GT_255_U6_24)
U421_24= NAND(GT_255_U6_24, SEND_EN_REG_24)
U422_24= NOT(NEXT_BIT_REG_0__24)
U423_24= NAND(NEXT_BIT_REG_0__24, U474_24)
U424_24= OR(NEXT_BIT_REG_3__24, NEXT_BIT_REG_2__24)
U425_24= NOT(ITFC_STATE_REG_0__24)
U426_24= NOT(LOAD_REG_24)
U427_24= NOT(S1_REG_0__24)
U428_24= NOT(S1_REG_1__24)
U429_24= NOT(S1_REG_2__24)
U430_24= NOT(RDY_REG_24)
U431_24= NAND(RDY_REG_24, S1_REG_1__24)
U432_24= NOT(SEND_REG_24)
U433_24= NOT(TRE_REG_24)
U434_24= NAND(S1_REG_1__24, U427_24)
U435_24= NOT(ITFC_STATE_REG_1__24)
U436_24= NOT(S2_REG_1__24)
U437_24= NOT(CONFIRM_REG_24)
U438_24= NOT(MPX_REG_24)
U439_24= NAND(S2_REG_1__24, U441_24, CONFIRM_REG_24)
U440_24= NOT(TX_END_REG_24)
U441_24= NOT(S2_REG_0__24)
U442_24= NOT(CONTA_TMP_REG_1__24)
U443_24= NAND(U492_24, S1_REG_2__24)
U444_24= NAND(U376_24, U418_24)
U445_24= NOT(NEXT_BIT_REG_1__24)
U446_24= NOT(NEXT_BIT_REG_2__24)
U447_24= NOT(NEXT_BIT_REG_3__24)
U448_24= NAND(NEXT_BIT_REG_2__24, U445_24)
U449_24= NOT(EOC_24)
U450_24= NAND(U566_24, U565_24)
U451_24= NAND(U571_24, U570_24)
U452_24= NAND(U573_24, U572_24)
U453_24= NAND(U575_24, U574_24)
U454_24= NAND(U577_24, U576_24)
U455_24= NAND(U579_24, U578_24)
U456_24= NAND(U581_24, U580_24)
U457_24= NAND(U583_24, U582_24)
U458_24= NAND(U585_24, U584_24)
U459_24= NAND(U587_24, U586_24)
U460_24= NAND(U589_24, U588_24)
U461_24= NAND(U591_24, U590_24)
U462_24= NAND(U597_24, U596_24)
U463_24= NAND(U601_24, U600_24)
U464_24= NAND(U603_24, U602_24)
U465_24= NAND(LOAD_REG_24, U433_24)
U466_24= NAND(U498_24, U438_24)
U467_24= NOT(U466_24)
U468_24= NAND(CONTA_TMP_REG_0__24, U442_24, U376_24)
U469_24= NAND(U376_24, U379_24)
U470_24= NOT(U444_24)
U471_24= NOT(U448_24)
U472_24= NAND(U441_24, U436_24, SEND_DATA_REG_24)
U473_24= NOT(U424_24)
U474_24= NOT(U421_24)
U475_24= NOT(U423_24)
U476_24= NAND(ADD_291_U29_24, U375_24)
U477_24= NAND(TX_CONTA_REG_1__24, U419_24)
U478_24= NAND(ADD_291_U5_24, U375_24)
U479_24= NAND(TX_CONTA_REG_0__24, U419_24)
U480_24= NAND(ITFC_STATE_REG_0__24, U435_24)
U481_24= NAND(U425_24, U435_24, SHOT_REG_24)
U482_24= NAND(LOAD_REG_24, U480_24)
U483_24= NOT(U431_24)
U484_24= NAND(U483_24, S1_REG_0__24)
U485_24= NAND(S1_REG_1__24, S1_REG_0__24, S1_REG_2__24)
U486_24= NAND(SEND_DATA_REG_24, U484_24)
U487_24= NAND(TRE_REG_24, SEND_REG_24, DSR_24)
U488_24= NAND(SEND_EN_REG_24, U440_24)
U489_24= NAND(S1_REG_2__24, S1_REG_0__24, U428_24, U449_24)
U490_24= OR(S1_REG_2__24, S1_REG_1__24, S1_REG_0__24)
U491_24= NAND(MUX_EN_REG_24, U489_24)
U492_24= NOT(U434_24)
U493_24= NOT(U443_24)
U494_24= NAND(LOAD_DATO_REG_24, U443_24)
U495_24= NAND(ITFC_STATE_REG_1__24, U425_24)
U496_24= NAND(SEND_REG_24, U495_24)
U497_24= NAND(ITFC_STATE_REG_0__24, U435_24)
U498_24= NOT(U439_24)
U499_24= NAND(MPX_REG_24, U439_24)
U500_24= OR(ITFC_STATE_REG_0__24, ITFC_STATE_REG_1__24)
U501_24= NAND(ITFC_STATE_REG_1__24, ITFC_STATE_REG_0__24, TX_END_REG_24)
U502_24= NAND(CONFIRM_REG_24, U500_24)
U503_24= NAND(U441_24, U437_24, S2_REG_1__24)
U504_24= NAND(SHOT_REG_24, U503_24)
U505_24= NAND(S2_REG_0__24, U436_24)
U506_24= NAND(U498_24, MPX_REG_24)
U507_24= NAND(RDY_REG_24, U506_24)
U508_24= NAND(DSR_24, TRE_REG_24)
U509_24= NAND(U379_24, CONTA_TMP_REG_2__24)
U510_24= NAND(CONTA_TMP_REG_3__24, U376_24)
U511_24= NAND(CANALE_REG_3__24, U443_24)
U512_24= NAND(U376_24, CONTA_TMP_REG_2__24)
U513_24= NAND(CANALE_REG_2__24, U443_24)
U514_24= NAND(U470_24, CONTA_TMP_REG_1__24)
U515_24= NAND(CANALE_REG_1__24, U443_24)
U516_24= NAND(CANALE_REG_0__24, U443_24)
U517_24= NAND(U379_24, CONTA_TMP_REG_2__24, U493_24)
U518_24= NAND(U493_24, U379_24)
U519_24= NAND(U518_24, CONTA_TMP_REG_2__24)
U520_24= NAND(U493_24, CONTA_TMP_REG_0__24)
U521_24= NAND(CONTA_TMP_REG_1__24, U520_24)
U522_24= NAND(CONTA_TMP_REG_0__24, U443_24)
U523_24= NAND(TX_END_REG_24, ITFC_STATE_REG_1__24)
U524_24= NAND(TX_END_REG_24, ITFC_STATE_REG_0__24)
U525_24= NAND(ITFC_STATE_REG_1__24, U524_24)
U526_24= NAND(SHOT_REG_24, U425_24)
U527_24= NOT(U465_24)
U528_24= NAND(U595_24, U594_24, U474_24)
U529_24= NAND(NEXT_BIT_REG_1__24, U423_24)
U530_24= OR(NEXT_BIT_REG_1__24, NEXT_BIT_REG_2__24)
U531_24= NAND(U530_24, U422_24)
U532_24= NAND(U447_24, U531_24)
U533_24= NAND(ADD_291_U21_24, U375_24)
U534_24= NAND(TX_CONTA_REG_9__24, U419_24)
U535_24= NAND(ADD_291_U22_24, U375_24)
U536_24= NAND(TX_CONTA_REG_8__24, U419_24)
U537_24= NAND(ADD_291_U23_24, U375_24)
U538_24= NAND(TX_CONTA_REG_7__24, U419_24)
U539_24= NAND(ADD_291_U24_24, U375_24)
U540_24= NAND(TX_CONTA_REG_6__24, U419_24)
U541_24= NAND(ADD_291_U25_24, U375_24)
U542_24= NAND(TX_CONTA_REG_5__24, U419_24)
U543_24= NAND(ADD_291_U26_24, U375_24)
U544_24= NAND(TX_CONTA_REG_4__24, U419_24)
U545_24= NAND(ADD_291_U27_24, U375_24)
U546_24= NAND(TX_CONTA_REG_3__24, U419_24)
U547_24= NAND(ADD_291_U28_24, U375_24)
U548_24= NAND(TX_CONTA_REG_2__24, U419_24)
U549_24= NAND(U378_24, OUT_REG_REG_6__24)
U550_24= NAND(U377_24, OUT_REG_REG_2__24)
U551_24= NAND(U473_24, U445_24)
U552_24= NAND(U471_24, OUT_REG_REG_4__24)
U553_24= NAND(NEXT_BIT_REG_3__24, OUT_REG_REG_0__24)
U554_24= NAND(U550_24, U549_24, U551_24, U553_24, U552_24)
U555_24= NAND(U378_24, OUT_REG_REG_7__24)
U556_24= NAND(U377_24, OUT_REG_REG_3__24)
U557_24= NAND(U471_24, OUT_REG_REG_5__24)
U558_24= NAND(NEXT_BIT_REG_3__24, OUT_REG_REG_1__24)
U559_24= NAND(U558_24, U557_24, U556_24, U555_24)
U560_24= NAND(CONFIRM_REG_24, U438_24)
U561_24= NAND(S1_REG_2__24, S1_REG_0__24)
U562_24= NAND(U431_24, U429_24)
U563_24= OR(EOC_24, S1_REG_1__24)
U564_24= NAND(U563_24, U562_24)
U565_24= NAND(U492_24, U429_24)
U566_24= NAND(SOC_REG_24, U434_24)
U567_24= NAND(ERROR_REG_24, U426_24)
U568_24= NAND(TRE_REG_24, LOAD_REG_24)
U569_24= NAND(U568_24, U567_24)
U570_24= NAND(SEND_REG_24, U508_24)
U571_24= NAND(U569_24, U432_24)
U572_24= NAND(ITFC_STATE_REG_1__24, U425_24)
U573_24= NAND(ITFC_STATE_REG_0__24, U523_24)
U574_24= NAND(OUT_REG_REG_7__24, U465_24)
U575_24= NAND(DATA_IN_7__24, U527_24)
U576_24= NAND(OUT_REG_REG_6__24, U465_24)
U577_24= NAND(DATA_IN_6__24, U527_24)
U578_24= NAND(OUT_REG_REG_5__24, U465_24)
U579_24= NAND(DATA_IN_5__24, U527_24)
U580_24= NAND(OUT_REG_REG_4__24, U465_24)
U581_24= NAND(DATA_IN_4__24, U527_24)
U582_24= NAND(OUT_REG_REG_3__24, U465_24)
U583_24= NAND(DATA_IN_3__24, U527_24)
U584_24= NAND(OUT_REG_REG_2__24, U465_24)
U585_24= NAND(DATA_IN_2__24, U527_24)
U586_24= NAND(OUT_REG_REG_1__24, U465_24)
U587_24= NAND(DATA_IN_1__24, U527_24)
U588_24= NAND(OUT_REG_REG_0__24, U465_24)
U589_24= NAND(DATA_IN_0__24, U527_24)
U590_24= NAND(NEXT_BIT_REG_3__24, U423_24)
U591_24= NAND(U377_24, U475_24)
U592_24= NAND(NEXT_BIT_REG_2__24, U423_24)
U593_24= NAND(U378_24, U475_24)
U594_24= NAND(NEXT_BIT_REG_0__24, U448_24)
U595_24= NAND(U424_24, U422_24)
U596_24= NAND(NEXT_BIT_REG_0__24, U421_24)
U597_24= NAND(U474_24, U532_24)
U598_24= NAND(NEXT_BIT_REG_0__24, U554_24)
U599_24= NAND(U559_24, U422_24)
U600_24= NAND(S2_REG_1__24, U560_24, U441_24)
U601_24= NAND(S2_REG_0__24, U436_24)
U602_24= NAND(S1_REG_2__24, U427_24)
U603_24= NAND(S1_REG_0__24, U564_24)
U604_24= NAND(EOC_24, S1_REG_2__24, U428_24)
U605_24= NAND(U429_24, U430_24, S1_REG_1__24)
GT_255_U7_24= AND(TX_CONTA_REG_3__24, GT_255_U9_24)
ADD_291_U5_24= NOT(TX_CONTA_REG_0__24)
ADD_291_U6_24= NOT(TX_CONTA_REG_1__24)
ADD_291_U7_24= NAND(TX_CONTA_REG_1__24, TX_CONTA_REG_0__24)
ADD_291_U8_24= NOT(TX_CONTA_REG_2__24)
ADD_291_U9_24= NAND(TX_CONTA_REG_2__24, ADD_291_U32_24)
ADD_291_U10_24= NOT(TX_CONTA_REG_3__24)
ADD_291_U11_24= NAND(TX_CONTA_REG_3__24, ADD_291_U33_24)
ADD_291_U12_24= NOT(TX_CONTA_REG_4__24)
ADD_291_U13_24= NAND(TX_CONTA_REG_4__24, ADD_291_U34_24)
ADD_291_U14_24= NOT(TX_CONTA_REG_5__24)
ADD_291_U15_24= NAND(TX_CONTA_REG_5__24, ADD_291_U35_24)
ADD_291_U16_24= NOT(TX_CONTA_REG_6__24)
ADD_291_U17_24= NAND(TX_CONTA_REG_6__24, ADD_291_U36_24)
ADD_291_U18_24= NOT(TX_CONTA_REG_7__24)
ADD_291_U19_24= NAND(TX_CONTA_REG_7__24, ADD_291_U37_24)
ADD_291_U20_24= NOT(TX_CONTA_REG_8__24)
ADD_291_U21_24= NAND(ADD_291_U41_24, ADD_291_U40_24)
ADD_291_U22_24= NAND(ADD_291_U43_24, ADD_291_U42_24)
ADD_291_U23_24= NAND(ADD_291_U45_24, ADD_291_U44_24)
ADD_291_U24_24= NAND(ADD_291_U47_24, ADD_291_U46_24)
ADD_291_U25_24= NAND(ADD_291_U49_24, ADD_291_U48_24)
ADD_291_U26_24= NAND(ADD_291_U51_24, ADD_291_U50_24)
ADD_291_U27_24= NAND(ADD_291_U53_24, ADD_291_U52_24)
ADD_291_U28_24= NAND(ADD_291_U55_24, ADD_291_U54_24)
ADD_291_U29_24= NAND(ADD_291_U57_24, ADD_291_U56_24)
ADD_291_U30_24= NOT(TX_CONTA_REG_9__24)
ADD_291_U31_24= NAND(TX_CONTA_REG_8__24, ADD_291_U38_24)
ADD_291_U32_24= NOT(ADD_291_U7_24)
ADD_291_U33_24= NOT(ADD_291_U9_24)
ADD_291_U34_24= NOT(ADD_291_U11_24)
ADD_291_U35_24= NOT(ADD_291_U13_24)
ADD_291_U36_24= NOT(ADD_291_U15_24)
ADD_291_U37_24= NOT(ADD_291_U17_24)
ADD_291_U38_24= NOT(ADD_291_U19_24)
ADD_291_U39_24= NOT(ADD_291_U31_24)
ADD_291_U40_24= NAND(TX_CONTA_REG_9__24, ADD_291_U31_24)
ADD_291_U41_24= NAND(ADD_291_U39_24, ADD_291_U30_24)
ADD_291_U42_24= NAND(TX_CONTA_REG_8__24, ADD_291_U19_24)
ADD_291_U43_24= NAND(ADD_291_U38_24, ADD_291_U20_24)
ADD_291_U44_24= NAND(TX_CONTA_REG_7__24, ADD_291_U17_24)
ADD_291_U45_24= NAND(ADD_291_U37_24, ADD_291_U18_24)
ADD_291_U46_24= NAND(TX_CONTA_REG_6__24, ADD_291_U15_24)
ADD_291_U47_24= NAND(ADD_291_U36_24, ADD_291_U16_24)
ADD_291_U48_24= NAND(TX_CONTA_REG_5__24, ADD_291_U13_24)
ADD_291_U49_24= NAND(ADD_291_U35_24, ADD_291_U14_24)
ADD_291_U50_24= NAND(TX_CONTA_REG_4__24, ADD_291_U11_24)
ADD_291_U51_24= NAND(ADD_291_U34_24, ADD_291_U12_24)
ADD_291_U52_24= NAND(TX_CONTA_REG_3__24, ADD_291_U9_24)
ADD_291_U53_24= NAND(ADD_291_U33_24, ADD_291_U10_24)
ADD_291_U54_24= NAND(TX_CONTA_REG_2__24, ADD_291_U7_24)
ADD_291_U55_24= NAND(ADD_291_U32_24, ADD_291_U8_24)
ADD_291_U56_24= NAND(TX_CONTA_REG_1__24, ADD_291_U5_24)
ADD_291_U57_24= NAND(TX_CONTA_REG_0__24, ADD_291_U6_24)
GT_255_U6_24= OR(TX_CONTA_REG_7__24, TX_CONTA_REG_9__24, TX_CONTA_REG_8__24, GT_255_U8_24)

CANALE_REG_3__26 = BUF(U416_25)
CANALE_REG_2__26 = BUF(U415_25)
CANALE_REG_1__26 = BUF(U414_25)
CANALE_REG_0__26 = BUF(U413_25)
CONTA_TMP_REG_3__26 = BUF(U417_25)
CONTA_TMP_REG_2__26 = BUF(U412_25)
CONTA_TMP_REG_1__26 = BUF(U411_25)
CONTA_TMP_REG_0__26 = BUF(U410_25)
ITFC_STATE_REG_1__26 = BUF(U452_25)
ITFC_STATE_REG_0__26 = BUF(U409_25)
OUT_REG_REG_7__26 = BUF(U453_25)
OUT_REG_REG_6__26 = BUF(U454_25)
OUT_REG_REG_5__26 = BUF(U455_25)
OUT_REG_REG_4__26 = BUF(U456_25)
OUT_REG_REG_3__26 = BUF(U457_25)
OUT_REG_REG_2__26 = BUF(U458_25)
OUT_REG_REG_1__26 = BUF(U459_25)
OUT_REG_REG_0__26 = BUF(U460_25)
NEXT_BIT_REG_3__26 = BUF(U461_25)
NEXT_BIT_REG_2__26 = BUF(U408_25)
NEXT_BIT_REG_1__26 = BUF(U407_25)
NEXT_BIT_REG_0__26 = BUF(U462_25)
TX_CONTA_REG_9__26 = BUF(U406_25)
TX_CONTA_REG_8__26 = BUF(U405_25)
TX_CONTA_REG_7__26 = BUF(U404_25)
TX_CONTA_REG_6__26 = BUF(U403_25)
TX_CONTA_REG_5__26 = BUF(U402_25)
TX_CONTA_REG_4__26 = BUF(U401_25)
TX_CONTA_REG_3__26 = BUF(U400_25)
TX_CONTA_REG_2__26 = BUF(U399_25)
TX_CONTA_REG_1__26 = BUF(U398_25)
TX_CONTA_REG_0__26 = BUF(U397_25)
LOAD_REG_26 = BUF(U396_25)
SEND_DATA_REG_26 = BUF(U395_25)
SEND_EN_REG_26 = BUF(U394_25)
MUX_EN_REG_26 = BUF(U393_25)
TRE_REG_26 = BUF(U392_25)
LOAD_DATO_REG_26 = BUF(U391_25)
SOC_REG_26 = BUF(U450_25)
SEND_REG_26 = BUF(U390_25)
MPX_REG_26 = BUF(U389_25)
CONFIRM_REG_26 = BUF(U388_25)
SHOT_REG_26 = BUF(U387_25)
ADD_MPX2_REG_26 = BUF(U386_25)
RDY_REG_26 = BUF(U385_25)
ERROR_REG_26 = BUF(U451_25)
S1_REG_2__26 = BUF(U383_25)
S1_REG_1__26 = BUF(U464_25)
S1_REG_0__26 = BUF(U384_25)
S2_REG_1__26 = BUF(U463_25)
S2_REG_0__26 = BUF(U382_25)
TX_END_REG_26 = BUF(U381_25)
DATA_OUT_REG_26 = BUF(U380_25)





GT_255_U10_25= OR(TX_CONTA_REG_4__25, GT_255_U7_25)
GT_255_U9_25= OR(TX_CONTA_REG_2__25, TX_CONTA_REG_0__25, TX_CONTA_REG_1__25)
GT_255_U8_25= AND(TX_CONTA_REG_5__25, TX_CONTA_REG_6__25, GT_255_U10_25)
U375_25= AND(SEND_EN_REG_25, U420_25)
U376_25= AND(U493_25, U509_25)
U377_25= AND(NEXT_BIT_REG_2__25, NEXT_BIT_REG_1__25)
U378_25= AND(NEXT_BIT_REG_1__25, U446_25)
U379_25= AND(CONTA_TMP_REG_1__25, CONTA_TMP_REG_0__25)
U380_25= NAND(U599_25, U598_25, U474_25)
U381_25= AND(U473_25, U445_25, U475_25)
U382_25= NAND(U439_25, U472_25)
U383_25= NAND(U434_25, U561_25)
U384_25= NAND(U605_25, U604_25, S1_REG_0__25)
U385_25= NAND(U472_25, U507_25)
U386_25= OR(U467_25, ADD_MPX2_REG_25)
U387_25= NAND(U505_25, U504_25)
U388_25= NAND(U502_25, U501_25)
U389_25= NAND(U466_25, U499_25)
U390_25= NAND(U497_25, U496_25)
U391_25= NAND(U489_25, U494_25)
U392_25= OR(TRE_REG_25, TX_END_REG_25, LOAD_REG_25)
U393_25= NAND(U491_25, U490_25)
U394_25= NAND(U488_25, U487_25)
U395_25= NAND(U486_25, U485_25)
U396_25= NAND(U482_25, U481_25)
U397_25= NAND(U479_25, U478_25)
U398_25= NAND(U477_25, U476_25)
U399_25= NAND(U548_25, U547_25)
U400_25= NAND(U546_25, U545_25)
U401_25= NAND(U544_25, U543_25)
U402_25= NAND(U542_25, U541_25)
U403_25= NAND(U540_25, U539_25)
U404_25= NAND(U538_25, U537_25)
U405_25= NAND(U536_25, U535_25)
U406_25= NAND(U534_25, U533_25)
U407_25= NAND(U529_25, U528_25)
U408_25= NAND(U593_25, U592_25, U448_25)
U409_25= NAND(U526_25, U525_25)
U410_25= NAND(U444_25, U522_25)
U411_25= NAND(U468_25, U521_25)
U412_25= NAND(U469_25, U519_25)
U413_25= NAND(U444_25, U516_25)
U414_25= NAND(U515_25, U468_25, U514_25)
U415_25= NAND(U512_25, U469_25, U513_25)
U416_25= NAND(U511_25, U510_25)
U417_25= AND(CONTA_TMP_REG_3__25, U517_25)
U418_25= NOT(CONTA_TMP_REG_0__25)
U419_25= NOT(SEND_EN_REG_25)
U420_25= NOT(GT_255_U6_25)
U421_25= NAND(GT_255_U6_25, SEND_EN_REG_25)
U422_25= NOT(NEXT_BIT_REG_0__25)
U423_25= NAND(NEXT_BIT_REG_0__25, U474_25)
U424_25= OR(NEXT_BIT_REG_3__25, NEXT_BIT_REG_2__25)
U425_25= NOT(ITFC_STATE_REG_0__25)
U426_25= NOT(LOAD_REG_25)
U427_25= NOT(S1_REG_0__25)
U428_25= NOT(S1_REG_1__25)
U429_25= NOT(S1_REG_2__25)
U430_25= NOT(RDY_REG_25)
U431_25= NAND(RDY_REG_25, S1_REG_1__25)
U432_25= NOT(SEND_REG_25)
U433_25= NOT(TRE_REG_25)
U434_25= NAND(S1_REG_1__25, U427_25)
U435_25= NOT(ITFC_STATE_REG_1__25)
U436_25= NOT(S2_REG_1__25)
U437_25= NOT(CONFIRM_REG_25)
U438_25= NOT(MPX_REG_25)
U439_25= NAND(S2_REG_1__25, U441_25, CONFIRM_REG_25)
U440_25= NOT(TX_END_REG_25)
U441_25= NOT(S2_REG_0__25)
U442_25= NOT(CONTA_TMP_REG_1__25)
U443_25= NAND(U492_25, S1_REG_2__25)
U444_25= NAND(U376_25, U418_25)
U445_25= NOT(NEXT_BIT_REG_1__25)
U446_25= NOT(NEXT_BIT_REG_2__25)
U447_25= NOT(NEXT_BIT_REG_3__25)
U448_25= NAND(NEXT_BIT_REG_2__25, U445_25)
U449_25= NOT(EOC_25)
U450_25= NAND(U566_25, U565_25)
U451_25= NAND(U571_25, U570_25)
U452_25= NAND(U573_25, U572_25)
U453_25= NAND(U575_25, U574_25)
U454_25= NAND(U577_25, U576_25)
U455_25= NAND(U579_25, U578_25)
U456_25= NAND(U581_25, U580_25)
U457_25= NAND(U583_25, U582_25)
U458_25= NAND(U585_25, U584_25)
U459_25= NAND(U587_25, U586_25)
U460_25= NAND(U589_25, U588_25)
U461_25= NAND(U591_25, U590_25)
U462_25= NAND(U597_25, U596_25)
U463_25= NAND(U601_25, U600_25)
U464_25= NAND(U603_25, U602_25)
U465_25= NAND(LOAD_REG_25, U433_25)
U466_25= NAND(U498_25, U438_25)
U467_25= NOT(U466_25)
U468_25= NAND(CONTA_TMP_REG_0__25, U442_25, U376_25)
U469_25= NAND(U376_25, U379_25)
U470_25= NOT(U444_25)
U471_25= NOT(U448_25)
U472_25= NAND(U441_25, U436_25, SEND_DATA_REG_25)
U473_25= NOT(U424_25)
U474_25= NOT(U421_25)
U475_25= NOT(U423_25)
U476_25= NAND(ADD_291_U29_25, U375_25)
U477_25= NAND(TX_CONTA_REG_1__25, U419_25)
U478_25= NAND(ADD_291_U5_25, U375_25)
U479_25= NAND(TX_CONTA_REG_0__25, U419_25)
U480_25= NAND(ITFC_STATE_REG_0__25, U435_25)
U481_25= NAND(U425_25, U435_25, SHOT_REG_25)
U482_25= NAND(LOAD_REG_25, U480_25)
U483_25= NOT(U431_25)
U484_25= NAND(U483_25, S1_REG_0__25)
U485_25= NAND(S1_REG_1__25, S1_REG_0__25, S1_REG_2__25)
U486_25= NAND(SEND_DATA_REG_25, U484_25)
U487_25= NAND(TRE_REG_25, SEND_REG_25, DSR_25)
U488_25= NAND(SEND_EN_REG_25, U440_25)
U489_25= NAND(S1_REG_2__25, S1_REG_0__25, U428_25, U449_25)
U490_25= OR(S1_REG_2__25, S1_REG_1__25, S1_REG_0__25)
U491_25= NAND(MUX_EN_REG_25, U489_25)
U492_25= NOT(U434_25)
U493_25= NOT(U443_25)
U494_25= NAND(LOAD_DATO_REG_25, U443_25)
U495_25= NAND(ITFC_STATE_REG_1__25, U425_25)
U496_25= NAND(SEND_REG_25, U495_25)
U497_25= NAND(ITFC_STATE_REG_0__25, U435_25)
U498_25= NOT(U439_25)
U499_25= NAND(MPX_REG_25, U439_25)
U500_25= OR(ITFC_STATE_REG_0__25, ITFC_STATE_REG_1__25)
U501_25= NAND(ITFC_STATE_REG_1__25, ITFC_STATE_REG_0__25, TX_END_REG_25)
U502_25= NAND(CONFIRM_REG_25, U500_25)
U503_25= NAND(U441_25, U437_25, S2_REG_1__25)
U504_25= NAND(SHOT_REG_25, U503_25)
U505_25= NAND(S2_REG_0__25, U436_25)
U506_25= NAND(U498_25, MPX_REG_25)
U507_25= NAND(RDY_REG_25, U506_25)
U508_25= NAND(DSR_25, TRE_REG_25)
U509_25= NAND(U379_25, CONTA_TMP_REG_2__25)
U510_25= NAND(CONTA_TMP_REG_3__25, U376_25)
U511_25= NAND(CANALE_REG_3__25, U443_25)
U512_25= NAND(U376_25, CONTA_TMP_REG_2__25)
U513_25= NAND(CANALE_REG_2__25, U443_25)
U514_25= NAND(U470_25, CONTA_TMP_REG_1__25)
U515_25= NAND(CANALE_REG_1__25, U443_25)
U516_25= NAND(CANALE_REG_0__25, U443_25)
U517_25= NAND(U379_25, CONTA_TMP_REG_2__25, U493_25)
U518_25= NAND(U493_25, U379_25)
U519_25= NAND(U518_25, CONTA_TMP_REG_2__25)
U520_25= NAND(U493_25, CONTA_TMP_REG_0__25)
U521_25= NAND(CONTA_TMP_REG_1__25, U520_25)
U522_25= NAND(CONTA_TMP_REG_0__25, U443_25)
U523_25= NAND(TX_END_REG_25, ITFC_STATE_REG_1__25)
U524_25= NAND(TX_END_REG_25, ITFC_STATE_REG_0__25)
U525_25= NAND(ITFC_STATE_REG_1__25, U524_25)
U526_25= NAND(SHOT_REG_25, U425_25)
U527_25= NOT(U465_25)
U528_25= NAND(U595_25, U594_25, U474_25)
U529_25= NAND(NEXT_BIT_REG_1__25, U423_25)
U530_25= OR(NEXT_BIT_REG_1__25, NEXT_BIT_REG_2__25)
U531_25= NAND(U530_25, U422_25)
U532_25= NAND(U447_25, U531_25)
U533_25= NAND(ADD_291_U21_25, U375_25)
U534_25= NAND(TX_CONTA_REG_9__25, U419_25)
U535_25= NAND(ADD_291_U22_25, U375_25)
U536_25= NAND(TX_CONTA_REG_8__25, U419_25)
U537_25= NAND(ADD_291_U23_25, U375_25)
U538_25= NAND(TX_CONTA_REG_7__25, U419_25)
U539_25= NAND(ADD_291_U24_25, U375_25)
U540_25= NAND(TX_CONTA_REG_6__25, U419_25)
U541_25= NAND(ADD_291_U25_25, U375_25)
U542_25= NAND(TX_CONTA_REG_5__25, U419_25)
U543_25= NAND(ADD_291_U26_25, U375_25)
U544_25= NAND(TX_CONTA_REG_4__25, U419_25)
U545_25= NAND(ADD_291_U27_25, U375_25)
U546_25= NAND(TX_CONTA_REG_3__25, U419_25)
U547_25= NAND(ADD_291_U28_25, U375_25)
U548_25= NAND(TX_CONTA_REG_2__25, U419_25)
U549_25= NAND(U378_25, OUT_REG_REG_6__25)
U550_25= NAND(U377_25, OUT_REG_REG_2__25)
U551_25= NAND(U473_25, U445_25)
U552_25= NAND(U471_25, OUT_REG_REG_4__25)
U553_25= NAND(NEXT_BIT_REG_3__25, OUT_REG_REG_0__25)
U554_25= NAND(U550_25, U549_25, U551_25, U553_25, U552_25)
U555_25= NAND(U378_25, OUT_REG_REG_7__25)
U556_25= NAND(U377_25, OUT_REG_REG_3__25)
U557_25= NAND(U471_25, OUT_REG_REG_5__25)
U558_25= NAND(NEXT_BIT_REG_3__25, OUT_REG_REG_1__25)
U559_25= NAND(U558_25, U557_25, U556_25, U555_25)
U560_25= NAND(CONFIRM_REG_25, U438_25)
U561_25= NAND(S1_REG_2__25, S1_REG_0__25)
U562_25= NAND(U431_25, U429_25)
U563_25= OR(EOC_25, S1_REG_1__25)
U564_25= NAND(U563_25, U562_25)
U565_25= NAND(U492_25, U429_25)
U566_25= NAND(SOC_REG_25, U434_25)
U567_25= NAND(ERROR_REG_25, U426_25)
U568_25= NAND(TRE_REG_25, LOAD_REG_25)
U569_25= NAND(U568_25, U567_25)
U570_25= NAND(SEND_REG_25, U508_25)
U571_25= NAND(U569_25, U432_25)
U572_25= NAND(ITFC_STATE_REG_1__25, U425_25)
U573_25= NAND(ITFC_STATE_REG_0__25, U523_25)
U574_25= NAND(OUT_REG_REG_7__25, U465_25)
U575_25= NAND(DATA_IN_7__25, U527_25)
U576_25= NAND(OUT_REG_REG_6__25, U465_25)
U577_25= NAND(DATA_IN_6__25, U527_25)
U578_25= NAND(OUT_REG_REG_5__25, U465_25)
U579_25= NAND(DATA_IN_5__25, U527_25)
U580_25= NAND(OUT_REG_REG_4__25, U465_25)
U581_25= NAND(DATA_IN_4__25, U527_25)
U582_25= NAND(OUT_REG_REG_3__25, U465_25)
U583_25= NAND(DATA_IN_3__25, U527_25)
U584_25= NAND(OUT_REG_REG_2__25, U465_25)
U585_25= NAND(DATA_IN_2__25, U527_25)
U586_25= NAND(OUT_REG_REG_1__25, U465_25)
U587_25= NAND(DATA_IN_1__25, U527_25)
U588_25= NAND(OUT_REG_REG_0__25, U465_25)
U589_25= NAND(DATA_IN_0__25, U527_25)
U590_25= NAND(NEXT_BIT_REG_3__25, U423_25)
U591_25= NAND(U377_25, U475_25)
U592_25= NAND(NEXT_BIT_REG_2__25, U423_25)
U593_25= NAND(U378_25, U475_25)
U594_25= NAND(NEXT_BIT_REG_0__25, U448_25)
U595_25= NAND(U424_25, U422_25)
U596_25= NAND(NEXT_BIT_REG_0__25, U421_25)
U597_25= NAND(U474_25, U532_25)
U598_25= NAND(NEXT_BIT_REG_0__25, U554_25)
U599_25= NAND(U559_25, U422_25)
U600_25= NAND(S2_REG_1__25, U560_25, U441_25)
U601_25= NAND(S2_REG_0__25, U436_25)
U602_25= NAND(S1_REG_2__25, U427_25)
U603_25= NAND(S1_REG_0__25, U564_25)
U604_25= NAND(EOC_25, S1_REG_2__25, U428_25)
U605_25= NAND(U429_25, U430_25, S1_REG_1__25)
GT_255_U7_25= AND(TX_CONTA_REG_3__25, GT_255_U9_25)
ADD_291_U5_25= NOT(TX_CONTA_REG_0__25)
ADD_291_U6_25= NOT(TX_CONTA_REG_1__25)
ADD_291_U7_25= NAND(TX_CONTA_REG_1__25, TX_CONTA_REG_0__25)
ADD_291_U8_25= NOT(TX_CONTA_REG_2__25)
ADD_291_U9_25= NAND(TX_CONTA_REG_2__25, ADD_291_U32_25)
ADD_291_U10_25= NOT(TX_CONTA_REG_3__25)
ADD_291_U11_25= NAND(TX_CONTA_REG_3__25, ADD_291_U33_25)
ADD_291_U12_25= NOT(TX_CONTA_REG_4__25)
ADD_291_U13_25= NAND(TX_CONTA_REG_4__25, ADD_291_U34_25)
ADD_291_U14_25= NOT(TX_CONTA_REG_5__25)
ADD_291_U15_25= NAND(TX_CONTA_REG_5__25, ADD_291_U35_25)
ADD_291_U16_25= NOT(TX_CONTA_REG_6__25)
ADD_291_U17_25= NAND(TX_CONTA_REG_6__25, ADD_291_U36_25)
ADD_291_U18_25= NOT(TX_CONTA_REG_7__25)
ADD_291_U19_25= NAND(TX_CONTA_REG_7__25, ADD_291_U37_25)
ADD_291_U20_25= NOT(TX_CONTA_REG_8__25)
ADD_291_U21_25= NAND(ADD_291_U41_25, ADD_291_U40_25)
ADD_291_U22_25= NAND(ADD_291_U43_25, ADD_291_U42_25)
ADD_291_U23_25= NAND(ADD_291_U45_25, ADD_291_U44_25)
ADD_291_U24_25= NAND(ADD_291_U47_25, ADD_291_U46_25)
ADD_291_U25_25= NAND(ADD_291_U49_25, ADD_291_U48_25)
ADD_291_U26_25= NAND(ADD_291_U51_25, ADD_291_U50_25)
ADD_291_U27_25= NAND(ADD_291_U53_25, ADD_291_U52_25)
ADD_291_U28_25= NAND(ADD_291_U55_25, ADD_291_U54_25)
ADD_291_U29_25= NAND(ADD_291_U57_25, ADD_291_U56_25)
ADD_291_U30_25= NOT(TX_CONTA_REG_9__25)
ADD_291_U31_25= NAND(TX_CONTA_REG_8__25, ADD_291_U38_25)
ADD_291_U32_25= NOT(ADD_291_U7_25)
ADD_291_U33_25= NOT(ADD_291_U9_25)
ADD_291_U34_25= NOT(ADD_291_U11_25)
ADD_291_U35_25= NOT(ADD_291_U13_25)
ADD_291_U36_25= NOT(ADD_291_U15_25)
ADD_291_U37_25= NOT(ADD_291_U17_25)
ADD_291_U38_25= NOT(ADD_291_U19_25)
ADD_291_U39_25= NOT(ADD_291_U31_25)
ADD_291_U40_25= NAND(TX_CONTA_REG_9__25, ADD_291_U31_25)
ADD_291_U41_25= NAND(ADD_291_U39_25, ADD_291_U30_25)
ADD_291_U42_25= NAND(TX_CONTA_REG_8__25, ADD_291_U19_25)
ADD_291_U43_25= NAND(ADD_291_U38_25, ADD_291_U20_25)
ADD_291_U44_25= NAND(TX_CONTA_REG_7__25, ADD_291_U17_25)
ADD_291_U45_25= NAND(ADD_291_U37_25, ADD_291_U18_25)
ADD_291_U46_25= NAND(TX_CONTA_REG_6__25, ADD_291_U15_25)
ADD_291_U47_25= NAND(ADD_291_U36_25, ADD_291_U16_25)
ADD_291_U48_25= NAND(TX_CONTA_REG_5__25, ADD_291_U13_25)
ADD_291_U49_25= NAND(ADD_291_U35_25, ADD_291_U14_25)
ADD_291_U50_25= NAND(TX_CONTA_REG_4__25, ADD_291_U11_25)
ADD_291_U51_25= NAND(ADD_291_U34_25, ADD_291_U12_25)
ADD_291_U52_25= NAND(TX_CONTA_REG_3__25, ADD_291_U9_25)
ADD_291_U53_25= NAND(ADD_291_U33_25, ADD_291_U10_25)
ADD_291_U54_25= NAND(TX_CONTA_REG_2__25, ADD_291_U7_25)
ADD_291_U55_25= NAND(ADD_291_U32_25, ADD_291_U8_25)
ADD_291_U56_25= NAND(TX_CONTA_REG_1__25, ADD_291_U5_25)
ADD_291_U57_25= NAND(TX_CONTA_REG_0__25, ADD_291_U6_25)
GT_255_U6_25= OR(TX_CONTA_REG_7__25, TX_CONTA_REG_9__25, TX_CONTA_REG_8__25, GT_255_U8_25)

CANALE_REG_3__27 = BUF(U416_26)
CANALE_REG_2__27 = BUF(U415_26)
CANALE_REG_1__27 = BUF(U414_26)
CANALE_REG_0__27 = BUF(U413_26)
CONTA_TMP_REG_3__27 = BUF(U417_26)
CONTA_TMP_REG_2__27 = BUF(U412_26)
CONTA_TMP_REG_1__27 = BUF(U411_26)
CONTA_TMP_REG_0__27 = BUF(U410_26)
ITFC_STATE_REG_1__27 = BUF(U452_26)
ITFC_STATE_REG_0__27 = BUF(U409_26)
OUT_REG_REG_7__27 = BUF(U453_26)
OUT_REG_REG_6__27 = BUF(U454_26)
OUT_REG_REG_5__27 = BUF(U455_26)
OUT_REG_REG_4__27 = BUF(U456_26)
OUT_REG_REG_3__27 = BUF(U457_26)
OUT_REG_REG_2__27 = BUF(U458_26)
OUT_REG_REG_1__27 = BUF(U459_26)
OUT_REG_REG_0__27 = BUF(U460_26)
NEXT_BIT_REG_3__27 = BUF(U461_26)
NEXT_BIT_REG_2__27 = BUF(U408_26)
NEXT_BIT_REG_1__27 = BUF(U407_26)
NEXT_BIT_REG_0__27 = BUF(U462_26)
TX_CONTA_REG_9__27 = BUF(U406_26)
TX_CONTA_REG_8__27 = BUF(U405_26)
TX_CONTA_REG_7__27 = BUF(U404_26)
TX_CONTA_REG_6__27 = BUF(U403_26)
TX_CONTA_REG_5__27 = BUF(U402_26)
TX_CONTA_REG_4__27 = BUF(U401_26)
TX_CONTA_REG_3__27 = BUF(U400_26)
TX_CONTA_REG_2__27 = BUF(U399_26)
TX_CONTA_REG_1__27 = BUF(U398_26)
TX_CONTA_REG_0__27 = BUF(U397_26)
LOAD_REG_27 = BUF(U396_26)
SEND_DATA_REG_27 = BUF(U395_26)
SEND_EN_REG_27 = BUF(U394_26)
MUX_EN_REG_27 = BUF(U393_26)
TRE_REG_27 = BUF(U392_26)
LOAD_DATO_REG_27 = BUF(U391_26)
SOC_REG_27 = BUF(U450_26)
SEND_REG_27 = BUF(U390_26)
MPX_REG_27 = BUF(U389_26)
CONFIRM_REG_27 = BUF(U388_26)
SHOT_REG_27 = BUF(U387_26)
ADD_MPX2_REG_27 = BUF(U386_26)
RDY_REG_27 = BUF(U385_26)
ERROR_REG_27 = BUF(U451_26)
S1_REG_2__27 = BUF(U383_26)
S1_REG_1__27 = BUF(U464_26)
S1_REG_0__27 = BUF(U384_26)
S2_REG_1__27 = BUF(U463_26)
S2_REG_0__27 = BUF(U382_26)
TX_END_REG_27 = BUF(U381_26)
DATA_OUT_REG_27 = BUF(U380_26)





GT_255_U10_26= OR(TX_CONTA_REG_4__26, GT_255_U7_26)
GT_255_U9_26= OR(TX_CONTA_REG_2__26, TX_CONTA_REG_0__26, TX_CONTA_REG_1__26)
GT_255_U8_26= AND(TX_CONTA_REG_5__26, TX_CONTA_REG_6__26, GT_255_U10_26)
U375_26= AND(SEND_EN_REG_26, U420_26)
U376_26= AND(U493_26, U509_26)
U377_26= AND(NEXT_BIT_REG_2__26, NEXT_BIT_REG_1__26)
U378_26= AND(NEXT_BIT_REG_1__26, U446_26)
U379_26= AND(CONTA_TMP_REG_1__26, CONTA_TMP_REG_0__26)
U380_26= NAND(U599_26, U598_26, U474_26)
U381_26= AND(U473_26, U445_26, U475_26)
U382_26= NAND(U439_26, U472_26)
U383_26= NAND(U434_26, U561_26)
U384_26= NAND(U605_26, U604_26, S1_REG_0__26)
U385_26= NAND(U472_26, U507_26)
U386_26= OR(U467_26, ADD_MPX2_REG_26)
U387_26= NAND(U505_26, U504_26)
U388_26= NAND(U502_26, U501_26)
U389_26= NAND(U466_26, U499_26)
U390_26= NAND(U497_26, U496_26)
U391_26= NAND(U489_26, U494_26)
U392_26= OR(TRE_REG_26, TX_END_REG_26, LOAD_REG_26)
U393_26= NAND(U491_26, U490_26)
U394_26= NAND(U488_26, U487_26)
U395_26= NAND(U486_26, U485_26)
U396_26= NAND(U482_26, U481_26)
U397_26= NAND(U479_26, U478_26)
U398_26= NAND(U477_26, U476_26)
U399_26= NAND(U548_26, U547_26)
U400_26= NAND(U546_26, U545_26)
U401_26= NAND(U544_26, U543_26)
U402_26= NAND(U542_26, U541_26)
U403_26= NAND(U540_26, U539_26)
U404_26= NAND(U538_26, U537_26)
U405_26= NAND(U536_26, U535_26)
U406_26= NAND(U534_26, U533_26)
U407_26= NAND(U529_26, U528_26)
U408_26= NAND(U593_26, U592_26, U448_26)
U409_26= NAND(U526_26, U525_26)
U410_26= NAND(U444_26, U522_26)
U411_26= NAND(U468_26, U521_26)
U412_26= NAND(U469_26, U519_26)
U413_26= NAND(U444_26, U516_26)
U414_26= NAND(U515_26, U468_26, U514_26)
U415_26= NAND(U512_26, U469_26, U513_26)
U416_26= NAND(U511_26, U510_26)
U417_26= AND(CONTA_TMP_REG_3__26, U517_26)
U418_26= NOT(CONTA_TMP_REG_0__26)
U419_26= NOT(SEND_EN_REG_26)
U420_26= NOT(GT_255_U6_26)
U421_26= NAND(GT_255_U6_26, SEND_EN_REG_26)
U422_26= NOT(NEXT_BIT_REG_0__26)
U423_26= NAND(NEXT_BIT_REG_0__26, U474_26)
U424_26= OR(NEXT_BIT_REG_3__26, NEXT_BIT_REG_2__26)
U425_26= NOT(ITFC_STATE_REG_0__26)
U426_26= NOT(LOAD_REG_26)
U427_26= NOT(S1_REG_0__26)
U428_26= NOT(S1_REG_1__26)
U429_26= NOT(S1_REG_2__26)
U430_26= NOT(RDY_REG_26)
U431_26= NAND(RDY_REG_26, S1_REG_1__26)
U432_26= NOT(SEND_REG_26)
U433_26= NOT(TRE_REG_26)
U434_26= NAND(S1_REG_1__26, U427_26)
U435_26= NOT(ITFC_STATE_REG_1__26)
U436_26= NOT(S2_REG_1__26)
U437_26= NOT(CONFIRM_REG_26)
U438_26= NOT(MPX_REG_26)
U439_26= NAND(S2_REG_1__26, U441_26, CONFIRM_REG_26)
U440_26= NOT(TX_END_REG_26)
U441_26= NOT(S2_REG_0__26)
U442_26= NOT(CONTA_TMP_REG_1__26)
U443_26= NAND(U492_26, S1_REG_2__26)
U444_26= NAND(U376_26, U418_26)
U445_26= NOT(NEXT_BIT_REG_1__26)
U446_26= NOT(NEXT_BIT_REG_2__26)
U447_26= NOT(NEXT_BIT_REG_3__26)
U448_26= NAND(NEXT_BIT_REG_2__26, U445_26)
U449_26= NOT(EOC_26)
U450_26= NAND(U566_26, U565_26)
U451_26= NAND(U571_26, U570_26)
U452_26= NAND(U573_26, U572_26)
U453_26= NAND(U575_26, U574_26)
U454_26= NAND(U577_26, U576_26)
U455_26= NAND(U579_26, U578_26)
U456_26= NAND(U581_26, U580_26)
U457_26= NAND(U583_26, U582_26)
U458_26= NAND(U585_26, U584_26)
U459_26= NAND(U587_26, U586_26)
U460_26= NAND(U589_26, U588_26)
U461_26= NAND(U591_26, U590_26)
U462_26= NAND(U597_26, U596_26)
U463_26= NAND(U601_26, U600_26)
U464_26= NAND(U603_26, U602_26)
U465_26= NAND(LOAD_REG_26, U433_26)
U466_26= NAND(U498_26, U438_26)
U467_26= NOT(U466_26)
U468_26= NAND(CONTA_TMP_REG_0__26, U442_26, U376_26)
U469_26= NAND(U376_26, U379_26)
U470_26= NOT(U444_26)
U471_26= NOT(U448_26)
U472_26= NAND(U441_26, U436_26, SEND_DATA_REG_26)
U473_26= NOT(U424_26)
U474_26= NOT(U421_26)
U475_26= NOT(U423_26)
U476_26= NAND(ADD_291_U29_26, U375_26)
U477_26= NAND(TX_CONTA_REG_1__26, U419_26)
U478_26= NAND(ADD_291_U5_26, U375_26)
U479_26= NAND(TX_CONTA_REG_0__26, U419_26)
U480_26= NAND(ITFC_STATE_REG_0__26, U435_26)
U481_26= NAND(U425_26, U435_26, SHOT_REG_26)
U482_26= NAND(LOAD_REG_26, U480_26)
U483_26= NOT(U431_26)
U484_26= NAND(U483_26, S1_REG_0__26)
U485_26= NAND(S1_REG_1__26, S1_REG_0__26, S1_REG_2__26)
U486_26= NAND(SEND_DATA_REG_26, U484_26)
U487_26= NAND(TRE_REG_26, SEND_REG_26, DSR_26)
U488_26= NAND(SEND_EN_REG_26, U440_26)
U489_26= NAND(S1_REG_2__26, S1_REG_0__26, U428_26, U449_26)
U490_26= OR(S1_REG_2__26, S1_REG_1__26, S1_REG_0__26)
U491_26= NAND(MUX_EN_REG_26, U489_26)
U492_26= NOT(U434_26)
U493_26= NOT(U443_26)
U494_26= NAND(LOAD_DATO_REG_26, U443_26)
U495_26= NAND(ITFC_STATE_REG_1__26, U425_26)
U496_26= NAND(SEND_REG_26, U495_26)
U497_26= NAND(ITFC_STATE_REG_0__26, U435_26)
U498_26= NOT(U439_26)
U499_26= NAND(MPX_REG_26, U439_26)
U500_26= OR(ITFC_STATE_REG_0__26, ITFC_STATE_REG_1__26)
U501_26= NAND(ITFC_STATE_REG_1__26, ITFC_STATE_REG_0__26, TX_END_REG_26)
U502_26= NAND(CONFIRM_REG_26, U500_26)
U503_26= NAND(U441_26, U437_26, S2_REG_1__26)
U504_26= NAND(SHOT_REG_26, U503_26)
U505_26= NAND(S2_REG_0__26, U436_26)
U506_26= NAND(U498_26, MPX_REG_26)
U507_26= NAND(RDY_REG_26, U506_26)
U508_26= NAND(DSR_26, TRE_REG_26)
U509_26= NAND(U379_26, CONTA_TMP_REG_2__26)
U510_26= NAND(CONTA_TMP_REG_3__26, U376_26)
U511_26= NAND(CANALE_REG_3__26, U443_26)
U512_26= NAND(U376_26, CONTA_TMP_REG_2__26)
U513_26= NAND(CANALE_REG_2__26, U443_26)
U514_26= NAND(U470_26, CONTA_TMP_REG_1__26)
U515_26= NAND(CANALE_REG_1__26, U443_26)
U516_26= NAND(CANALE_REG_0__26, U443_26)
U517_26= NAND(U379_26, CONTA_TMP_REG_2__26, U493_26)
U518_26= NAND(U493_26, U379_26)
U519_26= NAND(U518_26, CONTA_TMP_REG_2__26)
U520_26= NAND(U493_26, CONTA_TMP_REG_0__26)
U521_26= NAND(CONTA_TMP_REG_1__26, U520_26)
U522_26= NAND(CONTA_TMP_REG_0__26, U443_26)
U523_26= NAND(TX_END_REG_26, ITFC_STATE_REG_1__26)
U524_26= NAND(TX_END_REG_26, ITFC_STATE_REG_0__26)
U525_26= NAND(ITFC_STATE_REG_1__26, U524_26)
U526_26= NAND(SHOT_REG_26, U425_26)
U527_26= NOT(U465_26)
U528_26= NAND(U595_26, U594_26, U474_26)
U529_26= NAND(NEXT_BIT_REG_1__26, U423_26)
U530_26= OR(NEXT_BIT_REG_1__26, NEXT_BIT_REG_2__26)
U531_26= NAND(U530_26, U422_26)
U532_26= NAND(U447_26, U531_26)
U533_26= NAND(ADD_291_U21_26, U375_26)
U534_26= NAND(TX_CONTA_REG_9__26, U419_26)
U535_26= NAND(ADD_291_U22_26, U375_26)
U536_26= NAND(TX_CONTA_REG_8__26, U419_26)
U537_26= NAND(ADD_291_U23_26, U375_26)
U538_26= NAND(TX_CONTA_REG_7__26, U419_26)
U539_26= NAND(ADD_291_U24_26, U375_26)
U540_26= NAND(TX_CONTA_REG_6__26, U419_26)
U541_26= NAND(ADD_291_U25_26, U375_26)
U542_26= NAND(TX_CONTA_REG_5__26, U419_26)
U543_26= NAND(ADD_291_U26_26, U375_26)
U544_26= NAND(TX_CONTA_REG_4__26, U419_26)
U545_26= NAND(ADD_291_U27_26, U375_26)
U546_26= NAND(TX_CONTA_REG_3__26, U419_26)
U547_26= NAND(ADD_291_U28_26, U375_26)
U548_26= NAND(TX_CONTA_REG_2__26, U419_26)
U549_26= NAND(U378_26, OUT_REG_REG_6__26)
U550_26= NAND(U377_26, OUT_REG_REG_2__26)
U551_26= NAND(U473_26, U445_26)
U552_26= NAND(U471_26, OUT_REG_REG_4__26)
U553_26= NAND(NEXT_BIT_REG_3__26, OUT_REG_REG_0__26)
U554_26= NAND(U550_26, U549_26, U551_26, U553_26, U552_26)
U555_26= NAND(U378_26, OUT_REG_REG_7__26)
U556_26= NAND(U377_26, OUT_REG_REG_3__26)
U557_26= NAND(U471_26, OUT_REG_REG_5__26)
U558_26= NAND(NEXT_BIT_REG_3__26, OUT_REG_REG_1__26)
U559_26= NAND(U558_26, U557_26, U556_26, U555_26)
U560_26= NAND(CONFIRM_REG_26, U438_26)
U561_26= NAND(S1_REG_2__26, S1_REG_0__26)
U562_26= NAND(U431_26, U429_26)
U563_26= OR(EOC_26, S1_REG_1__26)
U564_26= NAND(U563_26, U562_26)
U565_26= NAND(U492_26, U429_26)
U566_26= NAND(SOC_REG_26, U434_26)
U567_26= NAND(ERROR_REG_26, U426_26)
U568_26= NAND(TRE_REG_26, LOAD_REG_26)
U569_26= NAND(U568_26, U567_26)
U570_26= NAND(SEND_REG_26, U508_26)
U571_26= NAND(U569_26, U432_26)
U572_26= NAND(ITFC_STATE_REG_1__26, U425_26)
U573_26= NAND(ITFC_STATE_REG_0__26, U523_26)
U574_26= NAND(OUT_REG_REG_7__26, U465_26)
U575_26= NAND(DATA_IN_7__26, U527_26)
U576_26= NAND(OUT_REG_REG_6__26, U465_26)
U577_26= NAND(DATA_IN_6__26, U527_26)
U578_26= NAND(OUT_REG_REG_5__26, U465_26)
U579_26= NAND(DATA_IN_5__26, U527_26)
U580_26= NAND(OUT_REG_REG_4__26, U465_26)
U581_26= NAND(DATA_IN_4__26, U527_26)
U582_26= NAND(OUT_REG_REG_3__26, U465_26)
U583_26= NAND(DATA_IN_3__26, U527_26)
U584_26= NAND(OUT_REG_REG_2__26, U465_26)
U585_26= NAND(DATA_IN_2__26, U527_26)
U586_26= NAND(OUT_REG_REG_1__26, U465_26)
U587_26= NAND(DATA_IN_1__26, U527_26)
U588_26= NAND(OUT_REG_REG_0__26, U465_26)
U589_26= NAND(DATA_IN_0__26, U527_26)
U590_26= NAND(NEXT_BIT_REG_3__26, U423_26)
U591_26= NAND(U377_26, U475_26)
U592_26= NAND(NEXT_BIT_REG_2__26, U423_26)
U593_26= NAND(U378_26, U475_26)
U594_26= NAND(NEXT_BIT_REG_0__26, U448_26)
U595_26= NAND(U424_26, U422_26)
U596_26= NAND(NEXT_BIT_REG_0__26, U421_26)
U597_26= NAND(U474_26, U532_26)
U598_26= NAND(NEXT_BIT_REG_0__26, U554_26)
U599_26= NAND(U559_26, U422_26)
U600_26= NAND(S2_REG_1__26, U560_26, U441_26)
U601_26= NAND(S2_REG_0__26, U436_26)
U602_26= NAND(S1_REG_2__26, U427_26)
U603_26= NAND(S1_REG_0__26, U564_26)
U604_26= NAND(EOC_26, S1_REG_2__26, U428_26)
U605_26= NAND(U429_26, U430_26, S1_REG_1__26)
GT_255_U7_26= AND(TX_CONTA_REG_3__26, GT_255_U9_26)
ADD_291_U5_26= NOT(TX_CONTA_REG_0__26)
ADD_291_U6_26= NOT(TX_CONTA_REG_1__26)
ADD_291_U7_26= NAND(TX_CONTA_REG_1__26, TX_CONTA_REG_0__26)
ADD_291_U8_26= NOT(TX_CONTA_REG_2__26)
ADD_291_U9_26= NAND(TX_CONTA_REG_2__26, ADD_291_U32_26)
ADD_291_U10_26= NOT(TX_CONTA_REG_3__26)
ADD_291_U11_26= NAND(TX_CONTA_REG_3__26, ADD_291_U33_26)
ADD_291_U12_26= NOT(TX_CONTA_REG_4__26)
ADD_291_U13_26= NAND(TX_CONTA_REG_4__26, ADD_291_U34_26)
ADD_291_U14_26= NOT(TX_CONTA_REG_5__26)
ADD_291_U15_26= NAND(TX_CONTA_REG_5__26, ADD_291_U35_26)
ADD_291_U16_26= NOT(TX_CONTA_REG_6__26)
ADD_291_U17_26= NAND(TX_CONTA_REG_6__26, ADD_291_U36_26)
ADD_291_U18_26= NOT(TX_CONTA_REG_7__26)
ADD_291_U19_26= NAND(TX_CONTA_REG_7__26, ADD_291_U37_26)
ADD_291_U20_26= NOT(TX_CONTA_REG_8__26)
ADD_291_U21_26= NAND(ADD_291_U41_26, ADD_291_U40_26)
ADD_291_U22_26= NAND(ADD_291_U43_26, ADD_291_U42_26)
ADD_291_U23_26= NAND(ADD_291_U45_26, ADD_291_U44_26)
ADD_291_U24_26= NAND(ADD_291_U47_26, ADD_291_U46_26)
ADD_291_U25_26= NAND(ADD_291_U49_26, ADD_291_U48_26)
ADD_291_U26_26= NAND(ADD_291_U51_26, ADD_291_U50_26)
ADD_291_U27_26= NAND(ADD_291_U53_26, ADD_291_U52_26)
ADD_291_U28_26= NAND(ADD_291_U55_26, ADD_291_U54_26)
ADD_291_U29_26= NAND(ADD_291_U57_26, ADD_291_U56_26)
ADD_291_U30_26= NOT(TX_CONTA_REG_9__26)
ADD_291_U31_26= NAND(TX_CONTA_REG_8__26, ADD_291_U38_26)
ADD_291_U32_26= NOT(ADD_291_U7_26)
ADD_291_U33_26= NOT(ADD_291_U9_26)
ADD_291_U34_26= NOT(ADD_291_U11_26)
ADD_291_U35_26= NOT(ADD_291_U13_26)
ADD_291_U36_26= NOT(ADD_291_U15_26)
ADD_291_U37_26= NOT(ADD_291_U17_26)
ADD_291_U38_26= NOT(ADD_291_U19_26)
ADD_291_U39_26= NOT(ADD_291_U31_26)
ADD_291_U40_26= NAND(TX_CONTA_REG_9__26, ADD_291_U31_26)
ADD_291_U41_26= NAND(ADD_291_U39_26, ADD_291_U30_26)
ADD_291_U42_26= NAND(TX_CONTA_REG_8__26, ADD_291_U19_26)
ADD_291_U43_26= NAND(ADD_291_U38_26, ADD_291_U20_26)
ADD_291_U44_26= NAND(TX_CONTA_REG_7__26, ADD_291_U17_26)
ADD_291_U45_26= NAND(ADD_291_U37_26, ADD_291_U18_26)
ADD_291_U46_26= NAND(TX_CONTA_REG_6__26, ADD_291_U15_26)
ADD_291_U47_26= NAND(ADD_291_U36_26, ADD_291_U16_26)
ADD_291_U48_26= NAND(TX_CONTA_REG_5__26, ADD_291_U13_26)
ADD_291_U49_26= NAND(ADD_291_U35_26, ADD_291_U14_26)
ADD_291_U50_26= NAND(TX_CONTA_REG_4__26, ADD_291_U11_26)
ADD_291_U51_26= NAND(ADD_291_U34_26, ADD_291_U12_26)
ADD_291_U52_26= NAND(TX_CONTA_REG_3__26, ADD_291_U9_26)
ADD_291_U53_26= NAND(ADD_291_U33_26, ADD_291_U10_26)
ADD_291_U54_26= NAND(TX_CONTA_REG_2__26, ADD_291_U7_26)
ADD_291_U55_26= NAND(ADD_291_U32_26, ADD_291_U8_26)
ADD_291_U56_26= NAND(TX_CONTA_REG_1__26, ADD_291_U5_26)
ADD_291_U57_26= NAND(TX_CONTA_REG_0__26, ADD_291_U6_26)
GT_255_U6_26= OR(TX_CONTA_REG_7__26, TX_CONTA_REG_9__26, TX_CONTA_REG_8__26, GT_255_U8_26)

CANALE_REG_3__28 = BUF(U416_27)
CANALE_REG_2__28 = BUF(U415_27)
CANALE_REG_1__28 = BUF(U414_27)
CANALE_REG_0__28 = BUF(U413_27)
CONTA_TMP_REG_3__28 = BUF(U417_27)
CONTA_TMP_REG_2__28 = BUF(U412_27)
CONTA_TMP_REG_1__28 = BUF(U411_27)
CONTA_TMP_REG_0__28 = BUF(U410_27)
ITFC_STATE_REG_1__28 = BUF(U452_27)
ITFC_STATE_REG_0__28 = BUF(U409_27)
OUT_REG_REG_7__28 = BUF(U453_27)
OUT_REG_REG_6__28 = BUF(U454_27)
OUT_REG_REG_5__28 = BUF(U455_27)
OUT_REG_REG_4__28 = BUF(U456_27)
OUT_REG_REG_3__28 = BUF(U457_27)
OUT_REG_REG_2__28 = BUF(U458_27)
OUT_REG_REG_1__28 = BUF(U459_27)
OUT_REG_REG_0__28 = BUF(U460_27)
NEXT_BIT_REG_3__28 = BUF(U461_27)
NEXT_BIT_REG_2__28 = BUF(U408_27)
NEXT_BIT_REG_1__28 = BUF(U407_27)
NEXT_BIT_REG_0__28 = BUF(U462_27)
TX_CONTA_REG_9__28 = BUF(U406_27)
TX_CONTA_REG_8__28 = BUF(U405_27)
TX_CONTA_REG_7__28 = BUF(U404_27)
TX_CONTA_REG_6__28 = BUF(U403_27)
TX_CONTA_REG_5__28 = BUF(U402_27)
TX_CONTA_REG_4__28 = BUF(U401_27)
TX_CONTA_REG_3__28 = BUF(U400_27)
TX_CONTA_REG_2__28 = BUF(U399_27)
TX_CONTA_REG_1__28 = BUF(U398_27)
TX_CONTA_REG_0__28 = BUF(U397_27)
LOAD_REG_28 = BUF(U396_27)
SEND_DATA_REG_28 = BUF(U395_27)
SEND_EN_REG_28 = BUF(U394_27)
MUX_EN_REG_28 = BUF(U393_27)
TRE_REG_28 = BUF(U392_27)
LOAD_DATO_REG_28 = BUF(U391_27)
SOC_REG_28 = BUF(U450_27)
SEND_REG_28 = BUF(U390_27)
MPX_REG_28 = BUF(U389_27)
CONFIRM_REG_28 = BUF(U388_27)
SHOT_REG_28 = BUF(U387_27)
ADD_MPX2_REG_28 = BUF(U386_27)
RDY_REG_28 = BUF(U385_27)
ERROR_REG_28 = BUF(U451_27)
S1_REG_2__28 = BUF(U383_27)
S1_REG_1__28 = BUF(U464_27)
S1_REG_0__28 = BUF(U384_27)
S2_REG_1__28 = BUF(U463_27)
S2_REG_0__28 = BUF(U382_27)
TX_END_REG_28 = BUF(U381_27)
DATA_OUT_REG_28 = BUF(U380_27)





GT_255_U10_27= OR(TX_CONTA_REG_4__27, GT_255_U7_27)
GT_255_U9_27= OR(TX_CONTA_REG_2__27, TX_CONTA_REG_0__27, TX_CONTA_REG_1__27)
GT_255_U8_27= AND(TX_CONTA_REG_5__27, TX_CONTA_REG_6__27, GT_255_U10_27)
U375_27= AND(SEND_EN_REG_27, U420_27)
U376_27= AND(U493_27, U509_27)
U377_27= AND(NEXT_BIT_REG_2__27, NEXT_BIT_REG_1__27)
U378_27= AND(NEXT_BIT_REG_1__27, U446_27)
U379_27= AND(CONTA_TMP_REG_1__27, CONTA_TMP_REG_0__27)
U380_27= NAND(U599_27, U598_27, U474_27)
U381_27= AND(U473_27, U445_27, U475_27)
U382_27= NAND(U439_27, U472_27)
U383_27= NAND(U434_27, U561_27)
U384_27= NAND(U605_27, U604_27, S1_REG_0__27)
U385_27= NAND(U472_27, U507_27)
U386_27= OR(U467_27, ADD_MPX2_REG_27)
U387_27= NAND(U505_27, U504_27)
U388_27= NAND(U502_27, U501_27)
U389_27= NAND(U466_27, U499_27)
U390_27= NAND(U497_27, U496_27)
U391_27= NAND(U489_27, U494_27)
U392_27= OR(TRE_REG_27, TX_END_REG_27, LOAD_REG_27)
U393_27= NAND(U491_27, U490_27)
U394_27= NAND(U488_27, U487_27)
U395_27= NAND(U486_27, U485_27)
U396_27= NAND(U482_27, U481_27)
U397_27= NAND(U479_27, U478_27)
U398_27= NAND(U477_27, U476_27)
U399_27= NAND(U548_27, U547_27)
U400_27= NAND(U546_27, U545_27)
U401_27= NAND(U544_27, U543_27)
U402_27= NAND(U542_27, U541_27)
U403_27= NAND(U540_27, U539_27)
U404_27= NAND(U538_27, U537_27)
U405_27= NAND(U536_27, U535_27)
U406_27= NAND(U534_27, U533_27)
U407_27= NAND(U529_27, U528_27)
U408_27= NAND(U593_27, U592_27, U448_27)
U409_27= NAND(U526_27, U525_27)
U410_27= NAND(U444_27, U522_27)
U411_27= NAND(U468_27, U521_27)
U412_27= NAND(U469_27, U519_27)
U413_27= NAND(U444_27, U516_27)
U414_27= NAND(U515_27, U468_27, U514_27)
U415_27= NAND(U512_27, U469_27, U513_27)
U416_27= NAND(U511_27, U510_27)
U417_27= AND(CONTA_TMP_REG_3__27, U517_27)
U418_27= NOT(CONTA_TMP_REG_0__27)
U419_27= NOT(SEND_EN_REG_27)
U420_27= NOT(GT_255_U6_27)
U421_27= NAND(GT_255_U6_27, SEND_EN_REG_27)
U422_27= NOT(NEXT_BIT_REG_0__27)
U423_27= NAND(NEXT_BIT_REG_0__27, U474_27)
U424_27= OR(NEXT_BIT_REG_3__27, NEXT_BIT_REG_2__27)
U425_27= NOT(ITFC_STATE_REG_0__27)
U426_27= NOT(LOAD_REG_27)
U427_27= NOT(S1_REG_0__27)
U428_27= NOT(S1_REG_1__27)
U429_27= NOT(S1_REG_2__27)
U430_27= NOT(RDY_REG_27)
U431_27= NAND(RDY_REG_27, S1_REG_1__27)
U432_27= NOT(SEND_REG_27)
U433_27= NOT(TRE_REG_27)
U434_27= NAND(S1_REG_1__27, U427_27)
U435_27= NOT(ITFC_STATE_REG_1__27)
U436_27= NOT(S2_REG_1__27)
U437_27= NOT(CONFIRM_REG_27)
U438_27= NOT(MPX_REG_27)
U439_27= NAND(S2_REG_1__27, U441_27, CONFIRM_REG_27)
U440_27= NOT(TX_END_REG_27)
U441_27= NOT(S2_REG_0__27)
U442_27= NOT(CONTA_TMP_REG_1__27)
U443_27= NAND(U492_27, S1_REG_2__27)
U444_27= NAND(U376_27, U418_27)
U445_27= NOT(NEXT_BIT_REG_1__27)
U446_27= NOT(NEXT_BIT_REG_2__27)
U447_27= NOT(NEXT_BIT_REG_3__27)
U448_27= NAND(NEXT_BIT_REG_2__27, U445_27)
U449_27= NOT(EOC_27)
U450_27= NAND(U566_27, U565_27)
U451_27= NAND(U571_27, U570_27)
U452_27= NAND(U573_27, U572_27)
U453_27= NAND(U575_27, U574_27)
U454_27= NAND(U577_27, U576_27)
U455_27= NAND(U579_27, U578_27)
U456_27= NAND(U581_27, U580_27)
U457_27= NAND(U583_27, U582_27)
U458_27= NAND(U585_27, U584_27)
U459_27= NAND(U587_27, U586_27)
U460_27= NAND(U589_27, U588_27)
U461_27= NAND(U591_27, U590_27)
U462_27= NAND(U597_27, U596_27)
U463_27= NAND(U601_27, U600_27)
U464_27= NAND(U603_27, U602_27)
U465_27= NAND(LOAD_REG_27, U433_27)
U466_27= NAND(U498_27, U438_27)
U467_27= NOT(U466_27)
U468_27= NAND(CONTA_TMP_REG_0__27, U442_27, U376_27)
U469_27= NAND(U376_27, U379_27)
U470_27= NOT(U444_27)
U471_27= NOT(U448_27)
U472_27= NAND(U441_27, U436_27, SEND_DATA_REG_27)
U473_27= NOT(U424_27)
U474_27= NOT(U421_27)
U475_27= NOT(U423_27)
U476_27= NAND(ADD_291_U29_27, U375_27)
U477_27= NAND(TX_CONTA_REG_1__27, U419_27)
U478_27= NAND(ADD_291_U5_27, U375_27)
U479_27= NAND(TX_CONTA_REG_0__27, U419_27)
U480_27= NAND(ITFC_STATE_REG_0__27, U435_27)
U481_27= NAND(U425_27, U435_27, SHOT_REG_27)
U482_27= NAND(LOAD_REG_27, U480_27)
U483_27= NOT(U431_27)
U484_27= NAND(U483_27, S1_REG_0__27)
U485_27= NAND(S1_REG_1__27, S1_REG_0__27, S1_REG_2__27)
U486_27= NAND(SEND_DATA_REG_27, U484_27)
U487_27= NAND(TRE_REG_27, SEND_REG_27, DSR_27)
U488_27= NAND(SEND_EN_REG_27, U440_27)
U489_27= NAND(S1_REG_2__27, S1_REG_0__27, U428_27, U449_27)
U490_27= OR(S1_REG_2__27, S1_REG_1__27, S1_REG_0__27)
U491_27= NAND(MUX_EN_REG_27, U489_27)
U492_27= NOT(U434_27)
U493_27= NOT(U443_27)
U494_27= NAND(LOAD_DATO_REG_27, U443_27)
U495_27= NAND(ITFC_STATE_REG_1__27, U425_27)
U496_27= NAND(SEND_REG_27, U495_27)
U497_27= NAND(ITFC_STATE_REG_0__27, U435_27)
U498_27= NOT(U439_27)
U499_27= NAND(MPX_REG_27, U439_27)
U500_27= OR(ITFC_STATE_REG_0__27, ITFC_STATE_REG_1__27)
U501_27= NAND(ITFC_STATE_REG_1__27, ITFC_STATE_REG_0__27, TX_END_REG_27)
U502_27= NAND(CONFIRM_REG_27, U500_27)
U503_27= NAND(U441_27, U437_27, S2_REG_1__27)
U504_27= NAND(SHOT_REG_27, U503_27)
U505_27= NAND(S2_REG_0__27, U436_27)
U506_27= NAND(U498_27, MPX_REG_27)
U507_27= NAND(RDY_REG_27, U506_27)
U508_27= NAND(DSR_27, TRE_REG_27)
U509_27= NAND(U379_27, CONTA_TMP_REG_2__27)
U510_27= NAND(CONTA_TMP_REG_3__27, U376_27)
U511_27= NAND(CANALE_REG_3__27, U443_27)
U512_27= NAND(U376_27, CONTA_TMP_REG_2__27)
U513_27= NAND(CANALE_REG_2__27, U443_27)
U514_27= NAND(U470_27, CONTA_TMP_REG_1__27)
U515_27= NAND(CANALE_REG_1__27, U443_27)
U516_27= NAND(CANALE_REG_0__27, U443_27)
U517_27= NAND(U379_27, CONTA_TMP_REG_2__27, U493_27)
U518_27= NAND(U493_27, U379_27)
U519_27= NAND(U518_27, CONTA_TMP_REG_2__27)
U520_27= NAND(U493_27, CONTA_TMP_REG_0__27)
U521_27= NAND(CONTA_TMP_REG_1__27, U520_27)
U522_27= NAND(CONTA_TMP_REG_0__27, U443_27)
U523_27= NAND(TX_END_REG_27, ITFC_STATE_REG_1__27)
U524_27= NAND(TX_END_REG_27, ITFC_STATE_REG_0__27)
U525_27= NAND(ITFC_STATE_REG_1__27, U524_27)
U526_27= NAND(SHOT_REG_27, U425_27)
U527_27= NOT(U465_27)
U528_27= NAND(U595_27, U594_27, U474_27)
U529_27= NAND(NEXT_BIT_REG_1__27, U423_27)
U530_27= OR(NEXT_BIT_REG_1__27, NEXT_BIT_REG_2__27)
U531_27= NAND(U530_27, U422_27)
U532_27= NAND(U447_27, U531_27)
U533_27= NAND(ADD_291_U21_27, U375_27)
U534_27= NAND(TX_CONTA_REG_9__27, U419_27)
U535_27= NAND(ADD_291_U22_27, U375_27)
U536_27= NAND(TX_CONTA_REG_8__27, U419_27)
U537_27= NAND(ADD_291_U23_27, U375_27)
U538_27= NAND(TX_CONTA_REG_7__27, U419_27)
U539_27= NAND(ADD_291_U24_27, U375_27)
U540_27= NAND(TX_CONTA_REG_6__27, U419_27)
U541_27= NAND(ADD_291_U25_27, U375_27)
U542_27= NAND(TX_CONTA_REG_5__27, U419_27)
U543_27= NAND(ADD_291_U26_27, U375_27)
U544_27= NAND(TX_CONTA_REG_4__27, U419_27)
U545_27= NAND(ADD_291_U27_27, U375_27)
U546_27= NAND(TX_CONTA_REG_3__27, U419_27)
U547_27= NAND(ADD_291_U28_27, U375_27)
U548_27= NAND(TX_CONTA_REG_2__27, U419_27)
U549_27= NAND(U378_27, OUT_REG_REG_6__27)
U550_27= NAND(U377_27, OUT_REG_REG_2__27)
U551_27= NAND(U473_27, U445_27)
U552_27= NAND(U471_27, OUT_REG_REG_4__27)
U553_27= NAND(NEXT_BIT_REG_3__27, OUT_REG_REG_0__27)
U554_27= NAND(U550_27, U549_27, U551_27, U553_27, U552_27)
U555_27= NAND(U378_27, OUT_REG_REG_7__27)
U556_27= NAND(U377_27, OUT_REG_REG_3__27)
U557_27= NAND(U471_27, OUT_REG_REG_5__27)
U558_27= NAND(NEXT_BIT_REG_3__27, OUT_REG_REG_1__27)
U559_27= NAND(U558_27, U557_27, U556_27, U555_27)
U560_27= NAND(CONFIRM_REG_27, U438_27)
U561_27= NAND(S1_REG_2__27, S1_REG_0__27)
U562_27= NAND(U431_27, U429_27)
U563_27= OR(EOC_27, S1_REG_1__27)
U564_27= NAND(U563_27, U562_27)
U565_27= NAND(U492_27, U429_27)
U566_27= NAND(SOC_REG_27, U434_27)
U567_27= NAND(ERROR_REG_27, U426_27)
U568_27= NAND(TRE_REG_27, LOAD_REG_27)
U569_27= NAND(U568_27, U567_27)
U570_27= NAND(SEND_REG_27, U508_27)
U571_27= NAND(U569_27, U432_27)
U572_27= NAND(ITFC_STATE_REG_1__27, U425_27)
U573_27= NAND(ITFC_STATE_REG_0__27, U523_27)
U574_27= NAND(OUT_REG_REG_7__27, U465_27)
U575_27= NAND(DATA_IN_7__27, U527_27)
U576_27= NAND(OUT_REG_REG_6__27, U465_27)
U577_27= NAND(DATA_IN_6__27, U527_27)
U578_27= NAND(OUT_REG_REG_5__27, U465_27)
U579_27= NAND(DATA_IN_5__27, U527_27)
U580_27= NAND(OUT_REG_REG_4__27, U465_27)
U581_27= NAND(DATA_IN_4__27, U527_27)
U582_27= NAND(OUT_REG_REG_3__27, U465_27)
U583_27= NAND(DATA_IN_3__27, U527_27)
U584_27= NAND(OUT_REG_REG_2__27, U465_27)
U585_27= NAND(DATA_IN_2__27, U527_27)
U586_27= NAND(OUT_REG_REG_1__27, U465_27)
U587_27= NAND(DATA_IN_1__27, U527_27)
U588_27= NAND(OUT_REG_REG_0__27, U465_27)
U589_27= NAND(DATA_IN_0__27, U527_27)
U590_27= NAND(NEXT_BIT_REG_3__27, U423_27)
U591_27= NAND(U377_27, U475_27)
U592_27= NAND(NEXT_BIT_REG_2__27, U423_27)
U593_27= NAND(U378_27, U475_27)
U594_27= NAND(NEXT_BIT_REG_0__27, U448_27)
U595_27= NAND(U424_27, U422_27)
U596_27= NAND(NEXT_BIT_REG_0__27, U421_27)
U597_27= NAND(U474_27, U532_27)
U598_27= NAND(NEXT_BIT_REG_0__27, U554_27)
U599_27= NAND(U559_27, U422_27)
U600_27= NAND(S2_REG_1__27, U560_27, U441_27)
U601_27= NAND(S2_REG_0__27, U436_27)
U602_27= NAND(S1_REG_2__27, U427_27)
U603_27= NAND(S1_REG_0__27, U564_27)
U604_27= NAND(EOC_27, S1_REG_2__27, U428_27)
U605_27= NAND(U429_27, U430_27, S1_REG_1__27)
GT_255_U7_27= AND(TX_CONTA_REG_3__27, GT_255_U9_27)
ADD_291_U5_27= NOT(TX_CONTA_REG_0__27)
ADD_291_U6_27= NOT(TX_CONTA_REG_1__27)
ADD_291_U7_27= NAND(TX_CONTA_REG_1__27, TX_CONTA_REG_0__27)
ADD_291_U8_27= NOT(TX_CONTA_REG_2__27)
ADD_291_U9_27= NAND(TX_CONTA_REG_2__27, ADD_291_U32_27)
ADD_291_U10_27= NOT(TX_CONTA_REG_3__27)
ADD_291_U11_27= NAND(TX_CONTA_REG_3__27, ADD_291_U33_27)
ADD_291_U12_27= NOT(TX_CONTA_REG_4__27)
ADD_291_U13_27= NAND(TX_CONTA_REG_4__27, ADD_291_U34_27)
ADD_291_U14_27= NOT(TX_CONTA_REG_5__27)
ADD_291_U15_27= NAND(TX_CONTA_REG_5__27, ADD_291_U35_27)
ADD_291_U16_27= NOT(TX_CONTA_REG_6__27)
ADD_291_U17_27= NAND(TX_CONTA_REG_6__27, ADD_291_U36_27)
ADD_291_U18_27= NOT(TX_CONTA_REG_7__27)
ADD_291_U19_27= NAND(TX_CONTA_REG_7__27, ADD_291_U37_27)
ADD_291_U20_27= NOT(TX_CONTA_REG_8__27)
ADD_291_U21_27= NAND(ADD_291_U41_27, ADD_291_U40_27)
ADD_291_U22_27= NAND(ADD_291_U43_27, ADD_291_U42_27)
ADD_291_U23_27= NAND(ADD_291_U45_27, ADD_291_U44_27)
ADD_291_U24_27= NAND(ADD_291_U47_27, ADD_291_U46_27)
ADD_291_U25_27= NAND(ADD_291_U49_27, ADD_291_U48_27)
ADD_291_U26_27= NAND(ADD_291_U51_27, ADD_291_U50_27)
ADD_291_U27_27= NAND(ADD_291_U53_27, ADD_291_U52_27)
ADD_291_U28_27= NAND(ADD_291_U55_27, ADD_291_U54_27)
ADD_291_U29_27= NAND(ADD_291_U57_27, ADD_291_U56_27)
ADD_291_U30_27= NOT(TX_CONTA_REG_9__27)
ADD_291_U31_27= NAND(TX_CONTA_REG_8__27, ADD_291_U38_27)
ADD_291_U32_27= NOT(ADD_291_U7_27)
ADD_291_U33_27= NOT(ADD_291_U9_27)
ADD_291_U34_27= NOT(ADD_291_U11_27)
ADD_291_U35_27= NOT(ADD_291_U13_27)
ADD_291_U36_27= NOT(ADD_291_U15_27)
ADD_291_U37_27= NOT(ADD_291_U17_27)
ADD_291_U38_27= NOT(ADD_291_U19_27)
ADD_291_U39_27= NOT(ADD_291_U31_27)
ADD_291_U40_27= NAND(TX_CONTA_REG_9__27, ADD_291_U31_27)
ADD_291_U41_27= NAND(ADD_291_U39_27, ADD_291_U30_27)
ADD_291_U42_27= NAND(TX_CONTA_REG_8__27, ADD_291_U19_27)
ADD_291_U43_27= NAND(ADD_291_U38_27, ADD_291_U20_27)
ADD_291_U44_27= NAND(TX_CONTA_REG_7__27, ADD_291_U17_27)
ADD_291_U45_27= NAND(ADD_291_U37_27, ADD_291_U18_27)
ADD_291_U46_27= NAND(TX_CONTA_REG_6__27, ADD_291_U15_27)
ADD_291_U47_27= NAND(ADD_291_U36_27, ADD_291_U16_27)
ADD_291_U48_27= NAND(TX_CONTA_REG_5__27, ADD_291_U13_27)
ADD_291_U49_27= NAND(ADD_291_U35_27, ADD_291_U14_27)
ADD_291_U50_27= NAND(TX_CONTA_REG_4__27, ADD_291_U11_27)
ADD_291_U51_27= NAND(ADD_291_U34_27, ADD_291_U12_27)
ADD_291_U52_27= NAND(TX_CONTA_REG_3__27, ADD_291_U9_27)
ADD_291_U53_27= NAND(ADD_291_U33_27, ADD_291_U10_27)
ADD_291_U54_27= NAND(TX_CONTA_REG_2__27, ADD_291_U7_27)
ADD_291_U55_27= NAND(ADD_291_U32_27, ADD_291_U8_27)
ADD_291_U56_27= NAND(TX_CONTA_REG_1__27, ADD_291_U5_27)
ADD_291_U57_27= NAND(TX_CONTA_REG_0__27, ADD_291_U6_27)
GT_255_U6_27= OR(TX_CONTA_REG_7__27, TX_CONTA_REG_9__27, TX_CONTA_REG_8__27, GT_255_U8_27)

CANALE_REG_3__29 = BUF(U416_28)
CANALE_REG_2__29 = BUF(U415_28)
CANALE_REG_1__29 = BUF(U414_28)
CANALE_REG_0__29 = BUF(U413_28)
CONTA_TMP_REG_3__29 = BUF(U417_28)
CONTA_TMP_REG_2__29 = BUF(U412_28)
CONTA_TMP_REG_1__29 = BUF(U411_28)
CONTA_TMP_REG_0__29 = BUF(U410_28)
ITFC_STATE_REG_1__29 = BUF(U452_28)
ITFC_STATE_REG_0__29 = BUF(U409_28)
OUT_REG_REG_7__29 = BUF(U453_28)
OUT_REG_REG_6__29 = BUF(U454_28)
OUT_REG_REG_5__29 = BUF(U455_28)
OUT_REG_REG_4__29 = BUF(U456_28)
OUT_REG_REG_3__29 = BUF(U457_28)
OUT_REG_REG_2__29 = BUF(U458_28)
OUT_REG_REG_1__29 = BUF(U459_28)
OUT_REG_REG_0__29 = BUF(U460_28)
NEXT_BIT_REG_3__29 = BUF(U461_28)
NEXT_BIT_REG_2__29 = BUF(U408_28)
NEXT_BIT_REG_1__29 = BUF(U407_28)
NEXT_BIT_REG_0__29 = BUF(U462_28)
TX_CONTA_REG_9__29 = BUF(U406_28)
TX_CONTA_REG_8__29 = BUF(U405_28)
TX_CONTA_REG_7__29 = BUF(U404_28)
TX_CONTA_REG_6__29 = BUF(U403_28)
TX_CONTA_REG_5__29 = BUF(U402_28)
TX_CONTA_REG_4__29 = BUF(U401_28)
TX_CONTA_REG_3__29 = BUF(U400_28)
TX_CONTA_REG_2__29 = BUF(U399_28)
TX_CONTA_REG_1__29 = BUF(U398_28)
TX_CONTA_REG_0__29 = BUF(U397_28)
LOAD_REG_29 = BUF(U396_28)
SEND_DATA_REG_29 = BUF(U395_28)
SEND_EN_REG_29 = BUF(U394_28)
MUX_EN_REG_29 = BUF(U393_28)
TRE_REG_29 = BUF(U392_28)
LOAD_DATO_REG_29 = BUF(U391_28)
SOC_REG_29 = BUF(U450_28)
SEND_REG_29 = BUF(U390_28)
MPX_REG_29 = BUF(U389_28)
CONFIRM_REG_29 = BUF(U388_28)
SHOT_REG_29 = BUF(U387_28)
ADD_MPX2_REG_29 = BUF(U386_28)
RDY_REG_29 = BUF(U385_28)
ERROR_REG_29 = BUF(U451_28)
S1_REG_2__29 = BUF(U383_28)
S1_REG_1__29 = BUF(U464_28)
S1_REG_0__29 = BUF(U384_28)
S2_REG_1__29 = BUF(U463_28)
S2_REG_0__29 = BUF(U382_28)
TX_END_REG_29 = BUF(U381_28)
DATA_OUT_REG_29 = BUF(U380_28)





GT_255_U10_28= OR(TX_CONTA_REG_4__28, GT_255_U7_28)
GT_255_U9_28= OR(TX_CONTA_REG_2__28, TX_CONTA_REG_0__28, TX_CONTA_REG_1__28)
GT_255_U8_28= AND(TX_CONTA_REG_5__28, TX_CONTA_REG_6__28, GT_255_U10_28)
U375_28= AND(SEND_EN_REG_28, U420_28)
U376_28= AND(U493_28, U509_28)
U377_28= AND(NEXT_BIT_REG_2__28, NEXT_BIT_REG_1__28)
U378_28= AND(NEXT_BIT_REG_1__28, U446_28)
U379_28= AND(CONTA_TMP_REG_1__28, CONTA_TMP_REG_0__28)
U380_28= NAND(U599_28, U598_28, U474_28)
U381_28= AND(U473_28, U445_28, U475_28)
U382_28= NAND(U439_28, U472_28)
U383_28= NAND(U434_28, U561_28)
U384_28= NAND(U605_28, U604_28, S1_REG_0__28)
U385_28= NAND(U472_28, U507_28)
U386_28= OR(U467_28, ADD_MPX2_REG_28)
U387_28= NAND(U505_28, U504_28)
U388_28= NAND(U502_28, U501_28)
U389_28= NAND(U466_28, U499_28)
U390_28= NAND(U497_28, U496_28)
U391_28= NAND(U489_28, U494_28)
U392_28= OR(TRE_REG_28, TX_END_REG_28, LOAD_REG_28)
U393_28= NAND(U491_28, U490_28)
U394_28= NAND(U488_28, U487_28)
U395_28= NAND(U486_28, U485_28)
U396_28= NAND(U482_28, U481_28)
U397_28= NAND(U479_28, U478_28)
U398_28= NAND(U477_28, U476_28)
U399_28= NAND(U548_28, U547_28)
U400_28= NAND(U546_28, U545_28)
U401_28= NAND(U544_28, U543_28)
U402_28= NAND(U542_28, U541_28)
U403_28= NAND(U540_28, U539_28)
U404_28= NAND(U538_28, U537_28)
U405_28= NAND(U536_28, U535_28)
U406_28= NAND(U534_28, U533_28)
U407_28= NAND(U529_28, U528_28)
U408_28= NAND(U593_28, U592_28, U448_28)
U409_28= NAND(U526_28, U525_28)
U410_28= NAND(U444_28, U522_28)
U411_28= NAND(U468_28, U521_28)
U412_28= NAND(U469_28, U519_28)
U413_28= NAND(U444_28, U516_28)
U414_28= NAND(U515_28, U468_28, U514_28)
U415_28= NAND(U512_28, U469_28, U513_28)
U416_28= NAND(U511_28, U510_28)
U417_28= AND(CONTA_TMP_REG_3__28, U517_28)
U418_28= NOT(CONTA_TMP_REG_0__28)
U419_28= NOT(SEND_EN_REG_28)
U420_28= NOT(GT_255_U6_28)
U421_28= NAND(GT_255_U6_28, SEND_EN_REG_28)
U422_28= NOT(NEXT_BIT_REG_0__28)
U423_28= NAND(NEXT_BIT_REG_0__28, U474_28)
U424_28= OR(NEXT_BIT_REG_3__28, NEXT_BIT_REG_2__28)
U425_28= NOT(ITFC_STATE_REG_0__28)
U426_28= NOT(LOAD_REG_28)
U427_28= NOT(S1_REG_0__28)
U428_28= NOT(S1_REG_1__28)
U429_28= NOT(S1_REG_2__28)
U430_28= NOT(RDY_REG_28)
U431_28= NAND(RDY_REG_28, S1_REG_1__28)
U432_28= NOT(SEND_REG_28)
U433_28= NOT(TRE_REG_28)
U434_28= NAND(S1_REG_1__28, U427_28)
U435_28= NOT(ITFC_STATE_REG_1__28)
U436_28= NOT(S2_REG_1__28)
U437_28= NOT(CONFIRM_REG_28)
U438_28= NOT(MPX_REG_28)
U439_28= NAND(S2_REG_1__28, U441_28, CONFIRM_REG_28)
U440_28= NOT(TX_END_REG_28)
U441_28= NOT(S2_REG_0__28)
U442_28= NOT(CONTA_TMP_REG_1__28)
U443_28= NAND(U492_28, S1_REG_2__28)
U444_28= NAND(U376_28, U418_28)
U445_28= NOT(NEXT_BIT_REG_1__28)
U446_28= NOT(NEXT_BIT_REG_2__28)
U447_28= NOT(NEXT_BIT_REG_3__28)
U448_28= NAND(NEXT_BIT_REG_2__28, U445_28)
U449_28= NOT(EOC_28)
U450_28= NAND(U566_28, U565_28)
U451_28= NAND(U571_28, U570_28)
U452_28= NAND(U573_28, U572_28)
U453_28= NAND(U575_28, U574_28)
U454_28= NAND(U577_28, U576_28)
U455_28= NAND(U579_28, U578_28)
U456_28= NAND(U581_28, U580_28)
U457_28= NAND(U583_28, U582_28)
U458_28= NAND(U585_28, U584_28)
U459_28= NAND(U587_28, U586_28)
U460_28= NAND(U589_28, U588_28)
U461_28= NAND(U591_28, U590_28)
U462_28= NAND(U597_28, U596_28)
U463_28= NAND(U601_28, U600_28)
U464_28= NAND(U603_28, U602_28)
U465_28= NAND(LOAD_REG_28, U433_28)
U466_28= NAND(U498_28, U438_28)
U467_28= NOT(U466_28)
U468_28= NAND(CONTA_TMP_REG_0__28, U442_28, U376_28)
U469_28= NAND(U376_28, U379_28)
U470_28= NOT(U444_28)
U471_28= NOT(U448_28)
U472_28= NAND(U441_28, U436_28, SEND_DATA_REG_28)
U473_28= NOT(U424_28)
U474_28= NOT(U421_28)
U475_28= NOT(U423_28)
U476_28= NAND(ADD_291_U29_28, U375_28)
U477_28= NAND(TX_CONTA_REG_1__28, U419_28)
U478_28= NAND(ADD_291_U5_28, U375_28)
U479_28= NAND(TX_CONTA_REG_0__28, U419_28)
U480_28= NAND(ITFC_STATE_REG_0__28, U435_28)
U481_28= NAND(U425_28, U435_28, SHOT_REG_28)
U482_28= NAND(LOAD_REG_28, U480_28)
U483_28= NOT(U431_28)
U484_28= NAND(U483_28, S1_REG_0__28)
U485_28= NAND(S1_REG_1__28, S1_REG_0__28, S1_REG_2__28)
U486_28= NAND(SEND_DATA_REG_28, U484_28)
U487_28= NAND(TRE_REG_28, SEND_REG_28, DSR_28)
U488_28= NAND(SEND_EN_REG_28, U440_28)
U489_28= NAND(S1_REG_2__28, S1_REG_0__28, U428_28, U449_28)
U490_28= OR(S1_REG_2__28, S1_REG_1__28, S1_REG_0__28)
U491_28= NAND(MUX_EN_REG_28, U489_28)
U492_28= NOT(U434_28)
U493_28= NOT(U443_28)
U494_28= NAND(LOAD_DATO_REG_28, U443_28)
U495_28= NAND(ITFC_STATE_REG_1__28, U425_28)
U496_28= NAND(SEND_REG_28, U495_28)
U497_28= NAND(ITFC_STATE_REG_0__28, U435_28)
U498_28= NOT(U439_28)
U499_28= NAND(MPX_REG_28, U439_28)
U500_28= OR(ITFC_STATE_REG_0__28, ITFC_STATE_REG_1__28)
U501_28= NAND(ITFC_STATE_REG_1__28, ITFC_STATE_REG_0__28, TX_END_REG_28)
U502_28= NAND(CONFIRM_REG_28, U500_28)
U503_28= NAND(U441_28, U437_28, S2_REG_1__28)
U504_28= NAND(SHOT_REG_28, U503_28)
U505_28= NAND(S2_REG_0__28, U436_28)
U506_28= NAND(U498_28, MPX_REG_28)
U507_28= NAND(RDY_REG_28, U506_28)
U508_28= NAND(DSR_28, TRE_REG_28)
U509_28= NAND(U379_28, CONTA_TMP_REG_2__28)
U510_28= NAND(CONTA_TMP_REG_3__28, U376_28)
U511_28= NAND(CANALE_REG_3__28, U443_28)
U512_28= NAND(U376_28, CONTA_TMP_REG_2__28)
U513_28= NAND(CANALE_REG_2__28, U443_28)
U514_28= NAND(U470_28, CONTA_TMP_REG_1__28)
U515_28= NAND(CANALE_REG_1__28, U443_28)
U516_28= NAND(CANALE_REG_0__28, U443_28)
U517_28= NAND(U379_28, CONTA_TMP_REG_2__28, U493_28)
U518_28= NAND(U493_28, U379_28)
U519_28= NAND(U518_28, CONTA_TMP_REG_2__28)
U520_28= NAND(U493_28, CONTA_TMP_REG_0__28)
U521_28= NAND(CONTA_TMP_REG_1__28, U520_28)
U522_28= NAND(CONTA_TMP_REG_0__28, U443_28)
U523_28= NAND(TX_END_REG_28, ITFC_STATE_REG_1__28)
U524_28= NAND(TX_END_REG_28, ITFC_STATE_REG_0__28)
U525_28= NAND(ITFC_STATE_REG_1__28, U524_28)
U526_28= NAND(SHOT_REG_28, U425_28)
U527_28= NOT(U465_28)
U528_28= NAND(U595_28, U594_28, U474_28)
U529_28= NAND(NEXT_BIT_REG_1__28, U423_28)
U530_28= OR(NEXT_BIT_REG_1__28, NEXT_BIT_REG_2__28)
U531_28= NAND(U530_28, U422_28)
U532_28= NAND(U447_28, U531_28)
U533_28= NAND(ADD_291_U21_28, U375_28)
U534_28= NAND(TX_CONTA_REG_9__28, U419_28)
U535_28= NAND(ADD_291_U22_28, U375_28)
U536_28= NAND(TX_CONTA_REG_8__28, U419_28)
U537_28= NAND(ADD_291_U23_28, U375_28)
U538_28= NAND(TX_CONTA_REG_7__28, U419_28)
U539_28= NAND(ADD_291_U24_28, U375_28)
U540_28= NAND(TX_CONTA_REG_6__28, U419_28)
U541_28= NAND(ADD_291_U25_28, U375_28)
U542_28= NAND(TX_CONTA_REG_5__28, U419_28)
U543_28= NAND(ADD_291_U26_28, U375_28)
U544_28= NAND(TX_CONTA_REG_4__28, U419_28)
U545_28= NAND(ADD_291_U27_28, U375_28)
U546_28= NAND(TX_CONTA_REG_3__28, U419_28)
U547_28= NAND(ADD_291_U28_28, U375_28)
U548_28= NAND(TX_CONTA_REG_2__28, U419_28)
U549_28= NAND(U378_28, OUT_REG_REG_6__28)
U550_28= NAND(U377_28, OUT_REG_REG_2__28)
U551_28= NAND(U473_28, U445_28)
U552_28= NAND(U471_28, OUT_REG_REG_4__28)
U553_28= NAND(NEXT_BIT_REG_3__28, OUT_REG_REG_0__28)
U554_28= NAND(U550_28, U549_28, U551_28, U553_28, U552_28)
U555_28= NAND(U378_28, OUT_REG_REG_7__28)
U556_28= NAND(U377_28, OUT_REG_REG_3__28)
U557_28= NAND(U471_28, OUT_REG_REG_5__28)
U558_28= NAND(NEXT_BIT_REG_3__28, OUT_REG_REG_1__28)
U559_28= NAND(U558_28, U557_28, U556_28, U555_28)
U560_28= NAND(CONFIRM_REG_28, U438_28)
U561_28= NAND(S1_REG_2__28, S1_REG_0__28)
U562_28= NAND(U431_28, U429_28)
U563_28= OR(EOC_28, S1_REG_1__28)
U564_28= NAND(U563_28, U562_28)
U565_28= NAND(U492_28, U429_28)
U566_28= NAND(SOC_REG_28, U434_28)
U567_28= NAND(ERROR_REG_28, U426_28)
U568_28= NAND(TRE_REG_28, LOAD_REG_28)
U569_28= NAND(U568_28, U567_28)
U570_28= NAND(SEND_REG_28, U508_28)
U571_28= NAND(U569_28, U432_28)
U572_28= NAND(ITFC_STATE_REG_1__28, U425_28)
U573_28= NAND(ITFC_STATE_REG_0__28, U523_28)
U574_28= NAND(OUT_REG_REG_7__28, U465_28)
U575_28= NAND(DATA_IN_7__28, U527_28)
U576_28= NAND(OUT_REG_REG_6__28, U465_28)
U577_28= NAND(DATA_IN_6__28, U527_28)
U578_28= NAND(OUT_REG_REG_5__28, U465_28)
U579_28= NAND(DATA_IN_5__28, U527_28)
U580_28= NAND(OUT_REG_REG_4__28, U465_28)
U581_28= NAND(DATA_IN_4__28, U527_28)
U582_28= NAND(OUT_REG_REG_3__28, U465_28)
U583_28= NAND(DATA_IN_3__28, U527_28)
U584_28= NAND(OUT_REG_REG_2__28, U465_28)
U585_28= NAND(DATA_IN_2__28, U527_28)
U586_28= NAND(OUT_REG_REG_1__28, U465_28)
U587_28= NAND(DATA_IN_1__28, U527_28)
U588_28= NAND(OUT_REG_REG_0__28, U465_28)
U589_28= NAND(DATA_IN_0__28, U527_28)
U590_28= NAND(NEXT_BIT_REG_3__28, U423_28)
U591_28= NAND(U377_28, U475_28)
U592_28= NAND(NEXT_BIT_REG_2__28, U423_28)
U593_28= NAND(U378_28, U475_28)
U594_28= NAND(NEXT_BIT_REG_0__28, U448_28)
U595_28= NAND(U424_28, U422_28)
U596_28= NAND(NEXT_BIT_REG_0__28, U421_28)
U597_28= NAND(U474_28, U532_28)
U598_28= NAND(NEXT_BIT_REG_0__28, U554_28)
U599_28= NAND(U559_28, U422_28)
U600_28= NAND(S2_REG_1__28, U560_28, U441_28)
U601_28= NAND(S2_REG_0__28, U436_28)
U602_28= NAND(S1_REG_2__28, U427_28)
U603_28= NAND(S1_REG_0__28, U564_28)
U604_28= NAND(EOC_28, S1_REG_2__28, U428_28)
U605_28= NAND(U429_28, U430_28, S1_REG_1__28)
GT_255_U7_28= AND(TX_CONTA_REG_3__28, GT_255_U9_28)
ADD_291_U5_28= NOT(TX_CONTA_REG_0__28)
ADD_291_U6_28= NOT(TX_CONTA_REG_1__28)
ADD_291_U7_28= NAND(TX_CONTA_REG_1__28, TX_CONTA_REG_0__28)
ADD_291_U8_28= NOT(TX_CONTA_REG_2__28)
ADD_291_U9_28= NAND(TX_CONTA_REG_2__28, ADD_291_U32_28)
ADD_291_U10_28= NOT(TX_CONTA_REG_3__28)
ADD_291_U11_28= NAND(TX_CONTA_REG_3__28, ADD_291_U33_28)
ADD_291_U12_28= NOT(TX_CONTA_REG_4__28)
ADD_291_U13_28= NAND(TX_CONTA_REG_4__28, ADD_291_U34_28)
ADD_291_U14_28= NOT(TX_CONTA_REG_5__28)
ADD_291_U15_28= NAND(TX_CONTA_REG_5__28, ADD_291_U35_28)
ADD_291_U16_28= NOT(TX_CONTA_REG_6__28)
ADD_291_U17_28= NAND(TX_CONTA_REG_6__28, ADD_291_U36_28)
ADD_291_U18_28= NOT(TX_CONTA_REG_7__28)
ADD_291_U19_28= NAND(TX_CONTA_REG_7__28, ADD_291_U37_28)
ADD_291_U20_28= NOT(TX_CONTA_REG_8__28)
ADD_291_U21_28= NAND(ADD_291_U41_28, ADD_291_U40_28)
ADD_291_U22_28= NAND(ADD_291_U43_28, ADD_291_U42_28)
ADD_291_U23_28= NAND(ADD_291_U45_28, ADD_291_U44_28)
ADD_291_U24_28= NAND(ADD_291_U47_28, ADD_291_U46_28)
ADD_291_U25_28= NAND(ADD_291_U49_28, ADD_291_U48_28)
ADD_291_U26_28= NAND(ADD_291_U51_28, ADD_291_U50_28)
ADD_291_U27_28= NAND(ADD_291_U53_28, ADD_291_U52_28)
ADD_291_U28_28= NAND(ADD_291_U55_28, ADD_291_U54_28)
ADD_291_U29_28= NAND(ADD_291_U57_28, ADD_291_U56_28)
ADD_291_U30_28= NOT(TX_CONTA_REG_9__28)
ADD_291_U31_28= NAND(TX_CONTA_REG_8__28, ADD_291_U38_28)
ADD_291_U32_28= NOT(ADD_291_U7_28)
ADD_291_U33_28= NOT(ADD_291_U9_28)
ADD_291_U34_28= NOT(ADD_291_U11_28)
ADD_291_U35_28= NOT(ADD_291_U13_28)
ADD_291_U36_28= NOT(ADD_291_U15_28)
ADD_291_U37_28= NOT(ADD_291_U17_28)
ADD_291_U38_28= NOT(ADD_291_U19_28)
ADD_291_U39_28= NOT(ADD_291_U31_28)
ADD_291_U40_28= NAND(TX_CONTA_REG_9__28, ADD_291_U31_28)
ADD_291_U41_28= NAND(ADD_291_U39_28, ADD_291_U30_28)
ADD_291_U42_28= NAND(TX_CONTA_REG_8__28, ADD_291_U19_28)
ADD_291_U43_28= NAND(ADD_291_U38_28, ADD_291_U20_28)
ADD_291_U44_28= NAND(TX_CONTA_REG_7__28, ADD_291_U17_28)
ADD_291_U45_28= NAND(ADD_291_U37_28, ADD_291_U18_28)
ADD_291_U46_28= NAND(TX_CONTA_REG_6__28, ADD_291_U15_28)
ADD_291_U47_28= NAND(ADD_291_U36_28, ADD_291_U16_28)
ADD_291_U48_28= NAND(TX_CONTA_REG_5__28, ADD_291_U13_28)
ADD_291_U49_28= NAND(ADD_291_U35_28, ADD_291_U14_28)
ADD_291_U50_28= NAND(TX_CONTA_REG_4__28, ADD_291_U11_28)
ADD_291_U51_28= NAND(ADD_291_U34_28, ADD_291_U12_28)
ADD_291_U52_28= NAND(TX_CONTA_REG_3__28, ADD_291_U9_28)
ADD_291_U53_28= NAND(ADD_291_U33_28, ADD_291_U10_28)
ADD_291_U54_28= NAND(TX_CONTA_REG_2__28, ADD_291_U7_28)
ADD_291_U55_28= NAND(ADD_291_U32_28, ADD_291_U8_28)
ADD_291_U56_28= NAND(TX_CONTA_REG_1__28, ADD_291_U5_28)
ADD_291_U57_28= NAND(TX_CONTA_REG_0__28, ADD_291_U6_28)
GT_255_U6_28= OR(TX_CONTA_REG_7__28, TX_CONTA_REG_9__28, TX_CONTA_REG_8__28, GT_255_U8_28)

CANALE_REG_3__30 = BUF(U416_29)
CANALE_REG_2__30 = BUF(U415_29)
CANALE_REG_1__30 = BUF(U414_29)
CANALE_REG_0__30 = BUF(U413_29)
CONTA_TMP_REG_3__30 = BUF(U417_29)
CONTA_TMP_REG_2__30 = BUF(U412_29)
CONTA_TMP_REG_1__30 = BUF(U411_29)
CONTA_TMP_REG_0__30 = BUF(U410_29)
ITFC_STATE_REG_1__30 = BUF(U452_29)
ITFC_STATE_REG_0__30 = BUF(U409_29)
OUT_REG_REG_7__30 = BUF(U453_29)
OUT_REG_REG_6__30 = BUF(U454_29)
OUT_REG_REG_5__30 = BUF(U455_29)
OUT_REG_REG_4__30 = BUF(U456_29)
OUT_REG_REG_3__30 = BUF(U457_29)
OUT_REG_REG_2__30 = BUF(U458_29)
OUT_REG_REG_1__30 = BUF(U459_29)
OUT_REG_REG_0__30 = BUF(U460_29)
NEXT_BIT_REG_3__30 = BUF(U461_29)
NEXT_BIT_REG_2__30 = BUF(U408_29)
NEXT_BIT_REG_1__30 = BUF(U407_29)
NEXT_BIT_REG_0__30 = BUF(U462_29)
TX_CONTA_REG_9__30 = BUF(U406_29)
TX_CONTA_REG_8__30 = BUF(U405_29)
TX_CONTA_REG_7__30 = BUF(U404_29)
TX_CONTA_REG_6__30 = BUF(U403_29)
TX_CONTA_REG_5__30 = BUF(U402_29)
TX_CONTA_REG_4__30 = BUF(U401_29)
TX_CONTA_REG_3__30 = BUF(U400_29)
TX_CONTA_REG_2__30 = BUF(U399_29)
TX_CONTA_REG_1__30 = BUF(U398_29)
TX_CONTA_REG_0__30 = BUF(U397_29)
LOAD_REG_30 = BUF(U396_29)
SEND_DATA_REG_30 = BUF(U395_29)
SEND_EN_REG_30 = BUF(U394_29)
MUX_EN_REG_30 = BUF(U393_29)
TRE_REG_30 = BUF(U392_29)
LOAD_DATO_REG_30 = BUF(U391_29)
SOC_REG_30 = BUF(U450_29)
SEND_REG_30 = BUF(U390_29)
MPX_REG_30 = BUF(U389_29)
CONFIRM_REG_30 = BUF(U388_29)
SHOT_REG_30 = BUF(U387_29)
ADD_MPX2_REG_30 = BUF(U386_29)
RDY_REG_30 = BUF(U385_29)
ERROR_REG_30 = BUF(U451_29)
S1_REG_2__30 = BUF(U383_29)
S1_REG_1__30 = BUF(U464_29)
S1_REG_0__30 = BUF(U384_29)
S2_REG_1__30 = BUF(U463_29)
S2_REG_0__30 = BUF(U382_29)
TX_END_REG_30 = BUF(U381_29)
DATA_OUT_REG_30 = BUF(U380_29)





GT_255_U10_29= OR(TX_CONTA_REG_4__29, GT_255_U7_29)
GT_255_U9_29= OR(TX_CONTA_REG_2__29, TX_CONTA_REG_0__29, TX_CONTA_REG_1__29)
GT_255_U8_29= AND(TX_CONTA_REG_5__29, TX_CONTA_REG_6__29, GT_255_U10_29)
U375_29= AND(SEND_EN_REG_29, U420_29)
U376_29= AND(U493_29, U509_29)
U377_29= AND(NEXT_BIT_REG_2__29, NEXT_BIT_REG_1__29)
U378_29= AND(NEXT_BIT_REG_1__29, U446_29)
U379_29= AND(CONTA_TMP_REG_1__29, CONTA_TMP_REG_0__29)
U380_29= NAND(U599_29, U598_29, U474_29)
U381_29= AND(U473_29, U445_29, U475_29)
U382_29= NAND(U439_29, U472_29)
U383_29= NAND(U434_29, U561_29)
U384_29= NAND(U605_29, U604_29, S1_REG_0__29)
U385_29= NAND(U472_29, U507_29)
U386_29= OR(U467_29, ADD_MPX2_REG_29)
U387_29= NAND(U505_29, U504_29)
U388_29= NAND(U502_29, U501_29)
U389_29= NAND(U466_29, U499_29)
U390_29= NAND(U497_29, U496_29)
U391_29= NAND(U489_29, U494_29)
U392_29= OR(TRE_REG_29, TX_END_REG_29, LOAD_REG_29)
U393_29= NAND(U491_29, U490_29)
U394_29= NAND(U488_29, U487_29)
U395_29= NAND(U486_29, U485_29)
U396_29= NAND(U482_29, U481_29)
U397_29= NAND(U479_29, U478_29)
U398_29= NAND(U477_29, U476_29)
U399_29= NAND(U548_29, U547_29)
U400_29= NAND(U546_29, U545_29)
U401_29= NAND(U544_29, U543_29)
U402_29= NAND(U542_29, U541_29)
U403_29= NAND(U540_29, U539_29)
U404_29= NAND(U538_29, U537_29)
U405_29= NAND(U536_29, U535_29)
U406_29= NAND(U534_29, U533_29)
U407_29= NAND(U529_29, U528_29)
U408_29= NAND(U593_29, U592_29, U448_29)
U409_29= NAND(U526_29, U525_29)
U410_29= NAND(U444_29, U522_29)
U411_29= NAND(U468_29, U521_29)
U412_29= NAND(U469_29, U519_29)
U413_29= NAND(U444_29, U516_29)
U414_29= NAND(U515_29, U468_29, U514_29)
U415_29= NAND(U512_29, U469_29, U513_29)
U416_29= NAND(U511_29, U510_29)
U417_29= AND(CONTA_TMP_REG_3__29, U517_29)
U418_29= NOT(CONTA_TMP_REG_0__29)
U419_29= NOT(SEND_EN_REG_29)
U420_29= NOT(GT_255_U6_29)
U421_29= NAND(GT_255_U6_29, SEND_EN_REG_29)
U422_29= NOT(NEXT_BIT_REG_0__29)
U423_29= NAND(NEXT_BIT_REG_0__29, U474_29)
U424_29= OR(NEXT_BIT_REG_3__29, NEXT_BIT_REG_2__29)
U425_29= NOT(ITFC_STATE_REG_0__29)
U426_29= NOT(LOAD_REG_29)
U427_29= NOT(S1_REG_0__29)
U428_29= NOT(S1_REG_1__29)
U429_29= NOT(S1_REG_2__29)
U430_29= NOT(RDY_REG_29)
U431_29= NAND(RDY_REG_29, S1_REG_1__29)
U432_29= NOT(SEND_REG_29)
U433_29= NOT(TRE_REG_29)
U434_29= NAND(S1_REG_1__29, U427_29)
U435_29= NOT(ITFC_STATE_REG_1__29)
U436_29= NOT(S2_REG_1__29)
U437_29= NOT(CONFIRM_REG_29)
U438_29= NOT(MPX_REG_29)
U439_29= NAND(S2_REG_1__29, U441_29, CONFIRM_REG_29)
U440_29= NOT(TX_END_REG_29)
U441_29= NOT(S2_REG_0__29)
U442_29= NOT(CONTA_TMP_REG_1__29)
U443_29= NAND(U492_29, S1_REG_2__29)
U444_29= NAND(U376_29, U418_29)
U445_29= NOT(NEXT_BIT_REG_1__29)
U446_29= NOT(NEXT_BIT_REG_2__29)
U447_29= NOT(NEXT_BIT_REG_3__29)
U448_29= NAND(NEXT_BIT_REG_2__29, U445_29)
U449_29= NOT(EOC_29)
U450_29= NAND(U566_29, U565_29)
U451_29= NAND(U571_29, U570_29)
U452_29= NAND(U573_29, U572_29)
U453_29= NAND(U575_29, U574_29)
U454_29= NAND(U577_29, U576_29)
U455_29= NAND(U579_29, U578_29)
U456_29= NAND(U581_29, U580_29)
U457_29= NAND(U583_29, U582_29)
U458_29= NAND(U585_29, U584_29)
U459_29= NAND(U587_29, U586_29)
U460_29= NAND(U589_29, U588_29)
U461_29= NAND(U591_29, U590_29)
U462_29= NAND(U597_29, U596_29)
U463_29= NAND(U601_29, U600_29)
U464_29= NAND(U603_29, U602_29)
U465_29= NAND(LOAD_REG_29, U433_29)
U466_29= NAND(U498_29, U438_29)
U467_29= NOT(U466_29)
U468_29= NAND(CONTA_TMP_REG_0__29, U442_29, U376_29)
U469_29= NAND(U376_29, U379_29)
U470_29= NOT(U444_29)
U471_29= NOT(U448_29)
U472_29= NAND(U441_29, U436_29, SEND_DATA_REG_29)
U473_29= NOT(U424_29)
U474_29= NOT(U421_29)
U475_29= NOT(U423_29)
U476_29= NAND(ADD_291_U29_29, U375_29)
U477_29= NAND(TX_CONTA_REG_1__29, U419_29)
U478_29= NAND(ADD_291_U5_29, U375_29)
U479_29= NAND(TX_CONTA_REG_0__29, U419_29)
U480_29= NAND(ITFC_STATE_REG_0__29, U435_29)
U481_29= NAND(U425_29, U435_29, SHOT_REG_29)
U482_29= NAND(LOAD_REG_29, U480_29)
U483_29= NOT(U431_29)
U484_29= NAND(U483_29, S1_REG_0__29)
U485_29= NAND(S1_REG_1__29, S1_REG_0__29, S1_REG_2__29)
U486_29= NAND(SEND_DATA_REG_29, U484_29)
U487_29= NAND(TRE_REG_29, SEND_REG_29, DSR_29)
U488_29= NAND(SEND_EN_REG_29, U440_29)
U489_29= NAND(S1_REG_2__29, S1_REG_0__29, U428_29, U449_29)
U490_29= OR(S1_REG_2__29, S1_REG_1__29, S1_REG_0__29)
U491_29= NAND(MUX_EN_REG_29, U489_29)
U492_29= NOT(U434_29)
U493_29= NOT(U443_29)
U494_29= NAND(LOAD_DATO_REG_29, U443_29)
U495_29= NAND(ITFC_STATE_REG_1__29, U425_29)
U496_29= NAND(SEND_REG_29, U495_29)
U497_29= NAND(ITFC_STATE_REG_0__29, U435_29)
U498_29= NOT(U439_29)
U499_29= NAND(MPX_REG_29, U439_29)
U500_29= OR(ITFC_STATE_REG_0__29, ITFC_STATE_REG_1__29)
U501_29= NAND(ITFC_STATE_REG_1__29, ITFC_STATE_REG_0__29, TX_END_REG_29)
U502_29= NAND(CONFIRM_REG_29, U500_29)
U503_29= NAND(U441_29, U437_29, S2_REG_1__29)
U504_29= NAND(SHOT_REG_29, U503_29)
U505_29= NAND(S2_REG_0__29, U436_29)
U506_29= NAND(U498_29, MPX_REG_29)
U507_29= NAND(RDY_REG_29, U506_29)
U508_29= NAND(DSR_29, TRE_REG_29)
U509_29= NAND(U379_29, CONTA_TMP_REG_2__29)
U510_29= NAND(CONTA_TMP_REG_3__29, U376_29)
U511_29= NAND(CANALE_REG_3__29, U443_29)
U512_29= NAND(U376_29, CONTA_TMP_REG_2__29)
U513_29= NAND(CANALE_REG_2__29, U443_29)
U514_29= NAND(U470_29, CONTA_TMP_REG_1__29)
U515_29= NAND(CANALE_REG_1__29, U443_29)
U516_29= NAND(CANALE_REG_0__29, U443_29)
U517_29= NAND(U379_29, CONTA_TMP_REG_2__29, U493_29)
U518_29= NAND(U493_29, U379_29)
U519_29= NAND(U518_29, CONTA_TMP_REG_2__29)
U520_29= NAND(U493_29, CONTA_TMP_REG_0__29)
U521_29= NAND(CONTA_TMP_REG_1__29, U520_29)
U522_29= NAND(CONTA_TMP_REG_0__29, U443_29)
U523_29= NAND(TX_END_REG_29, ITFC_STATE_REG_1__29)
U524_29= NAND(TX_END_REG_29, ITFC_STATE_REG_0__29)
U525_29= NAND(ITFC_STATE_REG_1__29, U524_29)
U526_29= NAND(SHOT_REG_29, U425_29)
U527_29= NOT(U465_29)
U528_29= NAND(U595_29, U594_29, U474_29)
U529_29= NAND(NEXT_BIT_REG_1__29, U423_29)
U530_29= OR(NEXT_BIT_REG_1__29, NEXT_BIT_REG_2__29)
U531_29= NAND(U530_29, U422_29)
U532_29= NAND(U447_29, U531_29)
U533_29= NAND(ADD_291_U21_29, U375_29)
U534_29= NAND(TX_CONTA_REG_9__29, U419_29)
U535_29= NAND(ADD_291_U22_29, U375_29)
U536_29= NAND(TX_CONTA_REG_8__29, U419_29)
U537_29= NAND(ADD_291_U23_29, U375_29)
U538_29= NAND(TX_CONTA_REG_7__29, U419_29)
U539_29= NAND(ADD_291_U24_29, U375_29)
U540_29= NAND(TX_CONTA_REG_6__29, U419_29)
U541_29= NAND(ADD_291_U25_29, U375_29)
U542_29= NAND(TX_CONTA_REG_5__29, U419_29)
U543_29= NAND(ADD_291_U26_29, U375_29)
U544_29= NAND(TX_CONTA_REG_4__29, U419_29)
U545_29= NAND(ADD_291_U27_29, U375_29)
U546_29= NAND(TX_CONTA_REG_3__29, U419_29)
U547_29= NAND(ADD_291_U28_29, U375_29)
U548_29= NAND(TX_CONTA_REG_2__29, U419_29)
U549_29= NAND(U378_29, OUT_REG_REG_6__29)
U550_29= NAND(U377_29, OUT_REG_REG_2__29)
U551_29= NAND(U473_29, U445_29)
U552_29= NAND(U471_29, OUT_REG_REG_4__29)
U553_29= NAND(NEXT_BIT_REG_3__29, OUT_REG_REG_0__29)
U554_29= NAND(U550_29, U549_29, U551_29, U553_29, U552_29)
U555_29= NAND(U378_29, OUT_REG_REG_7__29)
U556_29= NAND(U377_29, OUT_REG_REG_3__29)
U557_29= NAND(U471_29, OUT_REG_REG_5__29)
U558_29= NAND(NEXT_BIT_REG_3__29, OUT_REG_REG_1__29)
U559_29= NAND(U558_29, U557_29, U556_29, U555_29)
U560_29= NAND(CONFIRM_REG_29, U438_29)
U561_29= NAND(S1_REG_2__29, S1_REG_0__29)
U562_29= NAND(U431_29, U429_29)
U563_29= OR(EOC_29, S1_REG_1__29)
U564_29= NAND(U563_29, U562_29)
U565_29= NAND(U492_29, U429_29)
U566_29= NAND(SOC_REG_29, U434_29)
U567_29= NAND(ERROR_REG_29, U426_29)
U568_29= NAND(TRE_REG_29, LOAD_REG_29)
U569_29= NAND(U568_29, U567_29)
U570_29= NAND(SEND_REG_29, U508_29)
U571_29= NAND(U569_29, U432_29)
U572_29= NAND(ITFC_STATE_REG_1__29, U425_29)
U573_29= NAND(ITFC_STATE_REG_0__29, U523_29)
U574_29= NAND(OUT_REG_REG_7__29, U465_29)
U575_29= NAND(DATA_IN_7__29, U527_29)
U576_29= NAND(OUT_REG_REG_6__29, U465_29)
U577_29= NAND(DATA_IN_6__29, U527_29)
U578_29= NAND(OUT_REG_REG_5__29, U465_29)
U579_29= NAND(DATA_IN_5__29, U527_29)
U580_29= NAND(OUT_REG_REG_4__29, U465_29)
U581_29= NAND(DATA_IN_4__29, U527_29)
U582_29= NAND(OUT_REG_REG_3__29, U465_29)
U583_29= NAND(DATA_IN_3__29, U527_29)
U584_29= NAND(OUT_REG_REG_2__29, U465_29)
U585_29= NAND(DATA_IN_2__29, U527_29)
U586_29= NAND(OUT_REG_REG_1__29, U465_29)
U587_29= NAND(DATA_IN_1__29, U527_29)
U588_29= NAND(OUT_REG_REG_0__29, U465_29)
U589_29= NAND(DATA_IN_0__29, U527_29)
U590_29= NAND(NEXT_BIT_REG_3__29, U423_29)
U591_29= NAND(U377_29, U475_29)
U592_29= NAND(NEXT_BIT_REG_2__29, U423_29)
U593_29= NAND(U378_29, U475_29)
U594_29= NAND(NEXT_BIT_REG_0__29, U448_29)
U595_29= NAND(U424_29, U422_29)
U596_29= NAND(NEXT_BIT_REG_0__29, U421_29)
U597_29= NAND(U474_29, U532_29)
U598_29= NAND(NEXT_BIT_REG_0__29, U554_29)
U599_29= NAND(U559_29, U422_29)
U600_29= NAND(S2_REG_1__29, U560_29, U441_29)
U601_29= NAND(S2_REG_0__29, U436_29)
U602_29= NAND(S1_REG_2__29, U427_29)
U603_29= NAND(S1_REG_0__29, U564_29)
U604_29= NAND(EOC_29, S1_REG_2__29, U428_29)
U605_29= NAND(U429_29, U430_29, S1_REG_1__29)
GT_255_U7_29= AND(TX_CONTA_REG_3__29, GT_255_U9_29)
ADD_291_U5_29= NOT(TX_CONTA_REG_0__29)
ADD_291_U6_29= NOT(TX_CONTA_REG_1__29)
ADD_291_U7_29= NAND(TX_CONTA_REG_1__29, TX_CONTA_REG_0__29)
ADD_291_U8_29= NOT(TX_CONTA_REG_2__29)
ADD_291_U9_29= NAND(TX_CONTA_REG_2__29, ADD_291_U32_29)
ADD_291_U10_29= NOT(TX_CONTA_REG_3__29)
ADD_291_U11_29= NAND(TX_CONTA_REG_3__29, ADD_291_U33_29)
ADD_291_U12_29= NOT(TX_CONTA_REG_4__29)
ADD_291_U13_29= NAND(TX_CONTA_REG_4__29, ADD_291_U34_29)
ADD_291_U14_29= NOT(TX_CONTA_REG_5__29)
ADD_291_U15_29= NAND(TX_CONTA_REG_5__29, ADD_291_U35_29)
ADD_291_U16_29= NOT(TX_CONTA_REG_6__29)
ADD_291_U17_29= NAND(TX_CONTA_REG_6__29, ADD_291_U36_29)
ADD_291_U18_29= NOT(TX_CONTA_REG_7__29)
ADD_291_U19_29= NAND(TX_CONTA_REG_7__29, ADD_291_U37_29)
ADD_291_U20_29= NOT(TX_CONTA_REG_8__29)
ADD_291_U21_29= NAND(ADD_291_U41_29, ADD_291_U40_29)
ADD_291_U22_29= NAND(ADD_291_U43_29, ADD_291_U42_29)
ADD_291_U23_29= NAND(ADD_291_U45_29, ADD_291_U44_29)
ADD_291_U24_29= NAND(ADD_291_U47_29, ADD_291_U46_29)
ADD_291_U25_29= NAND(ADD_291_U49_29, ADD_291_U48_29)
ADD_291_U26_29= NAND(ADD_291_U51_29, ADD_291_U50_29)
ADD_291_U27_29= NAND(ADD_291_U53_29, ADD_291_U52_29)
ADD_291_U28_29= NAND(ADD_291_U55_29, ADD_291_U54_29)
ADD_291_U29_29= NAND(ADD_291_U57_29, ADD_291_U56_29)
ADD_291_U30_29= NOT(TX_CONTA_REG_9__29)
ADD_291_U31_29= NAND(TX_CONTA_REG_8__29, ADD_291_U38_29)
ADD_291_U32_29= NOT(ADD_291_U7_29)
ADD_291_U33_29= NOT(ADD_291_U9_29)
ADD_291_U34_29= NOT(ADD_291_U11_29)
ADD_291_U35_29= NOT(ADD_291_U13_29)
ADD_291_U36_29= NOT(ADD_291_U15_29)
ADD_291_U37_29= NOT(ADD_291_U17_29)
ADD_291_U38_29= NOT(ADD_291_U19_29)
ADD_291_U39_29= NOT(ADD_291_U31_29)
ADD_291_U40_29= NAND(TX_CONTA_REG_9__29, ADD_291_U31_29)
ADD_291_U41_29= NAND(ADD_291_U39_29, ADD_291_U30_29)
ADD_291_U42_29= NAND(TX_CONTA_REG_8__29, ADD_291_U19_29)
ADD_291_U43_29= NAND(ADD_291_U38_29, ADD_291_U20_29)
ADD_291_U44_29= NAND(TX_CONTA_REG_7__29, ADD_291_U17_29)
ADD_291_U45_29= NAND(ADD_291_U37_29, ADD_291_U18_29)
ADD_291_U46_29= NAND(TX_CONTA_REG_6__29, ADD_291_U15_29)
ADD_291_U47_29= NAND(ADD_291_U36_29, ADD_291_U16_29)
ADD_291_U48_29= NAND(TX_CONTA_REG_5__29, ADD_291_U13_29)
ADD_291_U49_29= NAND(ADD_291_U35_29, ADD_291_U14_29)
ADD_291_U50_29= NAND(TX_CONTA_REG_4__29, ADD_291_U11_29)
ADD_291_U51_29= NAND(ADD_291_U34_29, ADD_291_U12_29)
ADD_291_U52_29= NAND(TX_CONTA_REG_3__29, ADD_291_U9_29)
ADD_291_U53_29= NAND(ADD_291_U33_29, ADD_291_U10_29)
ADD_291_U54_29= NAND(TX_CONTA_REG_2__29, ADD_291_U7_29)
ADD_291_U55_29= NAND(ADD_291_U32_29, ADD_291_U8_29)
ADD_291_U56_29= NAND(TX_CONTA_REG_1__29, ADD_291_U5_29)
ADD_291_U57_29= NAND(TX_CONTA_REG_0__29, ADD_291_U6_29)
GT_255_U6_29= OR(TX_CONTA_REG_7__29, TX_CONTA_REG_9__29, TX_CONTA_REG_8__29, GT_255_U8_29)

CANALE_REG_3__31 = BUF(U416_30)
CANALE_REG_2__31 = BUF(U415_30)
CANALE_REG_1__31 = BUF(U414_30)
CANALE_REG_0__31 = BUF(U413_30)
CONTA_TMP_REG_3__31 = BUF(U417_30)
CONTA_TMP_REG_2__31 = BUF(U412_30)
CONTA_TMP_REG_1__31 = BUF(U411_30)
CONTA_TMP_REG_0__31 = BUF(U410_30)
ITFC_STATE_REG_1__31 = BUF(U452_30)
ITFC_STATE_REG_0__31 = BUF(U409_30)
OUT_REG_REG_7__31 = BUF(U453_30)
OUT_REG_REG_6__31 = BUF(U454_30)
OUT_REG_REG_5__31 = BUF(U455_30)
OUT_REG_REG_4__31 = BUF(U456_30)
OUT_REG_REG_3__31 = BUF(U457_30)
OUT_REG_REG_2__31 = BUF(U458_30)
OUT_REG_REG_1__31 = BUF(U459_30)
OUT_REG_REG_0__31 = BUF(U460_30)
NEXT_BIT_REG_3__31 = BUF(U461_30)
NEXT_BIT_REG_2__31 = BUF(U408_30)
NEXT_BIT_REG_1__31 = BUF(U407_30)
NEXT_BIT_REG_0__31 = BUF(U462_30)
TX_CONTA_REG_9__31 = BUF(U406_30)
TX_CONTA_REG_8__31 = BUF(U405_30)
TX_CONTA_REG_7__31 = BUF(U404_30)
TX_CONTA_REG_6__31 = BUF(U403_30)
TX_CONTA_REG_5__31 = BUF(U402_30)
TX_CONTA_REG_4__31 = BUF(U401_30)
TX_CONTA_REG_3__31 = BUF(U400_30)
TX_CONTA_REG_2__31 = BUF(U399_30)
TX_CONTA_REG_1__31 = BUF(U398_30)
TX_CONTA_REG_0__31 = BUF(U397_30)
LOAD_REG_31 = BUF(U396_30)
SEND_DATA_REG_31 = BUF(U395_30)
SEND_EN_REG_31 = BUF(U394_30)
MUX_EN_REG_31 = BUF(U393_30)
TRE_REG_31 = BUF(U392_30)
LOAD_DATO_REG_31 = BUF(U391_30)
SOC_REG_31 = BUF(U450_30)
SEND_REG_31 = BUF(U390_30)
MPX_REG_31 = BUF(U389_30)
CONFIRM_REG_31 = BUF(U388_30)
SHOT_REG_31 = BUF(U387_30)
ADD_MPX2_REG_31 = BUF(U386_30)
RDY_REG_31 = BUF(U385_30)
ERROR_REG_31 = BUF(U451_30)
S1_REG_2__31 = BUF(U383_30)
S1_REG_1__31 = BUF(U464_30)
S1_REG_0__31 = BUF(U384_30)
S2_REG_1__31 = BUF(U463_30)
S2_REG_0__31 = BUF(U382_30)
TX_END_REG_31 = BUF(U381_30)
DATA_OUT_REG_31 = BUF(U380_30)





GT_255_U10_30= OR(TX_CONTA_REG_4__30, GT_255_U7_30)
GT_255_U9_30= OR(TX_CONTA_REG_2__30, TX_CONTA_REG_0__30, TX_CONTA_REG_1__30)
GT_255_U8_30= AND(TX_CONTA_REG_5__30, TX_CONTA_REG_6__30, GT_255_U10_30)
U375_30= AND(SEND_EN_REG_30, U420_30)
U376_30= AND(U493_30, U509_30)
U377_30= AND(NEXT_BIT_REG_2__30, NEXT_BIT_REG_1__30)
U378_30= AND(NEXT_BIT_REG_1__30, U446_30)
U379_30= AND(CONTA_TMP_REG_1__30, CONTA_TMP_REG_0__30)
U380_30= NAND(U599_30, U598_30, U474_30)
U381_30= AND(U473_30, U445_30, U475_30)
U382_30= NAND(U439_30, U472_30)
U383_30= NAND(U434_30, U561_30)
U384_30= NAND(U605_30, U604_30, S1_REG_0__30)
U385_30= NAND(U472_30, U507_30)
U386_30= OR(U467_30, ADD_MPX2_REG_30)
U387_30= NAND(U505_30, U504_30)
U388_30= NAND(U502_30, U501_30)
U389_30= NAND(U466_30, U499_30)
U390_30= NAND(U497_30, U496_30)
U391_30= NAND(U489_30, U494_30)
U392_30= OR(TRE_REG_30, TX_END_REG_30, LOAD_REG_30)
U393_30= NAND(U491_30, U490_30)
U394_30= NAND(U488_30, U487_30)
U395_30= NAND(U486_30, U485_30)
U396_30= NAND(U482_30, U481_30)
U397_30= NAND(U479_30, U478_30)
U398_30= NAND(U477_30, U476_30)
U399_30= NAND(U548_30, U547_30)
U400_30= NAND(U546_30, U545_30)
U401_30= NAND(U544_30, U543_30)
U402_30= NAND(U542_30, U541_30)
U403_30= NAND(U540_30, U539_30)
U404_30= NAND(U538_30, U537_30)
U405_30= NAND(U536_30, U535_30)
U406_30= NAND(U534_30, U533_30)
U407_30= NAND(U529_30, U528_30)
U408_30= NAND(U593_30, U592_30, U448_30)
U409_30= NAND(U526_30, U525_30)
U410_30= NAND(U444_30, U522_30)
U411_30= NAND(U468_30, U521_30)
U412_30= NAND(U469_30, U519_30)
U413_30= NAND(U444_30, U516_30)
U414_30= NAND(U515_30, U468_30, U514_30)
U415_30= NAND(U512_30, U469_30, U513_30)
U416_30= NAND(U511_30, U510_30)
U417_30= AND(CONTA_TMP_REG_3__30, U517_30)
U418_30= NOT(CONTA_TMP_REG_0__30)
U419_30= NOT(SEND_EN_REG_30)
U420_30= NOT(GT_255_U6_30)
U421_30= NAND(GT_255_U6_30, SEND_EN_REG_30)
U422_30= NOT(NEXT_BIT_REG_0__30)
U423_30= NAND(NEXT_BIT_REG_0__30, U474_30)
U424_30= OR(NEXT_BIT_REG_3__30, NEXT_BIT_REG_2__30)
U425_30= NOT(ITFC_STATE_REG_0__30)
U426_30= NOT(LOAD_REG_30)
U427_30= NOT(S1_REG_0__30)
U428_30= NOT(S1_REG_1__30)
U429_30= NOT(S1_REG_2__30)
U430_30= NOT(RDY_REG_30)
U431_30= NAND(RDY_REG_30, S1_REG_1__30)
U432_30= NOT(SEND_REG_30)
U433_30= NOT(TRE_REG_30)
U434_30= NAND(S1_REG_1__30, U427_30)
U435_30= NOT(ITFC_STATE_REG_1__30)
U436_30= NOT(S2_REG_1__30)
U437_30= NOT(CONFIRM_REG_30)
U438_30= NOT(MPX_REG_30)
U439_30= NAND(S2_REG_1__30, U441_30, CONFIRM_REG_30)
U440_30= NOT(TX_END_REG_30)
U441_30= NOT(S2_REG_0__30)
U442_30= NOT(CONTA_TMP_REG_1__30)
U443_30= NAND(U492_30, S1_REG_2__30)
U444_30= NAND(U376_30, U418_30)
U445_30= NOT(NEXT_BIT_REG_1__30)
U446_30= NOT(NEXT_BIT_REG_2__30)
U447_30= NOT(NEXT_BIT_REG_3__30)
U448_30= NAND(NEXT_BIT_REG_2__30, U445_30)
U449_30= NOT(EOC_30)
U450_30= NAND(U566_30, U565_30)
U451_30= NAND(U571_30, U570_30)
U452_30= NAND(U573_30, U572_30)
U453_30= NAND(U575_30, U574_30)
U454_30= NAND(U577_30, U576_30)
U455_30= NAND(U579_30, U578_30)
U456_30= NAND(U581_30, U580_30)
U457_30= NAND(U583_30, U582_30)
U458_30= NAND(U585_30, U584_30)
U459_30= NAND(U587_30, U586_30)
U460_30= NAND(U589_30, U588_30)
U461_30= NAND(U591_30, U590_30)
U462_30= NAND(U597_30, U596_30)
U463_30= NAND(U601_30, U600_30)
U464_30= NAND(U603_30, U602_30)
U465_30= NAND(LOAD_REG_30, U433_30)
U466_30= NAND(U498_30, U438_30)
U467_30= NOT(U466_30)
U468_30= NAND(CONTA_TMP_REG_0__30, U442_30, U376_30)
U469_30= NAND(U376_30, U379_30)
U470_30= NOT(U444_30)
U471_30= NOT(U448_30)
U472_30= NAND(U441_30, U436_30, SEND_DATA_REG_30)
U473_30= NOT(U424_30)
U474_30= NOT(U421_30)
U475_30= NOT(U423_30)
U476_30= NAND(ADD_291_U29_30, U375_30)
U477_30= NAND(TX_CONTA_REG_1__30, U419_30)
U478_30= NAND(ADD_291_U5_30, U375_30)
U479_30= NAND(TX_CONTA_REG_0__30, U419_30)
U480_30= NAND(ITFC_STATE_REG_0__30, U435_30)
U481_30= NAND(U425_30, U435_30, SHOT_REG_30)
U482_30= NAND(LOAD_REG_30, U480_30)
U483_30= NOT(U431_30)
U484_30= NAND(U483_30, S1_REG_0__30)
U485_30= NAND(S1_REG_1__30, S1_REG_0__30, S1_REG_2__30)
U486_30= NAND(SEND_DATA_REG_30, U484_30)
U487_30= NAND(TRE_REG_30, SEND_REG_30, DSR_30)
U488_30= NAND(SEND_EN_REG_30, U440_30)
U489_30= NAND(S1_REG_2__30, S1_REG_0__30, U428_30, U449_30)
U490_30= OR(S1_REG_2__30, S1_REG_1__30, S1_REG_0__30)
U491_30= NAND(MUX_EN_REG_30, U489_30)
U492_30= NOT(U434_30)
U493_30= NOT(U443_30)
U494_30= NAND(LOAD_DATO_REG_30, U443_30)
U495_30= NAND(ITFC_STATE_REG_1__30, U425_30)
U496_30= NAND(SEND_REG_30, U495_30)
U497_30= NAND(ITFC_STATE_REG_0__30, U435_30)
U498_30= NOT(U439_30)
U499_30= NAND(MPX_REG_30, U439_30)
U500_30= OR(ITFC_STATE_REG_0__30, ITFC_STATE_REG_1__30)
U501_30= NAND(ITFC_STATE_REG_1__30, ITFC_STATE_REG_0__30, TX_END_REG_30)
U502_30= NAND(CONFIRM_REG_30, U500_30)
U503_30= NAND(U441_30, U437_30, S2_REG_1__30)
U504_30= NAND(SHOT_REG_30, U503_30)
U505_30= NAND(S2_REG_0__30, U436_30)
U506_30= NAND(U498_30, MPX_REG_30)
U507_30= NAND(RDY_REG_30, U506_30)
U508_30= NAND(DSR_30, TRE_REG_30)
U509_30= NAND(U379_30, CONTA_TMP_REG_2__30)
U510_30= NAND(CONTA_TMP_REG_3__30, U376_30)
U511_30= NAND(CANALE_REG_3__30, U443_30)
U512_30= NAND(U376_30, CONTA_TMP_REG_2__30)
U513_30= NAND(CANALE_REG_2__30, U443_30)
U514_30= NAND(U470_30, CONTA_TMP_REG_1__30)
U515_30= NAND(CANALE_REG_1__30, U443_30)
U516_30= NAND(CANALE_REG_0__30, U443_30)
U517_30= NAND(U379_30, CONTA_TMP_REG_2__30, U493_30)
U518_30= NAND(U493_30, U379_30)
U519_30= NAND(U518_30, CONTA_TMP_REG_2__30)
U520_30= NAND(U493_30, CONTA_TMP_REG_0__30)
U521_30= NAND(CONTA_TMP_REG_1__30, U520_30)
U522_30= NAND(CONTA_TMP_REG_0__30, U443_30)
U523_30= NAND(TX_END_REG_30, ITFC_STATE_REG_1__30)
U524_30= NAND(TX_END_REG_30, ITFC_STATE_REG_0__30)
U525_30= NAND(ITFC_STATE_REG_1__30, U524_30)
U526_30= NAND(SHOT_REG_30, U425_30)
U527_30= NOT(U465_30)
U528_30= NAND(U595_30, U594_30, U474_30)
U529_30= NAND(NEXT_BIT_REG_1__30, U423_30)
U530_30= OR(NEXT_BIT_REG_1__30, NEXT_BIT_REG_2__30)
U531_30= NAND(U530_30, U422_30)
U532_30= NAND(U447_30, U531_30)
U533_30= NAND(ADD_291_U21_30, U375_30)
U534_30= NAND(TX_CONTA_REG_9__30, U419_30)
U535_30= NAND(ADD_291_U22_30, U375_30)
U536_30= NAND(TX_CONTA_REG_8__30, U419_30)
U537_30= NAND(ADD_291_U23_30, U375_30)
U538_30= NAND(TX_CONTA_REG_7__30, U419_30)
U539_30= NAND(ADD_291_U24_30, U375_30)
U540_30= NAND(TX_CONTA_REG_6__30, U419_30)
U541_30= NAND(ADD_291_U25_30, U375_30)
U542_30= NAND(TX_CONTA_REG_5__30, U419_30)
U543_30= NAND(ADD_291_U26_30, U375_30)
U544_30= NAND(TX_CONTA_REG_4__30, U419_30)
U545_30= NAND(ADD_291_U27_30, U375_30)
U546_30= NAND(TX_CONTA_REG_3__30, U419_30)
U547_30= NAND(ADD_291_U28_30, U375_30)
U548_30= NAND(TX_CONTA_REG_2__30, U419_30)
U549_30= NAND(U378_30, OUT_REG_REG_6__30)
U550_30= NAND(U377_30, OUT_REG_REG_2__30)
U551_30= NAND(U473_30, U445_30)
U552_30= NAND(U471_30, OUT_REG_REG_4__30)
U553_30= NAND(NEXT_BIT_REG_3__30, OUT_REG_REG_0__30)
U554_30= NAND(U550_30, U549_30, U551_30, U553_30, U552_30)
U555_30= NAND(U378_30, OUT_REG_REG_7__30)
U556_30= NAND(U377_30, OUT_REG_REG_3__30)
U557_30= NAND(U471_30, OUT_REG_REG_5__30)
U558_30= NAND(NEXT_BIT_REG_3__30, OUT_REG_REG_1__30)
U559_30= NAND(U558_30, U557_30, U556_30, U555_30)
U560_30= NAND(CONFIRM_REG_30, U438_30)
U561_30= NAND(S1_REG_2__30, S1_REG_0__30)
U562_30= NAND(U431_30, U429_30)
U563_30= OR(EOC_30, S1_REG_1__30)
U564_30= NAND(U563_30, U562_30)
U565_30= NAND(U492_30, U429_30)
U566_30= NAND(SOC_REG_30, U434_30)
U567_30= NAND(ERROR_REG_30, U426_30)
U568_30= NAND(TRE_REG_30, LOAD_REG_30)
U569_30= NAND(U568_30, U567_30)
U570_30= NAND(SEND_REG_30, U508_30)
U571_30= NAND(U569_30, U432_30)
U572_30= NAND(ITFC_STATE_REG_1__30, U425_30)
U573_30= NAND(ITFC_STATE_REG_0__30, U523_30)
U574_30= NAND(OUT_REG_REG_7__30, U465_30)
U575_30= NAND(DATA_IN_7__30, U527_30)
U576_30= NAND(OUT_REG_REG_6__30, U465_30)
U577_30= NAND(DATA_IN_6__30, U527_30)
U578_30= NAND(OUT_REG_REG_5__30, U465_30)
U579_30= NAND(DATA_IN_5__30, U527_30)
U580_30= NAND(OUT_REG_REG_4__30, U465_30)
U581_30= NAND(DATA_IN_4__30, U527_30)
U582_30= NAND(OUT_REG_REG_3__30, U465_30)
U583_30= NAND(DATA_IN_3__30, U527_30)
U584_30= NAND(OUT_REG_REG_2__30, U465_30)
U585_30= NAND(DATA_IN_2__30, U527_30)
U586_30= NAND(OUT_REG_REG_1__30, U465_30)
U587_30= NAND(DATA_IN_1__30, U527_30)
U588_30= NAND(OUT_REG_REG_0__30, U465_30)
U589_30= NAND(DATA_IN_0__30, U527_30)
U590_30= NAND(NEXT_BIT_REG_3__30, U423_30)
U591_30= NAND(U377_30, U475_30)
U592_30= NAND(NEXT_BIT_REG_2__30, U423_30)
U593_30= NAND(U378_30, U475_30)
U594_30= NAND(NEXT_BIT_REG_0__30, U448_30)
U595_30= NAND(U424_30, U422_30)
U596_30= NAND(NEXT_BIT_REG_0__30, U421_30)
U597_30= NAND(U474_30, U532_30)
U598_30= NAND(NEXT_BIT_REG_0__30, U554_30)
U599_30= NAND(U559_30, U422_30)
U600_30= NAND(S2_REG_1__30, U560_30, U441_30)
U601_30= NAND(S2_REG_0__30, U436_30)
U602_30= NAND(S1_REG_2__30, U427_30)
U603_30= NAND(S1_REG_0__30, U564_30)
U604_30= NAND(EOC_30, S1_REG_2__30, U428_30)
U605_30= NAND(U429_30, U430_30, S1_REG_1__30)
GT_255_U7_30= AND(TX_CONTA_REG_3__30, GT_255_U9_30)
ADD_291_U5_30= NOT(TX_CONTA_REG_0__30)
ADD_291_U6_30= NOT(TX_CONTA_REG_1__30)
ADD_291_U7_30= NAND(TX_CONTA_REG_1__30, TX_CONTA_REG_0__30)
ADD_291_U8_30= NOT(TX_CONTA_REG_2__30)
ADD_291_U9_30= NAND(TX_CONTA_REG_2__30, ADD_291_U32_30)
ADD_291_U10_30= NOT(TX_CONTA_REG_3__30)
ADD_291_U11_30= NAND(TX_CONTA_REG_3__30, ADD_291_U33_30)
ADD_291_U12_30= NOT(TX_CONTA_REG_4__30)
ADD_291_U13_30= NAND(TX_CONTA_REG_4__30, ADD_291_U34_30)
ADD_291_U14_30= NOT(TX_CONTA_REG_5__30)
ADD_291_U15_30= NAND(TX_CONTA_REG_5__30, ADD_291_U35_30)
ADD_291_U16_30= NOT(TX_CONTA_REG_6__30)
ADD_291_U17_30= NAND(TX_CONTA_REG_6__30, ADD_291_U36_30)
ADD_291_U18_30= NOT(TX_CONTA_REG_7__30)
ADD_291_U19_30= NAND(TX_CONTA_REG_7__30, ADD_291_U37_30)
ADD_291_U20_30= NOT(TX_CONTA_REG_8__30)
ADD_291_U21_30= NAND(ADD_291_U41_30, ADD_291_U40_30)
ADD_291_U22_30= NAND(ADD_291_U43_30, ADD_291_U42_30)
ADD_291_U23_30= NAND(ADD_291_U45_30, ADD_291_U44_30)
ADD_291_U24_30= NAND(ADD_291_U47_30, ADD_291_U46_30)
ADD_291_U25_30= NAND(ADD_291_U49_30, ADD_291_U48_30)
ADD_291_U26_30= NAND(ADD_291_U51_30, ADD_291_U50_30)
ADD_291_U27_30= NAND(ADD_291_U53_30, ADD_291_U52_30)
ADD_291_U28_30= NAND(ADD_291_U55_30, ADD_291_U54_30)
ADD_291_U29_30= NAND(ADD_291_U57_30, ADD_291_U56_30)
ADD_291_U30_30= NOT(TX_CONTA_REG_9__30)
ADD_291_U31_30= NAND(TX_CONTA_REG_8__30, ADD_291_U38_30)
ADD_291_U32_30= NOT(ADD_291_U7_30)
ADD_291_U33_30= NOT(ADD_291_U9_30)
ADD_291_U34_30= NOT(ADD_291_U11_30)
ADD_291_U35_30= NOT(ADD_291_U13_30)
ADD_291_U36_30= NOT(ADD_291_U15_30)
ADD_291_U37_30= NOT(ADD_291_U17_30)
ADD_291_U38_30= NOT(ADD_291_U19_30)
ADD_291_U39_30= NOT(ADD_291_U31_30)
ADD_291_U40_30= NAND(TX_CONTA_REG_9__30, ADD_291_U31_30)
ADD_291_U41_30= NAND(ADD_291_U39_30, ADD_291_U30_30)
ADD_291_U42_30= NAND(TX_CONTA_REG_8__30, ADD_291_U19_30)
ADD_291_U43_30= NAND(ADD_291_U38_30, ADD_291_U20_30)
ADD_291_U44_30= NAND(TX_CONTA_REG_7__30, ADD_291_U17_30)
ADD_291_U45_30= NAND(ADD_291_U37_30, ADD_291_U18_30)
ADD_291_U46_30= NAND(TX_CONTA_REG_6__30, ADD_291_U15_30)
ADD_291_U47_30= NAND(ADD_291_U36_30, ADD_291_U16_30)
ADD_291_U48_30= NAND(TX_CONTA_REG_5__30, ADD_291_U13_30)
ADD_291_U49_30= NAND(ADD_291_U35_30, ADD_291_U14_30)
ADD_291_U50_30= NAND(TX_CONTA_REG_4__30, ADD_291_U11_30)
ADD_291_U51_30= NAND(ADD_291_U34_30, ADD_291_U12_30)
ADD_291_U52_30= NAND(TX_CONTA_REG_3__30, ADD_291_U9_30)
ADD_291_U53_30= NAND(ADD_291_U33_30, ADD_291_U10_30)
ADD_291_U54_30= NAND(TX_CONTA_REG_2__30, ADD_291_U7_30)
ADD_291_U55_30= NAND(ADD_291_U32_30, ADD_291_U8_30)
ADD_291_U56_30= NAND(TX_CONTA_REG_1__30, ADD_291_U5_30)
ADD_291_U57_30= NAND(TX_CONTA_REG_0__30, ADD_291_U6_30)
GT_255_U6_30= OR(TX_CONTA_REG_7__30, TX_CONTA_REG_9__30, TX_CONTA_REG_8__30, GT_255_U8_30)

CANALE_REG_3__32 = BUF(U416_31)
CANALE_REG_2__32 = BUF(U415_31)
CANALE_REG_1__32 = BUF(U414_31)
CANALE_REG_0__32 = BUF(U413_31)
CONTA_TMP_REG_3__32 = BUF(U417_31)
CONTA_TMP_REG_2__32 = BUF(U412_31)
CONTA_TMP_REG_1__32 = BUF(U411_31)
CONTA_TMP_REG_0__32 = BUF(U410_31)
ITFC_STATE_REG_1__32 = BUF(U452_31)
ITFC_STATE_REG_0__32 = BUF(U409_31)
OUT_REG_REG_7__32 = BUF(U453_31)
OUT_REG_REG_6__32 = BUF(U454_31)
OUT_REG_REG_5__32 = BUF(U455_31)
OUT_REG_REG_4__32 = BUF(U456_31)
OUT_REG_REG_3__32 = BUF(U457_31)
OUT_REG_REG_2__32 = BUF(U458_31)
OUT_REG_REG_1__32 = BUF(U459_31)
OUT_REG_REG_0__32 = BUF(U460_31)
NEXT_BIT_REG_3__32 = BUF(U461_31)
NEXT_BIT_REG_2__32 = BUF(U408_31)
NEXT_BIT_REG_1__32 = BUF(U407_31)
NEXT_BIT_REG_0__32 = BUF(U462_31)
TX_CONTA_REG_9__32 = BUF(U406_31)
TX_CONTA_REG_8__32 = BUF(U405_31)
TX_CONTA_REG_7__32 = BUF(U404_31)
TX_CONTA_REG_6__32 = BUF(U403_31)
TX_CONTA_REG_5__32 = BUF(U402_31)
TX_CONTA_REG_4__32 = BUF(U401_31)
TX_CONTA_REG_3__32 = BUF(U400_31)
TX_CONTA_REG_2__32 = BUF(U399_31)
TX_CONTA_REG_1__32 = BUF(U398_31)
TX_CONTA_REG_0__32 = BUF(U397_31)
LOAD_REG_32 = BUF(U396_31)
SEND_DATA_REG_32 = BUF(U395_31)
SEND_EN_REG_32 = BUF(U394_31)
MUX_EN_REG_32 = BUF(U393_31)
TRE_REG_32 = BUF(U392_31)
LOAD_DATO_REG_32 = BUF(U391_31)
SOC_REG_32 = BUF(U450_31)
SEND_REG_32 = BUF(U390_31)
MPX_REG_32 = BUF(U389_31)
CONFIRM_REG_32 = BUF(U388_31)
SHOT_REG_32 = BUF(U387_31)
ADD_MPX2_REG_32 = BUF(U386_31)
RDY_REG_32 = BUF(U385_31)
ERROR_REG_32 = BUF(U451_31)
S1_REG_2__32 = BUF(U383_31)
S1_REG_1__32 = BUF(U464_31)
S1_REG_0__32 = BUF(U384_31)
S2_REG_1__32 = BUF(U463_31)
S2_REG_0__32 = BUF(U382_31)
TX_END_REG_32 = BUF(U381_31)
DATA_OUT_REG_32 = BUF(U380_31)





GT_255_U10_31= OR(TX_CONTA_REG_4__31, GT_255_U7_31)
GT_255_U9_31= OR(TX_CONTA_REG_2__31, TX_CONTA_REG_0__31, TX_CONTA_REG_1__31)
GT_255_U8_31= AND(TX_CONTA_REG_5__31, TX_CONTA_REG_6__31, GT_255_U10_31)
U375_31= AND(SEND_EN_REG_31, U420_31)
U376_31= AND(U493_31, U509_31)
U377_31= AND(NEXT_BIT_REG_2__31, NEXT_BIT_REG_1__31)
U378_31= AND(NEXT_BIT_REG_1__31, U446_31)
U379_31= AND(CONTA_TMP_REG_1__31, CONTA_TMP_REG_0__31)
U380_31= NAND(U599_31, U598_31, U474_31)
U381_31= AND(U473_31, U445_31, U475_31)
U382_31= NAND(U439_31, U472_31)
U383_31= NAND(U434_31, U561_31)
U384_31= NAND(U605_31, U604_31, S1_REG_0__31)
U385_31= NAND(U472_31, U507_31)
U386_31= OR(U467_31, ADD_MPX2_REG_31)
U387_31= NAND(U505_31, U504_31)
U388_31= NAND(U502_31, U501_31)
U389_31= NAND(U466_31, U499_31)
U390_31= NAND(U497_31, U496_31)
U391_31= NAND(U489_31, U494_31)
U392_31= OR(TRE_REG_31, TX_END_REG_31, LOAD_REG_31)
U393_31= NAND(U491_31, U490_31)
U394_31= NAND(U488_31, U487_31)
U395_31= NAND(U486_31, U485_31)
U396_31= NAND(U482_31, U481_31)
U397_31= NAND(U479_31, U478_31)
U398_31= NAND(U477_31, U476_31)
U399_31= NAND(U548_31, U547_31)
U400_31= NAND(U546_31, U545_31)
U401_31= NAND(U544_31, U543_31)
U402_31= NAND(U542_31, U541_31)
U403_31= NAND(U540_31, U539_31)
U404_31= NAND(U538_31, U537_31)
U405_31= NAND(U536_31, U535_31)
U406_31= NAND(U534_31, U533_31)
U407_31= NAND(U529_31, U528_31)
U408_31= NAND(U593_31, U592_31, U448_31)
U409_31= NAND(U526_31, U525_31)
U410_31= NAND(U444_31, U522_31)
U411_31= NAND(U468_31, U521_31)
U412_31= NAND(U469_31, U519_31)
U413_31= NAND(U444_31, U516_31)
U414_31= NAND(U515_31, U468_31, U514_31)
U415_31= NAND(U512_31, U469_31, U513_31)
U416_31= NAND(U511_31, U510_31)
U417_31= AND(CONTA_TMP_REG_3__31, U517_31)
U418_31= NOT(CONTA_TMP_REG_0__31)
U419_31= NOT(SEND_EN_REG_31)
U420_31= NOT(GT_255_U6_31)
U421_31= NAND(GT_255_U6_31, SEND_EN_REG_31)
U422_31= NOT(NEXT_BIT_REG_0__31)
U423_31= NAND(NEXT_BIT_REG_0__31, U474_31)
U424_31= OR(NEXT_BIT_REG_3__31, NEXT_BIT_REG_2__31)
U425_31= NOT(ITFC_STATE_REG_0__31)
U426_31= NOT(LOAD_REG_31)
U427_31= NOT(S1_REG_0__31)
U428_31= NOT(S1_REG_1__31)
U429_31= NOT(S1_REG_2__31)
U430_31= NOT(RDY_REG_31)
U431_31= NAND(RDY_REG_31, S1_REG_1__31)
U432_31= NOT(SEND_REG_31)
U433_31= NOT(TRE_REG_31)
U434_31= NAND(S1_REG_1__31, U427_31)
U435_31= NOT(ITFC_STATE_REG_1__31)
U436_31= NOT(S2_REG_1__31)
U437_31= NOT(CONFIRM_REG_31)
U438_31= NOT(MPX_REG_31)
U439_31= NAND(S2_REG_1__31, U441_31, CONFIRM_REG_31)
U440_31= NOT(TX_END_REG_31)
U441_31= NOT(S2_REG_0__31)
U442_31= NOT(CONTA_TMP_REG_1__31)
U443_31= NAND(U492_31, S1_REG_2__31)
U444_31= NAND(U376_31, U418_31)
U445_31= NOT(NEXT_BIT_REG_1__31)
U446_31= NOT(NEXT_BIT_REG_2__31)
U447_31= NOT(NEXT_BIT_REG_3__31)
U448_31= NAND(NEXT_BIT_REG_2__31, U445_31)
U449_31= NOT(EOC_31)
U450_31= NAND(U566_31, U565_31)
U451_31= NAND(U571_31, U570_31)
U452_31= NAND(U573_31, U572_31)
U453_31= NAND(U575_31, U574_31)
U454_31= NAND(U577_31, U576_31)
U455_31= NAND(U579_31, U578_31)
U456_31= NAND(U581_31, U580_31)
U457_31= NAND(U583_31, U582_31)
U458_31= NAND(U585_31, U584_31)
U459_31= NAND(U587_31, U586_31)
U460_31= NAND(U589_31, U588_31)
U461_31= NAND(U591_31, U590_31)
U462_31= NAND(U597_31, U596_31)
U463_31= NAND(U601_31, U600_31)
U464_31= NAND(U603_31, U602_31)
U465_31= NAND(LOAD_REG_31, U433_31)
U466_31= NAND(U498_31, U438_31)
U467_31= NOT(U466_31)
U468_31= NAND(CONTA_TMP_REG_0__31, U442_31, U376_31)
U469_31= NAND(U376_31, U379_31)
U470_31= NOT(U444_31)
U471_31= NOT(U448_31)
U472_31= NAND(U441_31, U436_31, SEND_DATA_REG_31)
U473_31= NOT(U424_31)
U474_31= NOT(U421_31)
U475_31= NOT(U423_31)
U476_31= NAND(ADD_291_U29_31, U375_31)
U477_31= NAND(TX_CONTA_REG_1__31, U419_31)
U478_31= NAND(ADD_291_U5_31, U375_31)
U479_31= NAND(TX_CONTA_REG_0__31, U419_31)
U480_31= NAND(ITFC_STATE_REG_0__31, U435_31)
U481_31= NAND(U425_31, U435_31, SHOT_REG_31)
U482_31= NAND(LOAD_REG_31, U480_31)
U483_31= NOT(U431_31)
U484_31= NAND(U483_31, S1_REG_0__31)
U485_31= NAND(S1_REG_1__31, S1_REG_0__31, S1_REG_2__31)
U486_31= NAND(SEND_DATA_REG_31, U484_31)
U487_31= NAND(TRE_REG_31, SEND_REG_31, DSR_31)
U488_31= NAND(SEND_EN_REG_31, U440_31)
U489_31= NAND(S1_REG_2__31, S1_REG_0__31, U428_31, U449_31)
U490_31= OR(S1_REG_2__31, S1_REG_1__31, S1_REG_0__31)
U491_31= NAND(MUX_EN_REG_31, U489_31)
U492_31= NOT(U434_31)
U493_31= NOT(U443_31)
U494_31= NAND(LOAD_DATO_REG_31, U443_31)
U495_31= NAND(ITFC_STATE_REG_1__31, U425_31)
U496_31= NAND(SEND_REG_31, U495_31)
U497_31= NAND(ITFC_STATE_REG_0__31, U435_31)
U498_31= NOT(U439_31)
U499_31= NAND(MPX_REG_31, U439_31)
U500_31= OR(ITFC_STATE_REG_0__31, ITFC_STATE_REG_1__31)
U501_31= NAND(ITFC_STATE_REG_1__31, ITFC_STATE_REG_0__31, TX_END_REG_31)
U502_31= NAND(CONFIRM_REG_31, U500_31)
U503_31= NAND(U441_31, U437_31, S2_REG_1__31)
U504_31= NAND(SHOT_REG_31, U503_31)
U505_31= NAND(S2_REG_0__31, U436_31)
U506_31= NAND(U498_31, MPX_REG_31)
U507_31= NAND(RDY_REG_31, U506_31)
U508_31= NAND(DSR_31, TRE_REG_31)
U509_31= NAND(U379_31, CONTA_TMP_REG_2__31)
U510_31= NAND(CONTA_TMP_REG_3__31, U376_31)
U511_31= NAND(CANALE_REG_3__31, U443_31)
U512_31= NAND(U376_31, CONTA_TMP_REG_2__31)
U513_31= NAND(CANALE_REG_2__31, U443_31)
U514_31= NAND(U470_31, CONTA_TMP_REG_1__31)
U515_31= NAND(CANALE_REG_1__31, U443_31)
U516_31= NAND(CANALE_REG_0__31, U443_31)
U517_31= NAND(U379_31, CONTA_TMP_REG_2__31, U493_31)
U518_31= NAND(U493_31, U379_31)
U519_31= NAND(U518_31, CONTA_TMP_REG_2__31)
U520_31= NAND(U493_31, CONTA_TMP_REG_0__31)
U521_31= NAND(CONTA_TMP_REG_1__31, U520_31)
U522_31= NAND(CONTA_TMP_REG_0__31, U443_31)
U523_31= NAND(TX_END_REG_31, ITFC_STATE_REG_1__31)
U524_31= NAND(TX_END_REG_31, ITFC_STATE_REG_0__31)
U525_31= NAND(ITFC_STATE_REG_1__31, U524_31)
U526_31= NAND(SHOT_REG_31, U425_31)
U527_31= NOT(U465_31)
U528_31= NAND(U595_31, U594_31, U474_31)
U529_31= NAND(NEXT_BIT_REG_1__31, U423_31)
U530_31= OR(NEXT_BIT_REG_1__31, NEXT_BIT_REG_2__31)
U531_31= NAND(U530_31, U422_31)
U532_31= NAND(U447_31, U531_31)
U533_31= NAND(ADD_291_U21_31, U375_31)
U534_31= NAND(TX_CONTA_REG_9__31, U419_31)
U535_31= NAND(ADD_291_U22_31, U375_31)
U536_31= NAND(TX_CONTA_REG_8__31, U419_31)
U537_31= NAND(ADD_291_U23_31, U375_31)
U538_31= NAND(TX_CONTA_REG_7__31, U419_31)
U539_31= NAND(ADD_291_U24_31, U375_31)
U540_31= NAND(TX_CONTA_REG_6__31, U419_31)
U541_31= NAND(ADD_291_U25_31, U375_31)
U542_31= NAND(TX_CONTA_REG_5__31, U419_31)
U543_31= NAND(ADD_291_U26_31, U375_31)
U544_31= NAND(TX_CONTA_REG_4__31, U419_31)
U545_31= NAND(ADD_291_U27_31, U375_31)
U546_31= NAND(TX_CONTA_REG_3__31, U419_31)
U547_31= NAND(ADD_291_U28_31, U375_31)
U548_31= NAND(TX_CONTA_REG_2__31, U419_31)
U549_31= NAND(U378_31, OUT_REG_REG_6__31)
U550_31= NAND(U377_31, OUT_REG_REG_2__31)
U551_31= NAND(U473_31, U445_31)
U552_31= NAND(U471_31, OUT_REG_REG_4__31)
U553_31= NAND(NEXT_BIT_REG_3__31, OUT_REG_REG_0__31)
U554_31= NAND(U550_31, U549_31, U551_31, U553_31, U552_31)
U555_31= NAND(U378_31, OUT_REG_REG_7__31)
U556_31= NAND(U377_31, OUT_REG_REG_3__31)
U557_31= NAND(U471_31, OUT_REG_REG_5__31)
U558_31= NAND(NEXT_BIT_REG_3__31, OUT_REG_REG_1__31)
U559_31= NAND(U558_31, U557_31, U556_31, U555_31)
U560_31= NAND(CONFIRM_REG_31, U438_31)
U561_31= NAND(S1_REG_2__31, S1_REG_0__31)
U562_31= NAND(U431_31, U429_31)
U563_31= OR(EOC_31, S1_REG_1__31)
U564_31= NAND(U563_31, U562_31)
U565_31= NAND(U492_31, U429_31)
U566_31= NAND(SOC_REG_31, U434_31)
U567_31= NAND(ERROR_REG_31, U426_31)
U568_31= NAND(TRE_REG_31, LOAD_REG_31)
U569_31= NAND(U568_31, U567_31)
U570_31= NAND(SEND_REG_31, U508_31)
U571_31= NAND(U569_31, U432_31)
U572_31= NAND(ITFC_STATE_REG_1__31, U425_31)
U573_31= NAND(ITFC_STATE_REG_0__31, U523_31)
U574_31= NAND(OUT_REG_REG_7__31, U465_31)
U575_31= NAND(DATA_IN_7__31, U527_31)
U576_31= NAND(OUT_REG_REG_6__31, U465_31)
U577_31= NAND(DATA_IN_6__31, U527_31)
U578_31= NAND(OUT_REG_REG_5__31, U465_31)
U579_31= NAND(DATA_IN_5__31, U527_31)
U580_31= NAND(OUT_REG_REG_4__31, U465_31)
U581_31= NAND(DATA_IN_4__31, U527_31)
U582_31= NAND(OUT_REG_REG_3__31, U465_31)
U583_31= NAND(DATA_IN_3__31, U527_31)
U584_31= NAND(OUT_REG_REG_2__31, U465_31)
U585_31= NAND(DATA_IN_2__31, U527_31)
U586_31= NAND(OUT_REG_REG_1__31, U465_31)
U587_31= NAND(DATA_IN_1__31, U527_31)
U588_31= NAND(OUT_REG_REG_0__31, U465_31)
U589_31= NAND(DATA_IN_0__31, U527_31)
U590_31= NAND(NEXT_BIT_REG_3__31, U423_31)
U591_31= NAND(U377_31, U475_31)
U592_31= NAND(NEXT_BIT_REG_2__31, U423_31)
U593_31= NAND(U378_31, U475_31)
U594_31= NAND(NEXT_BIT_REG_0__31, U448_31)
U595_31= NAND(U424_31, U422_31)
U596_31= NAND(NEXT_BIT_REG_0__31, U421_31)
U597_31= NAND(U474_31, U532_31)
U598_31= NAND(NEXT_BIT_REG_0__31, U554_31)
U599_31= NAND(U559_31, U422_31)
U600_31= NAND(S2_REG_1__31, U560_31, U441_31)
U601_31= NAND(S2_REG_0__31, U436_31)
U602_31= NAND(S1_REG_2__31, U427_31)
U603_31= NAND(S1_REG_0__31, U564_31)
U604_31= NAND(EOC_31, S1_REG_2__31, U428_31)
U605_31= NAND(U429_31, U430_31, S1_REG_1__31)
GT_255_U7_31= AND(TX_CONTA_REG_3__31, GT_255_U9_31)
ADD_291_U5_31= NOT(TX_CONTA_REG_0__31)
ADD_291_U6_31= NOT(TX_CONTA_REG_1__31)
ADD_291_U7_31= NAND(TX_CONTA_REG_1__31, TX_CONTA_REG_0__31)
ADD_291_U8_31= NOT(TX_CONTA_REG_2__31)
ADD_291_U9_31= NAND(TX_CONTA_REG_2__31, ADD_291_U32_31)
ADD_291_U10_31= NOT(TX_CONTA_REG_3__31)
ADD_291_U11_31= NAND(TX_CONTA_REG_3__31, ADD_291_U33_31)
ADD_291_U12_31= NOT(TX_CONTA_REG_4__31)
ADD_291_U13_31= NAND(TX_CONTA_REG_4__31, ADD_291_U34_31)
ADD_291_U14_31= NOT(TX_CONTA_REG_5__31)
ADD_291_U15_31= NAND(TX_CONTA_REG_5__31, ADD_291_U35_31)
ADD_291_U16_31= NOT(TX_CONTA_REG_6__31)
ADD_291_U17_31= NAND(TX_CONTA_REG_6__31, ADD_291_U36_31)
ADD_291_U18_31= NOT(TX_CONTA_REG_7__31)
ADD_291_U19_31= NAND(TX_CONTA_REG_7__31, ADD_291_U37_31)
ADD_291_U20_31= NOT(TX_CONTA_REG_8__31)
ADD_291_U21_31= NAND(ADD_291_U41_31, ADD_291_U40_31)
ADD_291_U22_31= NAND(ADD_291_U43_31, ADD_291_U42_31)
ADD_291_U23_31= NAND(ADD_291_U45_31, ADD_291_U44_31)
ADD_291_U24_31= NAND(ADD_291_U47_31, ADD_291_U46_31)
ADD_291_U25_31= NAND(ADD_291_U49_31, ADD_291_U48_31)
ADD_291_U26_31= NAND(ADD_291_U51_31, ADD_291_U50_31)
ADD_291_U27_31= NAND(ADD_291_U53_31, ADD_291_U52_31)
ADD_291_U28_31= NAND(ADD_291_U55_31, ADD_291_U54_31)
ADD_291_U29_31= NAND(ADD_291_U57_31, ADD_291_U56_31)
ADD_291_U30_31= NOT(TX_CONTA_REG_9__31)
ADD_291_U31_31= NAND(TX_CONTA_REG_8__31, ADD_291_U38_31)
ADD_291_U32_31= NOT(ADD_291_U7_31)
ADD_291_U33_31= NOT(ADD_291_U9_31)
ADD_291_U34_31= NOT(ADD_291_U11_31)
ADD_291_U35_31= NOT(ADD_291_U13_31)
ADD_291_U36_31= NOT(ADD_291_U15_31)
ADD_291_U37_31= NOT(ADD_291_U17_31)
ADD_291_U38_31= NOT(ADD_291_U19_31)
ADD_291_U39_31= NOT(ADD_291_U31_31)
ADD_291_U40_31= NAND(TX_CONTA_REG_9__31, ADD_291_U31_31)
ADD_291_U41_31= NAND(ADD_291_U39_31, ADD_291_U30_31)
ADD_291_U42_31= NAND(TX_CONTA_REG_8__31, ADD_291_U19_31)
ADD_291_U43_31= NAND(ADD_291_U38_31, ADD_291_U20_31)
ADD_291_U44_31= NAND(TX_CONTA_REG_7__31, ADD_291_U17_31)
ADD_291_U45_31= NAND(ADD_291_U37_31, ADD_291_U18_31)
ADD_291_U46_31= NAND(TX_CONTA_REG_6__31, ADD_291_U15_31)
ADD_291_U47_31= NAND(ADD_291_U36_31, ADD_291_U16_31)
ADD_291_U48_31= NAND(TX_CONTA_REG_5__31, ADD_291_U13_31)
ADD_291_U49_31= NAND(ADD_291_U35_31, ADD_291_U14_31)
ADD_291_U50_31= NAND(TX_CONTA_REG_4__31, ADD_291_U11_31)
ADD_291_U51_31= NAND(ADD_291_U34_31, ADD_291_U12_31)
ADD_291_U52_31= NAND(TX_CONTA_REG_3__31, ADD_291_U9_31)
ADD_291_U53_31= NAND(ADD_291_U33_31, ADD_291_U10_31)
ADD_291_U54_31= NAND(TX_CONTA_REG_2__31, ADD_291_U7_31)
ADD_291_U55_31= NAND(ADD_291_U32_31, ADD_291_U8_31)
ADD_291_U56_31= NAND(TX_CONTA_REG_1__31, ADD_291_U5_31)
ADD_291_U57_31= NAND(TX_CONTA_REG_0__31, ADD_291_U6_31)
GT_255_U6_31= OR(TX_CONTA_REG_7__31, TX_CONTA_REG_9__31, TX_CONTA_REG_8__31, GT_255_U8_31)

CANALE_REG_3__33 = BUF(U416_32)
CANALE_REG_2__33 = BUF(U415_32)
CANALE_REG_1__33 = BUF(U414_32)
CANALE_REG_0__33 = BUF(U413_32)
CONTA_TMP_REG_3__33 = BUF(U417_32)
CONTA_TMP_REG_2__33 = BUF(U412_32)
CONTA_TMP_REG_1__33 = BUF(U411_32)
CONTA_TMP_REG_0__33 = BUF(U410_32)
ITFC_STATE_REG_1__33 = BUF(U452_32)
ITFC_STATE_REG_0__33 = BUF(U409_32)
OUT_REG_REG_7__33 = BUF(U453_32)
OUT_REG_REG_6__33 = BUF(U454_32)
OUT_REG_REG_5__33 = BUF(U455_32)
OUT_REG_REG_4__33 = BUF(U456_32)
OUT_REG_REG_3__33 = BUF(U457_32)
OUT_REG_REG_2__33 = BUF(U458_32)
OUT_REG_REG_1__33 = BUF(U459_32)
OUT_REG_REG_0__33 = BUF(U460_32)
NEXT_BIT_REG_3__33 = BUF(U461_32)
NEXT_BIT_REG_2__33 = BUF(U408_32)
NEXT_BIT_REG_1__33 = BUF(U407_32)
NEXT_BIT_REG_0__33 = BUF(U462_32)
TX_CONTA_REG_9__33 = BUF(U406_32)
TX_CONTA_REG_8__33 = BUF(U405_32)
TX_CONTA_REG_7__33 = BUF(U404_32)
TX_CONTA_REG_6__33 = BUF(U403_32)
TX_CONTA_REG_5__33 = BUF(U402_32)
TX_CONTA_REG_4__33 = BUF(U401_32)
TX_CONTA_REG_3__33 = BUF(U400_32)
TX_CONTA_REG_2__33 = BUF(U399_32)
TX_CONTA_REG_1__33 = BUF(U398_32)
TX_CONTA_REG_0__33 = BUF(U397_32)
LOAD_REG_33 = BUF(U396_32)
SEND_DATA_REG_33 = BUF(U395_32)
SEND_EN_REG_33 = BUF(U394_32)
MUX_EN_REG_33 = BUF(U393_32)
TRE_REG_33 = BUF(U392_32)
LOAD_DATO_REG_33 = BUF(U391_32)
SOC_REG_33 = BUF(U450_32)
SEND_REG_33 = BUF(U390_32)
MPX_REG_33 = BUF(U389_32)
CONFIRM_REG_33 = BUF(U388_32)
SHOT_REG_33 = BUF(U387_32)
ADD_MPX2_REG_33 = BUF(U386_32)
RDY_REG_33 = BUF(U385_32)
ERROR_REG_33 = BUF(U451_32)
S1_REG_2__33 = BUF(U383_32)
S1_REG_1__33 = BUF(U464_32)
S1_REG_0__33 = BUF(U384_32)
S2_REG_1__33 = BUF(U463_32)
S2_REG_0__33 = BUF(U382_32)
TX_END_REG_33 = BUF(U381_32)
DATA_OUT_REG_33 = BUF(U380_32)





GT_255_U10_32= OR(TX_CONTA_REG_4__32, GT_255_U7_32)
GT_255_U9_32= OR(TX_CONTA_REG_2__32, TX_CONTA_REG_0__32, TX_CONTA_REG_1__32)
GT_255_U8_32= AND(TX_CONTA_REG_5__32, TX_CONTA_REG_6__32, GT_255_U10_32)
U375_32= AND(SEND_EN_REG_32, U420_32)
U376_32= AND(U493_32, U509_32)
U377_32= AND(NEXT_BIT_REG_2__32, NEXT_BIT_REG_1__32)
U378_32= AND(NEXT_BIT_REG_1__32, U446_32)
U379_32= AND(CONTA_TMP_REG_1__32, CONTA_TMP_REG_0__32)
U380_32= NAND(U599_32, U598_32, U474_32)
U381_32= AND(U473_32, U445_32, U475_32)
U382_32= NAND(U439_32, U472_32)
U383_32= NAND(U434_32, U561_32)
U384_32= NAND(U605_32, U604_32, S1_REG_0__32)
U385_32= NAND(U472_32, U507_32)
U386_32= OR(U467_32, ADD_MPX2_REG_32)
U387_32= NAND(U505_32, U504_32)
U388_32= NAND(U502_32, U501_32)
U389_32= NAND(U466_32, U499_32)
U390_32= NAND(U497_32, U496_32)
U391_32= NAND(U489_32, U494_32)
U392_32= OR(TRE_REG_32, TX_END_REG_32, LOAD_REG_32)
U393_32= NAND(U491_32, U490_32)
U394_32= NAND(U488_32, U487_32)
U395_32= NAND(U486_32, U485_32)
U396_32= NAND(U482_32, U481_32)
U397_32= NAND(U479_32, U478_32)
U398_32= NAND(U477_32, U476_32)
U399_32= NAND(U548_32, U547_32)
U400_32= NAND(U546_32, U545_32)
U401_32= NAND(U544_32, U543_32)
U402_32= NAND(U542_32, U541_32)
U403_32= NAND(U540_32, U539_32)
U404_32= NAND(U538_32, U537_32)
U405_32= NAND(U536_32, U535_32)
U406_32= NAND(U534_32, U533_32)
U407_32= NAND(U529_32, U528_32)
U408_32= NAND(U593_32, U592_32, U448_32)
U409_32= NAND(U526_32, U525_32)
U410_32= NAND(U444_32, U522_32)
U411_32= NAND(U468_32, U521_32)
U412_32= NAND(U469_32, U519_32)
U413_32= NAND(U444_32, U516_32)
U414_32= NAND(U515_32, U468_32, U514_32)
U415_32= NAND(U512_32, U469_32, U513_32)
U416_32= NAND(U511_32, U510_32)
U417_32= AND(CONTA_TMP_REG_3__32, U517_32)
U418_32= NOT(CONTA_TMP_REG_0__32)
U419_32= NOT(SEND_EN_REG_32)
U420_32= NOT(GT_255_U6_32)
U421_32= NAND(GT_255_U6_32, SEND_EN_REG_32)
U422_32= NOT(NEXT_BIT_REG_0__32)
U423_32= NAND(NEXT_BIT_REG_0__32, U474_32)
U424_32= OR(NEXT_BIT_REG_3__32, NEXT_BIT_REG_2__32)
U425_32= NOT(ITFC_STATE_REG_0__32)
U426_32= NOT(LOAD_REG_32)
U427_32= NOT(S1_REG_0__32)
U428_32= NOT(S1_REG_1__32)
U429_32= NOT(S1_REG_2__32)
U430_32= NOT(RDY_REG_32)
U431_32= NAND(RDY_REG_32, S1_REG_1__32)
U432_32= NOT(SEND_REG_32)
U433_32= NOT(TRE_REG_32)
U434_32= NAND(S1_REG_1__32, U427_32)
U435_32= NOT(ITFC_STATE_REG_1__32)
U436_32= NOT(S2_REG_1__32)
U437_32= NOT(CONFIRM_REG_32)
U438_32= NOT(MPX_REG_32)
U439_32= NAND(S2_REG_1__32, U441_32, CONFIRM_REG_32)
U440_32= NOT(TX_END_REG_32)
U441_32= NOT(S2_REG_0__32)
U442_32= NOT(CONTA_TMP_REG_1__32)
U443_32= NAND(U492_32, S1_REG_2__32)
U444_32= NAND(U376_32, U418_32)
U445_32= NOT(NEXT_BIT_REG_1__32)
U446_32= NOT(NEXT_BIT_REG_2__32)
U447_32= NOT(NEXT_BIT_REG_3__32)
U448_32= NAND(NEXT_BIT_REG_2__32, U445_32)
U449_32= NOT(EOC_32)
U450_32= NAND(U566_32, U565_32)
U451_32= NAND(U571_32, U570_32)
U452_32= NAND(U573_32, U572_32)
U453_32= NAND(U575_32, U574_32)
U454_32= NAND(U577_32, U576_32)
U455_32= NAND(U579_32, U578_32)
U456_32= NAND(U581_32, U580_32)
U457_32= NAND(U583_32, U582_32)
U458_32= NAND(U585_32, U584_32)
U459_32= NAND(U587_32, U586_32)
U460_32= NAND(U589_32, U588_32)
U461_32= NAND(U591_32, U590_32)
U462_32= NAND(U597_32, U596_32)
U463_32= NAND(U601_32, U600_32)
U464_32= NAND(U603_32, U602_32)
U465_32= NAND(LOAD_REG_32, U433_32)
U466_32= NAND(U498_32, U438_32)
U467_32= NOT(U466_32)
U468_32= NAND(CONTA_TMP_REG_0__32, U442_32, U376_32)
U469_32= NAND(U376_32, U379_32)
U470_32= NOT(U444_32)
U471_32= NOT(U448_32)
U472_32= NAND(U441_32, U436_32, SEND_DATA_REG_32)
U473_32= NOT(U424_32)
U474_32= NOT(U421_32)
U475_32= NOT(U423_32)
U476_32= NAND(ADD_291_U29_32, U375_32)
U477_32= NAND(TX_CONTA_REG_1__32, U419_32)
U478_32= NAND(ADD_291_U5_32, U375_32)
U479_32= NAND(TX_CONTA_REG_0__32, U419_32)
U480_32= NAND(ITFC_STATE_REG_0__32, U435_32)
U481_32= NAND(U425_32, U435_32, SHOT_REG_32)
U482_32= NAND(LOAD_REG_32, U480_32)
U483_32= NOT(U431_32)
U484_32= NAND(U483_32, S1_REG_0__32)
U485_32= NAND(S1_REG_1__32, S1_REG_0__32, S1_REG_2__32)
U486_32= NAND(SEND_DATA_REG_32, U484_32)
U487_32= NAND(TRE_REG_32, SEND_REG_32, DSR_32)
U488_32= NAND(SEND_EN_REG_32, U440_32)
U489_32= NAND(S1_REG_2__32, S1_REG_0__32, U428_32, U449_32)
U490_32= OR(S1_REG_2__32, S1_REG_1__32, S1_REG_0__32)
U491_32= NAND(MUX_EN_REG_32, U489_32)
U492_32= NOT(U434_32)
U493_32= NOT(U443_32)
U494_32= NAND(LOAD_DATO_REG_32, U443_32)
U495_32= NAND(ITFC_STATE_REG_1__32, U425_32)
U496_32= NAND(SEND_REG_32, U495_32)
U497_32= NAND(ITFC_STATE_REG_0__32, U435_32)
U498_32= NOT(U439_32)
U499_32= NAND(MPX_REG_32, U439_32)
U500_32= OR(ITFC_STATE_REG_0__32, ITFC_STATE_REG_1__32)
U501_32= NAND(ITFC_STATE_REG_1__32, ITFC_STATE_REG_0__32, TX_END_REG_32)
U502_32= NAND(CONFIRM_REG_32, U500_32)
U503_32= NAND(U441_32, U437_32, S2_REG_1__32)
U504_32= NAND(SHOT_REG_32, U503_32)
U505_32= NAND(S2_REG_0__32, U436_32)
U506_32= NAND(U498_32, MPX_REG_32)
U507_32= NAND(RDY_REG_32, U506_32)
U508_32= NAND(DSR_32, TRE_REG_32)
U509_32= NAND(U379_32, CONTA_TMP_REG_2__32)
U510_32= NAND(CONTA_TMP_REG_3__32, U376_32)
U511_32= NAND(CANALE_REG_3__32, U443_32)
U512_32= NAND(U376_32, CONTA_TMP_REG_2__32)
U513_32= NAND(CANALE_REG_2__32, U443_32)
U514_32= NAND(U470_32, CONTA_TMP_REG_1__32)
U515_32= NAND(CANALE_REG_1__32, U443_32)
U516_32= NAND(CANALE_REG_0__32, U443_32)
U517_32= NAND(U379_32, CONTA_TMP_REG_2__32, U493_32)
U518_32= NAND(U493_32, U379_32)
U519_32= NAND(U518_32, CONTA_TMP_REG_2__32)
U520_32= NAND(U493_32, CONTA_TMP_REG_0__32)
U521_32= NAND(CONTA_TMP_REG_1__32, U520_32)
U522_32= NAND(CONTA_TMP_REG_0__32, U443_32)
U523_32= NAND(TX_END_REG_32, ITFC_STATE_REG_1__32)
U524_32= NAND(TX_END_REG_32, ITFC_STATE_REG_0__32)
U525_32= NAND(ITFC_STATE_REG_1__32, U524_32)
U526_32= NAND(SHOT_REG_32, U425_32)
U527_32= NOT(U465_32)
U528_32= NAND(U595_32, U594_32, U474_32)
U529_32= NAND(NEXT_BIT_REG_1__32, U423_32)
U530_32= OR(NEXT_BIT_REG_1__32, NEXT_BIT_REG_2__32)
U531_32= NAND(U530_32, U422_32)
U532_32= NAND(U447_32, U531_32)
U533_32= NAND(ADD_291_U21_32, U375_32)
U534_32= NAND(TX_CONTA_REG_9__32, U419_32)
U535_32= NAND(ADD_291_U22_32, U375_32)
U536_32= NAND(TX_CONTA_REG_8__32, U419_32)
U537_32= NAND(ADD_291_U23_32, U375_32)
U538_32= NAND(TX_CONTA_REG_7__32, U419_32)
U539_32= NAND(ADD_291_U24_32, U375_32)
U540_32= NAND(TX_CONTA_REG_6__32, U419_32)
U541_32= NAND(ADD_291_U25_32, U375_32)
U542_32= NAND(TX_CONTA_REG_5__32, U419_32)
U543_32= NAND(ADD_291_U26_32, U375_32)
U544_32= NAND(TX_CONTA_REG_4__32, U419_32)
U545_32= NAND(ADD_291_U27_32, U375_32)
U546_32= NAND(TX_CONTA_REG_3__32, U419_32)
U547_32= NAND(ADD_291_U28_32, U375_32)
U548_32= NAND(TX_CONTA_REG_2__32, U419_32)
U549_32= NAND(U378_32, OUT_REG_REG_6__32)
U550_32= NAND(U377_32, OUT_REG_REG_2__32)
U551_32= NAND(U473_32, U445_32)
U552_32= NAND(U471_32, OUT_REG_REG_4__32)
U553_32= NAND(NEXT_BIT_REG_3__32, OUT_REG_REG_0__32)
U554_32= NAND(U550_32, U549_32, U551_32, U553_32, U552_32)
U555_32= NAND(U378_32, OUT_REG_REG_7__32)
U556_32= NAND(U377_32, OUT_REG_REG_3__32)
U557_32= NAND(U471_32, OUT_REG_REG_5__32)
U558_32= NAND(NEXT_BIT_REG_3__32, OUT_REG_REG_1__32)
U559_32= NAND(U558_32, U557_32, U556_32, U555_32)
U560_32= NAND(CONFIRM_REG_32, U438_32)
U561_32= NAND(S1_REG_2__32, S1_REG_0__32)
U562_32= NAND(U431_32, U429_32)
U563_32= OR(EOC_32, S1_REG_1__32)
U564_32= NAND(U563_32, U562_32)
U565_32= NAND(U492_32, U429_32)
U566_32= NAND(SOC_REG_32, U434_32)
U567_32= NAND(ERROR_REG_32, U426_32)
U568_32= NAND(TRE_REG_32, LOAD_REG_32)
U569_32= NAND(U568_32, U567_32)
U570_32= NAND(SEND_REG_32, U508_32)
U571_32= NAND(U569_32, U432_32)
U572_32= NAND(ITFC_STATE_REG_1__32, U425_32)
U573_32= NAND(ITFC_STATE_REG_0__32, U523_32)
U574_32= NAND(OUT_REG_REG_7__32, U465_32)
U575_32= NAND(DATA_IN_7__32, U527_32)
U576_32= NAND(OUT_REG_REG_6__32, U465_32)
U577_32= NAND(DATA_IN_6__32, U527_32)
U578_32= NAND(OUT_REG_REG_5__32, U465_32)
U579_32= NAND(DATA_IN_5__32, U527_32)
U580_32= NAND(OUT_REG_REG_4__32, U465_32)
U581_32= NAND(DATA_IN_4__32, U527_32)
U582_32= NAND(OUT_REG_REG_3__32, U465_32)
U583_32= NAND(DATA_IN_3__32, U527_32)
U584_32= NAND(OUT_REG_REG_2__32, U465_32)
U585_32= NAND(DATA_IN_2__32, U527_32)
U586_32= NAND(OUT_REG_REG_1__32, U465_32)
U587_32= NAND(DATA_IN_1__32, U527_32)
U588_32= NAND(OUT_REG_REG_0__32, U465_32)
U589_32= NAND(DATA_IN_0__32, U527_32)
U590_32= NAND(NEXT_BIT_REG_3__32, U423_32)
U591_32= NAND(U377_32, U475_32)
U592_32= NAND(NEXT_BIT_REG_2__32, U423_32)
U593_32= NAND(U378_32, U475_32)
U594_32= NAND(NEXT_BIT_REG_0__32, U448_32)
U595_32= NAND(U424_32, U422_32)
U596_32= NAND(NEXT_BIT_REG_0__32, U421_32)
U597_32= NAND(U474_32, U532_32)
U598_32= NAND(NEXT_BIT_REG_0__32, U554_32)
U599_32= NAND(U559_32, U422_32)
U600_32= NAND(S2_REG_1__32, U560_32, U441_32)
U601_32= NAND(S2_REG_0__32, U436_32)
U602_32= NAND(S1_REG_2__32, U427_32)
U603_32= NAND(S1_REG_0__32, U564_32)
U604_32= NAND(EOC_32, S1_REG_2__32, U428_32)
U605_32= NAND(U429_32, U430_32, S1_REG_1__32)
GT_255_U7_32= AND(TX_CONTA_REG_3__32, GT_255_U9_32)
ADD_291_U5_32= NOT(TX_CONTA_REG_0__32)
ADD_291_U6_32= NOT(TX_CONTA_REG_1__32)
ADD_291_U7_32= NAND(TX_CONTA_REG_1__32, TX_CONTA_REG_0__32)
ADD_291_U8_32= NOT(TX_CONTA_REG_2__32)
ADD_291_U9_32= NAND(TX_CONTA_REG_2__32, ADD_291_U32_32)
ADD_291_U10_32= NOT(TX_CONTA_REG_3__32)
ADD_291_U11_32= NAND(TX_CONTA_REG_3__32, ADD_291_U33_32)
ADD_291_U12_32= NOT(TX_CONTA_REG_4__32)
ADD_291_U13_32= NAND(TX_CONTA_REG_4__32, ADD_291_U34_32)
ADD_291_U14_32= NOT(TX_CONTA_REG_5__32)
ADD_291_U15_32= NAND(TX_CONTA_REG_5__32, ADD_291_U35_32)
ADD_291_U16_32= NOT(TX_CONTA_REG_6__32)
ADD_291_U17_32= NAND(TX_CONTA_REG_6__32, ADD_291_U36_32)
ADD_291_U18_32= NOT(TX_CONTA_REG_7__32)
ADD_291_U19_32= NAND(TX_CONTA_REG_7__32, ADD_291_U37_32)
ADD_291_U20_32= NOT(TX_CONTA_REG_8__32)
ADD_291_U21_32= NAND(ADD_291_U41_32, ADD_291_U40_32)
ADD_291_U22_32= NAND(ADD_291_U43_32, ADD_291_U42_32)
ADD_291_U23_32= NAND(ADD_291_U45_32, ADD_291_U44_32)
ADD_291_U24_32= NAND(ADD_291_U47_32, ADD_291_U46_32)
ADD_291_U25_32= NAND(ADD_291_U49_32, ADD_291_U48_32)
ADD_291_U26_32= NAND(ADD_291_U51_32, ADD_291_U50_32)
ADD_291_U27_32= NAND(ADD_291_U53_32, ADD_291_U52_32)
ADD_291_U28_32= NAND(ADD_291_U55_32, ADD_291_U54_32)
ADD_291_U29_32= NAND(ADD_291_U57_32, ADD_291_U56_32)
ADD_291_U30_32= NOT(TX_CONTA_REG_9__32)
ADD_291_U31_32= NAND(TX_CONTA_REG_8__32, ADD_291_U38_32)
ADD_291_U32_32= NOT(ADD_291_U7_32)
ADD_291_U33_32= NOT(ADD_291_U9_32)
ADD_291_U34_32= NOT(ADD_291_U11_32)
ADD_291_U35_32= NOT(ADD_291_U13_32)
ADD_291_U36_32= NOT(ADD_291_U15_32)
ADD_291_U37_32= NOT(ADD_291_U17_32)
ADD_291_U38_32= NOT(ADD_291_U19_32)
ADD_291_U39_32= NOT(ADD_291_U31_32)
ADD_291_U40_32= NAND(TX_CONTA_REG_9__32, ADD_291_U31_32)
ADD_291_U41_32= NAND(ADD_291_U39_32, ADD_291_U30_32)
ADD_291_U42_32= NAND(TX_CONTA_REG_8__32, ADD_291_U19_32)
ADD_291_U43_32= NAND(ADD_291_U38_32, ADD_291_U20_32)
ADD_291_U44_32= NAND(TX_CONTA_REG_7__32, ADD_291_U17_32)
ADD_291_U45_32= NAND(ADD_291_U37_32, ADD_291_U18_32)
ADD_291_U46_32= NAND(TX_CONTA_REG_6__32, ADD_291_U15_32)
ADD_291_U47_32= NAND(ADD_291_U36_32, ADD_291_U16_32)
ADD_291_U48_32= NAND(TX_CONTA_REG_5__32, ADD_291_U13_32)
ADD_291_U49_32= NAND(ADD_291_U35_32, ADD_291_U14_32)
ADD_291_U50_32= NAND(TX_CONTA_REG_4__32, ADD_291_U11_32)
ADD_291_U51_32= NAND(ADD_291_U34_32, ADD_291_U12_32)
ADD_291_U52_32= NAND(TX_CONTA_REG_3__32, ADD_291_U9_32)
ADD_291_U53_32= NAND(ADD_291_U33_32, ADD_291_U10_32)
ADD_291_U54_32= NAND(TX_CONTA_REG_2__32, ADD_291_U7_32)
ADD_291_U55_32= NAND(ADD_291_U32_32, ADD_291_U8_32)
ADD_291_U56_32= NAND(TX_CONTA_REG_1__32, ADD_291_U5_32)
ADD_291_U57_32= NAND(TX_CONTA_REG_0__32, ADD_291_U6_32)
GT_255_U6_32= OR(TX_CONTA_REG_7__32, TX_CONTA_REG_9__32, TX_CONTA_REG_8__32, GT_255_U8_32)

CANALE_REG_3__34 = BUF(U416_33)
CANALE_REG_2__34 = BUF(U415_33)
CANALE_REG_1__34 = BUF(U414_33)
CANALE_REG_0__34 = BUF(U413_33)
CONTA_TMP_REG_3__34 = BUF(U417_33)
CONTA_TMP_REG_2__34 = BUF(U412_33)
CONTA_TMP_REG_1__34 = BUF(U411_33)
CONTA_TMP_REG_0__34 = BUF(U410_33)
ITFC_STATE_REG_1__34 = BUF(U452_33)
ITFC_STATE_REG_0__34 = BUF(U409_33)
OUT_REG_REG_7__34 = BUF(U453_33)
OUT_REG_REG_6__34 = BUF(U454_33)
OUT_REG_REG_5__34 = BUF(U455_33)
OUT_REG_REG_4__34 = BUF(U456_33)
OUT_REG_REG_3__34 = BUF(U457_33)
OUT_REG_REG_2__34 = BUF(U458_33)
OUT_REG_REG_1__34 = BUF(U459_33)
OUT_REG_REG_0__34 = BUF(U460_33)
NEXT_BIT_REG_3__34 = BUF(U461_33)
NEXT_BIT_REG_2__34 = BUF(U408_33)
NEXT_BIT_REG_1__34 = BUF(U407_33)
NEXT_BIT_REG_0__34 = BUF(U462_33)
TX_CONTA_REG_9__34 = BUF(U406_33)
TX_CONTA_REG_8__34 = BUF(U405_33)
TX_CONTA_REG_7__34 = BUF(U404_33)
TX_CONTA_REG_6__34 = BUF(U403_33)
TX_CONTA_REG_5__34 = BUF(U402_33)
TX_CONTA_REG_4__34 = BUF(U401_33)
TX_CONTA_REG_3__34 = BUF(U400_33)
TX_CONTA_REG_2__34 = BUF(U399_33)
TX_CONTA_REG_1__34 = BUF(U398_33)
TX_CONTA_REG_0__34 = BUF(U397_33)
LOAD_REG_34 = BUF(U396_33)
SEND_DATA_REG_34 = BUF(U395_33)
SEND_EN_REG_34 = BUF(U394_33)
MUX_EN_REG_34 = BUF(U393_33)
TRE_REG_34 = BUF(U392_33)
LOAD_DATO_REG_34 = BUF(U391_33)
SOC_REG_34 = BUF(U450_33)
SEND_REG_34 = BUF(U390_33)
MPX_REG_34 = BUF(U389_33)
CONFIRM_REG_34 = BUF(U388_33)
SHOT_REG_34 = BUF(U387_33)
ADD_MPX2_REG_34 = BUF(U386_33)
RDY_REG_34 = BUF(U385_33)
ERROR_REG_34 = BUF(U451_33)
S1_REG_2__34 = BUF(U383_33)
S1_REG_1__34 = BUF(U464_33)
S1_REG_0__34 = BUF(U384_33)
S2_REG_1__34 = BUF(U463_33)
S2_REG_0__34 = BUF(U382_33)
TX_END_REG_34 = BUF(U381_33)
DATA_OUT_REG_34 = BUF(U380_33)





GT_255_U10_33= OR(TX_CONTA_REG_4__33, GT_255_U7_33)
GT_255_U9_33= OR(TX_CONTA_REG_2__33, TX_CONTA_REG_0__33, TX_CONTA_REG_1__33)
GT_255_U8_33= AND(TX_CONTA_REG_5__33, TX_CONTA_REG_6__33, GT_255_U10_33)
U375_33= AND(SEND_EN_REG_33, U420_33)
U376_33= AND(U493_33, U509_33)
U377_33= AND(NEXT_BIT_REG_2__33, NEXT_BIT_REG_1__33)
U378_33= AND(NEXT_BIT_REG_1__33, U446_33)
U379_33= AND(CONTA_TMP_REG_1__33, CONTA_TMP_REG_0__33)
U380_33= NAND(U599_33, U598_33, U474_33)
U381_33= AND(U473_33, U445_33, U475_33)
U382_33= NAND(U439_33, U472_33)
U383_33= NAND(U434_33, U561_33)
U384_33= NAND(U605_33, U604_33, S1_REG_0__33)
U385_33= NAND(U472_33, U507_33)
U386_33= OR(U467_33, ADD_MPX2_REG_33)
U387_33= NAND(U505_33, U504_33)
U388_33= NAND(U502_33, U501_33)
U389_33= NAND(U466_33, U499_33)
U390_33= NAND(U497_33, U496_33)
U391_33= NAND(U489_33, U494_33)
U392_33= OR(TRE_REG_33, TX_END_REG_33, LOAD_REG_33)
U393_33= NAND(U491_33, U490_33)
U394_33= NAND(U488_33, U487_33)
U395_33= NAND(U486_33, U485_33)
U396_33= NAND(U482_33, U481_33)
U397_33= NAND(U479_33, U478_33)
U398_33= NAND(U477_33, U476_33)
U399_33= NAND(U548_33, U547_33)
U400_33= NAND(U546_33, U545_33)
U401_33= NAND(U544_33, U543_33)
U402_33= NAND(U542_33, U541_33)
U403_33= NAND(U540_33, U539_33)
U404_33= NAND(U538_33, U537_33)
U405_33= NAND(U536_33, U535_33)
U406_33= NAND(U534_33, U533_33)
U407_33= NAND(U529_33, U528_33)
U408_33= NAND(U593_33, U592_33, U448_33)
U409_33= NAND(U526_33, U525_33)
U410_33= NAND(U444_33, U522_33)
U411_33= NAND(U468_33, U521_33)
U412_33= NAND(U469_33, U519_33)
U413_33= NAND(U444_33, U516_33)
U414_33= NAND(U515_33, U468_33, U514_33)
U415_33= NAND(U512_33, U469_33, U513_33)
U416_33= NAND(U511_33, U510_33)
U417_33= AND(CONTA_TMP_REG_3__33, U517_33)
U418_33= NOT(CONTA_TMP_REG_0__33)
U419_33= NOT(SEND_EN_REG_33)
U420_33= NOT(GT_255_U6_33)
U421_33= NAND(GT_255_U6_33, SEND_EN_REG_33)
U422_33= NOT(NEXT_BIT_REG_0__33)
U423_33= NAND(NEXT_BIT_REG_0__33, U474_33)
U424_33= OR(NEXT_BIT_REG_3__33, NEXT_BIT_REG_2__33)
U425_33= NOT(ITFC_STATE_REG_0__33)
U426_33= NOT(LOAD_REG_33)
U427_33= NOT(S1_REG_0__33)
U428_33= NOT(S1_REG_1__33)
U429_33= NOT(S1_REG_2__33)
U430_33= NOT(RDY_REG_33)
U431_33= NAND(RDY_REG_33, S1_REG_1__33)
U432_33= NOT(SEND_REG_33)
U433_33= NOT(TRE_REG_33)
U434_33= NAND(S1_REG_1__33, U427_33)
U435_33= NOT(ITFC_STATE_REG_1__33)
U436_33= NOT(S2_REG_1__33)
U437_33= NOT(CONFIRM_REG_33)
U438_33= NOT(MPX_REG_33)
U439_33= NAND(S2_REG_1__33, U441_33, CONFIRM_REG_33)
U440_33= NOT(TX_END_REG_33)
U441_33= NOT(S2_REG_0__33)
U442_33= NOT(CONTA_TMP_REG_1__33)
U443_33= NAND(U492_33, S1_REG_2__33)
U444_33= NAND(U376_33, U418_33)
U445_33= NOT(NEXT_BIT_REG_1__33)
U446_33= NOT(NEXT_BIT_REG_2__33)
U447_33= NOT(NEXT_BIT_REG_3__33)
U448_33= NAND(NEXT_BIT_REG_2__33, U445_33)
U449_33= NOT(EOC_33)
U450_33= NAND(U566_33, U565_33)
U451_33= NAND(U571_33, U570_33)
U452_33= NAND(U573_33, U572_33)
U453_33= NAND(U575_33, U574_33)
U454_33= NAND(U577_33, U576_33)
U455_33= NAND(U579_33, U578_33)
U456_33= NAND(U581_33, U580_33)
U457_33= NAND(U583_33, U582_33)
U458_33= NAND(U585_33, U584_33)
U459_33= NAND(U587_33, U586_33)
U460_33= NAND(U589_33, U588_33)
U461_33= NAND(U591_33, U590_33)
U462_33= NAND(U597_33, U596_33)
U463_33= NAND(U601_33, U600_33)
U464_33= NAND(U603_33, U602_33)
U465_33= NAND(LOAD_REG_33, U433_33)
U466_33= NAND(U498_33, U438_33)
U467_33= NOT(U466_33)
U468_33= NAND(CONTA_TMP_REG_0__33, U442_33, U376_33)
U469_33= NAND(U376_33, U379_33)
U470_33= NOT(U444_33)
U471_33= NOT(U448_33)
U472_33= NAND(U441_33, U436_33, SEND_DATA_REG_33)
U473_33= NOT(U424_33)
U474_33= NOT(U421_33)
U475_33= NOT(U423_33)
U476_33= NAND(ADD_291_U29_33, U375_33)
U477_33= NAND(TX_CONTA_REG_1__33, U419_33)
U478_33= NAND(ADD_291_U5_33, U375_33)
U479_33= NAND(TX_CONTA_REG_0__33, U419_33)
U480_33= NAND(ITFC_STATE_REG_0__33, U435_33)
U481_33= NAND(U425_33, U435_33, SHOT_REG_33)
U482_33= NAND(LOAD_REG_33, U480_33)
U483_33= NOT(U431_33)
U484_33= NAND(U483_33, S1_REG_0__33)
U485_33= NAND(S1_REG_1__33, S1_REG_0__33, S1_REG_2__33)
U486_33= NAND(SEND_DATA_REG_33, U484_33)
U487_33= NAND(TRE_REG_33, SEND_REG_33, DSR_33)
U488_33= NAND(SEND_EN_REG_33, U440_33)
U489_33= NAND(S1_REG_2__33, S1_REG_0__33, U428_33, U449_33)
U490_33= OR(S1_REG_2__33, S1_REG_1__33, S1_REG_0__33)
U491_33= NAND(MUX_EN_REG_33, U489_33)
U492_33= NOT(U434_33)
U493_33= NOT(U443_33)
U494_33= NAND(LOAD_DATO_REG_33, U443_33)
U495_33= NAND(ITFC_STATE_REG_1__33, U425_33)
U496_33= NAND(SEND_REG_33, U495_33)
U497_33= NAND(ITFC_STATE_REG_0__33, U435_33)
U498_33= NOT(U439_33)
U499_33= NAND(MPX_REG_33, U439_33)
U500_33= OR(ITFC_STATE_REG_0__33, ITFC_STATE_REG_1__33)
U501_33= NAND(ITFC_STATE_REG_1__33, ITFC_STATE_REG_0__33, TX_END_REG_33)
U502_33= NAND(CONFIRM_REG_33, U500_33)
U503_33= NAND(U441_33, U437_33, S2_REG_1__33)
U504_33= NAND(SHOT_REG_33, U503_33)
U505_33= NAND(S2_REG_0__33, U436_33)
U506_33= NAND(U498_33, MPX_REG_33)
U507_33= NAND(RDY_REG_33, U506_33)
U508_33= NAND(DSR_33, TRE_REG_33)
U509_33= NAND(U379_33, CONTA_TMP_REG_2__33)
U510_33= NAND(CONTA_TMP_REG_3__33, U376_33)
U511_33= NAND(CANALE_REG_3__33, U443_33)
U512_33= NAND(U376_33, CONTA_TMP_REG_2__33)
U513_33= NAND(CANALE_REG_2__33, U443_33)
U514_33= NAND(U470_33, CONTA_TMP_REG_1__33)
U515_33= NAND(CANALE_REG_1__33, U443_33)
U516_33= NAND(CANALE_REG_0__33, U443_33)
U517_33= NAND(U379_33, CONTA_TMP_REG_2__33, U493_33)
U518_33= NAND(U493_33, U379_33)
U519_33= NAND(U518_33, CONTA_TMP_REG_2__33)
U520_33= NAND(U493_33, CONTA_TMP_REG_0__33)
U521_33= NAND(CONTA_TMP_REG_1__33, U520_33)
U522_33= NAND(CONTA_TMP_REG_0__33, U443_33)
U523_33= NAND(TX_END_REG_33, ITFC_STATE_REG_1__33)
U524_33= NAND(TX_END_REG_33, ITFC_STATE_REG_0__33)
U525_33= NAND(ITFC_STATE_REG_1__33, U524_33)
U526_33= NAND(SHOT_REG_33, U425_33)
U527_33= NOT(U465_33)
U528_33= NAND(U595_33, U594_33, U474_33)
U529_33= NAND(NEXT_BIT_REG_1__33, U423_33)
U530_33= OR(NEXT_BIT_REG_1__33, NEXT_BIT_REG_2__33)
U531_33= NAND(U530_33, U422_33)
U532_33= NAND(U447_33, U531_33)
U533_33= NAND(ADD_291_U21_33, U375_33)
U534_33= NAND(TX_CONTA_REG_9__33, U419_33)
U535_33= NAND(ADD_291_U22_33, U375_33)
U536_33= NAND(TX_CONTA_REG_8__33, U419_33)
U537_33= NAND(ADD_291_U23_33, U375_33)
U538_33= NAND(TX_CONTA_REG_7__33, U419_33)
U539_33= NAND(ADD_291_U24_33, U375_33)
U540_33= NAND(TX_CONTA_REG_6__33, U419_33)
U541_33= NAND(ADD_291_U25_33, U375_33)
U542_33= NAND(TX_CONTA_REG_5__33, U419_33)
U543_33= NAND(ADD_291_U26_33, U375_33)
U544_33= NAND(TX_CONTA_REG_4__33, U419_33)
U545_33= NAND(ADD_291_U27_33, U375_33)
U546_33= NAND(TX_CONTA_REG_3__33, U419_33)
U547_33= NAND(ADD_291_U28_33, U375_33)
U548_33= NAND(TX_CONTA_REG_2__33, U419_33)
U549_33= NAND(U378_33, OUT_REG_REG_6__33)
U550_33= NAND(U377_33, OUT_REG_REG_2__33)
U551_33= NAND(U473_33, U445_33)
U552_33= NAND(U471_33, OUT_REG_REG_4__33)
U553_33= NAND(NEXT_BIT_REG_3__33, OUT_REG_REG_0__33)
U554_33= NAND(U550_33, U549_33, U551_33, U553_33, U552_33)
U555_33= NAND(U378_33, OUT_REG_REG_7__33)
U556_33= NAND(U377_33, OUT_REG_REG_3__33)
U557_33= NAND(U471_33, OUT_REG_REG_5__33)
U558_33= NAND(NEXT_BIT_REG_3__33, OUT_REG_REG_1__33)
U559_33= NAND(U558_33, U557_33, U556_33, U555_33)
U560_33= NAND(CONFIRM_REG_33, U438_33)
U561_33= NAND(S1_REG_2__33, S1_REG_0__33)
U562_33= NAND(U431_33, U429_33)
U563_33= OR(EOC_33, S1_REG_1__33)
U564_33= NAND(U563_33, U562_33)
U565_33= NAND(U492_33, U429_33)
U566_33= NAND(SOC_REG_33, U434_33)
U567_33= NAND(ERROR_REG_33, U426_33)
U568_33= NAND(TRE_REG_33, LOAD_REG_33)
U569_33= NAND(U568_33, U567_33)
U570_33= NAND(SEND_REG_33, U508_33)
U571_33= NAND(U569_33, U432_33)
U572_33= NAND(ITFC_STATE_REG_1__33, U425_33)
U573_33= NAND(ITFC_STATE_REG_0__33, U523_33)
U574_33= NAND(OUT_REG_REG_7__33, U465_33)
U575_33= NAND(DATA_IN_7__33, U527_33)
U576_33= NAND(OUT_REG_REG_6__33, U465_33)
U577_33= NAND(DATA_IN_6__33, U527_33)
U578_33= NAND(OUT_REG_REG_5__33, U465_33)
U579_33= NAND(DATA_IN_5__33, U527_33)
U580_33= NAND(OUT_REG_REG_4__33, U465_33)
U581_33= NAND(DATA_IN_4__33, U527_33)
U582_33= NAND(OUT_REG_REG_3__33, U465_33)
U583_33= NAND(DATA_IN_3__33, U527_33)
U584_33= NAND(OUT_REG_REG_2__33, U465_33)
U585_33= NAND(DATA_IN_2__33, U527_33)
U586_33= NAND(OUT_REG_REG_1__33, U465_33)
U587_33= NAND(DATA_IN_1__33, U527_33)
U588_33= NAND(OUT_REG_REG_0__33, U465_33)
U589_33= NAND(DATA_IN_0__33, U527_33)
U590_33= NAND(NEXT_BIT_REG_3__33, U423_33)
U591_33= NAND(U377_33, U475_33)
U592_33= NAND(NEXT_BIT_REG_2__33, U423_33)
U593_33= NAND(U378_33, U475_33)
U594_33= NAND(NEXT_BIT_REG_0__33, U448_33)
U595_33= NAND(U424_33, U422_33)
U596_33= NAND(NEXT_BIT_REG_0__33, U421_33)
U597_33= NAND(U474_33, U532_33)
U598_33= NAND(NEXT_BIT_REG_0__33, U554_33)
U599_33= NAND(U559_33, U422_33)
U600_33= NAND(S2_REG_1__33, U560_33, U441_33)
U601_33= NAND(S2_REG_0__33, U436_33)
U602_33= NAND(S1_REG_2__33, U427_33)
U603_33= NAND(S1_REG_0__33, U564_33)
U604_33= NAND(EOC_33, S1_REG_2__33, U428_33)
U605_33= NAND(U429_33, U430_33, S1_REG_1__33)
GT_255_U7_33= AND(TX_CONTA_REG_3__33, GT_255_U9_33)
ADD_291_U5_33= NOT(TX_CONTA_REG_0__33)
ADD_291_U6_33= NOT(TX_CONTA_REG_1__33)
ADD_291_U7_33= NAND(TX_CONTA_REG_1__33, TX_CONTA_REG_0__33)
ADD_291_U8_33= NOT(TX_CONTA_REG_2__33)
ADD_291_U9_33= NAND(TX_CONTA_REG_2__33, ADD_291_U32_33)
ADD_291_U10_33= NOT(TX_CONTA_REG_3__33)
ADD_291_U11_33= NAND(TX_CONTA_REG_3__33, ADD_291_U33_33)
ADD_291_U12_33= NOT(TX_CONTA_REG_4__33)
ADD_291_U13_33= NAND(TX_CONTA_REG_4__33, ADD_291_U34_33)
ADD_291_U14_33= NOT(TX_CONTA_REG_5__33)
ADD_291_U15_33= NAND(TX_CONTA_REG_5__33, ADD_291_U35_33)
ADD_291_U16_33= NOT(TX_CONTA_REG_6__33)
ADD_291_U17_33= NAND(TX_CONTA_REG_6__33, ADD_291_U36_33)
ADD_291_U18_33= NOT(TX_CONTA_REG_7__33)
ADD_291_U19_33= NAND(TX_CONTA_REG_7__33, ADD_291_U37_33)
ADD_291_U20_33= NOT(TX_CONTA_REG_8__33)
ADD_291_U21_33= NAND(ADD_291_U41_33, ADD_291_U40_33)
ADD_291_U22_33= NAND(ADD_291_U43_33, ADD_291_U42_33)
ADD_291_U23_33= NAND(ADD_291_U45_33, ADD_291_U44_33)
ADD_291_U24_33= NAND(ADD_291_U47_33, ADD_291_U46_33)
ADD_291_U25_33= NAND(ADD_291_U49_33, ADD_291_U48_33)
ADD_291_U26_33= NAND(ADD_291_U51_33, ADD_291_U50_33)
ADD_291_U27_33= NAND(ADD_291_U53_33, ADD_291_U52_33)
ADD_291_U28_33= NAND(ADD_291_U55_33, ADD_291_U54_33)
ADD_291_U29_33= NAND(ADD_291_U57_33, ADD_291_U56_33)
ADD_291_U30_33= NOT(TX_CONTA_REG_9__33)
ADD_291_U31_33= NAND(TX_CONTA_REG_8__33, ADD_291_U38_33)
ADD_291_U32_33= NOT(ADD_291_U7_33)
ADD_291_U33_33= NOT(ADD_291_U9_33)
ADD_291_U34_33= NOT(ADD_291_U11_33)
ADD_291_U35_33= NOT(ADD_291_U13_33)
ADD_291_U36_33= NOT(ADD_291_U15_33)
ADD_291_U37_33= NOT(ADD_291_U17_33)
ADD_291_U38_33= NOT(ADD_291_U19_33)
ADD_291_U39_33= NOT(ADD_291_U31_33)
ADD_291_U40_33= NAND(TX_CONTA_REG_9__33, ADD_291_U31_33)
ADD_291_U41_33= NAND(ADD_291_U39_33, ADD_291_U30_33)
ADD_291_U42_33= NAND(TX_CONTA_REG_8__33, ADD_291_U19_33)
ADD_291_U43_33= NAND(ADD_291_U38_33, ADD_291_U20_33)
ADD_291_U44_33= NAND(TX_CONTA_REG_7__33, ADD_291_U17_33)
ADD_291_U45_33= NAND(ADD_291_U37_33, ADD_291_U18_33)
ADD_291_U46_33= NAND(TX_CONTA_REG_6__33, ADD_291_U15_33)
ADD_291_U47_33= NAND(ADD_291_U36_33, ADD_291_U16_33)
ADD_291_U48_33= NAND(TX_CONTA_REG_5__33, ADD_291_U13_33)
ADD_291_U49_33= NAND(ADD_291_U35_33, ADD_291_U14_33)
ADD_291_U50_33= NAND(TX_CONTA_REG_4__33, ADD_291_U11_33)
ADD_291_U51_33= NAND(ADD_291_U34_33, ADD_291_U12_33)
ADD_291_U52_33= NAND(TX_CONTA_REG_3__33, ADD_291_U9_33)
ADD_291_U53_33= NAND(ADD_291_U33_33, ADD_291_U10_33)
ADD_291_U54_33= NAND(TX_CONTA_REG_2__33, ADD_291_U7_33)
ADD_291_U55_33= NAND(ADD_291_U32_33, ADD_291_U8_33)
ADD_291_U56_33= NAND(TX_CONTA_REG_1__33, ADD_291_U5_33)
ADD_291_U57_33= NAND(TX_CONTA_REG_0__33, ADD_291_U6_33)
GT_255_U6_33= OR(TX_CONTA_REG_7__33, TX_CONTA_REG_9__33, TX_CONTA_REG_8__33, GT_255_U8_33)

CANALE_REG_3__35 = BUF(U416_34)
CANALE_REG_2__35 = BUF(U415_34)
CANALE_REG_1__35 = BUF(U414_34)
CANALE_REG_0__35 = BUF(U413_34)
CONTA_TMP_REG_3__35 = BUF(U417_34)
CONTA_TMP_REG_2__35 = BUF(U412_34)
CONTA_TMP_REG_1__35 = BUF(U411_34)
CONTA_TMP_REG_0__35 = BUF(U410_34)
ITFC_STATE_REG_1__35 = BUF(U452_34)
ITFC_STATE_REG_0__35 = BUF(U409_34)
OUT_REG_REG_7__35 = BUF(U453_34)
OUT_REG_REG_6__35 = BUF(U454_34)
OUT_REG_REG_5__35 = BUF(U455_34)
OUT_REG_REG_4__35 = BUF(U456_34)
OUT_REG_REG_3__35 = BUF(U457_34)
OUT_REG_REG_2__35 = BUF(U458_34)
OUT_REG_REG_1__35 = BUF(U459_34)
OUT_REG_REG_0__35 = BUF(U460_34)
NEXT_BIT_REG_3__35 = BUF(U461_34)
NEXT_BIT_REG_2__35 = BUF(U408_34)
NEXT_BIT_REG_1__35 = BUF(U407_34)
NEXT_BIT_REG_0__35 = BUF(U462_34)
TX_CONTA_REG_9__35 = BUF(U406_34)
TX_CONTA_REG_8__35 = BUF(U405_34)
TX_CONTA_REG_7__35 = BUF(U404_34)
TX_CONTA_REG_6__35 = BUF(U403_34)
TX_CONTA_REG_5__35 = BUF(U402_34)
TX_CONTA_REG_4__35 = BUF(U401_34)
TX_CONTA_REG_3__35 = BUF(U400_34)
TX_CONTA_REG_2__35 = BUF(U399_34)
TX_CONTA_REG_1__35 = BUF(U398_34)
TX_CONTA_REG_0__35 = BUF(U397_34)
LOAD_REG_35 = BUF(U396_34)
SEND_DATA_REG_35 = BUF(U395_34)
SEND_EN_REG_35 = BUF(U394_34)
MUX_EN_REG_35 = BUF(U393_34)
TRE_REG_35 = BUF(U392_34)
LOAD_DATO_REG_35 = BUF(U391_34)
SOC_REG_35 = BUF(U450_34)
SEND_REG_35 = BUF(U390_34)
MPX_REG_35 = BUF(U389_34)
CONFIRM_REG_35 = BUF(U388_34)
SHOT_REG_35 = BUF(U387_34)
ADD_MPX2_REG_35 = BUF(U386_34)
RDY_REG_35 = BUF(U385_34)
ERROR_REG_35 = BUF(U451_34)
S1_REG_2__35 = BUF(U383_34)
S1_REG_1__35 = BUF(U464_34)
S1_REG_0__35 = BUF(U384_34)
S2_REG_1__35 = BUF(U463_34)
S2_REG_0__35 = BUF(U382_34)
TX_END_REG_35 = BUF(U381_34)
DATA_OUT_REG_35 = BUF(U380_34)





GT_255_U10_34= OR(TX_CONTA_REG_4__34, GT_255_U7_34)
GT_255_U9_34= OR(TX_CONTA_REG_2__34, TX_CONTA_REG_0__34, TX_CONTA_REG_1__34)
GT_255_U8_34= AND(TX_CONTA_REG_5__34, TX_CONTA_REG_6__34, GT_255_U10_34)
U375_34= AND(SEND_EN_REG_34, U420_34)
U376_34= AND(U493_34, U509_34)
U377_34= AND(NEXT_BIT_REG_2__34, NEXT_BIT_REG_1__34)
U378_34= AND(NEXT_BIT_REG_1__34, U446_34)
U379_34= AND(CONTA_TMP_REG_1__34, CONTA_TMP_REG_0__34)
U380_34= NAND(U599_34, U598_34, U474_34)
U381_34= AND(U473_34, U445_34, U475_34)
U382_34= NAND(U439_34, U472_34)
U383_34= NAND(U434_34, U561_34)
U384_34= NAND(U605_34, U604_34, S1_REG_0__34)
U385_34= NAND(U472_34, U507_34)
U386_34= OR(U467_34, ADD_MPX2_REG_34)
U387_34= NAND(U505_34, U504_34)
U388_34= NAND(U502_34, U501_34)
U389_34= NAND(U466_34, U499_34)
U390_34= NAND(U497_34, U496_34)
U391_34= NAND(U489_34, U494_34)
U392_34= OR(TRE_REG_34, TX_END_REG_34, LOAD_REG_34)
U393_34= NAND(U491_34, U490_34)
U394_34= NAND(U488_34, U487_34)
U395_34= NAND(U486_34, U485_34)
U396_34= NAND(U482_34, U481_34)
U397_34= NAND(U479_34, U478_34)
U398_34= NAND(U477_34, U476_34)
U399_34= NAND(U548_34, U547_34)
U400_34= NAND(U546_34, U545_34)
U401_34= NAND(U544_34, U543_34)
U402_34= NAND(U542_34, U541_34)
U403_34= NAND(U540_34, U539_34)
U404_34= NAND(U538_34, U537_34)
U405_34= NAND(U536_34, U535_34)
U406_34= NAND(U534_34, U533_34)
U407_34= NAND(U529_34, U528_34)
U408_34= NAND(U593_34, U592_34, U448_34)
U409_34= NAND(U526_34, U525_34)
U410_34= NAND(U444_34, U522_34)
U411_34= NAND(U468_34, U521_34)
U412_34= NAND(U469_34, U519_34)
U413_34= NAND(U444_34, U516_34)
U414_34= NAND(U515_34, U468_34, U514_34)
U415_34= NAND(U512_34, U469_34, U513_34)
U416_34= NAND(U511_34, U510_34)
U417_34= AND(CONTA_TMP_REG_3__34, U517_34)
U418_34= NOT(CONTA_TMP_REG_0__34)
U419_34= NOT(SEND_EN_REG_34)
U420_34= NOT(GT_255_U6_34)
U421_34= NAND(GT_255_U6_34, SEND_EN_REG_34)
U422_34= NOT(NEXT_BIT_REG_0__34)
U423_34= NAND(NEXT_BIT_REG_0__34, U474_34)
U424_34= OR(NEXT_BIT_REG_3__34, NEXT_BIT_REG_2__34)
U425_34= NOT(ITFC_STATE_REG_0__34)
U426_34= NOT(LOAD_REG_34)
U427_34= NOT(S1_REG_0__34)
U428_34= NOT(S1_REG_1__34)
U429_34= NOT(S1_REG_2__34)
U430_34= NOT(RDY_REG_34)
U431_34= NAND(RDY_REG_34, S1_REG_1__34)
U432_34= NOT(SEND_REG_34)
U433_34= NOT(TRE_REG_34)
U434_34= NAND(S1_REG_1__34, U427_34)
U435_34= NOT(ITFC_STATE_REG_1__34)
U436_34= NOT(S2_REG_1__34)
U437_34= NOT(CONFIRM_REG_34)
U438_34= NOT(MPX_REG_34)
U439_34= NAND(S2_REG_1__34, U441_34, CONFIRM_REG_34)
U440_34= NOT(TX_END_REG_34)
U441_34= NOT(S2_REG_0__34)
U442_34= NOT(CONTA_TMP_REG_1__34)
U443_34= NAND(U492_34, S1_REG_2__34)
U444_34= NAND(U376_34, U418_34)
U445_34= NOT(NEXT_BIT_REG_1__34)
U446_34= NOT(NEXT_BIT_REG_2__34)
U447_34= NOT(NEXT_BIT_REG_3__34)
U448_34= NAND(NEXT_BIT_REG_2__34, U445_34)
U449_34= NOT(EOC_34)
U450_34= NAND(U566_34, U565_34)
U451_34= NAND(U571_34, U570_34)
U452_34= NAND(U573_34, U572_34)
U453_34= NAND(U575_34, U574_34)
U454_34= NAND(U577_34, U576_34)
U455_34= NAND(U579_34, U578_34)
U456_34= NAND(U581_34, U580_34)
U457_34= NAND(U583_34, U582_34)
U458_34= NAND(U585_34, U584_34)
U459_34= NAND(U587_34, U586_34)
U460_34= NAND(U589_34, U588_34)
U461_34= NAND(U591_34, U590_34)
U462_34= NAND(U597_34, U596_34)
U463_34= NAND(U601_34, U600_34)
U464_34= NAND(U603_34, U602_34)
U465_34= NAND(LOAD_REG_34, U433_34)
U466_34= NAND(U498_34, U438_34)
U467_34= NOT(U466_34)
U468_34= NAND(CONTA_TMP_REG_0__34, U442_34, U376_34)
U469_34= NAND(U376_34, U379_34)
U470_34= NOT(U444_34)
U471_34= NOT(U448_34)
U472_34= NAND(U441_34, U436_34, SEND_DATA_REG_34)
U473_34= NOT(U424_34)
U474_34= NOT(U421_34)
U475_34= NOT(U423_34)
U476_34= NAND(ADD_291_U29_34, U375_34)
U477_34= NAND(TX_CONTA_REG_1__34, U419_34)
U478_34= NAND(ADD_291_U5_34, U375_34)
U479_34= NAND(TX_CONTA_REG_0__34, U419_34)
U480_34= NAND(ITFC_STATE_REG_0__34, U435_34)
U481_34= NAND(U425_34, U435_34, SHOT_REG_34)
U482_34= NAND(LOAD_REG_34, U480_34)
U483_34= NOT(U431_34)
U484_34= NAND(U483_34, S1_REG_0__34)
U485_34= NAND(S1_REG_1__34, S1_REG_0__34, S1_REG_2__34)
U486_34= NAND(SEND_DATA_REG_34, U484_34)
U487_34= NAND(TRE_REG_34, SEND_REG_34, DSR_34)
U488_34= NAND(SEND_EN_REG_34, U440_34)
U489_34= NAND(S1_REG_2__34, S1_REG_0__34, U428_34, U449_34)
U490_34= OR(S1_REG_2__34, S1_REG_1__34, S1_REG_0__34)
U491_34= NAND(MUX_EN_REG_34, U489_34)
U492_34= NOT(U434_34)
U493_34= NOT(U443_34)
U494_34= NAND(LOAD_DATO_REG_34, U443_34)
U495_34= NAND(ITFC_STATE_REG_1__34, U425_34)
U496_34= NAND(SEND_REG_34, U495_34)
U497_34= NAND(ITFC_STATE_REG_0__34, U435_34)
U498_34= NOT(U439_34)
U499_34= NAND(MPX_REG_34, U439_34)
U500_34= OR(ITFC_STATE_REG_0__34, ITFC_STATE_REG_1__34)
U501_34= NAND(ITFC_STATE_REG_1__34, ITFC_STATE_REG_0__34, TX_END_REG_34)
U502_34= NAND(CONFIRM_REG_34, U500_34)
U503_34= NAND(U441_34, U437_34, S2_REG_1__34)
U504_34= NAND(SHOT_REG_34, U503_34)
U505_34= NAND(S2_REG_0__34, U436_34)
U506_34= NAND(U498_34, MPX_REG_34)
U507_34= NAND(RDY_REG_34, U506_34)
U508_34= NAND(DSR_34, TRE_REG_34)
U509_34= NAND(U379_34, CONTA_TMP_REG_2__34)
U510_34= NAND(CONTA_TMP_REG_3__34, U376_34)
U511_34= NAND(CANALE_REG_3__34, U443_34)
U512_34= NAND(U376_34, CONTA_TMP_REG_2__34)
U513_34= NAND(CANALE_REG_2__34, U443_34)
U514_34= NAND(U470_34, CONTA_TMP_REG_1__34)
U515_34= NAND(CANALE_REG_1__34, U443_34)
U516_34= NAND(CANALE_REG_0__34, U443_34)
U517_34= NAND(U379_34, CONTA_TMP_REG_2__34, U493_34)
U518_34= NAND(U493_34, U379_34)
U519_34= NAND(U518_34, CONTA_TMP_REG_2__34)
U520_34= NAND(U493_34, CONTA_TMP_REG_0__34)
U521_34= NAND(CONTA_TMP_REG_1__34, U520_34)
U522_34= NAND(CONTA_TMP_REG_0__34, U443_34)
U523_34= NAND(TX_END_REG_34, ITFC_STATE_REG_1__34)
U524_34= NAND(TX_END_REG_34, ITFC_STATE_REG_0__34)
U525_34= NAND(ITFC_STATE_REG_1__34, U524_34)
U526_34= NAND(SHOT_REG_34, U425_34)
U527_34= NOT(U465_34)
U528_34= NAND(U595_34, U594_34, U474_34)
U529_34= NAND(NEXT_BIT_REG_1__34, U423_34)
U530_34= OR(NEXT_BIT_REG_1__34, NEXT_BIT_REG_2__34)
U531_34= NAND(U530_34, U422_34)
U532_34= NAND(U447_34, U531_34)
U533_34= NAND(ADD_291_U21_34, U375_34)
U534_34= NAND(TX_CONTA_REG_9__34, U419_34)
U535_34= NAND(ADD_291_U22_34, U375_34)
U536_34= NAND(TX_CONTA_REG_8__34, U419_34)
U537_34= NAND(ADD_291_U23_34, U375_34)
U538_34= NAND(TX_CONTA_REG_7__34, U419_34)
U539_34= NAND(ADD_291_U24_34, U375_34)
U540_34= NAND(TX_CONTA_REG_6__34, U419_34)
U541_34= NAND(ADD_291_U25_34, U375_34)
U542_34= NAND(TX_CONTA_REG_5__34, U419_34)
U543_34= NAND(ADD_291_U26_34, U375_34)
U544_34= NAND(TX_CONTA_REG_4__34, U419_34)
U545_34= NAND(ADD_291_U27_34, U375_34)
U546_34= NAND(TX_CONTA_REG_3__34, U419_34)
U547_34= NAND(ADD_291_U28_34, U375_34)
U548_34= NAND(TX_CONTA_REG_2__34, U419_34)
U549_34= NAND(U378_34, OUT_REG_REG_6__34)
U550_34= NAND(U377_34, OUT_REG_REG_2__34)
U551_34= NAND(U473_34, U445_34)
U552_34= NAND(U471_34, OUT_REG_REG_4__34)
U553_34= NAND(NEXT_BIT_REG_3__34, OUT_REG_REG_0__34)
U554_34= NAND(U550_34, U549_34, U551_34, U553_34, U552_34)
U555_34= NAND(U378_34, OUT_REG_REG_7__34)
U556_34= NAND(U377_34, OUT_REG_REG_3__34)
U557_34= NAND(U471_34, OUT_REG_REG_5__34)
U558_34= NAND(NEXT_BIT_REG_3__34, OUT_REG_REG_1__34)
U559_34= NAND(U558_34, U557_34, U556_34, U555_34)
U560_34= NAND(CONFIRM_REG_34, U438_34)
U561_34= NAND(S1_REG_2__34, S1_REG_0__34)
U562_34= NAND(U431_34, U429_34)
U563_34= OR(EOC_34, S1_REG_1__34)
U564_34= NAND(U563_34, U562_34)
U565_34= NAND(U492_34, U429_34)
U566_34= NAND(SOC_REG_34, U434_34)
U567_34= NAND(ERROR_REG_34, U426_34)
U568_34= NAND(TRE_REG_34, LOAD_REG_34)
U569_34= NAND(U568_34, U567_34)
U570_34= NAND(SEND_REG_34, U508_34)
U571_34= NAND(U569_34, U432_34)
U572_34= NAND(ITFC_STATE_REG_1__34, U425_34)
U573_34= NAND(ITFC_STATE_REG_0__34, U523_34)
U574_34= NAND(OUT_REG_REG_7__34, U465_34)
U575_34= NAND(DATA_IN_7__34, U527_34)
U576_34= NAND(OUT_REG_REG_6__34, U465_34)
U577_34= NAND(DATA_IN_6__34, U527_34)
U578_34= NAND(OUT_REG_REG_5__34, U465_34)
U579_34= NAND(DATA_IN_5__34, U527_34)
U580_34= NAND(OUT_REG_REG_4__34, U465_34)
U581_34= NAND(DATA_IN_4__34, U527_34)
U582_34= NAND(OUT_REG_REG_3__34, U465_34)
U583_34= NAND(DATA_IN_3__34, U527_34)
U584_34= NAND(OUT_REG_REG_2__34, U465_34)
U585_34= NAND(DATA_IN_2__34, U527_34)
U586_34= NAND(OUT_REG_REG_1__34, U465_34)
U587_34= NAND(DATA_IN_1__34, U527_34)
U588_34= NAND(OUT_REG_REG_0__34, U465_34)
U589_34= NAND(DATA_IN_0__34, U527_34)
U590_34= NAND(NEXT_BIT_REG_3__34, U423_34)
U591_34= NAND(U377_34, U475_34)
U592_34= NAND(NEXT_BIT_REG_2__34, U423_34)
U593_34= NAND(U378_34, U475_34)
U594_34= NAND(NEXT_BIT_REG_0__34, U448_34)
U595_34= NAND(U424_34, U422_34)
U596_34= NAND(NEXT_BIT_REG_0__34, U421_34)
U597_34= NAND(U474_34, U532_34)
U598_34= NAND(NEXT_BIT_REG_0__34, U554_34)
U599_34= NAND(U559_34, U422_34)
U600_34= NAND(S2_REG_1__34, U560_34, U441_34)
U601_34= NAND(S2_REG_0__34, U436_34)
U602_34= NAND(S1_REG_2__34, U427_34)
U603_34= NAND(S1_REG_0__34, U564_34)
U604_34= NAND(EOC_34, S1_REG_2__34, U428_34)
U605_34= NAND(U429_34, U430_34, S1_REG_1__34)
GT_255_U7_34= AND(TX_CONTA_REG_3__34, GT_255_U9_34)
ADD_291_U5_34= NOT(TX_CONTA_REG_0__34)
ADD_291_U6_34= NOT(TX_CONTA_REG_1__34)
ADD_291_U7_34= NAND(TX_CONTA_REG_1__34, TX_CONTA_REG_0__34)
ADD_291_U8_34= NOT(TX_CONTA_REG_2__34)
ADD_291_U9_34= NAND(TX_CONTA_REG_2__34, ADD_291_U32_34)
ADD_291_U10_34= NOT(TX_CONTA_REG_3__34)
ADD_291_U11_34= NAND(TX_CONTA_REG_3__34, ADD_291_U33_34)
ADD_291_U12_34= NOT(TX_CONTA_REG_4__34)
ADD_291_U13_34= NAND(TX_CONTA_REG_4__34, ADD_291_U34_34)
ADD_291_U14_34= NOT(TX_CONTA_REG_5__34)
ADD_291_U15_34= NAND(TX_CONTA_REG_5__34, ADD_291_U35_34)
ADD_291_U16_34= NOT(TX_CONTA_REG_6__34)
ADD_291_U17_34= NAND(TX_CONTA_REG_6__34, ADD_291_U36_34)
ADD_291_U18_34= NOT(TX_CONTA_REG_7__34)
ADD_291_U19_34= NAND(TX_CONTA_REG_7__34, ADD_291_U37_34)
ADD_291_U20_34= NOT(TX_CONTA_REG_8__34)
ADD_291_U21_34= NAND(ADD_291_U41_34, ADD_291_U40_34)
ADD_291_U22_34= NAND(ADD_291_U43_34, ADD_291_U42_34)
ADD_291_U23_34= NAND(ADD_291_U45_34, ADD_291_U44_34)
ADD_291_U24_34= NAND(ADD_291_U47_34, ADD_291_U46_34)
ADD_291_U25_34= NAND(ADD_291_U49_34, ADD_291_U48_34)
ADD_291_U26_34= NAND(ADD_291_U51_34, ADD_291_U50_34)
ADD_291_U27_34= NAND(ADD_291_U53_34, ADD_291_U52_34)
ADD_291_U28_34= NAND(ADD_291_U55_34, ADD_291_U54_34)
ADD_291_U29_34= NAND(ADD_291_U57_34, ADD_291_U56_34)
ADD_291_U30_34= NOT(TX_CONTA_REG_9__34)
ADD_291_U31_34= NAND(TX_CONTA_REG_8__34, ADD_291_U38_34)
ADD_291_U32_34= NOT(ADD_291_U7_34)
ADD_291_U33_34= NOT(ADD_291_U9_34)
ADD_291_U34_34= NOT(ADD_291_U11_34)
ADD_291_U35_34= NOT(ADD_291_U13_34)
ADD_291_U36_34= NOT(ADD_291_U15_34)
ADD_291_U37_34= NOT(ADD_291_U17_34)
ADD_291_U38_34= NOT(ADD_291_U19_34)
ADD_291_U39_34= NOT(ADD_291_U31_34)
ADD_291_U40_34= NAND(TX_CONTA_REG_9__34, ADD_291_U31_34)
ADD_291_U41_34= NAND(ADD_291_U39_34, ADD_291_U30_34)
ADD_291_U42_34= NAND(TX_CONTA_REG_8__34, ADD_291_U19_34)
ADD_291_U43_34= NAND(ADD_291_U38_34, ADD_291_U20_34)
ADD_291_U44_34= NAND(TX_CONTA_REG_7__34, ADD_291_U17_34)
ADD_291_U45_34= NAND(ADD_291_U37_34, ADD_291_U18_34)
ADD_291_U46_34= NAND(TX_CONTA_REG_6__34, ADD_291_U15_34)
ADD_291_U47_34= NAND(ADD_291_U36_34, ADD_291_U16_34)
ADD_291_U48_34= NAND(TX_CONTA_REG_5__34, ADD_291_U13_34)
ADD_291_U49_34= NAND(ADD_291_U35_34, ADD_291_U14_34)
ADD_291_U50_34= NAND(TX_CONTA_REG_4__34, ADD_291_U11_34)
ADD_291_U51_34= NAND(ADD_291_U34_34, ADD_291_U12_34)
ADD_291_U52_34= NAND(TX_CONTA_REG_3__34, ADD_291_U9_34)
ADD_291_U53_34= NAND(ADD_291_U33_34, ADD_291_U10_34)
ADD_291_U54_34= NAND(TX_CONTA_REG_2__34, ADD_291_U7_34)
ADD_291_U55_34= NAND(ADD_291_U32_34, ADD_291_U8_34)
ADD_291_U56_34= NAND(TX_CONTA_REG_1__34, ADD_291_U5_34)
ADD_291_U57_34= NAND(TX_CONTA_REG_0__34, ADD_291_U6_34)
GT_255_U6_34= OR(TX_CONTA_REG_7__34, TX_CONTA_REG_9__34, TX_CONTA_REG_8__34, GT_255_U8_34)

CANALE_REG_3__36 = BUF(U416_35)
CANALE_REG_2__36 = BUF(U415_35)
CANALE_REG_1__36 = BUF(U414_35)
CANALE_REG_0__36 = BUF(U413_35)
CONTA_TMP_REG_3__36 = BUF(U417_35)
CONTA_TMP_REG_2__36 = BUF(U412_35)
CONTA_TMP_REG_1__36 = BUF(U411_35)
CONTA_TMP_REG_0__36 = BUF(U410_35)
ITFC_STATE_REG_1__36 = BUF(U452_35)
ITFC_STATE_REG_0__36 = BUF(U409_35)
OUT_REG_REG_7__36 = BUF(U453_35)
OUT_REG_REG_6__36 = BUF(U454_35)
OUT_REG_REG_5__36 = BUF(U455_35)
OUT_REG_REG_4__36 = BUF(U456_35)
OUT_REG_REG_3__36 = BUF(U457_35)
OUT_REG_REG_2__36 = BUF(U458_35)
OUT_REG_REG_1__36 = BUF(U459_35)
OUT_REG_REG_0__36 = BUF(U460_35)
NEXT_BIT_REG_3__36 = BUF(U461_35)
NEXT_BIT_REG_2__36 = BUF(U408_35)
NEXT_BIT_REG_1__36 = BUF(U407_35)
NEXT_BIT_REG_0__36 = BUF(U462_35)
TX_CONTA_REG_9__36 = BUF(U406_35)
TX_CONTA_REG_8__36 = BUF(U405_35)
TX_CONTA_REG_7__36 = BUF(U404_35)
TX_CONTA_REG_6__36 = BUF(U403_35)
TX_CONTA_REG_5__36 = BUF(U402_35)
TX_CONTA_REG_4__36 = BUF(U401_35)
TX_CONTA_REG_3__36 = BUF(U400_35)
TX_CONTA_REG_2__36 = BUF(U399_35)
TX_CONTA_REG_1__36 = BUF(U398_35)
TX_CONTA_REG_0__36 = BUF(U397_35)
LOAD_REG_36 = BUF(U396_35)
SEND_DATA_REG_36 = BUF(U395_35)
SEND_EN_REG_36 = BUF(U394_35)
MUX_EN_REG_36 = BUF(U393_35)
TRE_REG_36 = BUF(U392_35)
LOAD_DATO_REG_36 = BUF(U391_35)
SOC_REG_36 = BUF(U450_35)
SEND_REG_36 = BUF(U390_35)
MPX_REG_36 = BUF(U389_35)
CONFIRM_REG_36 = BUF(U388_35)
SHOT_REG_36 = BUF(U387_35)
ADD_MPX2_REG_36 = BUF(U386_35)
RDY_REG_36 = BUF(U385_35)
ERROR_REG_36 = BUF(U451_35)
S1_REG_2__36 = BUF(U383_35)
S1_REG_1__36 = BUF(U464_35)
S1_REG_0__36 = BUF(U384_35)
S2_REG_1__36 = BUF(U463_35)
S2_REG_0__36 = BUF(U382_35)
TX_END_REG_36 = BUF(U381_35)
DATA_OUT_REG_36 = BUF(U380_35)





GT_255_U10_35= OR(TX_CONTA_REG_4__35, GT_255_U7_35)
GT_255_U9_35= OR(TX_CONTA_REG_2__35, TX_CONTA_REG_0__35, TX_CONTA_REG_1__35)
GT_255_U8_35= AND(TX_CONTA_REG_5__35, TX_CONTA_REG_6__35, GT_255_U10_35)
U375_35= AND(SEND_EN_REG_35, U420_35)
U376_35= AND(U493_35, U509_35)
U377_35= AND(NEXT_BIT_REG_2__35, NEXT_BIT_REG_1__35)
U378_35= AND(NEXT_BIT_REG_1__35, U446_35)
U379_35= AND(CONTA_TMP_REG_1__35, CONTA_TMP_REG_0__35)
U380_35= NAND(U599_35, U598_35, U474_35)
U381_35= AND(U473_35, U445_35, U475_35)
U382_35= NAND(U439_35, U472_35)
U383_35= NAND(U434_35, U561_35)
U384_35= NAND(U605_35, U604_35, S1_REG_0__35)
U385_35= NAND(U472_35, U507_35)
U386_35= OR(U467_35, ADD_MPX2_REG_35)
U387_35= NAND(U505_35, U504_35)
U388_35= NAND(U502_35, U501_35)
U389_35= NAND(U466_35, U499_35)
U390_35= NAND(U497_35, U496_35)
U391_35= NAND(U489_35, U494_35)
U392_35= OR(TRE_REG_35, TX_END_REG_35, LOAD_REG_35)
U393_35= NAND(U491_35, U490_35)
U394_35= NAND(U488_35, U487_35)
U395_35= NAND(U486_35, U485_35)
U396_35= NAND(U482_35, U481_35)
U397_35= NAND(U479_35, U478_35)
U398_35= NAND(U477_35, U476_35)
U399_35= NAND(U548_35, U547_35)
U400_35= NAND(U546_35, U545_35)
U401_35= NAND(U544_35, U543_35)
U402_35= NAND(U542_35, U541_35)
U403_35= NAND(U540_35, U539_35)
U404_35= NAND(U538_35, U537_35)
U405_35= NAND(U536_35, U535_35)
U406_35= NAND(U534_35, U533_35)
U407_35= NAND(U529_35, U528_35)
U408_35= NAND(U593_35, U592_35, U448_35)
U409_35= NAND(U526_35, U525_35)
U410_35= NAND(U444_35, U522_35)
U411_35= NAND(U468_35, U521_35)
U412_35= NAND(U469_35, U519_35)
U413_35= NAND(U444_35, U516_35)
U414_35= NAND(U515_35, U468_35, U514_35)
U415_35= NAND(U512_35, U469_35, U513_35)
U416_35= NAND(U511_35, U510_35)
U417_35= AND(CONTA_TMP_REG_3__35, U517_35)
U418_35= NOT(CONTA_TMP_REG_0__35)
U419_35= NOT(SEND_EN_REG_35)
U420_35= NOT(GT_255_U6_35)
U421_35= NAND(GT_255_U6_35, SEND_EN_REG_35)
U422_35= NOT(NEXT_BIT_REG_0__35)
U423_35= NAND(NEXT_BIT_REG_0__35, U474_35)
U424_35= OR(NEXT_BIT_REG_3__35, NEXT_BIT_REG_2__35)
U425_35= NOT(ITFC_STATE_REG_0__35)
U426_35= NOT(LOAD_REG_35)
U427_35= NOT(S1_REG_0__35)
U428_35= NOT(S1_REG_1__35)
U429_35= NOT(S1_REG_2__35)
U430_35= NOT(RDY_REG_35)
U431_35= NAND(RDY_REG_35, S1_REG_1__35)
U432_35= NOT(SEND_REG_35)
U433_35= NOT(TRE_REG_35)
U434_35= NAND(S1_REG_1__35, U427_35)
U435_35= NOT(ITFC_STATE_REG_1__35)
U436_35= NOT(S2_REG_1__35)
U437_35= NOT(CONFIRM_REG_35)
U438_35= NOT(MPX_REG_35)
U439_35= NAND(S2_REG_1__35, U441_35, CONFIRM_REG_35)
U440_35= NOT(TX_END_REG_35)
U441_35= NOT(S2_REG_0__35)
U442_35= NOT(CONTA_TMP_REG_1__35)
U443_35= NAND(U492_35, S1_REG_2__35)
U444_35= NAND(U376_35, U418_35)
U445_35= NOT(NEXT_BIT_REG_1__35)
U446_35= NOT(NEXT_BIT_REG_2__35)
U447_35= NOT(NEXT_BIT_REG_3__35)
U448_35= NAND(NEXT_BIT_REG_2__35, U445_35)
U449_35= NOT(EOC_35)
U450_35= NAND(U566_35, U565_35)
U451_35= NAND(U571_35, U570_35)
U452_35= NAND(U573_35, U572_35)
U453_35= NAND(U575_35, U574_35)
U454_35= NAND(U577_35, U576_35)
U455_35= NAND(U579_35, U578_35)
U456_35= NAND(U581_35, U580_35)
U457_35= NAND(U583_35, U582_35)
U458_35= NAND(U585_35, U584_35)
U459_35= NAND(U587_35, U586_35)
U460_35= NAND(U589_35, U588_35)
U461_35= NAND(U591_35, U590_35)
U462_35= NAND(U597_35, U596_35)
U463_35= NAND(U601_35, U600_35)
U464_35= NAND(U603_35, U602_35)
U465_35= NAND(LOAD_REG_35, U433_35)
U466_35= NAND(U498_35, U438_35)
U467_35= NOT(U466_35)
U468_35= NAND(CONTA_TMP_REG_0__35, U442_35, U376_35)
U469_35= NAND(U376_35, U379_35)
U470_35= NOT(U444_35)
U471_35= NOT(U448_35)
U472_35= NAND(U441_35, U436_35, SEND_DATA_REG_35)
U473_35= NOT(U424_35)
U474_35= NOT(U421_35)
U475_35= NOT(U423_35)
U476_35= NAND(ADD_291_U29_35, U375_35)
U477_35= NAND(TX_CONTA_REG_1__35, U419_35)
U478_35= NAND(ADD_291_U5_35, U375_35)
U479_35= NAND(TX_CONTA_REG_0__35, U419_35)
U480_35= NAND(ITFC_STATE_REG_0__35, U435_35)
U481_35= NAND(U425_35, U435_35, SHOT_REG_35)
U482_35= NAND(LOAD_REG_35, U480_35)
U483_35= NOT(U431_35)
U484_35= NAND(U483_35, S1_REG_0__35)
U485_35= NAND(S1_REG_1__35, S1_REG_0__35, S1_REG_2__35)
U486_35= NAND(SEND_DATA_REG_35, U484_35)
U487_35= NAND(TRE_REG_35, SEND_REG_35, DSR_35)
U488_35= NAND(SEND_EN_REG_35, U440_35)
U489_35= NAND(S1_REG_2__35, S1_REG_0__35, U428_35, U449_35)
U490_35= OR(S1_REG_2__35, S1_REG_1__35, S1_REG_0__35)
U491_35= NAND(MUX_EN_REG_35, U489_35)
U492_35= NOT(U434_35)
U493_35= NOT(U443_35)
U494_35= NAND(LOAD_DATO_REG_35, U443_35)
U495_35= NAND(ITFC_STATE_REG_1__35, U425_35)
U496_35= NAND(SEND_REG_35, U495_35)
U497_35= NAND(ITFC_STATE_REG_0__35, U435_35)
U498_35= NOT(U439_35)
U499_35= NAND(MPX_REG_35, U439_35)
U500_35= OR(ITFC_STATE_REG_0__35, ITFC_STATE_REG_1__35)
U501_35= NAND(ITFC_STATE_REG_1__35, ITFC_STATE_REG_0__35, TX_END_REG_35)
U502_35= NAND(CONFIRM_REG_35, U500_35)
U503_35= NAND(U441_35, U437_35, S2_REG_1__35)
U504_35= NAND(SHOT_REG_35, U503_35)
U505_35= NAND(S2_REG_0__35, U436_35)
U506_35= NAND(U498_35, MPX_REG_35)
U507_35= NAND(RDY_REG_35, U506_35)
U508_35= NAND(DSR_35, TRE_REG_35)
U509_35= NAND(U379_35, CONTA_TMP_REG_2__35)
U510_35= NAND(CONTA_TMP_REG_3__35, U376_35)
U511_35= NAND(CANALE_REG_3__35, U443_35)
U512_35= NAND(U376_35, CONTA_TMP_REG_2__35)
U513_35= NAND(CANALE_REG_2__35, U443_35)
U514_35= NAND(U470_35, CONTA_TMP_REG_1__35)
U515_35= NAND(CANALE_REG_1__35, U443_35)
U516_35= NAND(CANALE_REG_0__35, U443_35)
U517_35= NAND(U379_35, CONTA_TMP_REG_2__35, U493_35)
U518_35= NAND(U493_35, U379_35)
U519_35= NAND(U518_35, CONTA_TMP_REG_2__35)
U520_35= NAND(U493_35, CONTA_TMP_REG_0__35)
U521_35= NAND(CONTA_TMP_REG_1__35, U520_35)
U522_35= NAND(CONTA_TMP_REG_0__35, U443_35)
U523_35= NAND(TX_END_REG_35, ITFC_STATE_REG_1__35)
U524_35= NAND(TX_END_REG_35, ITFC_STATE_REG_0__35)
U525_35= NAND(ITFC_STATE_REG_1__35, U524_35)
U526_35= NAND(SHOT_REG_35, U425_35)
U527_35= NOT(U465_35)
U528_35= NAND(U595_35, U594_35, U474_35)
U529_35= NAND(NEXT_BIT_REG_1__35, U423_35)
U530_35= OR(NEXT_BIT_REG_1__35, NEXT_BIT_REG_2__35)
U531_35= NAND(U530_35, U422_35)
U532_35= NAND(U447_35, U531_35)
U533_35= NAND(ADD_291_U21_35, U375_35)
U534_35= NAND(TX_CONTA_REG_9__35, U419_35)
U535_35= NAND(ADD_291_U22_35, U375_35)
U536_35= NAND(TX_CONTA_REG_8__35, U419_35)
U537_35= NAND(ADD_291_U23_35, U375_35)
U538_35= NAND(TX_CONTA_REG_7__35, U419_35)
U539_35= NAND(ADD_291_U24_35, U375_35)
U540_35= NAND(TX_CONTA_REG_6__35, U419_35)
U541_35= NAND(ADD_291_U25_35, U375_35)
U542_35= NAND(TX_CONTA_REG_5__35, U419_35)
U543_35= NAND(ADD_291_U26_35, U375_35)
U544_35= NAND(TX_CONTA_REG_4__35, U419_35)
U545_35= NAND(ADD_291_U27_35, U375_35)
U546_35= NAND(TX_CONTA_REG_3__35, U419_35)
U547_35= NAND(ADD_291_U28_35, U375_35)
U548_35= NAND(TX_CONTA_REG_2__35, U419_35)
U549_35= NAND(U378_35, OUT_REG_REG_6__35)
U550_35= NAND(U377_35, OUT_REG_REG_2__35)
U551_35= NAND(U473_35, U445_35)
U552_35= NAND(U471_35, OUT_REG_REG_4__35)
U553_35= NAND(NEXT_BIT_REG_3__35, OUT_REG_REG_0__35)
U554_35= NAND(U550_35, U549_35, U551_35, U553_35, U552_35)
U555_35= NAND(U378_35, OUT_REG_REG_7__35)
U556_35= NAND(U377_35, OUT_REG_REG_3__35)
U557_35= NAND(U471_35, OUT_REG_REG_5__35)
U558_35= NAND(NEXT_BIT_REG_3__35, OUT_REG_REG_1__35)
U559_35= NAND(U558_35, U557_35, U556_35, U555_35)
U560_35= NAND(CONFIRM_REG_35, U438_35)
U561_35= NAND(S1_REG_2__35, S1_REG_0__35)
U562_35= NAND(U431_35, U429_35)
U563_35= OR(EOC_35, S1_REG_1__35)
U564_35= NAND(U563_35, U562_35)
U565_35= NAND(U492_35, U429_35)
U566_35= NAND(SOC_REG_35, U434_35)
U567_35= NAND(ERROR_REG_35, U426_35)
U568_35= NAND(TRE_REG_35, LOAD_REG_35)
U569_35= NAND(U568_35, U567_35)
U570_35= NAND(SEND_REG_35, U508_35)
U571_35= NAND(U569_35, U432_35)
U572_35= NAND(ITFC_STATE_REG_1__35, U425_35)
U573_35= NAND(ITFC_STATE_REG_0__35, U523_35)
U574_35= NAND(OUT_REG_REG_7__35, U465_35)
U575_35= NAND(DATA_IN_7__35, U527_35)
U576_35= NAND(OUT_REG_REG_6__35, U465_35)
U577_35= NAND(DATA_IN_6__35, U527_35)
U578_35= NAND(OUT_REG_REG_5__35, U465_35)
U579_35= NAND(DATA_IN_5__35, U527_35)
U580_35= NAND(OUT_REG_REG_4__35, U465_35)
U581_35= NAND(DATA_IN_4__35, U527_35)
U582_35= NAND(OUT_REG_REG_3__35, U465_35)
U583_35= NAND(DATA_IN_3__35, U527_35)
U584_35= NAND(OUT_REG_REG_2__35, U465_35)
U585_35= NAND(DATA_IN_2__35, U527_35)
U586_35= NAND(OUT_REG_REG_1__35, U465_35)
U587_35= NAND(DATA_IN_1__35, U527_35)
U588_35= NAND(OUT_REG_REG_0__35, U465_35)
U589_35= NAND(DATA_IN_0__35, U527_35)
U590_35= NAND(NEXT_BIT_REG_3__35, U423_35)
U591_35= NAND(U377_35, U475_35)
U592_35= NAND(NEXT_BIT_REG_2__35, U423_35)
U593_35= NAND(U378_35, U475_35)
U594_35= NAND(NEXT_BIT_REG_0__35, U448_35)
U595_35= NAND(U424_35, U422_35)
U596_35= NAND(NEXT_BIT_REG_0__35, U421_35)
U597_35= NAND(U474_35, U532_35)
U598_35= NAND(NEXT_BIT_REG_0__35, U554_35)
U599_35= NAND(U559_35, U422_35)
U600_35= NAND(S2_REG_1__35, U560_35, U441_35)
U601_35= NAND(S2_REG_0__35, U436_35)
U602_35= NAND(S1_REG_2__35, U427_35)
U603_35= NAND(S1_REG_0__35, U564_35)
U604_35= NAND(EOC_35, S1_REG_2__35, U428_35)
U605_35= NAND(U429_35, U430_35, S1_REG_1__35)
GT_255_U7_35= AND(TX_CONTA_REG_3__35, GT_255_U9_35)
ADD_291_U5_35= NOT(TX_CONTA_REG_0__35)
ADD_291_U6_35= NOT(TX_CONTA_REG_1__35)
ADD_291_U7_35= NAND(TX_CONTA_REG_1__35, TX_CONTA_REG_0__35)
ADD_291_U8_35= NOT(TX_CONTA_REG_2__35)
ADD_291_U9_35= NAND(TX_CONTA_REG_2__35, ADD_291_U32_35)
ADD_291_U10_35= NOT(TX_CONTA_REG_3__35)
ADD_291_U11_35= NAND(TX_CONTA_REG_3__35, ADD_291_U33_35)
ADD_291_U12_35= NOT(TX_CONTA_REG_4__35)
ADD_291_U13_35= NAND(TX_CONTA_REG_4__35, ADD_291_U34_35)
ADD_291_U14_35= NOT(TX_CONTA_REG_5__35)
ADD_291_U15_35= NAND(TX_CONTA_REG_5__35, ADD_291_U35_35)
ADD_291_U16_35= NOT(TX_CONTA_REG_6__35)
ADD_291_U17_35= NAND(TX_CONTA_REG_6__35, ADD_291_U36_35)
ADD_291_U18_35= NOT(TX_CONTA_REG_7__35)
ADD_291_U19_35= NAND(TX_CONTA_REG_7__35, ADD_291_U37_35)
ADD_291_U20_35= NOT(TX_CONTA_REG_8__35)
ADD_291_U21_35= NAND(ADD_291_U41_35, ADD_291_U40_35)
ADD_291_U22_35= NAND(ADD_291_U43_35, ADD_291_U42_35)
ADD_291_U23_35= NAND(ADD_291_U45_35, ADD_291_U44_35)
ADD_291_U24_35= NAND(ADD_291_U47_35, ADD_291_U46_35)
ADD_291_U25_35= NAND(ADD_291_U49_35, ADD_291_U48_35)
ADD_291_U26_35= NAND(ADD_291_U51_35, ADD_291_U50_35)
ADD_291_U27_35= NAND(ADD_291_U53_35, ADD_291_U52_35)
ADD_291_U28_35= NAND(ADD_291_U55_35, ADD_291_U54_35)
ADD_291_U29_35= NAND(ADD_291_U57_35, ADD_291_U56_35)
ADD_291_U30_35= NOT(TX_CONTA_REG_9__35)
ADD_291_U31_35= NAND(TX_CONTA_REG_8__35, ADD_291_U38_35)
ADD_291_U32_35= NOT(ADD_291_U7_35)
ADD_291_U33_35= NOT(ADD_291_U9_35)
ADD_291_U34_35= NOT(ADD_291_U11_35)
ADD_291_U35_35= NOT(ADD_291_U13_35)
ADD_291_U36_35= NOT(ADD_291_U15_35)
ADD_291_U37_35= NOT(ADD_291_U17_35)
ADD_291_U38_35= NOT(ADD_291_U19_35)
ADD_291_U39_35= NOT(ADD_291_U31_35)
ADD_291_U40_35= NAND(TX_CONTA_REG_9__35, ADD_291_U31_35)
ADD_291_U41_35= NAND(ADD_291_U39_35, ADD_291_U30_35)
ADD_291_U42_35= NAND(TX_CONTA_REG_8__35, ADD_291_U19_35)
ADD_291_U43_35= NAND(ADD_291_U38_35, ADD_291_U20_35)
ADD_291_U44_35= NAND(TX_CONTA_REG_7__35, ADD_291_U17_35)
ADD_291_U45_35= NAND(ADD_291_U37_35, ADD_291_U18_35)
ADD_291_U46_35= NAND(TX_CONTA_REG_6__35, ADD_291_U15_35)
ADD_291_U47_35= NAND(ADD_291_U36_35, ADD_291_U16_35)
ADD_291_U48_35= NAND(TX_CONTA_REG_5__35, ADD_291_U13_35)
ADD_291_U49_35= NAND(ADD_291_U35_35, ADD_291_U14_35)
ADD_291_U50_35= NAND(TX_CONTA_REG_4__35, ADD_291_U11_35)
ADD_291_U51_35= NAND(ADD_291_U34_35, ADD_291_U12_35)
ADD_291_U52_35= NAND(TX_CONTA_REG_3__35, ADD_291_U9_35)
ADD_291_U53_35= NAND(ADD_291_U33_35, ADD_291_U10_35)
ADD_291_U54_35= NAND(TX_CONTA_REG_2__35, ADD_291_U7_35)
ADD_291_U55_35= NAND(ADD_291_U32_35, ADD_291_U8_35)
ADD_291_U56_35= NAND(TX_CONTA_REG_1__35, ADD_291_U5_35)
ADD_291_U57_35= NAND(TX_CONTA_REG_0__35, ADD_291_U6_35)
GT_255_U6_35= OR(TX_CONTA_REG_7__35, TX_CONTA_REG_9__35, TX_CONTA_REG_8__35, GT_255_U8_35)

CANALE_REG_3__37 = BUF(U416_36)
CANALE_REG_2__37 = BUF(U415_36)
CANALE_REG_1__37 = BUF(U414_36)
CANALE_REG_0__37 = BUF(U413_36)
CONTA_TMP_REG_3__37 = BUF(U417_36)
CONTA_TMP_REG_2__37 = BUF(U412_36)
CONTA_TMP_REG_1__37 = BUF(U411_36)
CONTA_TMP_REG_0__37 = BUF(U410_36)
ITFC_STATE_REG_1__37 = BUF(U452_36)
ITFC_STATE_REG_0__37 = BUF(U409_36)
OUT_REG_REG_7__37 = BUF(U453_36)
OUT_REG_REG_6__37 = BUF(U454_36)
OUT_REG_REG_5__37 = BUF(U455_36)
OUT_REG_REG_4__37 = BUF(U456_36)
OUT_REG_REG_3__37 = BUF(U457_36)
OUT_REG_REG_2__37 = BUF(U458_36)
OUT_REG_REG_1__37 = BUF(U459_36)
OUT_REG_REG_0__37 = BUF(U460_36)
NEXT_BIT_REG_3__37 = BUF(U461_36)
NEXT_BIT_REG_2__37 = BUF(U408_36)
NEXT_BIT_REG_1__37 = BUF(U407_36)
NEXT_BIT_REG_0__37 = BUF(U462_36)
TX_CONTA_REG_9__37 = BUF(U406_36)
TX_CONTA_REG_8__37 = BUF(U405_36)
TX_CONTA_REG_7__37 = BUF(U404_36)
TX_CONTA_REG_6__37 = BUF(U403_36)
TX_CONTA_REG_5__37 = BUF(U402_36)
TX_CONTA_REG_4__37 = BUF(U401_36)
TX_CONTA_REG_3__37 = BUF(U400_36)
TX_CONTA_REG_2__37 = BUF(U399_36)
TX_CONTA_REG_1__37 = BUF(U398_36)
TX_CONTA_REG_0__37 = BUF(U397_36)
LOAD_REG_37 = BUF(U396_36)
SEND_DATA_REG_37 = BUF(U395_36)
SEND_EN_REG_37 = BUF(U394_36)
MUX_EN_REG_37 = BUF(U393_36)
TRE_REG_37 = BUF(U392_36)
LOAD_DATO_REG_37 = BUF(U391_36)
SOC_REG_37 = BUF(U450_36)
SEND_REG_37 = BUF(U390_36)
MPX_REG_37 = BUF(U389_36)
CONFIRM_REG_37 = BUF(U388_36)
SHOT_REG_37 = BUF(U387_36)
ADD_MPX2_REG_37 = BUF(U386_36)
RDY_REG_37 = BUF(U385_36)
ERROR_REG_37 = BUF(U451_36)
S1_REG_2__37 = BUF(U383_36)
S1_REG_1__37 = BUF(U464_36)
S1_REG_0__37 = BUF(U384_36)
S2_REG_1__37 = BUF(U463_36)
S2_REG_0__37 = BUF(U382_36)
TX_END_REG_37 = BUF(U381_36)
DATA_OUT_REG_37 = BUF(U380_36)





GT_255_U10_36= OR(TX_CONTA_REG_4__36, GT_255_U7_36)
GT_255_U9_36= OR(TX_CONTA_REG_2__36, TX_CONTA_REG_0__36, TX_CONTA_REG_1__36)
GT_255_U8_36= AND(TX_CONTA_REG_5__36, TX_CONTA_REG_6__36, GT_255_U10_36)
U375_36= AND(SEND_EN_REG_36, U420_36)
U376_36= AND(U493_36, U509_36)
U377_36= AND(NEXT_BIT_REG_2__36, NEXT_BIT_REG_1__36)
U378_36= AND(NEXT_BIT_REG_1__36, U446_36)
U379_36= AND(CONTA_TMP_REG_1__36, CONTA_TMP_REG_0__36)
U380_36= NAND(U599_36, U598_36, U474_36)
U381_36= AND(U473_36, U445_36, U475_36)
U382_36= NAND(U439_36, U472_36)
U383_36= NAND(U434_36, U561_36)
U384_36= NAND(U605_36, U604_36, S1_REG_0__36)
U385_36= NAND(U472_36, U507_36)
U386_36= OR(U467_36, ADD_MPX2_REG_36)
U387_36= NAND(U505_36, U504_36)
U388_36= NAND(U502_36, U501_36)
U389_36= NAND(U466_36, U499_36)
U390_36= NAND(U497_36, U496_36)
U391_36= NAND(U489_36, U494_36)
U392_36= OR(TRE_REG_36, TX_END_REG_36, LOAD_REG_36)
U393_36= NAND(U491_36, U490_36)
U394_36= NAND(U488_36, U487_36)
U395_36= NAND(U486_36, U485_36)
U396_36= NAND(U482_36, U481_36)
U397_36= NAND(U479_36, U478_36)
U398_36= NAND(U477_36, U476_36)
U399_36= NAND(U548_36, U547_36)
U400_36= NAND(U546_36, U545_36)
U401_36= NAND(U544_36, U543_36)
U402_36= NAND(U542_36, U541_36)
U403_36= NAND(U540_36, U539_36)
U404_36= NAND(U538_36, U537_36)
U405_36= NAND(U536_36, U535_36)
U406_36= NAND(U534_36, U533_36)
U407_36= NAND(U529_36, U528_36)
U408_36= NAND(U593_36, U592_36, U448_36)
U409_36= NAND(U526_36, U525_36)
U410_36= NAND(U444_36, U522_36)
U411_36= NAND(U468_36, U521_36)
U412_36= NAND(U469_36, U519_36)
U413_36= NAND(U444_36, U516_36)
U414_36= NAND(U515_36, U468_36, U514_36)
U415_36= NAND(U512_36, U469_36, U513_36)
U416_36= NAND(U511_36, U510_36)
U417_36= AND(CONTA_TMP_REG_3__36, U517_36)
U418_36= NOT(CONTA_TMP_REG_0__36)
U419_36= NOT(SEND_EN_REG_36)
U420_36= NOT(GT_255_U6_36)
U421_36= NAND(GT_255_U6_36, SEND_EN_REG_36)
U422_36= NOT(NEXT_BIT_REG_0__36)
U423_36= NAND(NEXT_BIT_REG_0__36, U474_36)
U424_36= OR(NEXT_BIT_REG_3__36, NEXT_BIT_REG_2__36)
U425_36= NOT(ITFC_STATE_REG_0__36)
U426_36= NOT(LOAD_REG_36)
U427_36= NOT(S1_REG_0__36)
U428_36= NOT(S1_REG_1__36)
U429_36= NOT(S1_REG_2__36)
U430_36= NOT(RDY_REG_36)
U431_36= NAND(RDY_REG_36, S1_REG_1__36)
U432_36= NOT(SEND_REG_36)
U433_36= NOT(TRE_REG_36)
U434_36= NAND(S1_REG_1__36, U427_36)
U435_36= NOT(ITFC_STATE_REG_1__36)
U436_36= NOT(S2_REG_1__36)
U437_36= NOT(CONFIRM_REG_36)
U438_36= NOT(MPX_REG_36)
U439_36= NAND(S2_REG_1__36, U441_36, CONFIRM_REG_36)
U440_36= NOT(TX_END_REG_36)
U441_36= NOT(S2_REG_0__36)
U442_36= NOT(CONTA_TMP_REG_1__36)
U443_36= NAND(U492_36, S1_REG_2__36)
U444_36= NAND(U376_36, U418_36)
U445_36= NOT(NEXT_BIT_REG_1__36)
U446_36= NOT(NEXT_BIT_REG_2__36)
U447_36= NOT(NEXT_BIT_REG_3__36)
U448_36= NAND(NEXT_BIT_REG_2__36, U445_36)
U449_36= NOT(EOC_36)
U450_36= NAND(U566_36, U565_36)
U451_36= NAND(U571_36, U570_36)
U452_36= NAND(U573_36, U572_36)
U453_36= NAND(U575_36, U574_36)
U454_36= NAND(U577_36, U576_36)
U455_36= NAND(U579_36, U578_36)
U456_36= NAND(U581_36, U580_36)
U457_36= NAND(U583_36, U582_36)
U458_36= NAND(U585_36, U584_36)
U459_36= NAND(U587_36, U586_36)
U460_36= NAND(U589_36, U588_36)
U461_36= NAND(U591_36, U590_36)
U462_36= NAND(U597_36, U596_36)
U463_36= NAND(U601_36, U600_36)
U464_36= NAND(U603_36, U602_36)
U465_36= NAND(LOAD_REG_36, U433_36)
U466_36= NAND(U498_36, U438_36)
U467_36= NOT(U466_36)
U468_36= NAND(CONTA_TMP_REG_0__36, U442_36, U376_36)
U469_36= NAND(U376_36, U379_36)
U470_36= NOT(U444_36)
U471_36= NOT(U448_36)
U472_36= NAND(U441_36, U436_36, SEND_DATA_REG_36)
U473_36= NOT(U424_36)
U474_36= NOT(U421_36)
U475_36= NOT(U423_36)
U476_36= NAND(ADD_291_U29_36, U375_36)
U477_36= NAND(TX_CONTA_REG_1__36, U419_36)
U478_36= NAND(ADD_291_U5_36, U375_36)
U479_36= NAND(TX_CONTA_REG_0__36, U419_36)
U480_36= NAND(ITFC_STATE_REG_0__36, U435_36)
U481_36= NAND(U425_36, U435_36, SHOT_REG_36)
U482_36= NAND(LOAD_REG_36, U480_36)
U483_36= NOT(U431_36)
U484_36= NAND(U483_36, S1_REG_0__36)
U485_36= NAND(S1_REG_1__36, S1_REG_0__36, S1_REG_2__36)
U486_36= NAND(SEND_DATA_REG_36, U484_36)
U487_36= NAND(TRE_REG_36, SEND_REG_36, DSR_36)
U488_36= NAND(SEND_EN_REG_36, U440_36)
U489_36= NAND(S1_REG_2__36, S1_REG_0__36, U428_36, U449_36)
U490_36= OR(S1_REG_2__36, S1_REG_1__36, S1_REG_0__36)
U491_36= NAND(MUX_EN_REG_36, U489_36)
U492_36= NOT(U434_36)
U493_36= NOT(U443_36)
U494_36= NAND(LOAD_DATO_REG_36, U443_36)
U495_36= NAND(ITFC_STATE_REG_1__36, U425_36)
U496_36= NAND(SEND_REG_36, U495_36)
U497_36= NAND(ITFC_STATE_REG_0__36, U435_36)
U498_36= NOT(U439_36)
U499_36= NAND(MPX_REG_36, U439_36)
U500_36= OR(ITFC_STATE_REG_0__36, ITFC_STATE_REG_1__36)
U501_36= NAND(ITFC_STATE_REG_1__36, ITFC_STATE_REG_0__36, TX_END_REG_36)
U502_36= NAND(CONFIRM_REG_36, U500_36)
U503_36= NAND(U441_36, U437_36, S2_REG_1__36)
U504_36= NAND(SHOT_REG_36, U503_36)
U505_36= NAND(S2_REG_0__36, U436_36)
U506_36= NAND(U498_36, MPX_REG_36)
U507_36= NAND(RDY_REG_36, U506_36)
U508_36= NAND(DSR_36, TRE_REG_36)
U509_36= NAND(U379_36, CONTA_TMP_REG_2__36)
U510_36= NAND(CONTA_TMP_REG_3__36, U376_36)
U511_36= NAND(CANALE_REG_3__36, U443_36)
U512_36= NAND(U376_36, CONTA_TMP_REG_2__36)
U513_36= NAND(CANALE_REG_2__36, U443_36)
U514_36= NAND(U470_36, CONTA_TMP_REG_1__36)
U515_36= NAND(CANALE_REG_1__36, U443_36)
U516_36= NAND(CANALE_REG_0__36, U443_36)
U517_36= NAND(U379_36, CONTA_TMP_REG_2__36, U493_36)
U518_36= NAND(U493_36, U379_36)
U519_36= NAND(U518_36, CONTA_TMP_REG_2__36)
U520_36= NAND(U493_36, CONTA_TMP_REG_0__36)
U521_36= NAND(CONTA_TMP_REG_1__36, U520_36)
U522_36= NAND(CONTA_TMP_REG_0__36, U443_36)
U523_36= NAND(TX_END_REG_36, ITFC_STATE_REG_1__36)
U524_36= NAND(TX_END_REG_36, ITFC_STATE_REG_0__36)
U525_36= NAND(ITFC_STATE_REG_1__36, U524_36)
U526_36= NAND(SHOT_REG_36, U425_36)
U527_36= NOT(U465_36)
U528_36= NAND(U595_36, U594_36, U474_36)
U529_36= NAND(NEXT_BIT_REG_1__36, U423_36)
U530_36= OR(NEXT_BIT_REG_1__36, NEXT_BIT_REG_2__36)
U531_36= NAND(U530_36, U422_36)
U532_36= NAND(U447_36, U531_36)
U533_36= NAND(ADD_291_U21_36, U375_36)
U534_36= NAND(TX_CONTA_REG_9__36, U419_36)
U535_36= NAND(ADD_291_U22_36, U375_36)
U536_36= NAND(TX_CONTA_REG_8__36, U419_36)
U537_36= NAND(ADD_291_U23_36, U375_36)
U538_36= NAND(TX_CONTA_REG_7__36, U419_36)
U539_36= NAND(ADD_291_U24_36, U375_36)
U540_36= NAND(TX_CONTA_REG_6__36, U419_36)
U541_36= NAND(ADD_291_U25_36, U375_36)
U542_36= NAND(TX_CONTA_REG_5__36, U419_36)
U543_36= NAND(ADD_291_U26_36, U375_36)
U544_36= NAND(TX_CONTA_REG_4__36, U419_36)
U545_36= NAND(ADD_291_U27_36, U375_36)
U546_36= NAND(TX_CONTA_REG_3__36, U419_36)
U547_36= NAND(ADD_291_U28_36, U375_36)
U548_36= NAND(TX_CONTA_REG_2__36, U419_36)
U549_36= NAND(U378_36, OUT_REG_REG_6__36)
U550_36= NAND(U377_36, OUT_REG_REG_2__36)
U551_36= NAND(U473_36, U445_36)
U552_36= NAND(U471_36, OUT_REG_REG_4__36)
U553_36= NAND(NEXT_BIT_REG_3__36, OUT_REG_REG_0__36)
U554_36= NAND(U550_36, U549_36, U551_36, U553_36, U552_36)
U555_36= NAND(U378_36, OUT_REG_REG_7__36)
U556_36= NAND(U377_36, OUT_REG_REG_3__36)
U557_36= NAND(U471_36, OUT_REG_REG_5__36)
U558_36= NAND(NEXT_BIT_REG_3__36, OUT_REG_REG_1__36)
U559_36= NAND(U558_36, U557_36, U556_36, U555_36)
U560_36= NAND(CONFIRM_REG_36, U438_36)
U561_36= NAND(S1_REG_2__36, S1_REG_0__36)
U562_36= NAND(U431_36, U429_36)
U563_36= OR(EOC_36, S1_REG_1__36)
U564_36= NAND(U563_36, U562_36)
U565_36= NAND(U492_36, U429_36)
U566_36= NAND(SOC_REG_36, U434_36)
U567_36= NAND(ERROR_REG_36, U426_36)
U568_36= NAND(TRE_REG_36, LOAD_REG_36)
U569_36= NAND(U568_36, U567_36)
U570_36= NAND(SEND_REG_36, U508_36)
U571_36= NAND(U569_36, U432_36)
U572_36= NAND(ITFC_STATE_REG_1__36, U425_36)
U573_36= NAND(ITFC_STATE_REG_0__36, U523_36)
U574_36= NAND(OUT_REG_REG_7__36, U465_36)
U575_36= NAND(DATA_IN_7__36, U527_36)
U576_36= NAND(OUT_REG_REG_6__36, U465_36)
U577_36= NAND(DATA_IN_6__36, U527_36)
U578_36= NAND(OUT_REG_REG_5__36, U465_36)
U579_36= NAND(DATA_IN_5__36, U527_36)
U580_36= NAND(OUT_REG_REG_4__36, U465_36)
U581_36= NAND(DATA_IN_4__36, U527_36)
U582_36= NAND(OUT_REG_REG_3__36, U465_36)
U583_36= NAND(DATA_IN_3__36, U527_36)
U584_36= NAND(OUT_REG_REG_2__36, U465_36)
U585_36= NAND(DATA_IN_2__36, U527_36)
U586_36= NAND(OUT_REG_REG_1__36, U465_36)
U587_36= NAND(DATA_IN_1__36, U527_36)
U588_36= NAND(OUT_REG_REG_0__36, U465_36)
U589_36= NAND(DATA_IN_0__36, U527_36)
U590_36= NAND(NEXT_BIT_REG_3__36, U423_36)
U591_36= NAND(U377_36, U475_36)
U592_36= NAND(NEXT_BIT_REG_2__36, U423_36)
U593_36= NAND(U378_36, U475_36)
U594_36= NAND(NEXT_BIT_REG_0__36, U448_36)
U595_36= NAND(U424_36, U422_36)
U596_36= NAND(NEXT_BIT_REG_0__36, U421_36)
U597_36= NAND(U474_36, U532_36)
U598_36= NAND(NEXT_BIT_REG_0__36, U554_36)
U599_36= NAND(U559_36, U422_36)
U600_36= NAND(S2_REG_1__36, U560_36, U441_36)
U601_36= NAND(S2_REG_0__36, U436_36)
U602_36= NAND(S1_REG_2__36, U427_36)
U603_36= NAND(S1_REG_0__36, U564_36)
U604_36= NAND(EOC_36, S1_REG_2__36, U428_36)
U605_36= NAND(U429_36, U430_36, S1_REG_1__36)
GT_255_U7_36= AND(TX_CONTA_REG_3__36, GT_255_U9_36)
ADD_291_U5_36= NOT(TX_CONTA_REG_0__36)
ADD_291_U6_36= NOT(TX_CONTA_REG_1__36)
ADD_291_U7_36= NAND(TX_CONTA_REG_1__36, TX_CONTA_REG_0__36)
ADD_291_U8_36= NOT(TX_CONTA_REG_2__36)
ADD_291_U9_36= NAND(TX_CONTA_REG_2__36, ADD_291_U32_36)
ADD_291_U10_36= NOT(TX_CONTA_REG_3__36)
ADD_291_U11_36= NAND(TX_CONTA_REG_3__36, ADD_291_U33_36)
ADD_291_U12_36= NOT(TX_CONTA_REG_4__36)
ADD_291_U13_36= NAND(TX_CONTA_REG_4__36, ADD_291_U34_36)
ADD_291_U14_36= NOT(TX_CONTA_REG_5__36)
ADD_291_U15_36= NAND(TX_CONTA_REG_5__36, ADD_291_U35_36)
ADD_291_U16_36= NOT(TX_CONTA_REG_6__36)
ADD_291_U17_36= NAND(TX_CONTA_REG_6__36, ADD_291_U36_36)
ADD_291_U18_36= NOT(TX_CONTA_REG_7__36)
ADD_291_U19_36= NAND(TX_CONTA_REG_7__36, ADD_291_U37_36)
ADD_291_U20_36= NOT(TX_CONTA_REG_8__36)
ADD_291_U21_36= NAND(ADD_291_U41_36, ADD_291_U40_36)
ADD_291_U22_36= NAND(ADD_291_U43_36, ADD_291_U42_36)
ADD_291_U23_36= NAND(ADD_291_U45_36, ADD_291_U44_36)
ADD_291_U24_36= NAND(ADD_291_U47_36, ADD_291_U46_36)
ADD_291_U25_36= NAND(ADD_291_U49_36, ADD_291_U48_36)
ADD_291_U26_36= NAND(ADD_291_U51_36, ADD_291_U50_36)
ADD_291_U27_36= NAND(ADD_291_U53_36, ADD_291_U52_36)
ADD_291_U28_36= NAND(ADD_291_U55_36, ADD_291_U54_36)
ADD_291_U29_36= NAND(ADD_291_U57_36, ADD_291_U56_36)
ADD_291_U30_36= NOT(TX_CONTA_REG_9__36)
ADD_291_U31_36= NAND(TX_CONTA_REG_8__36, ADD_291_U38_36)
ADD_291_U32_36= NOT(ADD_291_U7_36)
ADD_291_U33_36= NOT(ADD_291_U9_36)
ADD_291_U34_36= NOT(ADD_291_U11_36)
ADD_291_U35_36= NOT(ADD_291_U13_36)
ADD_291_U36_36= NOT(ADD_291_U15_36)
ADD_291_U37_36= NOT(ADD_291_U17_36)
ADD_291_U38_36= NOT(ADD_291_U19_36)
ADD_291_U39_36= NOT(ADD_291_U31_36)
ADD_291_U40_36= NAND(TX_CONTA_REG_9__36, ADD_291_U31_36)
ADD_291_U41_36= NAND(ADD_291_U39_36, ADD_291_U30_36)
ADD_291_U42_36= NAND(TX_CONTA_REG_8__36, ADD_291_U19_36)
ADD_291_U43_36= NAND(ADD_291_U38_36, ADD_291_U20_36)
ADD_291_U44_36= NAND(TX_CONTA_REG_7__36, ADD_291_U17_36)
ADD_291_U45_36= NAND(ADD_291_U37_36, ADD_291_U18_36)
ADD_291_U46_36= NAND(TX_CONTA_REG_6__36, ADD_291_U15_36)
ADD_291_U47_36= NAND(ADD_291_U36_36, ADD_291_U16_36)
ADD_291_U48_36= NAND(TX_CONTA_REG_5__36, ADD_291_U13_36)
ADD_291_U49_36= NAND(ADD_291_U35_36, ADD_291_U14_36)
ADD_291_U50_36= NAND(TX_CONTA_REG_4__36, ADD_291_U11_36)
ADD_291_U51_36= NAND(ADD_291_U34_36, ADD_291_U12_36)
ADD_291_U52_36= NAND(TX_CONTA_REG_3__36, ADD_291_U9_36)
ADD_291_U53_36= NAND(ADD_291_U33_36, ADD_291_U10_36)
ADD_291_U54_36= NAND(TX_CONTA_REG_2__36, ADD_291_U7_36)
ADD_291_U55_36= NAND(ADD_291_U32_36, ADD_291_U8_36)
ADD_291_U56_36= NAND(TX_CONTA_REG_1__36, ADD_291_U5_36)
ADD_291_U57_36= NAND(TX_CONTA_REG_0__36, ADD_291_U6_36)
GT_255_U6_36= OR(TX_CONTA_REG_7__36, TX_CONTA_REG_9__36, TX_CONTA_REG_8__36, GT_255_U8_36)

CANALE_REG_3__38 = BUF(U416_37)
CANALE_REG_2__38 = BUF(U415_37)
CANALE_REG_1__38 = BUF(U414_37)
CANALE_REG_0__38 = BUF(U413_37)
CONTA_TMP_REG_3__38 = BUF(U417_37)
CONTA_TMP_REG_2__38 = BUF(U412_37)
CONTA_TMP_REG_1__38 = BUF(U411_37)
CONTA_TMP_REG_0__38 = BUF(U410_37)
ITFC_STATE_REG_1__38 = BUF(U452_37)
ITFC_STATE_REG_0__38 = BUF(U409_37)
OUT_REG_REG_7__38 = BUF(U453_37)
OUT_REG_REG_6__38 = BUF(U454_37)
OUT_REG_REG_5__38 = BUF(U455_37)
OUT_REG_REG_4__38 = BUF(U456_37)
OUT_REG_REG_3__38 = BUF(U457_37)
OUT_REG_REG_2__38 = BUF(U458_37)
OUT_REG_REG_1__38 = BUF(U459_37)
OUT_REG_REG_0__38 = BUF(U460_37)
NEXT_BIT_REG_3__38 = BUF(U461_37)
NEXT_BIT_REG_2__38 = BUF(U408_37)
NEXT_BIT_REG_1__38 = BUF(U407_37)
NEXT_BIT_REG_0__38 = BUF(U462_37)
TX_CONTA_REG_9__38 = BUF(U406_37)
TX_CONTA_REG_8__38 = BUF(U405_37)
TX_CONTA_REG_7__38 = BUF(U404_37)
TX_CONTA_REG_6__38 = BUF(U403_37)
TX_CONTA_REG_5__38 = BUF(U402_37)
TX_CONTA_REG_4__38 = BUF(U401_37)
TX_CONTA_REG_3__38 = BUF(U400_37)
TX_CONTA_REG_2__38 = BUF(U399_37)
TX_CONTA_REG_1__38 = BUF(U398_37)
TX_CONTA_REG_0__38 = BUF(U397_37)
LOAD_REG_38 = BUF(U396_37)
SEND_DATA_REG_38 = BUF(U395_37)
SEND_EN_REG_38 = BUF(U394_37)
MUX_EN_REG_38 = BUF(U393_37)
TRE_REG_38 = BUF(U392_37)
LOAD_DATO_REG_38 = BUF(U391_37)
SOC_REG_38 = BUF(U450_37)
SEND_REG_38 = BUF(U390_37)
MPX_REG_38 = BUF(U389_37)
CONFIRM_REG_38 = BUF(U388_37)
SHOT_REG_38 = BUF(U387_37)
ADD_MPX2_REG_38 = BUF(U386_37)
RDY_REG_38 = BUF(U385_37)
ERROR_REG_38 = BUF(U451_37)
S1_REG_2__38 = BUF(U383_37)
S1_REG_1__38 = BUF(U464_37)
S1_REG_0__38 = BUF(U384_37)
S2_REG_1__38 = BUF(U463_37)
S2_REG_0__38 = BUF(U382_37)
TX_END_REG_38 = BUF(U381_37)
DATA_OUT_REG_38 = BUF(U380_37)





GT_255_U10_37= OR(TX_CONTA_REG_4__37, GT_255_U7_37)
GT_255_U9_37= OR(TX_CONTA_REG_2__37, TX_CONTA_REG_0__37, TX_CONTA_REG_1__37)
GT_255_U8_37= AND(TX_CONTA_REG_5__37, TX_CONTA_REG_6__37, GT_255_U10_37)
U375_37= AND(SEND_EN_REG_37, U420_37)
U376_37= AND(U493_37, U509_37)
U377_37= AND(NEXT_BIT_REG_2__37, NEXT_BIT_REG_1__37)
U378_37= AND(NEXT_BIT_REG_1__37, U446_37)
U379_37= AND(CONTA_TMP_REG_1__37, CONTA_TMP_REG_0__37)
U380_37= NAND(U599_37, U598_37, U474_37)
U381_37= AND(U473_37, U445_37, U475_37)
U382_37= NAND(U439_37, U472_37)
U383_37= NAND(U434_37, U561_37)
U384_37= NAND(U605_37, U604_37, S1_REG_0__37)
U385_37= NAND(U472_37, U507_37)
U386_37= OR(U467_37, ADD_MPX2_REG_37)
U387_37= NAND(U505_37, U504_37)
U388_37= NAND(U502_37, U501_37)
U389_37= NAND(U466_37, U499_37)
U390_37= NAND(U497_37, U496_37)
U391_37= NAND(U489_37, U494_37)
U392_37= OR(TRE_REG_37, TX_END_REG_37, LOAD_REG_37)
U393_37= NAND(U491_37, U490_37)
U394_37= NAND(U488_37, U487_37)
U395_37= NAND(U486_37, U485_37)
U396_37= NAND(U482_37, U481_37)
U397_37= NAND(U479_37, U478_37)
U398_37= NAND(U477_37, U476_37)
U399_37= NAND(U548_37, U547_37)
U400_37= NAND(U546_37, U545_37)
U401_37= NAND(U544_37, U543_37)
U402_37= NAND(U542_37, U541_37)
U403_37= NAND(U540_37, U539_37)
U404_37= NAND(U538_37, U537_37)
U405_37= NAND(U536_37, U535_37)
U406_37= NAND(U534_37, U533_37)
U407_37= NAND(U529_37, U528_37)
U408_37= NAND(U593_37, U592_37, U448_37)
U409_37= NAND(U526_37, U525_37)
U410_37= NAND(U444_37, U522_37)
U411_37= NAND(U468_37, U521_37)
U412_37= NAND(U469_37, U519_37)
U413_37= NAND(U444_37, U516_37)
U414_37= NAND(U515_37, U468_37, U514_37)
U415_37= NAND(U512_37, U469_37, U513_37)
U416_37= NAND(U511_37, U510_37)
U417_37= AND(CONTA_TMP_REG_3__37, U517_37)
U418_37= NOT(CONTA_TMP_REG_0__37)
U419_37= NOT(SEND_EN_REG_37)
U420_37= NOT(GT_255_U6_37)
U421_37= NAND(GT_255_U6_37, SEND_EN_REG_37)
U422_37= NOT(NEXT_BIT_REG_0__37)
U423_37= NAND(NEXT_BIT_REG_0__37, U474_37)
U424_37= OR(NEXT_BIT_REG_3__37, NEXT_BIT_REG_2__37)
U425_37= NOT(ITFC_STATE_REG_0__37)
U426_37= NOT(LOAD_REG_37)
U427_37= NOT(S1_REG_0__37)
U428_37= NOT(S1_REG_1__37)
U429_37= NOT(S1_REG_2__37)
U430_37= NOT(RDY_REG_37)
U431_37= NAND(RDY_REG_37, S1_REG_1__37)
U432_37= NOT(SEND_REG_37)
U433_37= NOT(TRE_REG_37)
U434_37= NAND(S1_REG_1__37, U427_37)
U435_37= NOT(ITFC_STATE_REG_1__37)
U436_37= NOT(S2_REG_1__37)
U437_37= NOT(CONFIRM_REG_37)
U438_37= NOT(MPX_REG_37)
U439_37= NAND(S2_REG_1__37, U441_37, CONFIRM_REG_37)
U440_37= NOT(TX_END_REG_37)
U441_37= NOT(S2_REG_0__37)
U442_37= NOT(CONTA_TMP_REG_1__37)
U443_37= NAND(U492_37, S1_REG_2__37)
U444_37= NAND(U376_37, U418_37)
U445_37= NOT(NEXT_BIT_REG_1__37)
U446_37= NOT(NEXT_BIT_REG_2__37)
U447_37= NOT(NEXT_BIT_REG_3__37)
U448_37= NAND(NEXT_BIT_REG_2__37, U445_37)
U449_37= NOT(EOC_37)
U450_37= NAND(U566_37, U565_37)
U451_37= NAND(U571_37, U570_37)
U452_37= NAND(U573_37, U572_37)
U453_37= NAND(U575_37, U574_37)
U454_37= NAND(U577_37, U576_37)
U455_37= NAND(U579_37, U578_37)
U456_37= NAND(U581_37, U580_37)
U457_37= NAND(U583_37, U582_37)
U458_37= NAND(U585_37, U584_37)
U459_37= NAND(U587_37, U586_37)
U460_37= NAND(U589_37, U588_37)
U461_37= NAND(U591_37, U590_37)
U462_37= NAND(U597_37, U596_37)
U463_37= NAND(U601_37, U600_37)
U464_37= NAND(U603_37, U602_37)
U465_37= NAND(LOAD_REG_37, U433_37)
U466_37= NAND(U498_37, U438_37)
U467_37= NOT(U466_37)
U468_37= NAND(CONTA_TMP_REG_0__37, U442_37, U376_37)
U469_37= NAND(U376_37, U379_37)
U470_37= NOT(U444_37)
U471_37= NOT(U448_37)
U472_37= NAND(U441_37, U436_37, SEND_DATA_REG_37)
U473_37= NOT(U424_37)
U474_37= NOT(U421_37)
U475_37= NOT(U423_37)
U476_37= NAND(ADD_291_U29_37, U375_37)
U477_37= NAND(TX_CONTA_REG_1__37, U419_37)
U478_37= NAND(ADD_291_U5_37, U375_37)
U479_37= NAND(TX_CONTA_REG_0__37, U419_37)
U480_37= NAND(ITFC_STATE_REG_0__37, U435_37)
U481_37= NAND(U425_37, U435_37, SHOT_REG_37)
U482_37= NAND(LOAD_REG_37, U480_37)
U483_37= NOT(U431_37)
U484_37= NAND(U483_37, S1_REG_0__37)
U485_37= NAND(S1_REG_1__37, S1_REG_0__37, S1_REG_2__37)
U486_37= NAND(SEND_DATA_REG_37, U484_37)
U487_37= NAND(TRE_REG_37, SEND_REG_37, DSR_37)
U488_37= NAND(SEND_EN_REG_37, U440_37)
U489_37= NAND(S1_REG_2__37, S1_REG_0__37, U428_37, U449_37)
U490_37= OR(S1_REG_2__37, S1_REG_1__37, S1_REG_0__37)
U491_37= NAND(MUX_EN_REG_37, U489_37)
U492_37= NOT(U434_37)
U493_37= NOT(U443_37)
U494_37= NAND(LOAD_DATO_REG_37, U443_37)
U495_37= NAND(ITFC_STATE_REG_1__37, U425_37)
U496_37= NAND(SEND_REG_37, U495_37)
U497_37= NAND(ITFC_STATE_REG_0__37, U435_37)
U498_37= NOT(U439_37)
U499_37= NAND(MPX_REG_37, U439_37)
U500_37= OR(ITFC_STATE_REG_0__37, ITFC_STATE_REG_1__37)
U501_37= NAND(ITFC_STATE_REG_1__37, ITFC_STATE_REG_0__37, TX_END_REG_37)
U502_37= NAND(CONFIRM_REG_37, U500_37)
U503_37= NAND(U441_37, U437_37, S2_REG_1__37)
U504_37= NAND(SHOT_REG_37, U503_37)
U505_37= NAND(S2_REG_0__37, U436_37)
U506_37= NAND(U498_37, MPX_REG_37)
U507_37= NAND(RDY_REG_37, U506_37)
U508_37= NAND(DSR_37, TRE_REG_37)
U509_37= NAND(U379_37, CONTA_TMP_REG_2__37)
U510_37= NAND(CONTA_TMP_REG_3__37, U376_37)
U511_37= NAND(CANALE_REG_3__37, U443_37)
U512_37= NAND(U376_37, CONTA_TMP_REG_2__37)
U513_37= NAND(CANALE_REG_2__37, U443_37)
U514_37= NAND(U470_37, CONTA_TMP_REG_1__37)
U515_37= NAND(CANALE_REG_1__37, U443_37)
U516_37= NAND(CANALE_REG_0__37, U443_37)
U517_37= NAND(U379_37, CONTA_TMP_REG_2__37, U493_37)
U518_37= NAND(U493_37, U379_37)
U519_37= NAND(U518_37, CONTA_TMP_REG_2__37)
U520_37= NAND(U493_37, CONTA_TMP_REG_0__37)
U521_37= NAND(CONTA_TMP_REG_1__37, U520_37)
U522_37= NAND(CONTA_TMP_REG_0__37, U443_37)
U523_37= NAND(TX_END_REG_37, ITFC_STATE_REG_1__37)
U524_37= NAND(TX_END_REG_37, ITFC_STATE_REG_0__37)
U525_37= NAND(ITFC_STATE_REG_1__37, U524_37)
U526_37= NAND(SHOT_REG_37, U425_37)
U527_37= NOT(U465_37)
U528_37= NAND(U595_37, U594_37, U474_37)
U529_37= NAND(NEXT_BIT_REG_1__37, U423_37)
U530_37= OR(NEXT_BIT_REG_1__37, NEXT_BIT_REG_2__37)
U531_37= NAND(U530_37, U422_37)
U532_37= NAND(U447_37, U531_37)
U533_37= NAND(ADD_291_U21_37, U375_37)
U534_37= NAND(TX_CONTA_REG_9__37, U419_37)
U535_37= NAND(ADD_291_U22_37, U375_37)
U536_37= NAND(TX_CONTA_REG_8__37, U419_37)
U537_37= NAND(ADD_291_U23_37, U375_37)
U538_37= NAND(TX_CONTA_REG_7__37, U419_37)
U539_37= NAND(ADD_291_U24_37, U375_37)
U540_37= NAND(TX_CONTA_REG_6__37, U419_37)
U541_37= NAND(ADD_291_U25_37, U375_37)
U542_37= NAND(TX_CONTA_REG_5__37, U419_37)
U543_37= NAND(ADD_291_U26_37, U375_37)
U544_37= NAND(TX_CONTA_REG_4__37, U419_37)
U545_37= NAND(ADD_291_U27_37, U375_37)
U546_37= NAND(TX_CONTA_REG_3__37, U419_37)
U547_37= NAND(ADD_291_U28_37, U375_37)
U548_37= NAND(TX_CONTA_REG_2__37, U419_37)
U549_37= NAND(U378_37, OUT_REG_REG_6__37)
U550_37= NAND(U377_37, OUT_REG_REG_2__37)
U551_37= NAND(U473_37, U445_37)
U552_37= NAND(U471_37, OUT_REG_REG_4__37)
U553_37= NAND(NEXT_BIT_REG_3__37, OUT_REG_REG_0__37)
U554_37= NAND(U550_37, U549_37, U551_37, U553_37, U552_37)
U555_37= NAND(U378_37, OUT_REG_REG_7__37)
U556_37= NAND(U377_37, OUT_REG_REG_3__37)
U557_37= NAND(U471_37, OUT_REG_REG_5__37)
U558_37= NAND(NEXT_BIT_REG_3__37, OUT_REG_REG_1__37)
U559_37= NAND(U558_37, U557_37, U556_37, U555_37)
U560_37= NAND(CONFIRM_REG_37, U438_37)
U561_37= NAND(S1_REG_2__37, S1_REG_0__37)
U562_37= NAND(U431_37, U429_37)
U563_37= OR(EOC_37, S1_REG_1__37)
U564_37= NAND(U563_37, U562_37)
U565_37= NAND(U492_37, U429_37)
U566_37= NAND(SOC_REG_37, U434_37)
U567_37= NAND(ERROR_REG_37, U426_37)
U568_37= NAND(TRE_REG_37, LOAD_REG_37)
U569_37= NAND(U568_37, U567_37)
U570_37= NAND(SEND_REG_37, U508_37)
U571_37= NAND(U569_37, U432_37)
U572_37= NAND(ITFC_STATE_REG_1__37, U425_37)
U573_37= NAND(ITFC_STATE_REG_0__37, U523_37)
U574_37= NAND(OUT_REG_REG_7__37, U465_37)
U575_37= NAND(DATA_IN_7__37, U527_37)
U576_37= NAND(OUT_REG_REG_6__37, U465_37)
U577_37= NAND(DATA_IN_6__37, U527_37)
U578_37= NAND(OUT_REG_REG_5__37, U465_37)
U579_37= NAND(DATA_IN_5__37, U527_37)
U580_37= NAND(OUT_REG_REG_4__37, U465_37)
U581_37= NAND(DATA_IN_4__37, U527_37)
U582_37= NAND(OUT_REG_REG_3__37, U465_37)
U583_37= NAND(DATA_IN_3__37, U527_37)
U584_37= NAND(OUT_REG_REG_2__37, U465_37)
U585_37= NAND(DATA_IN_2__37, U527_37)
U586_37= NAND(OUT_REG_REG_1__37, U465_37)
U587_37= NAND(DATA_IN_1__37, U527_37)
U588_37= NAND(OUT_REG_REG_0__37, U465_37)
U589_37= NAND(DATA_IN_0__37, U527_37)
U590_37= NAND(NEXT_BIT_REG_3__37, U423_37)
U591_37= NAND(U377_37, U475_37)
U592_37= NAND(NEXT_BIT_REG_2__37, U423_37)
U593_37= NAND(U378_37, U475_37)
U594_37= NAND(NEXT_BIT_REG_0__37, U448_37)
U595_37= NAND(U424_37, U422_37)
U596_37= NAND(NEXT_BIT_REG_0__37, U421_37)
U597_37= NAND(U474_37, U532_37)
U598_37= NAND(NEXT_BIT_REG_0__37, U554_37)
U599_37= NAND(U559_37, U422_37)
U600_37= NAND(S2_REG_1__37, U560_37, U441_37)
U601_37= NAND(S2_REG_0__37, U436_37)
U602_37= NAND(S1_REG_2__37, U427_37)
U603_37= NAND(S1_REG_0__37, U564_37)
U604_37= NAND(EOC_37, S1_REG_2__37, U428_37)
U605_37= NAND(U429_37, U430_37, S1_REG_1__37)
GT_255_U7_37= AND(TX_CONTA_REG_3__37, GT_255_U9_37)
ADD_291_U5_37= NOT(TX_CONTA_REG_0__37)
ADD_291_U6_37= NOT(TX_CONTA_REG_1__37)
ADD_291_U7_37= NAND(TX_CONTA_REG_1__37, TX_CONTA_REG_0__37)
ADD_291_U8_37= NOT(TX_CONTA_REG_2__37)
ADD_291_U9_37= NAND(TX_CONTA_REG_2__37, ADD_291_U32_37)
ADD_291_U10_37= NOT(TX_CONTA_REG_3__37)
ADD_291_U11_37= NAND(TX_CONTA_REG_3__37, ADD_291_U33_37)
ADD_291_U12_37= NOT(TX_CONTA_REG_4__37)
ADD_291_U13_37= NAND(TX_CONTA_REG_4__37, ADD_291_U34_37)
ADD_291_U14_37= NOT(TX_CONTA_REG_5__37)
ADD_291_U15_37= NAND(TX_CONTA_REG_5__37, ADD_291_U35_37)
ADD_291_U16_37= NOT(TX_CONTA_REG_6__37)
ADD_291_U17_37= NAND(TX_CONTA_REG_6__37, ADD_291_U36_37)
ADD_291_U18_37= NOT(TX_CONTA_REG_7__37)
ADD_291_U19_37= NAND(TX_CONTA_REG_7__37, ADD_291_U37_37)
ADD_291_U20_37= NOT(TX_CONTA_REG_8__37)
ADD_291_U21_37= NAND(ADD_291_U41_37, ADD_291_U40_37)
ADD_291_U22_37= NAND(ADD_291_U43_37, ADD_291_U42_37)
ADD_291_U23_37= NAND(ADD_291_U45_37, ADD_291_U44_37)
ADD_291_U24_37= NAND(ADD_291_U47_37, ADD_291_U46_37)
ADD_291_U25_37= NAND(ADD_291_U49_37, ADD_291_U48_37)
ADD_291_U26_37= NAND(ADD_291_U51_37, ADD_291_U50_37)
ADD_291_U27_37= NAND(ADD_291_U53_37, ADD_291_U52_37)
ADD_291_U28_37= NAND(ADD_291_U55_37, ADD_291_U54_37)
ADD_291_U29_37= NAND(ADD_291_U57_37, ADD_291_U56_37)
ADD_291_U30_37= NOT(TX_CONTA_REG_9__37)
ADD_291_U31_37= NAND(TX_CONTA_REG_8__37, ADD_291_U38_37)
ADD_291_U32_37= NOT(ADD_291_U7_37)
ADD_291_U33_37= NOT(ADD_291_U9_37)
ADD_291_U34_37= NOT(ADD_291_U11_37)
ADD_291_U35_37= NOT(ADD_291_U13_37)
ADD_291_U36_37= NOT(ADD_291_U15_37)
ADD_291_U37_37= NOT(ADD_291_U17_37)
ADD_291_U38_37= NOT(ADD_291_U19_37)
ADD_291_U39_37= NOT(ADD_291_U31_37)
ADD_291_U40_37= NAND(TX_CONTA_REG_9__37, ADD_291_U31_37)
ADD_291_U41_37= NAND(ADD_291_U39_37, ADD_291_U30_37)
ADD_291_U42_37= NAND(TX_CONTA_REG_8__37, ADD_291_U19_37)
ADD_291_U43_37= NAND(ADD_291_U38_37, ADD_291_U20_37)
ADD_291_U44_37= NAND(TX_CONTA_REG_7__37, ADD_291_U17_37)
ADD_291_U45_37= NAND(ADD_291_U37_37, ADD_291_U18_37)
ADD_291_U46_37= NAND(TX_CONTA_REG_6__37, ADD_291_U15_37)
ADD_291_U47_37= NAND(ADD_291_U36_37, ADD_291_U16_37)
ADD_291_U48_37= NAND(TX_CONTA_REG_5__37, ADD_291_U13_37)
ADD_291_U49_37= NAND(ADD_291_U35_37, ADD_291_U14_37)
ADD_291_U50_37= NAND(TX_CONTA_REG_4__37, ADD_291_U11_37)
ADD_291_U51_37= NAND(ADD_291_U34_37, ADD_291_U12_37)
ADD_291_U52_37= NAND(TX_CONTA_REG_3__37, ADD_291_U9_37)
ADD_291_U53_37= NAND(ADD_291_U33_37, ADD_291_U10_37)
ADD_291_U54_37= NAND(TX_CONTA_REG_2__37, ADD_291_U7_37)
ADD_291_U55_37= NAND(ADD_291_U32_37, ADD_291_U8_37)
ADD_291_U56_37= NAND(TX_CONTA_REG_1__37, ADD_291_U5_37)
ADD_291_U57_37= NAND(TX_CONTA_REG_0__37, ADD_291_U6_37)
GT_255_U6_37= OR(TX_CONTA_REG_7__37, TX_CONTA_REG_9__37, TX_CONTA_REG_8__37, GT_255_U8_37)

CANALE_REG_3__39 = BUF(U416_38)
CANALE_REG_2__39 = BUF(U415_38)
CANALE_REG_1__39 = BUF(U414_38)
CANALE_REG_0__39 = BUF(U413_38)
CONTA_TMP_REG_3__39 = BUF(U417_38)
CONTA_TMP_REG_2__39 = BUF(U412_38)
CONTA_TMP_REG_1__39 = BUF(U411_38)
CONTA_TMP_REG_0__39 = BUF(U410_38)
ITFC_STATE_REG_1__39 = BUF(U452_38)
ITFC_STATE_REG_0__39 = BUF(U409_38)
OUT_REG_REG_7__39 = BUF(U453_38)
OUT_REG_REG_6__39 = BUF(U454_38)
OUT_REG_REG_5__39 = BUF(U455_38)
OUT_REG_REG_4__39 = BUF(U456_38)
OUT_REG_REG_3__39 = BUF(U457_38)
OUT_REG_REG_2__39 = BUF(U458_38)
OUT_REG_REG_1__39 = BUF(U459_38)
OUT_REG_REG_0__39 = BUF(U460_38)
NEXT_BIT_REG_3__39 = BUF(U461_38)
NEXT_BIT_REG_2__39 = BUF(U408_38)
NEXT_BIT_REG_1__39 = BUF(U407_38)
NEXT_BIT_REG_0__39 = BUF(U462_38)
TX_CONTA_REG_9__39 = BUF(U406_38)
TX_CONTA_REG_8__39 = BUF(U405_38)
TX_CONTA_REG_7__39 = BUF(U404_38)
TX_CONTA_REG_6__39 = BUF(U403_38)
TX_CONTA_REG_5__39 = BUF(U402_38)
TX_CONTA_REG_4__39 = BUF(U401_38)
TX_CONTA_REG_3__39 = BUF(U400_38)
TX_CONTA_REG_2__39 = BUF(U399_38)
TX_CONTA_REG_1__39 = BUF(U398_38)
TX_CONTA_REG_0__39 = BUF(U397_38)
LOAD_REG_39 = BUF(U396_38)
SEND_DATA_REG_39 = BUF(U395_38)
SEND_EN_REG_39 = BUF(U394_38)
MUX_EN_REG_39 = BUF(U393_38)
TRE_REG_39 = BUF(U392_38)
LOAD_DATO_REG_39 = BUF(U391_38)
SOC_REG_39 = BUF(U450_38)
SEND_REG_39 = BUF(U390_38)
MPX_REG_39 = BUF(U389_38)
CONFIRM_REG_39 = BUF(U388_38)
SHOT_REG_39 = BUF(U387_38)
ADD_MPX2_REG_39 = BUF(U386_38)
RDY_REG_39 = BUF(U385_38)
ERROR_REG_39 = BUF(U451_38)
S1_REG_2__39 = BUF(U383_38)
S1_REG_1__39 = BUF(U464_38)
S1_REG_0__39 = BUF(U384_38)
S2_REG_1__39 = BUF(U463_38)
S2_REG_0__39 = BUF(U382_38)
TX_END_REG_39 = BUF(U381_38)
DATA_OUT_REG_39 = BUF(U380_38)





GT_255_U10_38= OR(TX_CONTA_REG_4__38, GT_255_U7_38)
GT_255_U9_38= OR(TX_CONTA_REG_2__38, TX_CONTA_REG_0__38, TX_CONTA_REG_1__38)
GT_255_U8_38= AND(TX_CONTA_REG_5__38, TX_CONTA_REG_6__38, GT_255_U10_38)
U375_38= AND(SEND_EN_REG_38, U420_38)
U376_38= AND(U493_38, U509_38)
U377_38= AND(NEXT_BIT_REG_2__38, NEXT_BIT_REG_1__38)
U378_38= AND(NEXT_BIT_REG_1__38, U446_38)
U379_38= AND(CONTA_TMP_REG_1__38, CONTA_TMP_REG_0__38)
U380_38= NAND(U599_38, U598_38, U474_38)
U381_38= AND(U473_38, U445_38, U475_38)
U382_38= NAND(U439_38, U472_38)
U383_38= NAND(U434_38, U561_38)
U384_38= NAND(U605_38, U604_38, S1_REG_0__38)
U385_38= NAND(U472_38, U507_38)
U386_38= OR(U467_38, ADD_MPX2_REG_38)
U387_38= NAND(U505_38, U504_38)
U388_38= NAND(U502_38, U501_38)
U389_38= NAND(U466_38, U499_38)
U390_38= NAND(U497_38, U496_38)
U391_38= NAND(U489_38, U494_38)
U392_38= OR(TRE_REG_38, TX_END_REG_38, LOAD_REG_38)
U393_38= NAND(U491_38, U490_38)
U394_38= NAND(U488_38, U487_38)
U395_38= NAND(U486_38, U485_38)
U396_38= NAND(U482_38, U481_38)
U397_38= NAND(U479_38, U478_38)
U398_38= NAND(U477_38, U476_38)
U399_38= NAND(U548_38, U547_38)
U400_38= NAND(U546_38, U545_38)
U401_38= NAND(U544_38, U543_38)
U402_38= NAND(U542_38, U541_38)
U403_38= NAND(U540_38, U539_38)
U404_38= NAND(U538_38, U537_38)
U405_38= NAND(U536_38, U535_38)
U406_38= NAND(U534_38, U533_38)
U407_38= NAND(U529_38, U528_38)
U408_38= NAND(U593_38, U592_38, U448_38)
U409_38= NAND(U526_38, U525_38)
U410_38= NAND(U444_38, U522_38)
U411_38= NAND(U468_38, U521_38)
U412_38= NAND(U469_38, U519_38)
U413_38= NAND(U444_38, U516_38)
U414_38= NAND(U515_38, U468_38, U514_38)
U415_38= NAND(U512_38, U469_38, U513_38)
U416_38= NAND(U511_38, U510_38)
U417_38= AND(CONTA_TMP_REG_3__38, U517_38)
U418_38= NOT(CONTA_TMP_REG_0__38)
U419_38= NOT(SEND_EN_REG_38)
U420_38= NOT(GT_255_U6_38)
U421_38= NAND(GT_255_U6_38, SEND_EN_REG_38)
U422_38= NOT(NEXT_BIT_REG_0__38)
U423_38= NAND(NEXT_BIT_REG_0__38, U474_38)
U424_38= OR(NEXT_BIT_REG_3__38, NEXT_BIT_REG_2__38)
U425_38= NOT(ITFC_STATE_REG_0__38)
U426_38= NOT(LOAD_REG_38)
U427_38= NOT(S1_REG_0__38)
U428_38= NOT(S1_REG_1__38)
U429_38= NOT(S1_REG_2__38)
U430_38= NOT(RDY_REG_38)
U431_38= NAND(RDY_REG_38, S1_REG_1__38)
U432_38= NOT(SEND_REG_38)
U433_38= NOT(TRE_REG_38)
U434_38= NAND(S1_REG_1__38, U427_38)
U435_38= NOT(ITFC_STATE_REG_1__38)
U436_38= NOT(S2_REG_1__38)
U437_38= NOT(CONFIRM_REG_38)
U438_38= NOT(MPX_REG_38)
U439_38= NAND(S2_REG_1__38, U441_38, CONFIRM_REG_38)
U440_38= NOT(TX_END_REG_38)
U441_38= NOT(S2_REG_0__38)
U442_38= NOT(CONTA_TMP_REG_1__38)
U443_38= NAND(U492_38, S1_REG_2__38)
U444_38= NAND(U376_38, U418_38)
U445_38= NOT(NEXT_BIT_REG_1__38)
U446_38= NOT(NEXT_BIT_REG_2__38)
U447_38= NOT(NEXT_BIT_REG_3__38)
U448_38= NAND(NEXT_BIT_REG_2__38, U445_38)
U449_38= NOT(EOC_38)
U450_38= NAND(U566_38, U565_38)
U451_38= NAND(U571_38, U570_38)
U452_38= NAND(U573_38, U572_38)
U453_38= NAND(U575_38, U574_38)
U454_38= NAND(U577_38, U576_38)
U455_38= NAND(U579_38, U578_38)
U456_38= NAND(U581_38, U580_38)
U457_38= NAND(U583_38, U582_38)
U458_38= NAND(U585_38, U584_38)
U459_38= NAND(U587_38, U586_38)
U460_38= NAND(U589_38, U588_38)
U461_38= NAND(U591_38, U590_38)
U462_38= NAND(U597_38, U596_38)
U463_38= NAND(U601_38, U600_38)
U464_38= NAND(U603_38, U602_38)
U465_38= NAND(LOAD_REG_38, U433_38)
U466_38= NAND(U498_38, U438_38)
U467_38= NOT(U466_38)
U468_38= NAND(CONTA_TMP_REG_0__38, U442_38, U376_38)
U469_38= NAND(U376_38, U379_38)
U470_38= NOT(U444_38)
U471_38= NOT(U448_38)
U472_38= NAND(U441_38, U436_38, SEND_DATA_REG_38)
U473_38= NOT(U424_38)
U474_38= NOT(U421_38)
U475_38= NOT(U423_38)
U476_38= NAND(ADD_291_U29_38, U375_38)
U477_38= NAND(TX_CONTA_REG_1__38, U419_38)
U478_38= NAND(ADD_291_U5_38, U375_38)
U479_38= NAND(TX_CONTA_REG_0__38, U419_38)
U480_38= NAND(ITFC_STATE_REG_0__38, U435_38)
U481_38= NAND(U425_38, U435_38, SHOT_REG_38)
U482_38= NAND(LOAD_REG_38, U480_38)
U483_38= NOT(U431_38)
U484_38= NAND(U483_38, S1_REG_0__38)
U485_38= NAND(S1_REG_1__38, S1_REG_0__38, S1_REG_2__38)
U486_38= NAND(SEND_DATA_REG_38, U484_38)
U487_38= NAND(TRE_REG_38, SEND_REG_38, DSR_38)
U488_38= NAND(SEND_EN_REG_38, U440_38)
U489_38= NAND(S1_REG_2__38, S1_REG_0__38, U428_38, U449_38)
U490_38= OR(S1_REG_2__38, S1_REG_1__38, S1_REG_0__38)
U491_38= NAND(MUX_EN_REG_38, U489_38)
U492_38= NOT(U434_38)
U493_38= NOT(U443_38)
U494_38= NAND(LOAD_DATO_REG_38, U443_38)
U495_38= NAND(ITFC_STATE_REG_1__38, U425_38)
U496_38= NAND(SEND_REG_38, U495_38)
U497_38= NAND(ITFC_STATE_REG_0__38, U435_38)
U498_38= NOT(U439_38)
U499_38= NAND(MPX_REG_38, U439_38)
U500_38= OR(ITFC_STATE_REG_0__38, ITFC_STATE_REG_1__38)
U501_38= NAND(ITFC_STATE_REG_1__38, ITFC_STATE_REG_0__38, TX_END_REG_38)
U502_38= NAND(CONFIRM_REG_38, U500_38)
U503_38= NAND(U441_38, U437_38, S2_REG_1__38)
U504_38= NAND(SHOT_REG_38, U503_38)
U505_38= NAND(S2_REG_0__38, U436_38)
U506_38= NAND(U498_38, MPX_REG_38)
U507_38= NAND(RDY_REG_38, U506_38)
U508_38= NAND(DSR_38, TRE_REG_38)
U509_38= NAND(U379_38, CONTA_TMP_REG_2__38)
U510_38= NAND(CONTA_TMP_REG_3__38, U376_38)
U511_38= NAND(CANALE_REG_3__38, U443_38)
U512_38= NAND(U376_38, CONTA_TMP_REG_2__38)
U513_38= NAND(CANALE_REG_2__38, U443_38)
U514_38= NAND(U470_38, CONTA_TMP_REG_1__38)
U515_38= NAND(CANALE_REG_1__38, U443_38)
U516_38= NAND(CANALE_REG_0__38, U443_38)
U517_38= NAND(U379_38, CONTA_TMP_REG_2__38, U493_38)
U518_38= NAND(U493_38, U379_38)
U519_38= NAND(U518_38, CONTA_TMP_REG_2__38)
U520_38= NAND(U493_38, CONTA_TMP_REG_0__38)
U521_38= NAND(CONTA_TMP_REG_1__38, U520_38)
U522_38= NAND(CONTA_TMP_REG_0__38, U443_38)
U523_38= NAND(TX_END_REG_38, ITFC_STATE_REG_1__38)
U524_38= NAND(TX_END_REG_38, ITFC_STATE_REG_0__38)
U525_38= NAND(ITFC_STATE_REG_1__38, U524_38)
U526_38= NAND(SHOT_REG_38, U425_38)
U527_38= NOT(U465_38)
U528_38= NAND(U595_38, U594_38, U474_38)
U529_38= NAND(NEXT_BIT_REG_1__38, U423_38)
U530_38= OR(NEXT_BIT_REG_1__38, NEXT_BIT_REG_2__38)
U531_38= NAND(U530_38, U422_38)
U532_38= NAND(U447_38, U531_38)
U533_38= NAND(ADD_291_U21_38, U375_38)
U534_38= NAND(TX_CONTA_REG_9__38, U419_38)
U535_38= NAND(ADD_291_U22_38, U375_38)
U536_38= NAND(TX_CONTA_REG_8__38, U419_38)
U537_38= NAND(ADD_291_U23_38, U375_38)
U538_38= NAND(TX_CONTA_REG_7__38, U419_38)
U539_38= NAND(ADD_291_U24_38, U375_38)
U540_38= NAND(TX_CONTA_REG_6__38, U419_38)
U541_38= NAND(ADD_291_U25_38, U375_38)
U542_38= NAND(TX_CONTA_REG_5__38, U419_38)
U543_38= NAND(ADD_291_U26_38, U375_38)
U544_38= NAND(TX_CONTA_REG_4__38, U419_38)
U545_38= NAND(ADD_291_U27_38, U375_38)
U546_38= NAND(TX_CONTA_REG_3__38, U419_38)
U547_38= NAND(ADD_291_U28_38, U375_38)
U548_38= NAND(TX_CONTA_REG_2__38, U419_38)
U549_38= NAND(U378_38, OUT_REG_REG_6__38)
U550_38= NAND(U377_38, OUT_REG_REG_2__38)
U551_38= NAND(U473_38, U445_38)
U552_38= NAND(U471_38, OUT_REG_REG_4__38)
U553_38= NAND(NEXT_BIT_REG_3__38, OUT_REG_REG_0__38)
U554_38= NAND(U550_38, U549_38, U551_38, U553_38, U552_38)
U555_38= NAND(U378_38, OUT_REG_REG_7__38)
U556_38= NAND(U377_38, OUT_REG_REG_3__38)
U557_38= NAND(U471_38, OUT_REG_REG_5__38)
U558_38= NAND(NEXT_BIT_REG_3__38, OUT_REG_REG_1__38)
U559_38= NAND(U558_38, U557_38, U556_38, U555_38)
U560_38= NAND(CONFIRM_REG_38, U438_38)
U561_38= NAND(S1_REG_2__38, S1_REG_0__38)
U562_38= NAND(U431_38, U429_38)
U563_38= OR(EOC_38, S1_REG_1__38)
U564_38= NAND(U563_38, U562_38)
U565_38= NAND(U492_38, U429_38)
U566_38= NAND(SOC_REG_38, U434_38)
U567_38= NAND(ERROR_REG_38, U426_38)
U568_38= NAND(TRE_REG_38, LOAD_REG_38)
U569_38= NAND(U568_38, U567_38)
U570_38= NAND(SEND_REG_38, U508_38)
U571_38= NAND(U569_38, U432_38)
U572_38= NAND(ITFC_STATE_REG_1__38, U425_38)
U573_38= NAND(ITFC_STATE_REG_0__38, U523_38)
U574_38= NAND(OUT_REG_REG_7__38, U465_38)
U575_38= NAND(DATA_IN_7__38, U527_38)
U576_38= NAND(OUT_REG_REG_6__38, U465_38)
U577_38= NAND(DATA_IN_6__38, U527_38)
U578_38= NAND(OUT_REG_REG_5__38, U465_38)
U579_38= NAND(DATA_IN_5__38, U527_38)
U580_38= NAND(OUT_REG_REG_4__38, U465_38)
U581_38= NAND(DATA_IN_4__38, U527_38)
U582_38= NAND(OUT_REG_REG_3__38, U465_38)
U583_38= NAND(DATA_IN_3__38, U527_38)
U584_38= NAND(OUT_REG_REG_2__38, U465_38)
U585_38= NAND(DATA_IN_2__38, U527_38)
U586_38= NAND(OUT_REG_REG_1__38, U465_38)
U587_38= NAND(DATA_IN_1__38, U527_38)
U588_38= NAND(OUT_REG_REG_0__38, U465_38)
U589_38= NAND(DATA_IN_0__38, U527_38)
U590_38= NAND(NEXT_BIT_REG_3__38, U423_38)
U591_38= NAND(U377_38, U475_38)
U592_38= NAND(NEXT_BIT_REG_2__38, U423_38)
U593_38= NAND(U378_38, U475_38)
U594_38= NAND(NEXT_BIT_REG_0__38, U448_38)
U595_38= NAND(U424_38, U422_38)
U596_38= NAND(NEXT_BIT_REG_0__38, U421_38)
U597_38= NAND(U474_38, U532_38)
U598_38= NAND(NEXT_BIT_REG_0__38, U554_38)
U599_38= NAND(U559_38, U422_38)
U600_38= NAND(S2_REG_1__38, U560_38, U441_38)
U601_38= NAND(S2_REG_0__38, U436_38)
U602_38= NAND(S1_REG_2__38, U427_38)
U603_38= NAND(S1_REG_0__38, U564_38)
U604_38= NAND(EOC_38, S1_REG_2__38, U428_38)
U605_38= NAND(U429_38, U430_38, S1_REG_1__38)
GT_255_U7_38= AND(TX_CONTA_REG_3__38, GT_255_U9_38)
ADD_291_U5_38= NOT(TX_CONTA_REG_0__38)
ADD_291_U6_38= NOT(TX_CONTA_REG_1__38)
ADD_291_U7_38= NAND(TX_CONTA_REG_1__38, TX_CONTA_REG_0__38)
ADD_291_U8_38= NOT(TX_CONTA_REG_2__38)
ADD_291_U9_38= NAND(TX_CONTA_REG_2__38, ADD_291_U32_38)
ADD_291_U10_38= NOT(TX_CONTA_REG_3__38)
ADD_291_U11_38= NAND(TX_CONTA_REG_3__38, ADD_291_U33_38)
ADD_291_U12_38= NOT(TX_CONTA_REG_4__38)
ADD_291_U13_38= NAND(TX_CONTA_REG_4__38, ADD_291_U34_38)
ADD_291_U14_38= NOT(TX_CONTA_REG_5__38)
ADD_291_U15_38= NAND(TX_CONTA_REG_5__38, ADD_291_U35_38)
ADD_291_U16_38= NOT(TX_CONTA_REG_6__38)
ADD_291_U17_38= NAND(TX_CONTA_REG_6__38, ADD_291_U36_38)
ADD_291_U18_38= NOT(TX_CONTA_REG_7__38)
ADD_291_U19_38= NAND(TX_CONTA_REG_7__38, ADD_291_U37_38)
ADD_291_U20_38= NOT(TX_CONTA_REG_8__38)
ADD_291_U21_38= NAND(ADD_291_U41_38, ADD_291_U40_38)
ADD_291_U22_38= NAND(ADD_291_U43_38, ADD_291_U42_38)
ADD_291_U23_38= NAND(ADD_291_U45_38, ADD_291_U44_38)
ADD_291_U24_38= NAND(ADD_291_U47_38, ADD_291_U46_38)
ADD_291_U25_38= NAND(ADD_291_U49_38, ADD_291_U48_38)
ADD_291_U26_38= NAND(ADD_291_U51_38, ADD_291_U50_38)
ADD_291_U27_38= NAND(ADD_291_U53_38, ADD_291_U52_38)
ADD_291_U28_38= NAND(ADD_291_U55_38, ADD_291_U54_38)
ADD_291_U29_38= NAND(ADD_291_U57_38, ADD_291_U56_38)
ADD_291_U30_38= NOT(TX_CONTA_REG_9__38)
ADD_291_U31_38= NAND(TX_CONTA_REG_8__38, ADD_291_U38_38)
ADD_291_U32_38= NOT(ADD_291_U7_38)
ADD_291_U33_38= NOT(ADD_291_U9_38)
ADD_291_U34_38= NOT(ADD_291_U11_38)
ADD_291_U35_38= NOT(ADD_291_U13_38)
ADD_291_U36_38= NOT(ADD_291_U15_38)
ADD_291_U37_38= NOT(ADD_291_U17_38)
ADD_291_U38_38= NOT(ADD_291_U19_38)
ADD_291_U39_38= NOT(ADD_291_U31_38)
ADD_291_U40_38= NAND(TX_CONTA_REG_9__38, ADD_291_U31_38)
ADD_291_U41_38= NAND(ADD_291_U39_38, ADD_291_U30_38)
ADD_291_U42_38= NAND(TX_CONTA_REG_8__38, ADD_291_U19_38)
ADD_291_U43_38= NAND(ADD_291_U38_38, ADD_291_U20_38)
ADD_291_U44_38= NAND(TX_CONTA_REG_7__38, ADD_291_U17_38)
ADD_291_U45_38= NAND(ADD_291_U37_38, ADD_291_U18_38)
ADD_291_U46_38= NAND(TX_CONTA_REG_6__38, ADD_291_U15_38)
ADD_291_U47_38= NAND(ADD_291_U36_38, ADD_291_U16_38)
ADD_291_U48_38= NAND(TX_CONTA_REG_5__38, ADD_291_U13_38)
ADD_291_U49_38= NAND(ADD_291_U35_38, ADD_291_U14_38)
ADD_291_U50_38= NAND(TX_CONTA_REG_4__38, ADD_291_U11_38)
ADD_291_U51_38= NAND(ADD_291_U34_38, ADD_291_U12_38)
ADD_291_U52_38= NAND(TX_CONTA_REG_3__38, ADD_291_U9_38)
ADD_291_U53_38= NAND(ADD_291_U33_38, ADD_291_U10_38)
ADD_291_U54_38= NAND(TX_CONTA_REG_2__38, ADD_291_U7_38)
ADD_291_U55_38= NAND(ADD_291_U32_38, ADD_291_U8_38)
ADD_291_U56_38= NAND(TX_CONTA_REG_1__38, ADD_291_U5_38)
ADD_291_U57_38= NAND(TX_CONTA_REG_0__38, ADD_291_U6_38)
GT_255_U6_38= OR(TX_CONTA_REG_7__38, TX_CONTA_REG_9__38, TX_CONTA_REG_8__38, GT_255_U8_38)

CANALE_REG_3__40 = BUF(U416_39)
CANALE_REG_2__40 = BUF(U415_39)
CANALE_REG_1__40 = BUF(U414_39)
CANALE_REG_0__40 = BUF(U413_39)
CONTA_TMP_REG_3__40 = BUF(U417_39)
CONTA_TMP_REG_2__40 = BUF(U412_39)
CONTA_TMP_REG_1__40 = BUF(U411_39)
CONTA_TMP_REG_0__40 = BUF(U410_39)
ITFC_STATE_REG_1__40 = BUF(U452_39)
ITFC_STATE_REG_0__40 = BUF(U409_39)
OUT_REG_REG_7__40 = BUF(U453_39)
OUT_REG_REG_6__40 = BUF(U454_39)
OUT_REG_REG_5__40 = BUF(U455_39)
OUT_REG_REG_4__40 = BUF(U456_39)
OUT_REG_REG_3__40 = BUF(U457_39)
OUT_REG_REG_2__40 = BUF(U458_39)
OUT_REG_REG_1__40 = BUF(U459_39)
OUT_REG_REG_0__40 = BUF(U460_39)
NEXT_BIT_REG_3__40 = BUF(U461_39)
NEXT_BIT_REG_2__40 = BUF(U408_39)
NEXT_BIT_REG_1__40 = BUF(U407_39)
NEXT_BIT_REG_0__40 = BUF(U462_39)
TX_CONTA_REG_9__40 = BUF(U406_39)
TX_CONTA_REG_8__40 = BUF(U405_39)
TX_CONTA_REG_7__40 = BUF(U404_39)
TX_CONTA_REG_6__40 = BUF(U403_39)
TX_CONTA_REG_5__40 = BUF(U402_39)
TX_CONTA_REG_4__40 = BUF(U401_39)
TX_CONTA_REG_3__40 = BUF(U400_39)
TX_CONTA_REG_2__40 = BUF(U399_39)
TX_CONTA_REG_1__40 = BUF(U398_39)
TX_CONTA_REG_0__40 = BUF(U397_39)
LOAD_REG_40 = BUF(U396_39)
SEND_DATA_REG_40 = BUF(U395_39)
SEND_EN_REG_40 = BUF(U394_39)
MUX_EN_REG_40 = BUF(U393_39)
TRE_REG_40 = BUF(U392_39)
LOAD_DATO_REG_40 = BUF(U391_39)
SOC_REG_40 = BUF(U450_39)
SEND_REG_40 = BUF(U390_39)
MPX_REG_40 = BUF(U389_39)
CONFIRM_REG_40 = BUF(U388_39)
SHOT_REG_40 = BUF(U387_39)
ADD_MPX2_REG_40 = BUF(U386_39)
RDY_REG_40 = BUF(U385_39)
ERROR_REG_40 = BUF(U451_39)
S1_REG_2__40 = BUF(U383_39)
S1_REG_1__40 = BUF(U464_39)
S1_REG_0__40 = BUF(U384_39)
S2_REG_1__40 = BUF(U463_39)
S2_REG_0__40 = BUF(U382_39)
TX_END_REG_40 = BUF(U381_39)
DATA_OUT_REG_40 = BUF(U380_39)





GT_255_U10_39= OR(TX_CONTA_REG_4__39, GT_255_U7_39)
GT_255_U9_39= OR(TX_CONTA_REG_2__39, TX_CONTA_REG_0__39, TX_CONTA_REG_1__39)
GT_255_U8_39= AND(TX_CONTA_REG_5__39, TX_CONTA_REG_6__39, GT_255_U10_39)
U375_39= AND(SEND_EN_REG_39, U420_39)
U376_39= AND(U493_39, U509_39)
U377_39= AND(NEXT_BIT_REG_2__39, NEXT_BIT_REG_1__39)
U378_39= AND(NEXT_BIT_REG_1__39, U446_39)
U379_39= AND(CONTA_TMP_REG_1__39, CONTA_TMP_REG_0__39)
U380_39= NAND(U599_39, U598_39, U474_39)
U381_39= AND(U473_39, U445_39, U475_39)
U382_39= NAND(U439_39, U472_39)
U383_39= NAND(U434_39, U561_39)
U384_39= NAND(U605_39, U604_39, S1_REG_0__39)
U385_39= NAND(U472_39, U507_39)
U386_39= OR(U467_39, ADD_MPX2_REG_39)
U387_39= NAND(U505_39, U504_39)
U388_39= NAND(U502_39, U501_39)
U389_39= NAND(U466_39, U499_39)
U390_39= NAND(U497_39, U496_39)
U391_39= NAND(U489_39, U494_39)
U392_39= OR(TRE_REG_39, TX_END_REG_39, LOAD_REG_39)
U393_39= NAND(U491_39, U490_39)
U394_39= NAND(U488_39, U487_39)
U395_39= NAND(U486_39, U485_39)
U396_39= NAND(U482_39, U481_39)
U397_39= NAND(U479_39, U478_39)
U398_39= NAND(U477_39, U476_39)
U399_39= NAND(U548_39, U547_39)
U400_39= NAND(U546_39, U545_39)
U401_39= NAND(U544_39, U543_39)
U402_39= NAND(U542_39, U541_39)
U403_39= NAND(U540_39, U539_39)
U404_39= NAND(U538_39, U537_39)
U405_39= NAND(U536_39, U535_39)
U406_39= NAND(U534_39, U533_39)
U407_39= NAND(U529_39, U528_39)
U408_39= NAND(U593_39, U592_39, U448_39)
U409_39= NAND(U526_39, U525_39)
U410_39= NAND(U444_39, U522_39)
U411_39= NAND(U468_39, U521_39)
U412_39= NAND(U469_39, U519_39)
U413_39= NAND(U444_39, U516_39)
U414_39= NAND(U515_39, U468_39, U514_39)
U415_39= NAND(U512_39, U469_39, U513_39)
U416_39= NAND(U511_39, U510_39)
U417_39= AND(CONTA_TMP_REG_3__39, U517_39)
U418_39= NOT(CONTA_TMP_REG_0__39)
U419_39= NOT(SEND_EN_REG_39)
U420_39= NOT(GT_255_U6_39)
U421_39= NAND(GT_255_U6_39, SEND_EN_REG_39)
U422_39= NOT(NEXT_BIT_REG_0__39)
U423_39= NAND(NEXT_BIT_REG_0__39, U474_39)
U424_39= OR(NEXT_BIT_REG_3__39, NEXT_BIT_REG_2__39)
U425_39= NOT(ITFC_STATE_REG_0__39)
U426_39= NOT(LOAD_REG_39)
U427_39= NOT(S1_REG_0__39)
U428_39= NOT(S1_REG_1__39)
U429_39= NOT(S1_REG_2__39)
U430_39= NOT(RDY_REG_39)
U431_39= NAND(RDY_REG_39, S1_REG_1__39)
U432_39= NOT(SEND_REG_39)
U433_39= NOT(TRE_REG_39)
U434_39= NAND(S1_REG_1__39, U427_39)
U435_39= NOT(ITFC_STATE_REG_1__39)
U436_39= NOT(S2_REG_1__39)
U437_39= NOT(CONFIRM_REG_39)
U438_39= NOT(MPX_REG_39)
U439_39= NAND(S2_REG_1__39, U441_39, CONFIRM_REG_39)
U440_39= NOT(TX_END_REG_39)
U441_39= NOT(S2_REG_0__39)
U442_39= NOT(CONTA_TMP_REG_1__39)
U443_39= NAND(U492_39, S1_REG_2__39)
U444_39= NAND(U376_39, U418_39)
U445_39= NOT(NEXT_BIT_REG_1__39)
U446_39= NOT(NEXT_BIT_REG_2__39)
U447_39= NOT(NEXT_BIT_REG_3__39)
U448_39= NAND(NEXT_BIT_REG_2__39, U445_39)
U449_39= NOT(EOC_39)
U450_39= NAND(U566_39, U565_39)
U451_39= NAND(U571_39, U570_39)
U452_39= NAND(U573_39, U572_39)
U453_39= NAND(U575_39, U574_39)
U454_39= NAND(U577_39, U576_39)
U455_39= NAND(U579_39, U578_39)
U456_39= NAND(U581_39, U580_39)
U457_39= NAND(U583_39, U582_39)
U458_39= NAND(U585_39, U584_39)
U459_39= NAND(U587_39, U586_39)
U460_39= NAND(U589_39, U588_39)
U461_39= NAND(U591_39, U590_39)
U462_39= NAND(U597_39, U596_39)
U463_39= NAND(U601_39, U600_39)
U464_39= NAND(U603_39, U602_39)
U465_39= NAND(LOAD_REG_39, U433_39)
U466_39= NAND(U498_39, U438_39)
U467_39= NOT(U466_39)
U468_39= NAND(CONTA_TMP_REG_0__39, U442_39, U376_39)
U469_39= NAND(U376_39, U379_39)
U470_39= NOT(U444_39)
U471_39= NOT(U448_39)
U472_39= NAND(U441_39, U436_39, SEND_DATA_REG_39)
U473_39= NOT(U424_39)
U474_39= NOT(U421_39)
U475_39= NOT(U423_39)
U476_39= NAND(ADD_291_U29_39, U375_39)
U477_39= NAND(TX_CONTA_REG_1__39, U419_39)
U478_39= NAND(ADD_291_U5_39, U375_39)
U479_39= NAND(TX_CONTA_REG_0__39, U419_39)
U480_39= NAND(ITFC_STATE_REG_0__39, U435_39)
U481_39= NAND(U425_39, U435_39, SHOT_REG_39)
U482_39= NAND(LOAD_REG_39, U480_39)
U483_39= NOT(U431_39)
U484_39= NAND(U483_39, S1_REG_0__39)
U485_39= NAND(S1_REG_1__39, S1_REG_0__39, S1_REG_2__39)
U486_39= NAND(SEND_DATA_REG_39, U484_39)
U487_39= NAND(TRE_REG_39, SEND_REG_39, DSR_39)
U488_39= NAND(SEND_EN_REG_39, U440_39)
U489_39= NAND(S1_REG_2__39, S1_REG_0__39, U428_39, U449_39)
U490_39= OR(S1_REG_2__39, S1_REG_1__39, S1_REG_0__39)
U491_39= NAND(MUX_EN_REG_39, U489_39)
U492_39= NOT(U434_39)
U493_39= NOT(U443_39)
U494_39= NAND(LOAD_DATO_REG_39, U443_39)
U495_39= NAND(ITFC_STATE_REG_1__39, U425_39)
U496_39= NAND(SEND_REG_39, U495_39)
U497_39= NAND(ITFC_STATE_REG_0__39, U435_39)
U498_39= NOT(U439_39)
U499_39= NAND(MPX_REG_39, U439_39)
U500_39= OR(ITFC_STATE_REG_0__39, ITFC_STATE_REG_1__39)
U501_39= NAND(ITFC_STATE_REG_1__39, ITFC_STATE_REG_0__39, TX_END_REG_39)
U502_39= NAND(CONFIRM_REG_39, U500_39)
U503_39= NAND(U441_39, U437_39, S2_REG_1__39)
U504_39= NAND(SHOT_REG_39, U503_39)
U505_39= NAND(S2_REG_0__39, U436_39)
U506_39= NAND(U498_39, MPX_REG_39)
U507_39= NAND(RDY_REG_39, U506_39)
U508_39= NAND(DSR_39, TRE_REG_39)
U509_39= NAND(U379_39, CONTA_TMP_REG_2__39)
U510_39= NAND(CONTA_TMP_REG_3__39, U376_39)
U511_39= NAND(CANALE_REG_3__39, U443_39)
U512_39= NAND(U376_39, CONTA_TMP_REG_2__39)
U513_39= NAND(CANALE_REG_2__39, U443_39)
U514_39= NAND(U470_39, CONTA_TMP_REG_1__39)
U515_39= NAND(CANALE_REG_1__39, U443_39)
U516_39= NAND(CANALE_REG_0__39, U443_39)
U517_39= NAND(U379_39, CONTA_TMP_REG_2__39, U493_39)
U518_39= NAND(U493_39, U379_39)
U519_39= NAND(U518_39, CONTA_TMP_REG_2__39)
U520_39= NAND(U493_39, CONTA_TMP_REG_0__39)
U521_39= NAND(CONTA_TMP_REG_1__39, U520_39)
U522_39= NAND(CONTA_TMP_REG_0__39, U443_39)
U523_39= NAND(TX_END_REG_39, ITFC_STATE_REG_1__39)
U524_39= NAND(TX_END_REG_39, ITFC_STATE_REG_0__39)
U525_39= NAND(ITFC_STATE_REG_1__39, U524_39)
U526_39= NAND(SHOT_REG_39, U425_39)
U527_39= NOT(U465_39)
U528_39= NAND(U595_39, U594_39, U474_39)
U529_39= NAND(NEXT_BIT_REG_1__39, U423_39)
U530_39= OR(NEXT_BIT_REG_1__39, NEXT_BIT_REG_2__39)
U531_39= NAND(U530_39, U422_39)
U532_39= NAND(U447_39, U531_39)
U533_39= NAND(ADD_291_U21_39, U375_39)
U534_39= NAND(TX_CONTA_REG_9__39, U419_39)
U535_39= NAND(ADD_291_U22_39, U375_39)
U536_39= NAND(TX_CONTA_REG_8__39, U419_39)
U537_39= NAND(ADD_291_U23_39, U375_39)
U538_39= NAND(TX_CONTA_REG_7__39, U419_39)
U539_39= NAND(ADD_291_U24_39, U375_39)
U540_39= NAND(TX_CONTA_REG_6__39, U419_39)
U541_39= NAND(ADD_291_U25_39, U375_39)
U542_39= NAND(TX_CONTA_REG_5__39, U419_39)
U543_39= NAND(ADD_291_U26_39, U375_39)
U544_39= NAND(TX_CONTA_REG_4__39, U419_39)
U545_39= NAND(ADD_291_U27_39, U375_39)
U546_39= NAND(TX_CONTA_REG_3__39, U419_39)
U547_39= NAND(ADD_291_U28_39, U375_39)
U548_39= NAND(TX_CONTA_REG_2__39, U419_39)
U549_39= NAND(U378_39, OUT_REG_REG_6__39)
U550_39= NAND(U377_39, OUT_REG_REG_2__39)
U551_39= NAND(U473_39, U445_39)
U552_39= NAND(U471_39, OUT_REG_REG_4__39)
U553_39= NAND(NEXT_BIT_REG_3__39, OUT_REG_REG_0__39)
U554_39= NAND(U550_39, U549_39, U551_39, U553_39, U552_39)
U555_39= NAND(U378_39, OUT_REG_REG_7__39)
U556_39= NAND(U377_39, OUT_REG_REG_3__39)
U557_39= NAND(U471_39, OUT_REG_REG_5__39)
U558_39= NAND(NEXT_BIT_REG_3__39, OUT_REG_REG_1__39)
U559_39= NAND(U558_39, U557_39, U556_39, U555_39)
U560_39= NAND(CONFIRM_REG_39, U438_39)
U561_39= NAND(S1_REG_2__39, S1_REG_0__39)
U562_39= NAND(U431_39, U429_39)
U563_39= OR(EOC_39, S1_REG_1__39)
U564_39= NAND(U563_39, U562_39)
U565_39= NAND(U492_39, U429_39)
U566_39= NAND(SOC_REG_39, U434_39)
U567_39= NAND(ERROR_REG_39, U426_39)
U568_39= NAND(TRE_REG_39, LOAD_REG_39)
U569_39= NAND(U568_39, U567_39)
U570_39= NAND(SEND_REG_39, U508_39)
U571_39= NAND(U569_39, U432_39)
U572_39= NAND(ITFC_STATE_REG_1__39, U425_39)
U573_39= NAND(ITFC_STATE_REG_0__39, U523_39)
U574_39= NAND(OUT_REG_REG_7__39, U465_39)
U575_39= NAND(DATA_IN_7__39, U527_39)
U576_39= NAND(OUT_REG_REG_6__39, U465_39)
U577_39= NAND(DATA_IN_6__39, U527_39)
U578_39= NAND(OUT_REG_REG_5__39, U465_39)
U579_39= NAND(DATA_IN_5__39, U527_39)
U580_39= NAND(OUT_REG_REG_4__39, U465_39)
U581_39= NAND(DATA_IN_4__39, U527_39)
U582_39= NAND(OUT_REG_REG_3__39, U465_39)
U583_39= NAND(DATA_IN_3__39, U527_39)
U584_39= NAND(OUT_REG_REG_2__39, U465_39)
U585_39= NAND(DATA_IN_2__39, U527_39)
U586_39= NAND(OUT_REG_REG_1__39, U465_39)
U587_39= NAND(DATA_IN_1__39, U527_39)
U588_39= NAND(OUT_REG_REG_0__39, U465_39)
U589_39= NAND(DATA_IN_0__39, U527_39)
U590_39= NAND(NEXT_BIT_REG_3__39, U423_39)
U591_39= NAND(U377_39, U475_39)
U592_39= NAND(NEXT_BIT_REG_2__39, U423_39)
U593_39= NAND(U378_39, U475_39)
U594_39= NAND(NEXT_BIT_REG_0__39, U448_39)
U595_39= NAND(U424_39, U422_39)
U596_39= NAND(NEXT_BIT_REG_0__39, U421_39)
U597_39= NAND(U474_39, U532_39)
U598_39= NAND(NEXT_BIT_REG_0__39, U554_39)
U599_39= NAND(U559_39, U422_39)
U600_39= NAND(S2_REG_1__39, U560_39, U441_39)
U601_39= NAND(S2_REG_0__39, U436_39)
U602_39= NAND(S1_REG_2__39, U427_39)
U603_39= NAND(S1_REG_0__39, U564_39)
U604_39= NAND(EOC_39, S1_REG_2__39, U428_39)
U605_39= NAND(U429_39, U430_39, S1_REG_1__39)
GT_255_U7_39= AND(TX_CONTA_REG_3__39, GT_255_U9_39)
ADD_291_U5_39= NOT(TX_CONTA_REG_0__39)
ADD_291_U6_39= NOT(TX_CONTA_REG_1__39)
ADD_291_U7_39= NAND(TX_CONTA_REG_1__39, TX_CONTA_REG_0__39)
ADD_291_U8_39= NOT(TX_CONTA_REG_2__39)
ADD_291_U9_39= NAND(TX_CONTA_REG_2__39, ADD_291_U32_39)
ADD_291_U10_39= NOT(TX_CONTA_REG_3__39)
ADD_291_U11_39= NAND(TX_CONTA_REG_3__39, ADD_291_U33_39)
ADD_291_U12_39= NOT(TX_CONTA_REG_4__39)
ADD_291_U13_39= NAND(TX_CONTA_REG_4__39, ADD_291_U34_39)
ADD_291_U14_39= NOT(TX_CONTA_REG_5__39)
ADD_291_U15_39= NAND(TX_CONTA_REG_5__39, ADD_291_U35_39)
ADD_291_U16_39= NOT(TX_CONTA_REG_6__39)
ADD_291_U17_39= NAND(TX_CONTA_REG_6__39, ADD_291_U36_39)
ADD_291_U18_39= NOT(TX_CONTA_REG_7__39)
ADD_291_U19_39= NAND(TX_CONTA_REG_7__39, ADD_291_U37_39)
ADD_291_U20_39= NOT(TX_CONTA_REG_8__39)
ADD_291_U21_39= NAND(ADD_291_U41_39, ADD_291_U40_39)
ADD_291_U22_39= NAND(ADD_291_U43_39, ADD_291_U42_39)
ADD_291_U23_39= NAND(ADD_291_U45_39, ADD_291_U44_39)
ADD_291_U24_39= NAND(ADD_291_U47_39, ADD_291_U46_39)
ADD_291_U25_39= NAND(ADD_291_U49_39, ADD_291_U48_39)
ADD_291_U26_39= NAND(ADD_291_U51_39, ADD_291_U50_39)
ADD_291_U27_39= NAND(ADD_291_U53_39, ADD_291_U52_39)
ADD_291_U28_39= NAND(ADD_291_U55_39, ADD_291_U54_39)
ADD_291_U29_39= NAND(ADD_291_U57_39, ADD_291_U56_39)
ADD_291_U30_39= NOT(TX_CONTA_REG_9__39)
ADD_291_U31_39= NAND(TX_CONTA_REG_8__39, ADD_291_U38_39)
ADD_291_U32_39= NOT(ADD_291_U7_39)
ADD_291_U33_39= NOT(ADD_291_U9_39)
ADD_291_U34_39= NOT(ADD_291_U11_39)
ADD_291_U35_39= NOT(ADD_291_U13_39)
ADD_291_U36_39= NOT(ADD_291_U15_39)
ADD_291_U37_39= NOT(ADD_291_U17_39)
ADD_291_U38_39= NOT(ADD_291_U19_39)
ADD_291_U39_39= NOT(ADD_291_U31_39)
ADD_291_U40_39= NAND(TX_CONTA_REG_9__39, ADD_291_U31_39)
ADD_291_U41_39= NAND(ADD_291_U39_39, ADD_291_U30_39)
ADD_291_U42_39= NAND(TX_CONTA_REG_8__39, ADD_291_U19_39)
ADD_291_U43_39= NAND(ADD_291_U38_39, ADD_291_U20_39)
ADD_291_U44_39= NAND(TX_CONTA_REG_7__39, ADD_291_U17_39)
ADD_291_U45_39= NAND(ADD_291_U37_39, ADD_291_U18_39)
ADD_291_U46_39= NAND(TX_CONTA_REG_6__39, ADD_291_U15_39)
ADD_291_U47_39= NAND(ADD_291_U36_39, ADD_291_U16_39)
ADD_291_U48_39= NAND(TX_CONTA_REG_5__39, ADD_291_U13_39)
ADD_291_U49_39= NAND(ADD_291_U35_39, ADD_291_U14_39)
ADD_291_U50_39= NAND(TX_CONTA_REG_4__39, ADD_291_U11_39)
ADD_291_U51_39= NAND(ADD_291_U34_39, ADD_291_U12_39)
ADD_291_U52_39= NAND(TX_CONTA_REG_3__39, ADD_291_U9_39)
ADD_291_U53_39= NAND(ADD_291_U33_39, ADD_291_U10_39)
ADD_291_U54_39= NAND(TX_CONTA_REG_2__39, ADD_291_U7_39)
ADD_291_U55_39= NAND(ADD_291_U32_39, ADD_291_U8_39)
ADD_291_U56_39= NAND(TX_CONTA_REG_1__39, ADD_291_U5_39)
ADD_291_U57_39= NAND(TX_CONTA_REG_0__39, ADD_291_U6_39)
GT_255_U6_39= OR(TX_CONTA_REG_7__39, TX_CONTA_REG_9__39, TX_CONTA_REG_8__39, GT_255_U8_39)

CANALE_REG_3__41 = BUF(U416_40)
CANALE_REG_2__41 = BUF(U415_40)
CANALE_REG_1__41 = BUF(U414_40)
CANALE_REG_0__41 = BUF(U413_40)
CONTA_TMP_REG_3__41 = BUF(U417_40)
CONTA_TMP_REG_2__41 = BUF(U412_40)
CONTA_TMP_REG_1__41 = BUF(U411_40)
CONTA_TMP_REG_0__41 = BUF(U410_40)
ITFC_STATE_REG_1__41 = BUF(U452_40)
ITFC_STATE_REG_0__41 = BUF(U409_40)
OUT_REG_REG_7__41 = BUF(U453_40)
OUT_REG_REG_6__41 = BUF(U454_40)
OUT_REG_REG_5__41 = BUF(U455_40)
OUT_REG_REG_4__41 = BUF(U456_40)
OUT_REG_REG_3__41 = BUF(U457_40)
OUT_REG_REG_2__41 = BUF(U458_40)
OUT_REG_REG_1__41 = BUF(U459_40)
OUT_REG_REG_0__41 = BUF(U460_40)
NEXT_BIT_REG_3__41 = BUF(U461_40)
NEXT_BIT_REG_2__41 = BUF(U408_40)
NEXT_BIT_REG_1__41 = BUF(U407_40)
NEXT_BIT_REG_0__41 = BUF(U462_40)
TX_CONTA_REG_9__41 = BUF(U406_40)
TX_CONTA_REG_8__41 = BUF(U405_40)
TX_CONTA_REG_7__41 = BUF(U404_40)
TX_CONTA_REG_6__41 = BUF(U403_40)
TX_CONTA_REG_5__41 = BUF(U402_40)
TX_CONTA_REG_4__41 = BUF(U401_40)
TX_CONTA_REG_3__41 = BUF(U400_40)
TX_CONTA_REG_2__41 = BUF(U399_40)
TX_CONTA_REG_1__41 = BUF(U398_40)
TX_CONTA_REG_0__41 = BUF(U397_40)
LOAD_REG_41 = BUF(U396_40)
SEND_DATA_REG_41 = BUF(U395_40)
SEND_EN_REG_41 = BUF(U394_40)
MUX_EN_REG_41 = BUF(U393_40)
TRE_REG_41 = BUF(U392_40)
LOAD_DATO_REG_41 = BUF(U391_40)
SOC_REG_41 = BUF(U450_40)
SEND_REG_41 = BUF(U390_40)
MPX_REG_41 = BUF(U389_40)
CONFIRM_REG_41 = BUF(U388_40)
SHOT_REG_41 = BUF(U387_40)
ADD_MPX2_REG_41 = BUF(U386_40)
RDY_REG_41 = BUF(U385_40)
ERROR_REG_41 = BUF(U451_40)
S1_REG_2__41 = BUF(U383_40)
S1_REG_1__41 = BUF(U464_40)
S1_REG_0__41 = BUF(U384_40)
S2_REG_1__41 = BUF(U463_40)
S2_REG_0__41 = BUF(U382_40)
TX_END_REG_41 = BUF(U381_40)
DATA_OUT_REG_41 = BUF(U380_40)





GT_255_U10_40= OR(TX_CONTA_REG_4__40, GT_255_U7_40)
GT_255_U9_40= OR(TX_CONTA_REG_2__40, TX_CONTA_REG_0__40, TX_CONTA_REG_1__40)
GT_255_U8_40= AND(TX_CONTA_REG_5__40, TX_CONTA_REG_6__40, GT_255_U10_40)
U375_40= AND(SEND_EN_REG_40, U420_40)
U376_40= AND(U493_40, U509_40)
U377_40= AND(NEXT_BIT_REG_2__40, NEXT_BIT_REG_1__40)
U378_40= AND(NEXT_BIT_REG_1__40, U446_40)
U379_40= AND(CONTA_TMP_REG_1__40, CONTA_TMP_REG_0__40)
U380_40= NAND(U599_40, U598_40, U474_40)
U381_40= AND(U473_40, U445_40, U475_40)
U382_40= NAND(U439_40, U472_40)
U383_40= NAND(U434_40, U561_40)
U384_40= NAND(U605_40, U604_40, S1_REG_0__40)
U385_40= NAND(U472_40, U507_40)
U386_40= OR(U467_40, ADD_MPX2_REG_40)
U387_40= NAND(U505_40, U504_40)
U388_40= NAND(U502_40, U501_40)
U389_40= NAND(U466_40, U499_40)
U390_40= NAND(U497_40, U496_40)
U391_40= NAND(U489_40, U494_40)
U392_40= OR(TRE_REG_40, TX_END_REG_40, LOAD_REG_40)
U393_40= NAND(U491_40, U490_40)
U394_40= NAND(U488_40, U487_40)
U395_40= NAND(U486_40, U485_40)
U396_40= NAND(U482_40, U481_40)
U397_40= NAND(U479_40, U478_40)
U398_40= NAND(U477_40, U476_40)
U399_40= NAND(U548_40, U547_40)
U400_40= NAND(U546_40, U545_40)
U401_40= NAND(U544_40, U543_40)
U402_40= NAND(U542_40, U541_40)
U403_40= NAND(U540_40, U539_40)
U404_40= NAND(U538_40, U537_40)
U405_40= NAND(U536_40, U535_40)
U406_40= NAND(U534_40, U533_40)
U407_40= NAND(U529_40, U528_40)
U408_40= NAND(U593_40, U592_40, U448_40)
U409_40= NAND(U526_40, U525_40)
U410_40= NAND(U444_40, U522_40)
U411_40= NAND(U468_40, U521_40)
U412_40= NAND(U469_40, U519_40)
U413_40= NAND(U444_40, U516_40)
U414_40= NAND(U515_40, U468_40, U514_40)
U415_40= NAND(U512_40, U469_40, U513_40)
U416_40= NAND(U511_40, U510_40)
U417_40= AND(CONTA_TMP_REG_3__40, U517_40)
U418_40= NOT(CONTA_TMP_REG_0__40)
U419_40= NOT(SEND_EN_REG_40)
U420_40= NOT(GT_255_U6_40)
U421_40= NAND(GT_255_U6_40, SEND_EN_REG_40)
U422_40= NOT(NEXT_BIT_REG_0__40)
U423_40= NAND(NEXT_BIT_REG_0__40, U474_40)
U424_40= OR(NEXT_BIT_REG_3__40, NEXT_BIT_REG_2__40)
U425_40= NOT(ITFC_STATE_REG_0__40)
U426_40= NOT(LOAD_REG_40)
U427_40= NOT(S1_REG_0__40)
U428_40= NOT(S1_REG_1__40)
U429_40= NOT(S1_REG_2__40)
U430_40= NOT(RDY_REG_40)
U431_40= NAND(RDY_REG_40, S1_REG_1__40)
U432_40= NOT(SEND_REG_40)
U433_40= NOT(TRE_REG_40)
U434_40= NAND(S1_REG_1__40, U427_40)
U435_40= NOT(ITFC_STATE_REG_1__40)
U436_40= NOT(S2_REG_1__40)
U437_40= NOT(CONFIRM_REG_40)
U438_40= NOT(MPX_REG_40)
U439_40= NAND(S2_REG_1__40, U441_40, CONFIRM_REG_40)
U440_40= NOT(TX_END_REG_40)
U441_40= NOT(S2_REG_0__40)
U442_40= NOT(CONTA_TMP_REG_1__40)
U443_40= NAND(U492_40, S1_REG_2__40)
U444_40= NAND(U376_40, U418_40)
U445_40= NOT(NEXT_BIT_REG_1__40)
U446_40= NOT(NEXT_BIT_REG_2__40)
U447_40= NOT(NEXT_BIT_REG_3__40)
U448_40= NAND(NEXT_BIT_REG_2__40, U445_40)
U449_40= NOT(EOC_40)
U450_40= NAND(U566_40, U565_40)
U451_40= NAND(U571_40, U570_40)
U452_40= NAND(U573_40, U572_40)
U453_40= NAND(U575_40, U574_40)
U454_40= NAND(U577_40, U576_40)
U455_40= NAND(U579_40, U578_40)
U456_40= NAND(U581_40, U580_40)
U457_40= NAND(U583_40, U582_40)
U458_40= NAND(U585_40, U584_40)
U459_40= NAND(U587_40, U586_40)
U460_40= NAND(U589_40, U588_40)
U461_40= NAND(U591_40, U590_40)
U462_40= NAND(U597_40, U596_40)
U463_40= NAND(U601_40, U600_40)
U464_40= NAND(U603_40, U602_40)
U465_40= NAND(LOAD_REG_40, U433_40)
U466_40= NAND(U498_40, U438_40)
U467_40= NOT(U466_40)
U468_40= NAND(CONTA_TMP_REG_0__40, U442_40, U376_40)
U469_40= NAND(U376_40, U379_40)
U470_40= NOT(U444_40)
U471_40= NOT(U448_40)
U472_40= NAND(U441_40, U436_40, SEND_DATA_REG_40)
U473_40= NOT(U424_40)
U474_40= NOT(U421_40)
U475_40= NOT(U423_40)
U476_40= NAND(ADD_291_U29_40, U375_40)
U477_40= NAND(TX_CONTA_REG_1__40, U419_40)
U478_40= NAND(ADD_291_U5_40, U375_40)
U479_40= NAND(TX_CONTA_REG_0__40, U419_40)
U480_40= NAND(ITFC_STATE_REG_0__40, U435_40)
U481_40= NAND(U425_40, U435_40, SHOT_REG_40)
U482_40= NAND(LOAD_REG_40, U480_40)
U483_40= NOT(U431_40)
U484_40= NAND(U483_40, S1_REG_0__40)
U485_40= NAND(S1_REG_1__40, S1_REG_0__40, S1_REG_2__40)
U486_40= NAND(SEND_DATA_REG_40, U484_40)
U487_40= NAND(TRE_REG_40, SEND_REG_40, DSR_40)
U488_40= NAND(SEND_EN_REG_40, U440_40)
U489_40= NAND(S1_REG_2__40, S1_REG_0__40, U428_40, U449_40)
U490_40= OR(S1_REG_2__40, S1_REG_1__40, S1_REG_0__40)
U491_40= NAND(MUX_EN_REG_40, U489_40)
U492_40= NOT(U434_40)
U493_40= NOT(U443_40)
U494_40= NAND(LOAD_DATO_REG_40, U443_40)
U495_40= NAND(ITFC_STATE_REG_1__40, U425_40)
U496_40= NAND(SEND_REG_40, U495_40)
U497_40= NAND(ITFC_STATE_REG_0__40, U435_40)
U498_40= NOT(U439_40)
U499_40= NAND(MPX_REG_40, U439_40)
U500_40= OR(ITFC_STATE_REG_0__40, ITFC_STATE_REG_1__40)
U501_40= NAND(ITFC_STATE_REG_1__40, ITFC_STATE_REG_0__40, TX_END_REG_40)
U502_40= NAND(CONFIRM_REG_40, U500_40)
U503_40= NAND(U441_40, U437_40, S2_REG_1__40)
U504_40= NAND(SHOT_REG_40, U503_40)
U505_40= NAND(S2_REG_0__40, U436_40)
U506_40= NAND(U498_40, MPX_REG_40)
U507_40= NAND(RDY_REG_40, U506_40)
U508_40= NAND(DSR_40, TRE_REG_40)
U509_40= NAND(U379_40, CONTA_TMP_REG_2__40)
U510_40= NAND(CONTA_TMP_REG_3__40, U376_40)
U511_40= NAND(CANALE_REG_3__40, U443_40)
U512_40= NAND(U376_40, CONTA_TMP_REG_2__40)
U513_40= NAND(CANALE_REG_2__40, U443_40)
U514_40= NAND(U470_40, CONTA_TMP_REG_1__40)
U515_40= NAND(CANALE_REG_1__40, U443_40)
U516_40= NAND(CANALE_REG_0__40, U443_40)
U517_40= NAND(U379_40, CONTA_TMP_REG_2__40, U493_40)
U518_40= NAND(U493_40, U379_40)
U519_40= NAND(U518_40, CONTA_TMP_REG_2__40)
U520_40= NAND(U493_40, CONTA_TMP_REG_0__40)
U521_40= NAND(CONTA_TMP_REG_1__40, U520_40)
U522_40= NAND(CONTA_TMP_REG_0__40, U443_40)
U523_40= NAND(TX_END_REG_40, ITFC_STATE_REG_1__40)
U524_40= NAND(TX_END_REG_40, ITFC_STATE_REG_0__40)
U525_40= NAND(ITFC_STATE_REG_1__40, U524_40)
U526_40= NAND(SHOT_REG_40, U425_40)
U527_40= NOT(U465_40)
U528_40= NAND(U595_40, U594_40, U474_40)
U529_40= NAND(NEXT_BIT_REG_1__40, U423_40)
U530_40= OR(NEXT_BIT_REG_1__40, NEXT_BIT_REG_2__40)
U531_40= NAND(U530_40, U422_40)
U532_40= NAND(U447_40, U531_40)
U533_40= NAND(ADD_291_U21_40, U375_40)
U534_40= NAND(TX_CONTA_REG_9__40, U419_40)
U535_40= NAND(ADD_291_U22_40, U375_40)
U536_40= NAND(TX_CONTA_REG_8__40, U419_40)
U537_40= NAND(ADD_291_U23_40, U375_40)
U538_40= NAND(TX_CONTA_REG_7__40, U419_40)
U539_40= NAND(ADD_291_U24_40, U375_40)
U540_40= NAND(TX_CONTA_REG_6__40, U419_40)
U541_40= NAND(ADD_291_U25_40, U375_40)
U542_40= NAND(TX_CONTA_REG_5__40, U419_40)
U543_40= NAND(ADD_291_U26_40, U375_40)
U544_40= NAND(TX_CONTA_REG_4__40, U419_40)
U545_40= NAND(ADD_291_U27_40, U375_40)
U546_40= NAND(TX_CONTA_REG_3__40, U419_40)
U547_40= NAND(ADD_291_U28_40, U375_40)
U548_40= NAND(TX_CONTA_REG_2__40, U419_40)
U549_40= NAND(U378_40, OUT_REG_REG_6__40)
U550_40= NAND(U377_40, OUT_REG_REG_2__40)
U551_40= NAND(U473_40, U445_40)
U552_40= NAND(U471_40, OUT_REG_REG_4__40)
U553_40= NAND(NEXT_BIT_REG_3__40, OUT_REG_REG_0__40)
U554_40= NAND(U550_40, U549_40, U551_40, U553_40, U552_40)
U555_40= NAND(U378_40, OUT_REG_REG_7__40)
U556_40= NAND(U377_40, OUT_REG_REG_3__40)
U557_40= NAND(U471_40, OUT_REG_REG_5__40)
U558_40= NAND(NEXT_BIT_REG_3__40, OUT_REG_REG_1__40)
U559_40= NAND(U558_40, U557_40, U556_40, U555_40)
U560_40= NAND(CONFIRM_REG_40, U438_40)
U561_40= NAND(S1_REG_2__40, S1_REG_0__40)
U562_40= NAND(U431_40, U429_40)
U563_40= OR(EOC_40, S1_REG_1__40)
U564_40= NAND(U563_40, U562_40)
U565_40= NAND(U492_40, U429_40)
U566_40= NAND(SOC_REG_40, U434_40)
U567_40= NAND(ERROR_REG_40, U426_40)
U568_40= NAND(TRE_REG_40, LOAD_REG_40)
U569_40= NAND(U568_40, U567_40)
U570_40= NAND(SEND_REG_40, U508_40)
U571_40= NAND(U569_40, U432_40)
U572_40= NAND(ITFC_STATE_REG_1__40, U425_40)
U573_40= NAND(ITFC_STATE_REG_0__40, U523_40)
U574_40= NAND(OUT_REG_REG_7__40, U465_40)
U575_40= NAND(DATA_IN_7__40, U527_40)
U576_40= NAND(OUT_REG_REG_6__40, U465_40)
U577_40= NAND(DATA_IN_6__40, U527_40)
U578_40= NAND(OUT_REG_REG_5__40, U465_40)
U579_40= NAND(DATA_IN_5__40, U527_40)
U580_40= NAND(OUT_REG_REG_4__40, U465_40)
U581_40= NAND(DATA_IN_4__40, U527_40)
U582_40= NAND(OUT_REG_REG_3__40, U465_40)
U583_40= NAND(DATA_IN_3__40, U527_40)
U584_40= NAND(OUT_REG_REG_2__40, U465_40)
U585_40= NAND(DATA_IN_2__40, U527_40)
U586_40= NAND(OUT_REG_REG_1__40, U465_40)
U587_40= NAND(DATA_IN_1__40, U527_40)
U588_40= NAND(OUT_REG_REG_0__40, U465_40)
U589_40= NAND(DATA_IN_0__40, U527_40)
U590_40= NAND(NEXT_BIT_REG_3__40, U423_40)
U591_40= NAND(U377_40, U475_40)
U592_40= NAND(NEXT_BIT_REG_2__40, U423_40)
U593_40= NAND(U378_40, U475_40)
U594_40= NAND(NEXT_BIT_REG_0__40, U448_40)
U595_40= NAND(U424_40, U422_40)
U596_40= NAND(NEXT_BIT_REG_0__40, U421_40)
U597_40= NAND(U474_40, U532_40)
U598_40= NAND(NEXT_BIT_REG_0__40, U554_40)
U599_40= NAND(U559_40, U422_40)
U600_40= NAND(S2_REG_1__40, U560_40, U441_40)
U601_40= NAND(S2_REG_0__40, U436_40)
U602_40= NAND(S1_REG_2__40, U427_40)
U603_40= NAND(S1_REG_0__40, U564_40)
U604_40= NAND(EOC_40, S1_REG_2__40, U428_40)
U605_40= NAND(U429_40, U430_40, S1_REG_1__40)
GT_255_U7_40= AND(TX_CONTA_REG_3__40, GT_255_U9_40)
ADD_291_U5_40= NOT(TX_CONTA_REG_0__40)
ADD_291_U6_40= NOT(TX_CONTA_REG_1__40)
ADD_291_U7_40= NAND(TX_CONTA_REG_1__40, TX_CONTA_REG_0__40)
ADD_291_U8_40= NOT(TX_CONTA_REG_2__40)
ADD_291_U9_40= NAND(TX_CONTA_REG_2__40, ADD_291_U32_40)
ADD_291_U10_40= NOT(TX_CONTA_REG_3__40)
ADD_291_U11_40= NAND(TX_CONTA_REG_3__40, ADD_291_U33_40)
ADD_291_U12_40= NOT(TX_CONTA_REG_4__40)
ADD_291_U13_40= NAND(TX_CONTA_REG_4__40, ADD_291_U34_40)
ADD_291_U14_40= NOT(TX_CONTA_REG_5__40)
ADD_291_U15_40= NAND(TX_CONTA_REG_5__40, ADD_291_U35_40)
ADD_291_U16_40= NOT(TX_CONTA_REG_6__40)
ADD_291_U17_40= NAND(TX_CONTA_REG_6__40, ADD_291_U36_40)
ADD_291_U18_40= NOT(TX_CONTA_REG_7__40)
ADD_291_U19_40= NAND(TX_CONTA_REG_7__40, ADD_291_U37_40)
ADD_291_U20_40= NOT(TX_CONTA_REG_8__40)
ADD_291_U21_40= NAND(ADD_291_U41_40, ADD_291_U40_40)
ADD_291_U22_40= NAND(ADD_291_U43_40, ADD_291_U42_40)
ADD_291_U23_40= NAND(ADD_291_U45_40, ADD_291_U44_40)
ADD_291_U24_40= NAND(ADD_291_U47_40, ADD_291_U46_40)
ADD_291_U25_40= NAND(ADD_291_U49_40, ADD_291_U48_40)
ADD_291_U26_40= NAND(ADD_291_U51_40, ADD_291_U50_40)
ADD_291_U27_40= NAND(ADD_291_U53_40, ADD_291_U52_40)
ADD_291_U28_40= NAND(ADD_291_U55_40, ADD_291_U54_40)
ADD_291_U29_40= NAND(ADD_291_U57_40, ADD_291_U56_40)
ADD_291_U30_40= NOT(TX_CONTA_REG_9__40)
ADD_291_U31_40= NAND(TX_CONTA_REG_8__40, ADD_291_U38_40)
ADD_291_U32_40= NOT(ADD_291_U7_40)
ADD_291_U33_40= NOT(ADD_291_U9_40)
ADD_291_U34_40= NOT(ADD_291_U11_40)
ADD_291_U35_40= NOT(ADD_291_U13_40)
ADD_291_U36_40= NOT(ADD_291_U15_40)
ADD_291_U37_40= NOT(ADD_291_U17_40)
ADD_291_U38_40= NOT(ADD_291_U19_40)
ADD_291_U39_40= NOT(ADD_291_U31_40)
ADD_291_U40_40= NAND(TX_CONTA_REG_9__40, ADD_291_U31_40)
ADD_291_U41_40= NAND(ADD_291_U39_40, ADD_291_U30_40)
ADD_291_U42_40= NAND(TX_CONTA_REG_8__40, ADD_291_U19_40)
ADD_291_U43_40= NAND(ADD_291_U38_40, ADD_291_U20_40)
ADD_291_U44_40= NAND(TX_CONTA_REG_7__40, ADD_291_U17_40)
ADD_291_U45_40= NAND(ADD_291_U37_40, ADD_291_U18_40)
ADD_291_U46_40= NAND(TX_CONTA_REG_6__40, ADD_291_U15_40)
ADD_291_U47_40= NAND(ADD_291_U36_40, ADD_291_U16_40)
ADD_291_U48_40= NAND(TX_CONTA_REG_5__40, ADD_291_U13_40)
ADD_291_U49_40= NAND(ADD_291_U35_40, ADD_291_U14_40)
ADD_291_U50_40= NAND(TX_CONTA_REG_4__40, ADD_291_U11_40)
ADD_291_U51_40= NAND(ADD_291_U34_40, ADD_291_U12_40)
ADD_291_U52_40= NAND(TX_CONTA_REG_3__40, ADD_291_U9_40)
ADD_291_U53_40= NAND(ADD_291_U33_40, ADD_291_U10_40)
ADD_291_U54_40= NAND(TX_CONTA_REG_2__40, ADD_291_U7_40)
ADD_291_U55_40= NAND(ADD_291_U32_40, ADD_291_U8_40)
ADD_291_U56_40= NAND(TX_CONTA_REG_1__40, ADD_291_U5_40)
ADD_291_U57_40= NAND(TX_CONTA_REG_0__40, ADD_291_U6_40)
GT_255_U6_40= OR(TX_CONTA_REG_7__40, TX_CONTA_REG_9__40, TX_CONTA_REG_8__40, GT_255_U8_40)

