<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td width="600">Disable can be used to implement a variety of control constructs when it is used within the block being disabled. Click a statement to learn how it can be implemented in Verilog.
					<p><map name="menu"><area shape="RECT" coords="1,0,56,18" href="a06048.htm"><area shape="RECT" coords="112,1,183,19" href="b06048.htm"><area shape="RECT" coords="236,0,332,17" href="c06048.htm"><area shape="RECT" coords="382,0,449,18" href="d06048.htm"></map></p>
					<center>
						<img src="images/v0616g1.gif" height="20" width="450" usemap="#menu" VALIGN="TOP" HALIGN="LEFT" border="0"></center>
					<p>The continue statement in C causes the current iteration of a loop to be terminated, with execution continuing with the next iteration. To do the same thing in Verilog, you can do this:</p>
					<p></p>
					<pre>
    for (i=0; i
						
						
						<16; i="i+1)" begin: continue ... if (abort) disable continue; ... end </PRE> </TABLE> </FONT> </BODY> </HTML>>
						
						
					</pre>
				</td>
			</tr>
		</table>
	</body>

</html>