References:

1. X. Chen, W. Wang and W. Li, "An overview of Hierarchical Temporal Memory: A new neocortex algorithm," 2012 Proceedings of International Conference on Modelling, Identification and Control, Wuhan, China, 2012, pp. 1004-1010. Available on https://adnab.me/files/AI/HTM/06260285.pdf .
2. W. Li and P. Franzon, "Hardware implementation of Hierarchical Temporal Memory algorithm," 2016 29th IEEE International System-on-Chip Conference (SOCC), Seattle, WA, USA, 2016, pp. 133-138, doi: 10.1109/SOCC.2016.7905453. Avilable on https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7905453&casa_token=dGgffzx00FsAAAAA:7U7t-qMsFrXN-jUncA9z3lfrJ_JRSwFEtXBteX8frfZwQ-PE_VUbBxATuxre9i8rkxwMZrBl0zr87Q .
