<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SIOptimizeExecMaskingPreRA.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This pass removes redundant S_OR_B64 instructions enabling lanes in the exec.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIOptimizeExecMaskingPreRA.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="SIOptimizeExecMaskingPreRA_8cpp__incl.svg" width="3808" height="783"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="SIOptimizeExecMaskingPreRA_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;si-optimize-exec-masking-pre-<a class="el" href="AArch64StackTaggingPreRA_8cpp.html#a3d9786aba23105131dc05d9f8bfcac7a">ra</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3adf5343de747616c8d71ea58ec06f25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3adf5343de747616c8d71ea58ec06f25">INITIALIZE_PASS_BEGIN</a> (SIOptimizeExecMaskingPreRA, <a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;SI optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>&quot;, false, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(SIOptimizeExecMaskingPreRA</td></tr>
<tr class="separator:a3adf5343de747616c8d71ea58ec06f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc249bd65b61ca3421064b657a817bee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#adc249bd65b61ca3421064b657a817bee">isEndCF</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:adc249bd65b61ca3421064b657a817bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b329960e8c0f98cc046d0cf4266c259"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a5b329960e8c0f98cc046d0cf4266c259">isFullExecCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a5b329960e8c0f98cc046d0cf4266c259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d10c80be3659e564ba51086bd70363"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a52d10c80be3659e564ba51086bd70363">getOrNonExecReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a52d10c80be3659e564ba51086bd70363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e85713a56f5668c1cad945e54a5dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#af9e85713a56f5668c1cad945e54a5dd7">getOrExecSource</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:af9e85713a56f5668c1cad945e54a5dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3c4eb483563675b102c476ce8a7689"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#abc3c4eb483563675b102c476ce8a7689">optimizeVcndVcmpPair</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)</td></tr>
<tr class="separator:abc3c4eb483563675b102c476ce8a7689"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e47bdb3e296b00df96eff7896fa57bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></td></tr>
<tr class="separator:a3e47bdb3e296b00df96eff7896fa57bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9254bb3f96a2b7d23f1cf3355c7e6f41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a9254bb3f96a2b7d23f1cf3355c7e6f41">false</a></td></tr>
<tr class="separator:a9254bb3f96a2b7d23f1cf3355c7e6f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This pass removes redundant S_OR_B64 instructions enabling lanes in the exec. </p>
<p>If two SI_END_CF (lowered as S_OR_B64) come together without any vector instructions between them we can only keep outer SI_END_CF, given that CFG is structured and exec bits of the outer end statement are always not less than exec bit of the inner one.</p>
<p>This needs to be done before the RA to eliminate saved exec bits registers but after register coalescer to have no vector registers copies in between of different end cf statements. </p>

<p class="definition">Definition in file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;si-optimize-exec-masking-pre-<a class="el" href="AArch64StackTaggingPreRA_8cpp.html#a3d9786aba23105131dc05d9f8bfcac7a">ra</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00032">32</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="af9e85713a56f5668c1cad945e54a5dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e85713a56f5668c1cad945e54a5dd7">&#9670;&nbsp;</a></span>getOrExecSource()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getOrExecSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">121</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00108">getOrNonExecReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00097">isFullExecCopy()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00821">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00292">llvm::MachineBasicBlock::succ_size()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>.</p>

</div>
</div>
<a id="a52d10c80be3659e564ba51086bd70363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d10c80be3659e564ba51086bd70363">&#9670;&nbsp;</a></span>getOrNonExecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOrNonExecReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00108">108</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l05861">llvm::SIInstrInfo::getNamedOperand()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">getOrExecSource()</a>, and <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>.</p>

</div>
</div>
<a id="a3adf5343de747616c8d71ea58ec06f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adf5343de747616c8d71ea58ec06f25">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">SIOptimizeExecMaskingPreRA&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;SI optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc249bd65b61ca3421064b657a817bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc249bd65b61ca3421064b657a817bee">&#9670;&nbsp;</a></span>isEndCF()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEndCF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00086">86</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01226">llvm::MachineInstr::modifiesRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>.</p>

</div>
</div>
<a id="a5b329960e8c0f98cc046d0cf4266c259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b329960e8c0f98cc046d0cf4266c259">&#9670;&nbsp;</a></span>isFullExecCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFullExecCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00097">97</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01115">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MachineInstr_8h_source.html#l01119">llvm::MachineInstr::isFullCopy()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">getOrExecSource()</a>.</p>

</div>
</div>
<a id="abc3c4eb483563675b102c476ce8a7689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3c4eb483563675b102c476ce8a7689">&#9670;&nbsp;</a></span>optimizeVcndVcmpPair()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> optimizeVcndVcmpPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">189</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00196">llvm::MachineBasicBlock::back()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00138">llvm::LiveIntervals::createAndComputeVirtRegInterval()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00188">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01210">llvm::find_if()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01845">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05861">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">getOrExecSource()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00108">getOrNonExecReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00482">llvm::getUndefRegState()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02982">llvm::SIInstrInfo::hasModifiersSet()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00266">llvm::LiveIntervals::InsertMachineInstrInMaps()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00086">isEndCF()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00393">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="STLExtras_8h_source.html#l01196">llvm::none_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">llvm::MachineRegisterInfo::reg_empty()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00425">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00145">llvm::LiveIntervals::removeInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00276">llvm::LiveIntervals::RemoveMachineInstrFromMaps()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00947">llvm::skipDebugInstructionsForward()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::succ_empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00292">llvm::MachineBasicBlock::succ_size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::terminators()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">llvm::MachineRegisterInfo::use_nodbg_instructions()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">75</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

</div>
</div>
<a id="a9254bb3f96a2b7d23f1cf3355c7e6f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9254bb3f96a2b7d23f1cf3355c7e6f41">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">75</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

</div>
</div>
<a id="a3e47bdb3e296b00df96eff7896fa57bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e47bdb3e296b00df96eff7896fa57bf">&#9670;&nbsp;</a></span>RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> optimize exec mask <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> pre RA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">75</a> of file <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html">SIOptimizeExecMaskingPreRA.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00325">addLiveInRegs()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00184">addSaveRestoreRegs()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="MicroMipsSizeReduction_8cpp_source.html#l00351">CheckXWPInstr()</a>, <a class="el" href="FunctionComparator_8cpp_source.html#l00200">llvm::FunctionComparator::cmpConstants()</a>, <a class="el" href="FunctionComparator_8cpp_source.html#l00093">llvm::FunctionComparator::cmpMem()</a>, <a class="el" href="RDFDeadCode_8cpp_source.html#l00116">llvm::rdf::DeadCodeElimination::collect()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l00658">CompareSCEVComplexity()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l00581">CompareValueComplexity()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02500">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l01046">computeKnownBitsFromOperator()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00682">llvm::rdf::Liveness::computeLiveIns()</a>, <a class="el" href="MicroMipsSizeReduction_8cpp_source.html#l00378">ConsecutiveRegisters()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03322">covertDoubleImmToSingleImm()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00071">createMipsMCRegisterInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00063">createPPCMCRegisterInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00310">createX86MCRegisterInfo()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02422">DecodeRegListOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02451">DecodeRegListOperand16()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00773">llvm::MipsAsmPrinter::EmitStartOfAsmFile()</a>, <a class="el" href="RDFDeadCode_8cpp_source.html#l00179">llvm::rdf::DeadCodeElimination::erase()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l00659">getExactSDiv()</a>, <a class="el" href="RDFGraph_8h_source.html#l00887">llvm::rdf::RefNode::getNextRef()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l01154">llvm::rdf::DataFlowGraph::getNextRelated()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l01236">llvm::rdf::DataFlowGraph::getNextShadow()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l05424">getRegisterForMxtrC0()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l05385">getRegisterForMxtrFP()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00150">llvm::MipsRegisterInfo::getReservedRegs()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00343">getRetComponentType()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00132">llvm::rdf::PhysicalRegisterInfo::getTRI()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00771">llvm::rdf::DataFlowGraph::id()</a>, <a class="el" href="HexagonEarlyIfConv_8cpp_source.html#l00227">INITIALIZE_PASS()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00603">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02462">lowerFABS64()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l01822">needsExpandMemInst()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03194">nextReg()</a>, <a class="el" href="RDFDeadCode_8cpp_source.html#l00040">DeadCodeElimination::SetQueue&lt; T &gt;::push_back()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l05722">RefineErrorLoc()</a>, <a class="el" href="RelocationResolver_8cpp_source.html#l00360">llvm::object::resolveRISCV()</a>, <a class="el" href="InstCombineSimplifyDemanded_8cpp_source.html#l00041">ShrinkDemandedConstant()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l08956">llvm::ScalarEvolution::SimplifyICmpOperands()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00113">llvm::Mips16FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="RDFGraph_8h_source.html#l00746">llvm::rdf::DataFlowGraph::unpack()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
