evaluation features empirical set instruction architectures processor evaluation presents methods empirical paper instruction set features processors evaluated features time terms isp isps feature saved based methods program traces analysis life executions concept register answer questions troduced simultaneously registers time sufficient overhead registers number registers reduced problem lives paper discusses existing instructions non detecting desirable briefly discussed experimental problems obtained analyzing 41 results presented system running dec programs 10 isp instruction program behavior architecture computer op code structures sets register utilization utilization simultaneous register instruction tracing time lives execution 