/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [6:0] _01_;
  reg [6:0] _02_;
  reg [7:0] _03_;
  reg [34:0] _04_;
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [22:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [11:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [12:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_59z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [15:0] celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [5:0] celloutsig_0_74z;
  wire [26:0] celloutsig_0_76z;
  wire [24:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_82z;
  wire [18:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_91z;
  wire [16:0] celloutsig_0_92z;
  wire [11:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= in_data[57:54];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_20z[4:2], celloutsig_0_12z, _01_[2:0] };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_7z[14:7];
  reg [2:0] _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 3'h0;
    else _08_ <= { celloutsig_0_23z[0], celloutsig_0_1z, celloutsig_0_27z };
  assign _01_[2:0] = _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 35'h000000000;
    else _04_ <= { celloutsig_0_15z[7:0], celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[68] & ~(in_data[51]);
  assign celloutsig_0_39z = celloutsig_0_2z[3] & ~(celloutsig_0_32z);
  assign celloutsig_0_60z = celloutsig_0_33z[19] & ~(celloutsig_0_59z[2]);
  assign celloutsig_1_1z = celloutsig_1_0z[11] & ~(celloutsig_1_0z[9]);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_5z & ~(celloutsig_1_6z[9]);
  assign celloutsig_0_11z = celloutsig_0_7z[10] & ~(celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_12z & ~(celloutsig_1_9z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_18z = in_data[33] & ~(celloutsig_0_16z[1]);
  assign celloutsig_0_57z = { _02_[3:2], celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_45z } % { 1'h1, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_61z = { _00_, celloutsig_0_46z } % { 1'h1, celloutsig_0_33z[18:4] };
  assign celloutsig_0_74z = { celloutsig_0_10z[0], celloutsig_0_44z, celloutsig_0_0z, celloutsig_0_40z } % { 1'h1, celloutsig_0_10z[7:5], celloutsig_0_73z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z[16:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[18:1] };
  assign celloutsig_0_82z = celloutsig_0_66z[2:0] % { 1'h1, celloutsig_0_60z, celloutsig_0_51z };
  assign celloutsig_0_92z = { celloutsig_0_82z[1], celloutsig_0_20z, _03_, celloutsig_0_18z } % { 1'h1, celloutsig_0_76z[14:13], celloutsig_0_18z, celloutsig_0_82z, celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[187:175] % { 1'h1, in_data[154:143] };
  assign celloutsig_1_6z = in_data[173:162] % { 1'h1, in_data[166:156] };
  assign celloutsig_1_7z = { in_data[174:173], celloutsig_1_6z } % { 1'h1, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_6z[10:1] % { 1'h1, celloutsig_1_7z[8:0] };
  assign celloutsig_0_15z = celloutsig_0_3z[14:6] % { 1'h1, celloutsig_0_14z[12:6], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[7:4], celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_9z[9:5] };
  assign celloutsig_0_20z = { celloutsig_0_15z[5:0], celloutsig_0_19z } % { 1'h1, celloutsig_0_2z[10:8], celloutsig_0_4z, celloutsig_0_12z, in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_3z[18:15] % { 1'h1, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_14z[9:8], celloutsig_0_16z, celloutsig_0_17z } % { 1'h1, celloutsig_0_8z[10:0] };
  assign celloutsig_0_2z = { in_data[53:42], celloutsig_0_1z } % { 1'h1, in_data[84:75], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_24z = celloutsig_0_7z[24:4] % { 1'h1, celloutsig_0_20z[3:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_28z = celloutsig_0_23z % { 1'h1, celloutsig_0_20z[4:3], celloutsig_0_15z };
  assign celloutsig_0_44z = { celloutsig_0_8z[13:12], celloutsig_0_1z } * celloutsig_0_21z[2:0];
  assign celloutsig_0_46z = { celloutsig_0_28z[6:2], celloutsig_0_20z } * { celloutsig_0_3z[14], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_25z };
  assign celloutsig_0_5z = { celloutsig_0_3z[9:6], celloutsig_0_2z } * { in_data[24:11], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_52z = _04_[6:3] * { _02_[2:0], celloutsig_0_4z };
  assign celloutsig_0_59z = { celloutsig_0_25z, celloutsig_0_12z } * { in_data[61], celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_11z = celloutsig_1_0z[9:7] * celloutsig_1_2z[6:4];
  assign celloutsig_0_16z = { celloutsig_0_5z[11:10], celloutsig_0_4z, celloutsig_0_0z } * celloutsig_0_10z[11:8];
  assign celloutsig_0_33z = { celloutsig_0_3z[12], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_27z } * { _04_[24:16], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_4z = | celloutsig_0_3z;
  assign celloutsig_0_43z = | { celloutsig_0_28z[4:1], celloutsig_0_39z, celloutsig_0_29z };
  assign celloutsig_0_45z = | celloutsig_0_17z[5:3];
  assign celloutsig_0_51z = | { celloutsig_0_46z[8:2], celloutsig_0_12z };
  assign celloutsig_1_3z = | in_data[149:147];
  assign celloutsig_0_13z = | celloutsig_0_7z[7:3];
  assign celloutsig_0_22z = | celloutsig_0_9z[11:3];
  assign celloutsig_0_29z = | { celloutsig_0_26z[7:6], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_32z = | { in_data[85:82], celloutsig_0_19z };
  assign celloutsig_0_65z = | { celloutsig_0_33z[9:3], celloutsig_0_6z };
  assign celloutsig_0_73z = | { celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_0_19z = | celloutsig_0_3z[9:3];
  assign celloutsig_0_27z = | celloutsig_0_9z[4:2];
  assign celloutsig_0_76z = { celloutsig_0_61z[12:5], celloutsig_0_74z, celloutsig_0_57z } >> { celloutsig_0_17z[4:3], celloutsig_0_24z, celloutsig_0_36z };
  assign celloutsig_0_91z = celloutsig_0_61z[4:0] >> { celloutsig_0_13z, celloutsig_0_52z };
  assign celloutsig_0_9z = celloutsig_0_5z[12:1] >> { celloutsig_0_2z[11:2], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_7z[20:6], celloutsig_0_6z } >> { celloutsig_0_5z[13:10], celloutsig_0_9z };
  assign celloutsig_0_25z = in_data[16:14] >> celloutsig_0_8z[16:14];
  assign celloutsig_0_36z = celloutsig_0_24z[11:8] << celloutsig_0_15z[7:4];
  assign celloutsig_0_37z = celloutsig_0_8z[11:8] << { celloutsig_0_24z[15], _01_[2:0] };
  assign celloutsig_0_66z = { celloutsig_0_28z[6:0], celloutsig_0_65z } << { celloutsig_0_26z[6:0], celloutsig_0_43z };
  assign celloutsig_0_3z = { in_data[79:73], celloutsig_0_2z } <<< in_data[91:72];
  assign celloutsig_0_7z = { celloutsig_0_3z[4:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } <<< { celloutsig_0_3z[19:14], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[12:2] <<< { celloutsig_1_0z[9:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[160:153], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } <<< { celloutsig_1_0z[2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_3z[19:1], celloutsig_0_4z } <<< { celloutsig_0_9z[9:8], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_26z = celloutsig_0_23z[10:3] <<< celloutsig_0_5z[7:0];
  assign celloutsig_0_34z = ~((celloutsig_0_23z[10] & celloutsig_0_21z[2]) | celloutsig_0_20z[3]);
  assign celloutsig_0_40z = ~((celloutsig_0_4z & celloutsig_0_28z[3]) | celloutsig_0_9z[6]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & in_data[84]) | celloutsig_0_2z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_2z[5]) | celloutsig_1_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_11z[1] & celloutsig_1_1z) | celloutsig_1_15z[1]);
  assign celloutsig_0_12z = ~((in_data[48] & celloutsig_0_9z[3]) | celloutsig_0_2z[2]);
  assign _01_[6:3] = { celloutsig_0_20z[4:2], celloutsig_0_12z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
