// Seed: 2573858017
module module_0;
  generate
    always @(negedge -1) begin : LABEL_0
      disable id_1;
    end
  endgenerate
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input uwire id_7,
    output wor id_8
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout tri1 id_5;
  input wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = -1 * -1 == id_9;
endmodule
