{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v " "Source file: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1490675796180 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1490675796180 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v " "Source file: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1490675796198 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1490675796198 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v " "Source file: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1490675796216 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1490675796216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490675797568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675797569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:36:37 2017 " "Processing started: Tue Mar 28 00:36:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675797569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490675797569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490675797569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490675797918 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(303) " "Verilog HDL information at Project.v(303): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 303 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1490675797972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(376) " "Verilog HDL information at Project.v(376): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 376 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1490675797972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675797974 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675797974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675797974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675797976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675797976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675797978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675797978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675797979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675797979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Project.v(86) " "Verilog HDL Implicit Net warning at Project.v(86): created implicit net for \"clk\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675797980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_dependency Project.v(182) " "Verilog HDL Implicit Net warning at Project.v(182): created implicit net for \"rt_dependency\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675797980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490675798033 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(148) " "Verilog HDL warning at Project.v(148): object imem used but never assigned" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1490675798118 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcplus_D Project.v(165) " "Verilog HDL or VHDL warning at Project.v(165): object \"pcplus_D\" assigned a value but never read" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490675798118 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcpred_D Project.v(166) " "Verilog HDL or VHDL warning at Project.v(166): object \"pcpred_D\" assigned a value but never read" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490675798118 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_M Project.v(367) " "Verilog HDL or VHDL warning at Project.v(367): object \"inst_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490675798118 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Project.v(86) " "Verilog HDL assignment warning at Project.v(86): truncated value with size 4 to match size of target (1)" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1490675798301 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(338) " "Verilog HDL warning at Project.v(338): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 338 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1490675798310 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(339) " "Verilog HDL warning at Project.v(339): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 339 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1490675798310 "|Project"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Project.v(412) " "Verilog HDL warning at Project.v(412): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 412 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1490675798322 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Project.v(460) " "Verilog HDL Always Construct warning at Project.v(460): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 460 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1490675798326 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799149 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1490675799153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799153 ""}  } { { "Pll/Pll_0002.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490675799153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:sxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:sxt\"" {  } { { "Project.v" "sxt" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss5 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss5\"" {  } { { "Project.v" "ss5" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675799161 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem_rtl_0 " "Inferred RAM node \"dmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1490675799985 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem " "RAM logic \"imem\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "imem" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1490675799986 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1490675799986 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE debug.mif " "Parameter INIT_FILE set to debug.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1490675800799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1490675800799 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1490675800799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE debug.mif " "Parameter \"INIT_FILE\" = \"debug.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675800864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490675800864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23m1 " "Found entity 1: altsyncram_23m1" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675800930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675800930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675801203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675801203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675801244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675801244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490675801290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490675801290 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 52 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a16 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a17 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a18 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a19 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a20 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a21 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a22 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a23 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a26 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a27 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a28 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a29 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a30 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a31 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a32 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a33 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a34 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a35 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a36 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a37 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a38 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a39 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a40 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a41 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a42 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a43 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a44 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a45 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a46 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a47 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a48 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a49 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a50 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a51 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a52 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a53 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a54 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a55 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a56 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a57 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a58 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a59 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a60 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a61 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 2004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a62 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a63 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_23m1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_23m1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_23m1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675801388 "|Project|altsyncram:dmem_rtl_0|altsyncram_23m1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1490675801388 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1490675801388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1490675801477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490675801613 "|Project|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490675801613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1490675801696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "479 " "479 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1490675801959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.map.smsg " "Generated suppressed messages file D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1490675802023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490675802153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802153 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1490675802208 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Quartus II" 0 -1 1490675802208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675802263 "|Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1490675802263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490675802266 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490675802266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490675802266 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1490675802266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490675802266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675802301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:36:42 2017 " "Processing ended: Tue Mar 28 00:36:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675802301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675802301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675802301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490675802301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490675804372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675804373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:36:44 2017 " "Processing started: Tue Mar 28 00:36:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675804373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1490675804373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1490675804373 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1490675804444 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1490675804444 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1490675804444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1490675804569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490675804575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490675804614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490675804614 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1490675804704 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1490675804704 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1490675805039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1490675805060 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1490675808995 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 290 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 290 fanout uses global clock CLKCTRL_G6" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "" "Source I/O is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_U7 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1490675809099 ""}  } {  } 0 179010 "Source I/O is not placed onto a dedicated REFCLK input pin" 0 0 "Quartus II" 0 -1 1490675809099 ""} { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1490675809099 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1490675809099 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1490675809099 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_SUMMARY" "1 " "1 input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" {  } {  } 0 12618 "%1!d! input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" 0 0 "Fitter" 0 -1 1490675809099 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675809220 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1490675809998 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810000 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1490675810000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1490675810000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1490675810000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490675810001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490675810001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490675810001 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "stall~1\|combout " "Node \"stall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|datac " "Node \"single_reg~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|combout " "Node \"single_reg~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|dataf " "Node \"stall~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|combout " "Node \"stall~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|datad " "Node \"stall~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|dataf " "Node \"rt_dependency~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|combout " "Node \"rt_dependency~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|dataf " "Node \"stall~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675810002 ""}  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 221 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 182 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1490675810002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[3\] KEY\[0\] " "Register PC\[3\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675810003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1490675810003 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1490675810004 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1490675810006 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1490675810007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490675810007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1490675810007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490675810015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490675810016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490675810018 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490675810019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490675810019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490675810020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490675810021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1490675810022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490675810022 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1490675810033 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1490675810305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1490675810388 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1490675810390 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1490675810474 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1490675810474 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1490675810519 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1490675810521 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1490675810554 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1490675811077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490675811196 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490675811198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490675811198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490675811199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490675811199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1490675811200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490675811200 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675811296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490675815199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675815637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490675815663 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490675817150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675817150 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1490675817151 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1490675817336 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1490675817370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1490675817522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490675819097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 11 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1490675823724 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490675823724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675825108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1490675826439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490675826573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490675827482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490675827595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490675828441 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490675831443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.fit.smsg " "Generated suppressed messages file D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490675831736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1431 " "Peak virtual memory: 1431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675832332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:37:12 2017 " "Processing ended: Tue Mar 28 00:37:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675832332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675832332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675832332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490675832332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1490675834379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675834379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:37:14 2017 " "Processing started: Tue Mar 28 00:37:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675834379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1490675834379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1490675834379 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1490675837969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675839027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:37:19 2017 " "Processing ended: Tue Mar 28 00:37:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675839027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675839027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675839027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1490675839027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1490675839629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1490675841144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675841144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:37:20 2017 " "Processing started: Tue Mar 28 00:37:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675841144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490675841144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490675841145 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1490675841220 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490675841821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1490675841867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1490675841867 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1490675842938 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842941 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1490675842941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1490675842942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1490675842944 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "stall~1\|combout " "Node \"stall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|dataa " "Node \"single_reg~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|combout " "Node \"single_reg~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|datab " "Node \"rt_dependency~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|combout " "Node \"rt_dependency~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|datae " "Node \"stall~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|datab " "Node \"stall~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|combout " "Node \"stall~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|dataf " "Node \"stall~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675842947 ""}  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 221 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 182 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1490675842947 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[2\] KEY\[0\] " "Register PC\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675842949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1490675842949 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675842949 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1490675842949 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1490675842950 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1490675842951 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1490675842963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675842963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675842971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675843039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675843043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675843045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.731 " "Worst-case minimum pulse width slack is 9.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675843048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675843048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675843048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490675843048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1490675843059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1490675843104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1490675844492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[2\] KEY\[0\] " "Register PC\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675844574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1490675844574 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675844574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675844574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1490675844574 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1490675844574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675844574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675844579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675844581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675844584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675844586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.741 " "Worst-case minimum pulse width slack is 9.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675844589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675844589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675844589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490675844589 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1490675844660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1490675844841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1490675846199 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[2\] KEY\[0\] " "Register PC\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675846298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1490675846298 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675846298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675846298 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1490675846298 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1490675846298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675846301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675846375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675846455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675846530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.336 " "Worst-case minimum pulse width slack is 9.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675846534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675846534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675846534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490675846534 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1490675846544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[2\] KEY\[0\] " "Register PC\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675847092 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1490675847092 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675847092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675847092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1490675847092 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1490675847092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675847096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675847098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675847101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490675847105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.286 " "Worst-case minimum pulse width slack is 9.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675847108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675847108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490675847108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490675847108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1490675848948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1490675848948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675849030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:37:29 2017 " "Processing ended: Tue Mar 28 00:37:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675849030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675849030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675849030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490675849030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490675851092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:37:30 2017 " "Processing started: Tue Mar 28 00:37:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675851092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1490675851092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1490675851092 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1490675851845 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851847 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1490675851847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1490675851847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1490675851847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851848 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675851848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851848 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675851848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851848 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675851848 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "stall~1\|combout " "Node \"stall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|dataa " "Node \"single_reg~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "single_reg~1\|combout " "Node \"single_reg~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|datab " "Node \"rt_dependency~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "rt_dependency~0\|combout " "Node \"rt_dependency~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|datae " "Node \"stall~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|datab " "Node \"stall~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|combout " "Node \"stall~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|dataf " "Node \"stall~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675851849 ""}  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 221 -1 0 } } { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 182 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Design Assistant" 0 -1 1490675851849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC\[2\] KEY\[0\] " "Register PC\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675851850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1490675851850 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675851850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1490675851850 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1490675851853 ""}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 1 " "(Critical) Rule A101: Design should not contain combinational loops. Found 1 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " stall~1 " "Node  \"stall~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 857 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""}  } {  } 1 308037 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "Design Assistant" 0 -1 1490675851914 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 10 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 10 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1224 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " stall~1 " "Node  \"stall~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 857 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " imem~1 " "Node  \"imem~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " imem~0 " "Node  \"imem~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 849 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " imem~3 " "Node  \"imem~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 847 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " imem~2 " "Node  \"imem~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 785 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~2 " "Node  \"Decoder3~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1014 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~0 " "Node  \"Decoder3~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~4 " "Node  \"Decoder3~4\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1091 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851914 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490675851914 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1224 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " stall~1 " "Node  \"stall~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 857 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~0 " "Node  \"imem~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~1 " "Node  \"imem~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~3 " "Node  \"imem~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 847 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~2 " "Node  \"imem~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 785 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 849 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~2 " "Node  \"Decoder3~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1014 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~4 " "Node  \"Decoder3~4\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1091 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~0 " "Node  \"Decoder3~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " Selector24~0 " "Node  \"Selector24~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " always6~6 " "Node  \"always6~6\"" {  } { { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 794 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " imem~9 " "Node  \"imem~9\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1269 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[11\] " "Node  \"HEXout\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 647 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[10\] " "Node  \"HEXout\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 648 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[9\] " "Node  \"HEXout\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 649 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[8\] " "Node  \"HEXout\[8\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 650 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[4\] " "Node  \"HEXout\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 654 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[7\] " "Node  \"HEXout\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 651 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[6\] " "Node  \"HEXout\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[5\] " "Node  \"HEXout\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 653 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[3\] " "Node  \"HEXout\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 655 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[2\] " "Node  \"HEXout\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 656 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[1\] " "Node  \"HEXout\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 657 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[23\] " "Node  \"HEXout\[23\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 635 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[0\] " "Node  \"HEXout\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 658 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[22\] " "Node  \"HEXout\[22\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 636 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675851915 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490675851915 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490675851915 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "60 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 60 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1490675851917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675851991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:37:31 2017 " "Processing ended: Tue Mar 28 00:37:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675851991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675851991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675851991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1490675851991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1490675853930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675853931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:37:33 2017 " "Processing started: Tue Mar 28 00:37:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675853931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490675853931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490675853931 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1490675854680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1490675855189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675855295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:37:35 2017 " "Processing ended: Tue Mar 28 00:37:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675855295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675855295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675855295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490675855295 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus II Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490675855920 ""}
