// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ROB(
  input         clock,
                reset,
                io_flush,
  output        io_ROB_packet_ready,
  input         io_ROB_packet_valid,
  input  [31:0] io_ROB_packet_bits_fetch_PC,
  input         io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_RD,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_PRD,
                io_ROB_packet_bits_decoded_instruction_0_PRDold,
  input         io_ROB_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS1,
  input         io_ROB_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS2,
  input         io_ROB_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_0_MOB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_portID,
                io_ROB_packet_bits_decoded_instruction_0_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_0_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_0_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_0_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_0_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_0_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_0_mem_signed,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_memory_type,
                io_ROB_packet_bits_decoded_instruction_0_access_width,
  input         io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_RD,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_PRD,
                io_ROB_packet_bits_decoded_instruction_1_PRDold,
  input         io_ROB_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS1,
  input         io_ROB_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS2,
  input         io_ROB_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_1_MOB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_portID,
                io_ROB_packet_bits_decoded_instruction_1_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_1_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_1_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_1_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_1_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_1_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_1_mem_signed,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_memory_type,
                io_ROB_packet_bits_decoded_instruction_1_access_width,
  input         io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_RD,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_PRD,
                io_ROB_packet_bits_decoded_instruction_2_PRDold,
  input         io_ROB_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS1,
  input         io_ROB_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS2,
  input         io_ROB_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_2_MOB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_portID,
                io_ROB_packet_bits_decoded_instruction_2_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_2_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_2_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_2_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_2_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_2_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_2_mem_signed,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_memory_type,
                io_ROB_packet_bits_decoded_instruction_2_access_width,
  input         io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_RD,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_PRD,
                io_ROB_packet_bits_decoded_instruction_3_PRDold,
  input         io_ROB_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS1,
  input         io_ROB_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS2,
  input         io_ROB_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_3_MOB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_portID,
                io_ROB_packet_bits_decoded_instruction_3_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_3_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_3_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_3_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_3_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_3_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_3_mem_signed,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_memory_type,
                io_ROB_packet_bits_decoded_instruction_3_access_width,
  input         io_ROB_packet_bits_valid_bits_0,
                io_ROB_packet_bits_valid_bits_1,
                io_ROB_packet_bits_valid_bits_2,
                io_ROB_packet_bits_valid_bits_3,
  input  [15:0] io_ROB_packet_bits_GHR,
  input  [6:0]  io_ROB_packet_bits_TOS,
                io_ROB_packet_bits_NEXT,
  input         io_ROB_packet_bits_prediction_hit,
  input  [31:0] io_ROB_packet_bits_prediction_target,
  input  [2:0]  io_ROB_packet_bits_prediction_br_type,
  input         io_ROB_packet_bits_prediction_br_mask_0,
                io_ROB_packet_bits_prediction_br_mask_1,
                io_ROB_packet_bits_prediction_br_mask_2,
                io_ROB_packet_bits_prediction_br_mask_3,
  input  [7:0]  io_ROB_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_PRD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [31:0] io_FU_outputs_0_bits_address,
  input  [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  input         io_FU_outputs_0_bits_is_unsigned,
  input  [31:0] io_FU_outputs_0_bits_wr_data,
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_PRD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [31:0] io_FU_outputs_1_bits_address,
  input  [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  input         io_FU_outputs_1_bits_is_unsigned,
  input  [31:0] io_FU_outputs_1_bits_wr_data,
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_PRD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [31:0] io_FU_outputs_2_bits_address,
  input  [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  input         io_FU_outputs_2_bits_is_unsigned,
  input  [31:0] io_FU_outputs_2_bits_wr_data,
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_PRD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [31:0] io_FU_outputs_3_bits_address,
  input  [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  input         io_FU_outputs_3_bits_is_unsigned,
  input  [31:0] io_FU_outputs_3_bits_wr_data,
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_commit_valid,
  output [31:0] io_commit_bits_fetch_PC,
  output        io_commit_bits_T_NT,
  output [5:0]  io_commit_bits_ROB_index,
  output [2:0]  io_commit_bits_br_type,
  output        io_commit_bits_br_mask_0,
                io_commit_bits_br_mask_1,
                io_commit_bits_br_mask_2,
                io_commit_bits_br_mask_3,
  output [1:0]  io_commit_bits_fetch_packet_index,
  output        io_commit_bits_is_misprediction,
  output [31:0] io_commit_bits_expected_PC,
  output [15:0] io_commit_bits_GHR,
  output [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  output [7:0]  io_commit_bits_free_list_front_pointer,
  output [4:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  output [6:0]  io_commit_bits_PRD_0,
                io_commit_bits_PRD_1,
                io_commit_bits_PRD_2,
                io_commit_bits_PRD_3,
  output        io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_partial_commit_valid_0,
                io_partial_commit_valid_1,
                io_partial_commit_valid_2,
                io_partial_commit_valid_3,
  output [5:0]  io_partial_commit_ROB_index,
  output [3:0]  io_partial_commit_MOB_index_0,
                io_partial_commit_MOB_index_1,
                io_partial_commit_MOB_index_2,
                io_partial_commit_MOB_index_3,
  output        io_partial_commit_MOB_valid_0,
                io_partial_commit_MOB_valid_1,
                io_partial_commit_MOB_valid_2,
                io_partial_commit_MOB_valid_3,
  output [4:0]  io_partial_commit_RD_0,
                io_partial_commit_RD_1,
                io_partial_commit_RD_2,
                io_partial_commit_RD_3,
  output        io_partial_commit_RD_valid_0,
                io_partial_commit_RD_valid_1,
                io_partial_commit_RD_valid_2,
                io_partial_commit_RD_valid_3,
  output [6:0]  io_partial_commit_PRD_0,
                io_partial_commit_PRD_1,
                io_partial_commit_PRD_2,
                io_partial_commit_PRD_3,
                io_partial_commit_PRDold_0,
                io_partial_commit_PRDold_1,
                io_partial_commit_PRDold_2,
                io_partial_commit_PRDold_3,
  output [5:0]  io_ROB_index,
  input  [5:0]  io_PC_file_exec_addr,
  output [31:0] io_PC_file_exec_data
);

  wire             io_ROB_packet_ready_0;
  reg              io_commit_valid_REG;
  reg              io_commit_bits_REG_is_misprediction;
  wire             commit_valid;
  wire             ROB_output_ROB_entries_3_RD_valid;
  wire             ROB_output_ROB_entries_2_RD_valid;
  wire             ROB_output_ROB_entries_1_RD_valid;
  wire             ROB_output_ROB_entries_0_RD_valid;
  wire [6:0]       ROB_output_ROB_entries_3_PRD;
  wire [6:0]       ROB_output_ROB_entries_2_PRD;
  wire [6:0]       ROB_output_ROB_entries_1_PRD;
  wire [6:0]       ROB_output_ROB_entries_0_PRD;
  wire [4:0]       ROB_output_ROB_entries_3_RD;
  wire [4:0]       ROB_output_ROB_entries_2_RD;
  wire [4:0]       ROB_output_ROB_entries_1_RD;
  wire [4:0]       ROB_output_ROB_entries_0_RD;
  wire [7:0]       ROB_output_free_list_front_pointer;
  wire [6:0]       ROB_output_NEXT;
  wire [6:0]       ROB_output_TOS;
  wire [15:0]      ROB_output_GHR;
  wire [31:0]      ROB_output_fetch_PC;
  wire             commit_resolved_3_T_NT;
  wire             commit_resolved_2_T_NT;
  wire             commit_resolved_1_T_NT;
  wire             commit_resolved_0_T_NT;
  wire [5:0]       front_index;
  wire [36:0]      _fetch_resolved_banks_3_ext_R0_data;
  wire [36:0]      _fetch_resolved_banks_2_ext_R0_data;
  wire [36:0]      _fetch_resolved_banks_1_ext_R0_data;
  wire [36:0]      _fetch_resolved_banks_0_ext_R0_data;
  wire [39:0]      _fetch_prediction_bank_ext_R0_data;
  wire             _ROB_entry_banks_3_io_readDataB_is_branch;
  wire             _ROB_entry_banks_2_io_readDataB_is_branch;
  wire             _ROB_entry_banks_1_io_readDataB_is_branch;
  wire             _ROB_entry_banks_0_io_readDataB_is_branch;
  wire             ROB_WB_data_busy = 1'h0;
  wire             ROB_WB_data_1_busy = 1'h0;
  wire             ROB_WB_data_2_busy = 1'h0;
  wire             ROB_WB_data_3_busy = 1'h0;
  reg  [6:0]       front_pointer;
  reg  [6:0]       back_pointer;
  wire [5:0]       ROB_output_ROB_index = front_index;
  wire             allocate = io_ROB_packet_ready_0 & io_ROB_packet_valid;
  reg              row_valid_mem_0;
  reg              row_valid_mem_1;
  reg              row_valid_mem_2;
  reg              row_valid_mem_3;
  reg              row_valid_mem_4;
  reg              row_valid_mem_5;
  reg              row_valid_mem_6;
  reg              row_valid_mem_7;
  reg              row_valid_mem_8;
  reg              row_valid_mem_9;
  reg              row_valid_mem_10;
  reg              row_valid_mem_11;
  reg              row_valid_mem_12;
  reg              row_valid_mem_13;
  reg              row_valid_mem_14;
  reg              row_valid_mem_15;
  reg              row_valid_mem_16;
  reg              row_valid_mem_17;
  reg              row_valid_mem_18;
  reg              row_valid_mem_19;
  reg              row_valid_mem_20;
  reg              row_valid_mem_21;
  reg              row_valid_mem_22;
  reg              row_valid_mem_23;
  reg              row_valid_mem_24;
  reg              row_valid_mem_25;
  reg              row_valid_mem_26;
  reg              row_valid_mem_27;
  reg              row_valid_mem_28;
  reg              row_valid_mem_29;
  reg              row_valid_mem_30;
  reg              row_valid_mem_31;
  reg              row_valid_mem_32;
  reg              row_valid_mem_33;
  reg              row_valid_mem_34;
  reg              row_valid_mem_35;
  reg              row_valid_mem_36;
  reg              row_valid_mem_37;
  reg              row_valid_mem_38;
  reg              row_valid_mem_39;
  reg              row_valid_mem_40;
  reg              row_valid_mem_41;
  reg              row_valid_mem_42;
  reg              row_valid_mem_43;
  reg              row_valid_mem_44;
  reg              row_valid_mem_45;
  reg              row_valid_mem_46;
  reg              row_valid_mem_47;
  reg              row_valid_mem_48;
  reg              row_valid_mem_49;
  reg              row_valid_mem_50;
  reg              row_valid_mem_51;
  reg              row_valid_mem_52;
  reg              row_valid_mem_53;
  reg              row_valid_mem_54;
  reg              row_valid_mem_55;
  reg              row_valid_mem_56;
  reg              row_valid_mem_57;
  reg              row_valid_mem_58;
  reg              row_valid_mem_59;
  reg              row_valid_mem_60;
  reg              row_valid_mem_61;
  reg              row_valid_mem_62;
  reg              row_valid_mem_63;
  assign front_index = front_pointer[5:0];
  wire [5:0]       _commit_resolved_3_T = front_index + {5'h0, commit_valid};
  wire             _ROB_WB_banks_0_io_writeEnableB_T =
    io_FU_outputs_0_bits_fetch_packet_index == 2'h0;
  wire             _ROB_WB_banks_3_io_flush_T =
    io_commit_valid_REG & io_commit_bits_REG_is_misprediction;
  wire             _ROB_WB_banks_1_io_writeEnableB_T =
    io_FU_outputs_0_bits_fetch_packet_index == 2'h1;
  wire             _ROB_WB_banks_2_io_writeEnableB_T =
    io_FU_outputs_0_bits_fetch_packet_index == 2'h2;
  wire             commit_prediction_hit = _fetch_prediction_bank_ext_R0_data[0];
  wire [31:0]      commit_prediction_target = _fetch_prediction_bank_ext_R0_data[32:1];
  wire [2:0]       commit_prediction_br_type = _fetch_prediction_bank_ext_R0_data[35:33];
  wire             commit_prediction_br_mask_0 = _fetch_prediction_bank_ext_R0_data[36];
  wire             commit_prediction_br_mask_1 = _fetch_prediction_bank_ext_R0_data[37];
  wire             commit_prediction_br_mask_2 = _fetch_prediction_bank_ext_R0_data[38];
  wire             commit_prediction_br_mask_3 = _fetch_prediction_bank_ext_R0_data[39];
  wire [36:0]      _GEN =
    {io_FU_outputs_0_bits_branch_taken, 3'h0, io_FU_outputs_0_bits_target_address, 1'h0};
  wire             resolved_br_mask_0 = commit_resolved_0_T_NT;
  wire             resolved_br_mask_1 = commit_resolved_1_T_NT;
  wire             resolved_br_mask_2 = commit_resolved_2_T_NT;
  wire             resolved_br_mask_3 = commit_resolved_3_T_NT;
  wire             fetch_resolved_banks_0_MPORT_1_en =
    io_FU_outputs_0_valid & _ROB_WB_banks_0_io_writeEnableB_T;
  reg              REG;
  reg  [31:0]      commit_resolved_0_REG_target;
  reg              commit_resolved_0_REG_T_NT;
  wire             _GEN_0 = fetch_resolved_banks_0_MPORT_1_en & REG;
  wire             commit_resolved_0_hit =
    ~_GEN_0 & _fetch_resolved_banks_0_ext_R0_data[0];
  wire [31:0]      commit_resolved_0_target =
    _GEN_0 ? commit_resolved_0_REG_target : _fetch_resolved_banks_0_ext_R0_data[32:1];
  wire [2:0]       commit_resolved_0_br_type =
    _GEN_0 ? 3'h0 : _fetch_resolved_banks_0_ext_R0_data[35:33];
  assign commit_resolved_0_T_NT =
    _GEN_0 ? commit_resolved_0_REG_T_NT : _fetch_resolved_banks_0_ext_R0_data[36];
  wire             fetch_resolved_banks_1_MPORT_2_en =
    io_FU_outputs_0_valid & _ROB_WB_banks_1_io_writeEnableB_T;
  reg              REG_1;
  reg  [31:0]      commit_resolved_1_REG_target;
  reg              commit_resolved_1_REG_T_NT;
  wire             _GEN_1 = fetch_resolved_banks_1_MPORT_2_en & REG_1;
  wire             commit_resolved_1_hit =
    ~_GEN_1 & _fetch_resolved_banks_1_ext_R0_data[0];
  wire [31:0]      commit_resolved_1_target =
    _GEN_1 ? commit_resolved_1_REG_target : _fetch_resolved_banks_1_ext_R0_data[32:1];
  wire [2:0]       commit_resolved_1_br_type =
    _GEN_1 ? 3'h0 : _fetch_resolved_banks_1_ext_R0_data[35:33];
  assign commit_resolved_1_T_NT =
    _GEN_1 ? commit_resolved_1_REG_T_NT : _fetch_resolved_banks_1_ext_R0_data[36];
  wire             fetch_resolved_banks_2_MPORT_3_en =
    io_FU_outputs_0_valid & _ROB_WB_banks_2_io_writeEnableB_T;
  reg              REG_2;
  reg  [31:0]      commit_resolved_2_REG_target;
  reg              commit_resolved_2_REG_T_NT;
  wire             _GEN_2 = fetch_resolved_banks_2_MPORT_3_en & REG_2;
  wire             commit_resolved_2_hit =
    ~_GEN_2 & _fetch_resolved_banks_2_ext_R0_data[0];
  wire [31:0]      commit_resolved_2_target =
    _GEN_2 ? commit_resolved_2_REG_target : _fetch_resolved_banks_2_ext_R0_data[32:1];
  wire [2:0]       commit_resolved_2_br_type =
    _GEN_2 ? 3'h0 : _fetch_resolved_banks_2_ext_R0_data[35:33];
  assign commit_resolved_2_T_NT =
    _GEN_2 ? commit_resolved_2_REG_T_NT : _fetch_resolved_banks_2_ext_R0_data[36];
  wire             fetch_resolved_banks_3_MPORT_4_en =
    io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index);
  reg              REG_3;
  reg  [31:0]      commit_resolved_3_REG_target;
  reg              commit_resolved_3_REG_T_NT;
  wire             _GEN_3 = fetch_resolved_banks_3_MPORT_4_en & REG_3;
  wire             commit_resolved_3_hit =
    ~_GEN_3 & _fetch_resolved_banks_3_ext_R0_data[0];
  wire [31:0]      commit_resolved_3_target =
    _GEN_3 ? commit_resolved_3_REG_target : _fetch_resolved_banks_3_ext_R0_data[32:1];
  wire [2:0]       commit_resolved_3_br_type =
    _GEN_3 ? 3'h0 : _fetch_resolved_banks_3_ext_R0_data[35:33];
  assign commit_resolved_3_T_NT =
    _GEN_3 ? commit_resolved_3_REG_T_NT : _fetch_resolved_banks_3_ext_R0_data[36];
  wire [31:0]      commit_fetch_PC = ROB_output_fetch_PC;
  wire [5:0]       commit_ROB_index = ROB_output_ROB_index;
  wire [15:0]      commit_GHR = ROB_output_GHR;
  wire [6:0]       commit_NEXT = ROB_output_NEXT;
  wire [6:0]       commit_TOS = ROB_output_TOS;
  wire [7:0]       commit_free_list_front_pointer = ROB_output_free_list_front_pointer;
  wire             commit_RD_valid_0 = ROB_output_ROB_entries_0_RD_valid;
  wire [4:0]       commit_RD_0 = ROB_output_ROB_entries_0_RD;
  wire [6:0]       commit_PRD_0 = ROB_output_ROB_entries_0_PRD;
  wire             commit_RD_valid_1 = ROB_output_ROB_entries_1_RD_valid;
  wire [4:0]       commit_RD_1 = ROB_output_ROB_entries_1_RD;
  wire [6:0]       commit_PRD_1 = ROB_output_ROB_entries_1_PRD;
  wire             commit_RD_valid_2 = ROB_output_ROB_entries_2_RD_valid;
  wire [4:0]       commit_RD_2 = ROB_output_ROB_entries_2_RD;
  wire [6:0]       commit_PRD_2 = ROB_output_ROB_entries_2_PRD;
  wire             commit_RD_valid_3 = ROB_output_ROB_entries_3_RD_valid;
  wire [4:0]       commit_RD_3 = ROB_output_ROB_entries_3_RD;
  wire [6:0]       commit_PRD_3 = ROB_output_ROB_entries_3_PRD;
  wire [63:0]      _GEN_4 =
    {{row_valid_mem_63},
     {row_valid_mem_62},
     {row_valid_mem_61},
     {row_valid_mem_60},
     {row_valid_mem_59},
     {row_valid_mem_58},
     {row_valid_mem_57},
     {row_valid_mem_56},
     {row_valid_mem_55},
     {row_valid_mem_54},
     {row_valid_mem_53},
     {row_valid_mem_52},
     {row_valid_mem_51},
     {row_valid_mem_50},
     {row_valid_mem_49},
     {row_valid_mem_48},
     {row_valid_mem_47},
     {row_valid_mem_46},
     {row_valid_mem_45},
     {row_valid_mem_44},
     {row_valid_mem_43},
     {row_valid_mem_42},
     {row_valid_mem_41},
     {row_valid_mem_40},
     {row_valid_mem_39},
     {row_valid_mem_38},
     {row_valid_mem_37},
     {row_valid_mem_36},
     {row_valid_mem_35},
     {row_valid_mem_34},
     {row_valid_mem_33},
     {row_valid_mem_32},
     {row_valid_mem_31},
     {row_valid_mem_30},
     {row_valid_mem_29},
     {row_valid_mem_28},
     {row_valid_mem_27},
     {row_valid_mem_26},
     {row_valid_mem_25},
     {row_valid_mem_24},
     {row_valid_mem_23},
     {row_valid_mem_22},
     {row_valid_mem_21},
     {row_valid_mem_20},
     {row_valid_mem_19},
     {row_valid_mem_18},
     {row_valid_mem_17},
     {row_valid_mem_16},
     {row_valid_mem_15},
     {row_valid_mem_14},
     {row_valid_mem_13},
     {row_valid_mem_12},
     {row_valid_mem_11},
     {row_valid_mem_10},
     {row_valid_mem_9},
     {row_valid_mem_8},
     {row_valid_mem_7},
     {row_valid_mem_6},
     {row_valid_mem_5},
     {row_valid_mem_4},
     {row_valid_mem_3},
     {row_valid_mem_2},
     {row_valid_mem_1},
     {row_valid_mem_0}};
  wire             ROB_output_row_valid = _GEN_4[front_index];
  wire             ROB_output_ROB_entries_0_valid;
  wire             ROB_output_complete_0;
  wire             ROB_output_ROB_entries_1_valid;
  wire             ROB_output_complete_1;
  wire             has_taken_branch_vec_0 =
    ROB_output_ROB_entries_0_valid & ROB_output_complete_0 & commit_resolved_0_T_NT
    & _ROB_entry_banks_0_io_readDataB_is_branch;
  wire             ROB_output_ROB_entries_2_valid;
  wire             ROB_output_complete_2;
  wire             has_taken_branch_vec_1 =
    ROB_output_ROB_entries_1_valid & ROB_output_complete_1 & commit_resolved_1_T_NT
    & _ROB_entry_banks_1_io_readDataB_is_branch;
  wire             ROB_output_ROB_entries_3_valid;
  wire             ROB_output_complete_3;
  wire             has_taken_branch_vec_2 =
    ROB_output_ROB_entries_2_valid & ROB_output_complete_2 & commit_resolved_2_T_NT
    & _ROB_entry_banks_2_io_readDataB_is_branch;
  wire             has_taken_branch_vec_3 =
    ROB_output_ROB_entries_3_valid & ROB_output_complete_3 & commit_resolved_3_T_NT
    & _ROB_entry_banks_3_io_readDataB_is_branch;
  wire             has_taken_branch =
    has_taken_branch_vec_0 | has_taken_branch_vec_1 | has_taken_branch_vec_2
    | has_taken_branch_vec_3;
  wire [1:0]       earliest_taken_index =
    has_taken_branch_vec_0
      ? 2'h0
      : has_taken_branch_vec_1 ? 2'h1 : {1'h1, ~has_taken_branch_vec_2};
  wire [3:0][31:0] _GEN_5 =
    {{commit_resolved_3_target},
     {commit_resolved_2_target},
     {commit_resolved_1_target},
     {commit_resolved_0_target}};
  wire [3:0][2:0]  _GEN_6 =
    {{commit_resolved_3_br_type},
     {commit_resolved_2_br_type},
     {commit_resolved_1_br_type},
     {commit_resolved_0_br_type}};
  wire [3:0]       _GEN_7 =
    {{commit_resolved_3_T_NT},
     {commit_resolved_2_T_NT},
     {commit_resolved_1_T_NT},
     {commit_resolved_0_T_NT}};
  wire [31:0]      expected_PC =
    has_taken_branch ? _GEN_5[earliest_taken_index] : ROB_output_fetch_PC + 32'h10;
  wire             is_completed = ROB_output_complete_0 & ROB_output_ROB_entries_0_valid;
  wire             pre_mispred_0 = commit_valid | ~has_taken_branch;
  wire             commit_row_complete_0 =
    (is_completed | ~ROB_output_ROB_entries_0_valid) & ROB_output_row_valid;
  wire             is_completed_1 =
    ROB_output_complete_1 & ROB_output_ROB_entries_1_valid;
  wire             pre_mispred_1 =
    (|earliest_taken_index) & commit_valid | ~has_taken_branch;
  wire             commit_row_complete_1 =
    (is_completed_1 | ~ROB_output_ROB_entries_1_valid) & ROB_output_row_valid;
  wire             is_completed_2 =
    ROB_output_complete_2 & ROB_output_ROB_entries_2_valid;
  wire             pre_mispred_2 =
    earliest_taken_index[1] & commit_valid | ~has_taken_branch;
  wire             commit_row_complete_2 =
    (is_completed_2 | ~ROB_output_ROB_entries_2_valid) & ROB_output_row_valid;
  wire             allPreviousComplete = commit_row_complete_0 & commit_row_complete_1;
  wire             is_completed_3 =
    ROB_output_complete_3 & ROB_output_ROB_entries_3_valid;
  wire             pre_mispred_3 =
    (&earliest_taken_index) & commit_valid | ~has_taken_branch;
  wire             commit_row_complete_3 =
    (is_completed_3 | ~ROB_output_ROB_entries_3_valid) & ROB_output_row_valid;
  assign commit_valid =
    allPreviousComplete & commit_row_complete_2 & commit_row_complete_3;
  wire [3:0]       _enc_T_3 = {has_taken_branch_vec_3, 3'h0};
  wire [3:0]       enc =
    has_taken_branch_vec_0
      ? 4'h1
      : has_taken_branch_vec_1 ? 4'h2 : has_taken_branch_vec_2 ? 4'h4 : _enc_T_3;
  wire [3:0]       enc_1 =
    has_taken_branch_vec_0
      ? 4'h1
      : has_taken_branch_vec_1 ? 4'h2 : has_taken_branch_vec_2 ? 4'h4 : _enc_T_3;
  wire             commit_br_mask_0 = commit_valid ? enc_1[0] : enc[0];
  wire             commit_br_mask_1 = commit_valid ? enc_1[1] : enc[1];
  wire             commit_br_mask_2 = commit_valid ? enc_1[2] : enc[2];
  wire             commit_br_mask_3 = commit_valid ? enc_1[3] : enc[3];
  wire             commit_T_NT = commit_valid & _GEN_7[earliest_taken_index];
  wire [3:0]       correct_prediction_enc =
    commit_prediction_br_mask_0
      ? 4'h1
      : commit_prediction_br_mask_1
          ? 4'h2
          : commit_prediction_br_mask_2 ? 4'h4 : {commit_prediction_br_mask_3, 3'h0};
  wire [3:0]       correct_prediction_enc_1 =
    resolved_br_mask_0
      ? 4'h1
      : resolved_br_mask_1
          ? 4'h2
          : resolved_br_mask_2 ? 4'h4 : {resolved_br_mask_3, 3'h0};
  wire             correct_prediction =
    {correct_prediction_enc[0],
     correct_prediction_enc[1],
     correct_prediction_enc[2],
     correct_prediction_enc[3]} == {correct_prediction_enc_1[0],
                                    correct_prediction_enc_1[1],
                                    correct_prediction_enc_1[2],
                                    correct_prediction_enc_1[3]}
    & expected_PC == commit_prediction_target;
  wire             has_branch =
    ROB_output_ROB_entries_0_valid & _ROB_entry_banks_0_io_readDataB_is_branch
    | ROB_output_ROB_entries_1_valid & _ROB_entry_banks_1_io_readDataB_is_branch
    | ROB_output_ROB_entries_2_valid & _ROB_entry_banks_2_io_readDataB_is_branch
    | ROB_output_ROB_entries_3_valid & _ROB_entry_banks_3_io_readDataB_is_branch;
  wire             commit_is_misprediction =
    ~correct_prediction & commit_valid & has_branch;
  wire             _GEN_8 = commit_is_misprediction | commit_valid;
  wire [2:0]       commit_br_type = _GEN_8 ? _GEN_6[earliest_taken_index] : 3'h0;
  wire [1:0]       commit_fetch_packet_index = _GEN_8 ? earliest_taken_index : 2'h0;
  wire             _GEN_9 =
    commit_resolved_3_T_NT != commit_prediction_br_mask_3
    & _ROB_entry_banks_3_io_readDataB_is_branch & ROB_output_ROB_entries_3_valid;
  wire             _GEN_10 =
    commit_resolved_2_T_NT != commit_prediction_br_mask_2
    & _ROB_entry_banks_2_io_readDataB_is_branch & ROB_output_ROB_entries_2_valid;
  wire             _GEN_11 =
    commit_resolved_1_T_NT != commit_prediction_br_mask_1
    & _ROB_entry_banks_1_io_readDataB_is_branch & ROB_output_ROB_entries_1_valid;
  wire             _GEN_12 =
    commit_resolved_0_T_NT != commit_prediction_br_mask_0
    & _ROB_entry_banks_0_io_readDataB_is_branch & ROB_output_ROB_entries_0_valid;
  wire [31:0]      commit_expected_PC =
    commit_is_misprediction
      ? (_GEN_12
           ? (commit_resolved_0_T_NT
                ? commit_resolved_0_target
                : ROB_output_fetch_PC + 32'h4)
           : _GEN_11
               ? (commit_resolved_1_T_NT
                    ? commit_resolved_1_target
                    : ROB_output_fetch_PC + 32'h8)
               : _GEN_10
                   ? (commit_resolved_2_T_NT
                        ? commit_resolved_2_target
                        : ROB_output_fetch_PC + 32'hC)
                   : _GEN_9
                       ? (commit_resolved_3_T_NT
                            ? commit_resolved_3_target
                            : ROB_output_fetch_PC + 32'h10)
                       : expected_PC)
      : expected_PC;
  wire [31:0]      test =
    commit_is_misprediction
      ? (_GEN_12
           ? (commit_resolved_0_T_NT
                ? commit_resolved_0_target
                : ROB_output_fetch_PC + 32'h4)
           : _GEN_11
               ? (commit_resolved_1_T_NT
                    ? commit_resolved_1_target
                    : ROB_output_fetch_PC + 32'h8)
               : _GEN_10
                   ? (commit_resolved_2_T_NT
                        ? commit_resolved_2_target
                        : ROB_output_fetch_PC + 32'hC)
                   : _GEN_9
                       ? (commit_resolved_3_T_NT
                            ? commit_resolved_3_target
                            : ROB_output_fetch_PC + 32'h10)
                       : 32'h0)
      : 32'h0;
  reg  [31:0]      io_commit_bits_REG_fetch_PC;
  reg              io_commit_bits_REG_T_NT;
  reg  [5:0]       io_commit_bits_REG_ROB_index;
  reg  [2:0]       io_commit_bits_REG_br_type;
  reg              io_commit_bits_REG_br_mask_0;
  reg              io_commit_bits_REG_br_mask_1;
  reg              io_commit_bits_REG_br_mask_2;
  reg              io_commit_bits_REG_br_mask_3;
  reg  [1:0]       io_commit_bits_REG_fetch_packet_index;
  reg  [31:0]      io_commit_bits_REG_expected_PC;
  reg  [15:0]      io_commit_bits_REG_GHR;
  reg  [6:0]       io_commit_bits_REG_TOS;
  reg  [6:0]       io_commit_bits_REG_NEXT;
  reg  [7:0]       io_commit_bits_REG_free_list_front_pointer;
  reg  [4:0]       io_commit_bits_REG_RD_0;
  reg  [4:0]       io_commit_bits_REG_RD_1;
  reg  [4:0]       io_commit_bits_REG_RD_2;
  reg  [4:0]       io_commit_bits_REG_RD_3;
  reg  [6:0]       io_commit_bits_REG_PRD_0;
  reg  [6:0]       io_commit_bits_REG_PRD_1;
  reg  [6:0]       io_commit_bits_REG_PRD_2;
  reg  [6:0]       io_commit_bits_REG_PRD_3;
  reg              io_commit_bits_REG_RD_valid_0;
  reg              io_commit_bits_REG_RD_valid_1;
  reg              io_commit_bits_REG_RD_valid_2;
  reg              io_commit_bits_REG_RD_valid_3;
  reg              io_partial_commit_REG_valid_0;
  reg              io_partial_commit_REG_valid_1;
  reg              io_partial_commit_REG_valid_2;
  reg              io_partial_commit_REG_valid_3;
  reg  [5:0]       io_partial_commit_REG_ROB_index;
  reg  [3:0]       io_partial_commit_REG_MOB_index_0;
  reg  [3:0]       io_partial_commit_REG_MOB_index_1;
  reg  [3:0]       io_partial_commit_REG_MOB_index_2;
  reg  [3:0]       io_partial_commit_REG_MOB_index_3;
  reg              io_partial_commit_REG_MOB_valid_0;
  reg              io_partial_commit_REG_MOB_valid_1;
  reg              io_partial_commit_REG_MOB_valid_2;
  reg              io_partial_commit_REG_MOB_valid_3;
  reg  [4:0]       io_partial_commit_REG_RD_0;
  reg  [4:0]       io_partial_commit_REG_RD_1;
  reg  [4:0]       io_partial_commit_REG_RD_2;
  reg  [4:0]       io_partial_commit_REG_RD_3;
  reg              io_partial_commit_REG_RD_valid_0;
  reg              io_partial_commit_REG_RD_valid_1;
  reg              io_partial_commit_REG_RD_valid_2;
  reg              io_partial_commit_REG_RD_valid_3;
  reg  [6:0]       io_partial_commit_REG_PRD_0;
  reg  [6:0]       io_partial_commit_REG_PRD_1;
  reg  [6:0]       io_partial_commit_REG_PRD_2;
  reg  [6:0]       io_partial_commit_REG_PRD_3;
  reg  [6:0]       io_partial_commit_REG_PRDold_0;
  reg  [6:0]       io_partial_commit_REG_PRDold_1;
  reg  [6:0]       io_partial_commit_REG_PRDold_2;
  reg  [6:0]       io_partial_commit_REG_PRDold_3;
  assign io_ROB_packet_ready_0 =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0,
        {1'h0, {1'h0, row_valid_mem_0} + {1'h0, row_valid_mem_1}}
          + {1'h0, {1'h0, row_valid_mem_2} + {1'h0, row_valid_mem_3}}}
         + {1'h0,
            {1'h0, {1'h0, row_valid_mem_4} + {1'h0, row_valid_mem_5}}
              + {1'h0, {1'h0, row_valid_mem_6} + {1'h0, row_valid_mem_7}}}}
        + {1'h0,
           {1'h0,
            {1'h0, {1'h0, row_valid_mem_8} + {1'h0, row_valid_mem_9}}
              + {1'h0, {1'h0, row_valid_mem_10} + {1'h0, row_valid_mem_11}}}
             + {1'h0,
                {1'h0, {1'h0, row_valid_mem_12} + {1'h0, row_valid_mem_13}}
                  + {1'h0, {1'h0, row_valid_mem_14} + {1'h0, row_valid_mem_15}}}}}
       + {1'h0,
          {1'h0,
           {1'h0,
            {1'h0, {1'h0, row_valid_mem_16} + {1'h0, row_valid_mem_17}}
              + {1'h0, {1'h0, row_valid_mem_18} + {1'h0, row_valid_mem_19}}}
             + {1'h0,
                {1'h0, {1'h0, row_valid_mem_20} + {1'h0, row_valid_mem_21}}
                  + {1'h0, {1'h0, row_valid_mem_22} + {1'h0, row_valid_mem_23}}}}
            + {1'h0,
               {1'h0,
                {1'h0, {1'h0, row_valid_mem_24} + {1'h0, row_valid_mem_25}}
                  + {1'h0, {1'h0, row_valid_mem_26} + {1'h0, row_valid_mem_27}}}
                 + {1'h0,
                    {1'h0, {1'h0, row_valid_mem_28} + {1'h0, row_valid_mem_29}}
                      + {1'h0, {1'h0, row_valid_mem_30} + {1'h0, row_valid_mem_31}}}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0,
          {1'h0, {1'h0, row_valid_mem_32} + {1'h0, row_valid_mem_33}}
            + {1'h0, {1'h0, row_valid_mem_34} + {1'h0, row_valid_mem_35}}}
           + {1'h0,
              {1'h0, {1'h0, row_valid_mem_36} + {1'h0, row_valid_mem_37}}
                + {1'h0, {1'h0, row_valid_mem_38} + {1'h0, row_valid_mem_39}}}}
          + {1'h0,
             {1'h0,
              {1'h0, {1'h0, row_valid_mem_40} + {1'h0, row_valid_mem_41}}
                + {1'h0, {1'h0, row_valid_mem_42} + {1'h0, row_valid_mem_43}}}
               + {1'h0,
                  {1'h0, {1'h0, row_valid_mem_44} + {1'h0, row_valid_mem_45}}
                    + {1'h0, {1'h0, row_valid_mem_46} + {1'h0, row_valid_mem_47}}}}}
         + {1'h0,
            {1'h0,
             {1'h0,
              {1'h0, {1'h0, row_valid_mem_48} + {1'h0, row_valid_mem_49}}
                + {1'h0, {1'h0, row_valid_mem_50} + {1'h0, row_valid_mem_51}}}
               + {1'h0,
                  {1'h0, {1'h0, row_valid_mem_52} + {1'h0, row_valid_mem_53}}
                    + {1'h0, {1'h0, row_valid_mem_54} + {1'h0, row_valid_mem_55}}}}
              + {1'h0,
                 {1'h0,
                  {1'h0, {1'h0, row_valid_mem_56} + {1'h0, row_valid_mem_57}}
                    + {1'h0, {1'h0, row_valid_mem_58} + {1'h0, row_valid_mem_59}}}
                   + {1'h0,
                      {1'h0, {1'h0, row_valid_mem_60} + {1'h0, row_valid_mem_61}}
                        + {1'h0,
                           {1'h0, row_valid_mem_62}
                             + {1'h0, row_valid_mem_63}}}}}} != 7'h40;
  wire [1:0]       ROB_output_ROB_entries_0_memory_type;
  wire [3:0]       ROB_output_ROB_entries_0_MOB_index;
  wire [6:0]       ROB_output_ROB_entries_0_PRDold;
  wire [1:0]       ROB_output_ROB_entries_1_memory_type;
  wire [3:0]       ROB_output_ROB_entries_1_MOB_index;
  wire [6:0]       ROB_output_ROB_entries_1_PRDold;
  wire [1:0]       ROB_output_ROB_entries_2_memory_type;
  wire [3:0]       ROB_output_ROB_entries_2_MOB_index;
  wire [6:0]       ROB_output_ROB_entries_2_PRDold;
  wire [1:0]       ROB_output_ROB_entries_3_memory_type;
  wire [3:0]       ROB_output_ROB_entries_3_MOB_index;
  wire [6:0]       ROB_output_ROB_entries_3_PRDold;
  always @(posedge clock) begin
    automatic logic _GEN_13 = io_FU_outputs_0_bits_ROB_index == front_index;
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
      row_valid_mem_0 <= 1'h0;
      row_valid_mem_1 <= 1'h0;
      row_valid_mem_2 <= 1'h0;
      row_valid_mem_3 <= 1'h0;
      row_valid_mem_4 <= 1'h0;
      row_valid_mem_5 <= 1'h0;
      row_valid_mem_6 <= 1'h0;
      row_valid_mem_7 <= 1'h0;
      row_valid_mem_8 <= 1'h0;
      row_valid_mem_9 <= 1'h0;
      row_valid_mem_10 <= 1'h0;
      row_valid_mem_11 <= 1'h0;
      row_valid_mem_12 <= 1'h0;
      row_valid_mem_13 <= 1'h0;
      row_valid_mem_14 <= 1'h0;
      row_valid_mem_15 <= 1'h0;
      row_valid_mem_16 <= 1'h0;
      row_valid_mem_17 <= 1'h0;
      row_valid_mem_18 <= 1'h0;
      row_valid_mem_19 <= 1'h0;
      row_valid_mem_20 <= 1'h0;
      row_valid_mem_21 <= 1'h0;
      row_valid_mem_22 <= 1'h0;
      row_valid_mem_23 <= 1'h0;
      row_valid_mem_24 <= 1'h0;
      row_valid_mem_25 <= 1'h0;
      row_valid_mem_26 <= 1'h0;
      row_valid_mem_27 <= 1'h0;
      row_valid_mem_28 <= 1'h0;
      row_valid_mem_29 <= 1'h0;
      row_valid_mem_30 <= 1'h0;
      row_valid_mem_31 <= 1'h0;
      row_valid_mem_32 <= 1'h0;
      row_valid_mem_33 <= 1'h0;
      row_valid_mem_34 <= 1'h0;
      row_valid_mem_35 <= 1'h0;
      row_valid_mem_36 <= 1'h0;
      row_valid_mem_37 <= 1'h0;
      row_valid_mem_38 <= 1'h0;
      row_valid_mem_39 <= 1'h0;
      row_valid_mem_40 <= 1'h0;
      row_valid_mem_41 <= 1'h0;
      row_valid_mem_42 <= 1'h0;
      row_valid_mem_43 <= 1'h0;
      row_valid_mem_44 <= 1'h0;
      row_valid_mem_45 <= 1'h0;
      row_valid_mem_46 <= 1'h0;
      row_valid_mem_47 <= 1'h0;
      row_valid_mem_48 <= 1'h0;
      row_valid_mem_49 <= 1'h0;
      row_valid_mem_50 <= 1'h0;
      row_valid_mem_51 <= 1'h0;
      row_valid_mem_52 <= 1'h0;
      row_valid_mem_53 <= 1'h0;
      row_valid_mem_54 <= 1'h0;
      row_valid_mem_55 <= 1'h0;
      row_valid_mem_56 <= 1'h0;
      row_valid_mem_57 <= 1'h0;
      row_valid_mem_58 <= 1'h0;
      row_valid_mem_59 <= 1'h0;
      row_valid_mem_60 <= 1'h0;
      row_valid_mem_61 <= 1'h0;
      row_valid_mem_62 <= 1'h0;
      row_valid_mem_63 <= 1'h0;
    end
    else begin
      automatic logic _GEN_14 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h0 | row_valid_mem_0;
      automatic logic _GEN_15 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1 | row_valid_mem_1;
      automatic logic _GEN_16 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2 | row_valid_mem_2;
      automatic logic _GEN_17 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3 | row_valid_mem_3;
      automatic logic _GEN_18 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h4 | row_valid_mem_4;
      automatic logic _GEN_19 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h5 | row_valid_mem_5;
      automatic logic _GEN_20 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h6 | row_valid_mem_6;
      automatic logic _GEN_21 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h7 | row_valid_mem_7;
      automatic logic _GEN_22 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h8 | row_valid_mem_8;
      automatic logic _GEN_23 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h9 | row_valid_mem_9;
      automatic logic _GEN_24 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hA | row_valid_mem_10;
      automatic logic _GEN_25 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hB | row_valid_mem_11;
      automatic logic _GEN_26 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hC | row_valid_mem_12;
      automatic logic _GEN_27 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hD | row_valid_mem_13;
      automatic logic _GEN_28 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hE | row_valid_mem_14;
      automatic logic _GEN_29 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'hF | row_valid_mem_15;
      automatic logic _GEN_30 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h10 | row_valid_mem_16;
      automatic logic _GEN_31 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h11 | row_valid_mem_17;
      automatic logic _GEN_32 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h12 | row_valid_mem_18;
      automatic logic _GEN_33 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h13 | row_valid_mem_19;
      automatic logic _GEN_34 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h14 | row_valid_mem_20;
      automatic logic _GEN_35 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h15 | row_valid_mem_21;
      automatic logic _GEN_36 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h16 | row_valid_mem_22;
      automatic logic _GEN_37 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h17 | row_valid_mem_23;
      automatic logic _GEN_38 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h18 | row_valid_mem_24;
      automatic logic _GEN_39 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h19 | row_valid_mem_25;
      automatic logic _GEN_40 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1A | row_valid_mem_26;
      automatic logic _GEN_41 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1B | row_valid_mem_27;
      automatic logic _GEN_42 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1C | row_valid_mem_28;
      automatic logic _GEN_43 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1D | row_valid_mem_29;
      automatic logic _GEN_44 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1E | row_valid_mem_30;
      automatic logic _GEN_45 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h1F | row_valid_mem_31;
      automatic logic _GEN_46 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h20 | row_valid_mem_32;
      automatic logic _GEN_47 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h21 | row_valid_mem_33;
      automatic logic _GEN_48 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h22 | row_valid_mem_34;
      automatic logic _GEN_49 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h23 | row_valid_mem_35;
      automatic logic _GEN_50 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h24 | row_valid_mem_36;
      automatic logic _GEN_51 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h25 | row_valid_mem_37;
      automatic logic _GEN_52 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h26 | row_valid_mem_38;
      automatic logic _GEN_53 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h27 | row_valid_mem_39;
      automatic logic _GEN_54 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h28 | row_valid_mem_40;
      automatic logic _GEN_55 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h29 | row_valid_mem_41;
      automatic logic _GEN_56 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2A | row_valid_mem_42;
      automatic logic _GEN_57 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2B | row_valid_mem_43;
      automatic logic _GEN_58 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2C | row_valid_mem_44;
      automatic logic _GEN_59 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2D | row_valid_mem_45;
      automatic logic _GEN_60 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2E | row_valid_mem_46;
      automatic logic _GEN_61 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h2F | row_valid_mem_47;
      automatic logic _GEN_62 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h30 | row_valid_mem_48;
      automatic logic _GEN_63 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h31 | row_valid_mem_49;
      automatic logic _GEN_64 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h32 | row_valid_mem_50;
      automatic logic _GEN_65 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h33 | row_valid_mem_51;
      automatic logic _GEN_66 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h34 | row_valid_mem_52;
      automatic logic _GEN_67 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h35 | row_valid_mem_53;
      automatic logic _GEN_68 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h36 | row_valid_mem_54;
      automatic logic _GEN_69 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h37 | row_valid_mem_55;
      automatic logic _GEN_70 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h38 | row_valid_mem_56;
      automatic logic _GEN_71 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h39 | row_valid_mem_57;
      automatic logic _GEN_72 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3A | row_valid_mem_58;
      automatic logic _GEN_73 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3B | row_valid_mem_59;
      automatic logic _GEN_74 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3C | row_valid_mem_60;
      automatic logic _GEN_75 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3D | row_valid_mem_61;
      automatic logic _GEN_76 =
        io_ROB_packet_valid & back_pointer[5:0] == 6'h3E | row_valid_mem_62;
      automatic logic _GEN_77 =
        io_ROB_packet_valid & (&(back_pointer[5:0])) | row_valid_mem_63;
      automatic logic _GEN_78 = commit_valid & front_index == 6'h0;
      automatic logic _GEN_79 = commit_valid & front_index == 6'h1;
      automatic logic _GEN_80 = commit_valid & front_index == 6'h2;
      automatic logic _GEN_81 = commit_valid & front_index == 6'h3;
      automatic logic _GEN_82 = commit_valid & front_index == 6'h4;
      automatic logic _GEN_83 = commit_valid & front_index == 6'h5;
      automatic logic _GEN_84 = commit_valid & front_index == 6'h6;
      automatic logic _GEN_85 = commit_valid & front_index == 6'h7;
      automatic logic _GEN_86 = commit_valid & front_index == 6'h8;
      automatic logic _GEN_87 = commit_valid & front_index == 6'h9;
      automatic logic _GEN_88 = commit_valid & front_index == 6'hA;
      automatic logic _GEN_89 = commit_valid & front_index == 6'hB;
      automatic logic _GEN_90 = commit_valid & front_index == 6'hC;
      automatic logic _GEN_91 = commit_valid & front_index == 6'hD;
      automatic logic _GEN_92 = commit_valid & front_index == 6'hE;
      automatic logic _GEN_93 = commit_valid & front_index == 6'hF;
      automatic logic _GEN_94 = commit_valid & front_index == 6'h10;
      automatic logic _GEN_95 = commit_valid & front_index == 6'h11;
      automatic logic _GEN_96 = commit_valid & front_index == 6'h12;
      automatic logic _GEN_97 = commit_valid & front_index == 6'h13;
      automatic logic _GEN_98 = commit_valid & front_index == 6'h14;
      automatic logic _GEN_99 = commit_valid & front_index == 6'h15;
      automatic logic _GEN_100 = commit_valid & front_index == 6'h16;
      automatic logic _GEN_101 = commit_valid & front_index == 6'h17;
      automatic logic _GEN_102 = commit_valid & front_index == 6'h18;
      automatic logic _GEN_103 = commit_valid & front_index == 6'h19;
      automatic logic _GEN_104 = commit_valid & front_index == 6'h1A;
      automatic logic _GEN_105 = commit_valid & front_index == 6'h1B;
      automatic logic _GEN_106 = commit_valid & front_index == 6'h1C;
      automatic logic _GEN_107 = commit_valid & front_index == 6'h1D;
      automatic logic _GEN_108 = commit_valid & front_index == 6'h1E;
      automatic logic _GEN_109 = commit_valid & front_index == 6'h1F;
      automatic logic _GEN_110 = commit_valid & front_index == 6'h20;
      automatic logic _GEN_111 = commit_valid & front_index == 6'h21;
      automatic logic _GEN_112 = commit_valid & front_index == 6'h22;
      automatic logic _GEN_113 = commit_valid & front_index == 6'h23;
      automatic logic _GEN_114 = commit_valid & front_index == 6'h24;
      automatic logic _GEN_115 = commit_valid & front_index == 6'h25;
      automatic logic _GEN_116 = commit_valid & front_index == 6'h26;
      automatic logic _GEN_117 = commit_valid & front_index == 6'h27;
      automatic logic _GEN_118 = commit_valid & front_index == 6'h28;
      automatic logic _GEN_119 = commit_valid & front_index == 6'h29;
      automatic logic _GEN_120 = commit_valid & front_index == 6'h2A;
      automatic logic _GEN_121 = commit_valid & front_index == 6'h2B;
      automatic logic _GEN_122 = commit_valid & front_index == 6'h2C;
      automatic logic _GEN_123 = commit_valid & front_index == 6'h2D;
      automatic logic _GEN_124 = commit_valid & front_index == 6'h2E;
      automatic logic _GEN_125 = commit_valid & front_index == 6'h2F;
      automatic logic _GEN_126 = commit_valid & front_index == 6'h30;
      automatic logic _GEN_127 = commit_valid & front_index == 6'h31;
      automatic logic _GEN_128 = commit_valid & front_index == 6'h32;
      automatic logic _GEN_129 = commit_valid & front_index == 6'h33;
      automatic logic _GEN_130 = commit_valid & front_index == 6'h34;
      automatic logic _GEN_131 = commit_valid & front_index == 6'h35;
      automatic logic _GEN_132 = commit_valid & front_index == 6'h36;
      automatic logic _GEN_133 = commit_valid & front_index == 6'h37;
      automatic logic _GEN_134 = commit_valid & front_index == 6'h38;
      automatic logic _GEN_135 = commit_valid & front_index == 6'h39;
      automatic logic _GEN_136 = commit_valid & front_index == 6'h3A;
      automatic logic _GEN_137 = commit_valid & front_index == 6'h3B;
      automatic logic _GEN_138 = commit_valid & front_index == 6'h3C;
      automatic logic _GEN_139 = commit_valid & front_index == 6'h3D;
      automatic logic _GEN_140 = commit_valid & front_index == 6'h3E;
      automatic logic _GEN_141 = commit_valid & (&front_index);
      automatic logic _GEN_142 = commit_valid & commit_is_misprediction;
      if (_GEN_142) begin
        front_pointer <= 7'h0;
        back_pointer <= 7'h0;
      end
      else begin
        front_pointer <= front_pointer + {6'h0, commit_valid};
        back_pointer <= back_pointer + {6'h0, allocate};
      end
      row_valid_mem_0 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h0 | io_flush | _GEN_78) & _GEN_14
             : ~(io_flush | _GEN_78) & _GEN_14);
      row_valid_mem_1 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1 | io_flush | _GEN_79) & _GEN_15
             : ~(io_flush | _GEN_79) & _GEN_15);
      row_valid_mem_2 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2 | io_flush | _GEN_80) & _GEN_16
             : ~(io_flush | _GEN_80) & _GEN_16);
      row_valid_mem_3 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3 | io_flush | _GEN_81) & _GEN_17
             : ~(io_flush | _GEN_81) & _GEN_17);
      row_valid_mem_4 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h4 | io_flush | _GEN_82) & _GEN_18
             : ~(io_flush | _GEN_82) & _GEN_18);
      row_valid_mem_5 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h5 | io_flush | _GEN_83) & _GEN_19
             : ~(io_flush | _GEN_83) & _GEN_19);
      row_valid_mem_6 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h6 | io_flush | _GEN_84) & _GEN_20
             : ~(io_flush | _GEN_84) & _GEN_20);
      row_valid_mem_7 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h7 | io_flush | _GEN_85) & _GEN_21
             : ~(io_flush | _GEN_85) & _GEN_21);
      row_valid_mem_8 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h8 | io_flush | _GEN_86) & _GEN_22
             : ~(io_flush | _GEN_86) & _GEN_22);
      row_valid_mem_9 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h9 | io_flush | _GEN_87) & _GEN_23
             : ~(io_flush | _GEN_87) & _GEN_23);
      row_valid_mem_10 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hA | io_flush | _GEN_88) & _GEN_24
             : ~(io_flush | _GEN_88) & _GEN_24);
      row_valid_mem_11 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hB | io_flush | _GEN_89) & _GEN_25
             : ~(io_flush | _GEN_89) & _GEN_25);
      row_valid_mem_12 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hC | io_flush | _GEN_90) & _GEN_26
             : ~(io_flush | _GEN_90) & _GEN_26);
      row_valid_mem_13 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hD | io_flush | _GEN_91) & _GEN_27
             : ~(io_flush | _GEN_91) & _GEN_27);
      row_valid_mem_14 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hE | io_flush | _GEN_92) & _GEN_28
             : ~(io_flush | _GEN_92) & _GEN_28);
      row_valid_mem_15 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'hF | io_flush | _GEN_93) & _GEN_29
             : ~(io_flush | _GEN_93) & _GEN_29);
      row_valid_mem_16 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h10 | io_flush | _GEN_94) & _GEN_30
             : ~(io_flush | _GEN_94) & _GEN_30);
      row_valid_mem_17 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h11 | io_flush | _GEN_95) & _GEN_31
             : ~(io_flush | _GEN_95) & _GEN_31);
      row_valid_mem_18 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h12 | io_flush | _GEN_96) & _GEN_32
             : ~(io_flush | _GEN_96) & _GEN_32);
      row_valid_mem_19 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h13 | io_flush | _GEN_97) & _GEN_33
             : ~(io_flush | _GEN_97) & _GEN_33);
      row_valid_mem_20 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h14 | io_flush | _GEN_98) & _GEN_34
             : ~(io_flush | _GEN_98) & _GEN_34);
      row_valid_mem_21 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h15 | io_flush | _GEN_99) & _GEN_35
             : ~(io_flush | _GEN_99) & _GEN_35);
      row_valid_mem_22 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h16 | io_flush | _GEN_100) & _GEN_36
             : ~(io_flush | _GEN_100) & _GEN_36);
      row_valid_mem_23 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h17 | io_flush | _GEN_101) & _GEN_37
             : ~(io_flush | _GEN_101) & _GEN_37);
      row_valid_mem_24 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h18 | io_flush | _GEN_102) & _GEN_38
             : ~(io_flush | _GEN_102) & _GEN_38);
      row_valid_mem_25 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h19 | io_flush | _GEN_103) & _GEN_39
             : ~(io_flush | _GEN_103) & _GEN_39);
      row_valid_mem_26 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1A | io_flush | _GEN_104) & _GEN_40
             : ~(io_flush | _GEN_104) & _GEN_40);
      row_valid_mem_27 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1B | io_flush | _GEN_105) & _GEN_41
             : ~(io_flush | _GEN_105) & _GEN_41);
      row_valid_mem_28 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1C | io_flush | _GEN_106) & _GEN_42
             : ~(io_flush | _GEN_106) & _GEN_42);
      row_valid_mem_29 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1D | io_flush | _GEN_107) & _GEN_43
             : ~(io_flush | _GEN_107) & _GEN_43);
      row_valid_mem_30 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1E | io_flush | _GEN_108) & _GEN_44
             : ~(io_flush | _GEN_108) & _GEN_44);
      row_valid_mem_31 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h1F | io_flush | _GEN_109) & _GEN_45
             : ~(io_flush | _GEN_109) & _GEN_45);
      row_valid_mem_32 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h20 | io_flush | _GEN_110) & _GEN_46
             : ~(io_flush | _GEN_110) & _GEN_46);
      row_valid_mem_33 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h21 | io_flush | _GEN_111) & _GEN_47
             : ~(io_flush | _GEN_111) & _GEN_47);
      row_valid_mem_34 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h22 | io_flush | _GEN_112) & _GEN_48
             : ~(io_flush | _GEN_112) & _GEN_48);
      row_valid_mem_35 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h23 | io_flush | _GEN_113) & _GEN_49
             : ~(io_flush | _GEN_113) & _GEN_49);
      row_valid_mem_36 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h24 | io_flush | _GEN_114) & _GEN_50
             : ~(io_flush | _GEN_114) & _GEN_50);
      row_valid_mem_37 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h25 | io_flush | _GEN_115) & _GEN_51
             : ~(io_flush | _GEN_115) & _GEN_51);
      row_valid_mem_38 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h26 | io_flush | _GEN_116) & _GEN_52
             : ~(io_flush | _GEN_116) & _GEN_52);
      row_valid_mem_39 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h27 | io_flush | _GEN_117) & _GEN_53
             : ~(io_flush | _GEN_117) & _GEN_53);
      row_valid_mem_40 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h28 | io_flush | _GEN_118) & _GEN_54
             : ~(io_flush | _GEN_118) & _GEN_54);
      row_valid_mem_41 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h29 | io_flush | _GEN_119) & _GEN_55
             : ~(io_flush | _GEN_119) & _GEN_55);
      row_valid_mem_42 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2A | io_flush | _GEN_120) & _GEN_56
             : ~(io_flush | _GEN_120) & _GEN_56);
      row_valid_mem_43 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2B | io_flush | _GEN_121) & _GEN_57
             : ~(io_flush | _GEN_121) & _GEN_57);
      row_valid_mem_44 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2C | io_flush | _GEN_122) & _GEN_58
             : ~(io_flush | _GEN_122) & _GEN_58);
      row_valid_mem_45 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2D | io_flush | _GEN_123) & _GEN_59
             : ~(io_flush | _GEN_123) & _GEN_59);
      row_valid_mem_46 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2E | io_flush | _GEN_124) & _GEN_60
             : ~(io_flush | _GEN_124) & _GEN_60);
      row_valid_mem_47 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h2F | io_flush | _GEN_125) & _GEN_61
             : ~(io_flush | _GEN_125) & _GEN_61);
      row_valid_mem_48 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h30 | io_flush | _GEN_126) & _GEN_62
             : ~(io_flush | _GEN_126) & _GEN_62);
      row_valid_mem_49 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h31 | io_flush | _GEN_127) & _GEN_63
             : ~(io_flush | _GEN_127) & _GEN_63);
      row_valid_mem_50 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h32 | io_flush | _GEN_128) & _GEN_64
             : ~(io_flush | _GEN_128) & _GEN_64);
      row_valid_mem_51 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h33 | io_flush | _GEN_129) & _GEN_65
             : ~(io_flush | _GEN_129) & _GEN_65);
      row_valid_mem_52 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h34 | io_flush | _GEN_130) & _GEN_66
             : ~(io_flush | _GEN_130) & _GEN_66);
      row_valid_mem_53 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h35 | io_flush | _GEN_131) & _GEN_67
             : ~(io_flush | _GEN_131) & _GEN_67);
      row_valid_mem_54 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h36 | io_flush | _GEN_132) & _GEN_68
             : ~(io_flush | _GEN_132) & _GEN_68);
      row_valid_mem_55 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h37 | io_flush | _GEN_133) & _GEN_69
             : ~(io_flush | _GEN_133) & _GEN_69);
      row_valid_mem_56 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h38 | io_flush | _GEN_134) & _GEN_70
             : ~(io_flush | _GEN_134) & _GEN_70);
      row_valid_mem_57 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h39 | io_flush | _GEN_135) & _GEN_71
             : ~(io_flush | _GEN_135) & _GEN_71);
      row_valid_mem_58 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3A | io_flush | _GEN_136) & _GEN_72
             : ~(io_flush | _GEN_136) & _GEN_72);
      row_valid_mem_59 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3B | io_flush | _GEN_137) & _GEN_73
             : ~(io_flush | _GEN_137) & _GEN_73);
      row_valid_mem_60 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3C | io_flush | _GEN_138) & _GEN_74
             : ~(io_flush | _GEN_138) & _GEN_74);
      row_valid_mem_61 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3D | io_flush | _GEN_139) & _GEN_75
             : ~(io_flush | _GEN_139) & _GEN_75);
      row_valid_mem_62 <=
        ~_GEN_142
        & (commit_valid
             ? ~(commit_ROB_index == 6'h3E | io_flush | _GEN_140) & _GEN_76
             : ~(io_flush | _GEN_140) & _GEN_76);
      row_valid_mem_63 <=
        ~_GEN_142
        & (commit_valid
             ? ~((&commit_ROB_index) | io_flush | _GEN_141) & _GEN_77
             : ~(io_flush | _GEN_141) & _GEN_77);
    end
    REG <= _GEN_13 & _ROB_WB_banks_0_io_writeEnableB_T;
    commit_resolved_0_REG_target <= io_FU_outputs_0_bits_target_address;
    commit_resolved_0_REG_T_NT <= io_FU_outputs_0_bits_branch_taken;
    REG_1 <= _GEN_13 & _ROB_WB_banks_1_io_writeEnableB_T;
    commit_resolved_1_REG_target <= io_FU_outputs_0_bits_target_address;
    commit_resolved_1_REG_T_NT <= io_FU_outputs_0_bits_branch_taken;
    REG_2 <= _GEN_13 & _ROB_WB_banks_2_io_writeEnableB_T;
    commit_resolved_2_REG_target <= io_FU_outputs_0_bits_target_address;
    commit_resolved_2_REG_T_NT <= io_FU_outputs_0_bits_branch_taken;
    REG_3 <= _GEN_13 & (&io_FU_outputs_0_bits_fetch_packet_index);
    commit_resolved_3_REG_target <= io_FU_outputs_0_bits_target_address;
    commit_resolved_3_REG_T_NT <= io_FU_outputs_0_bits_branch_taken;
    io_commit_bits_REG_fetch_PC <= commit_fetch_PC;
    io_commit_bits_REG_T_NT <= commit_T_NT;
    io_commit_bits_REG_ROB_index <= commit_ROB_index;
    io_commit_bits_REG_br_type <= commit_br_type;
    io_commit_bits_REG_br_mask_0 <= commit_br_mask_0;
    io_commit_bits_REG_br_mask_1 <= commit_br_mask_1;
    io_commit_bits_REG_br_mask_2 <= commit_br_mask_2;
    io_commit_bits_REG_br_mask_3 <= commit_br_mask_3;
    io_commit_bits_REG_fetch_packet_index <= commit_fetch_packet_index;
    io_commit_bits_REG_is_misprediction <= commit_is_misprediction;
    io_commit_bits_REG_expected_PC <= commit_expected_PC;
    io_commit_bits_REG_GHR <= commit_GHR;
    io_commit_bits_REG_TOS <= commit_TOS;
    io_commit_bits_REG_NEXT <= commit_NEXT;
    io_commit_bits_REG_free_list_front_pointer <= commit_free_list_front_pointer;
    io_commit_bits_REG_RD_0 <= commit_RD_0;
    io_commit_bits_REG_RD_1 <= commit_RD_1;
    io_commit_bits_REG_RD_2 <= commit_RD_2;
    io_commit_bits_REG_RD_3 <= commit_RD_3;
    io_commit_bits_REG_PRD_0 <= commit_PRD_0;
    io_commit_bits_REG_PRD_1 <= commit_PRD_1;
    io_commit_bits_REG_PRD_2 <= commit_PRD_2;
    io_commit_bits_REG_PRD_3 <= commit_PRD_3;
    io_commit_bits_REG_RD_valid_0 <= commit_RD_valid_0;
    io_commit_bits_REG_RD_valid_1 <= commit_RD_valid_1;
    io_commit_bits_REG_RD_valid_2 <= commit_RD_valid_2;
    io_commit_bits_REG_RD_valid_3 <= commit_RD_valid_3;
    io_commit_valid_REG <= commit_valid;
    io_partial_commit_REG_valid_0 <=
      is_completed & ROB_output_ROB_entries_0_valid & ROB_output_row_valid
      & pre_mispred_0;
    io_partial_commit_REG_valid_1 <=
      is_completed_1 & ROB_output_ROB_entries_1_valid & ROB_output_row_valid
      & commit_row_complete_0 & pre_mispred_1;
    io_partial_commit_REG_valid_2 <=
      is_completed_2 & ROB_output_ROB_entries_2_valid & ROB_output_row_valid
      & allPreviousComplete & pre_mispred_2;
    io_partial_commit_REG_valid_3 <=
      is_completed_3 & ROB_output_ROB_entries_3_valid & ROB_output_row_valid
      & allPreviousComplete & commit_row_complete_2 & pre_mispred_3;
    io_partial_commit_REG_ROB_index <= front_index;
    io_partial_commit_REG_MOB_index_0 <= ROB_output_ROB_entries_0_MOB_index;
    io_partial_commit_REG_MOB_index_1 <= ROB_output_ROB_entries_1_MOB_index;
    io_partial_commit_REG_MOB_index_2 <= ROB_output_ROB_entries_2_MOB_index;
    io_partial_commit_REG_MOB_index_3 <= ROB_output_ROB_entries_3_MOB_index;
    io_partial_commit_REG_MOB_valid_0 <=
      ROB_output_ROB_entries_0_memory_type == 2'h1 & ROB_output_ROB_entries_0_valid
      | ROB_output_ROB_entries_0_memory_type == 2'h2 & ROB_output_ROB_entries_0_valid;
    io_partial_commit_REG_MOB_valid_1 <=
      ROB_output_ROB_entries_1_memory_type == 2'h1 & ROB_output_ROB_entries_1_valid
      | ROB_output_ROB_entries_1_memory_type == 2'h2 & ROB_output_ROB_entries_1_valid;
    io_partial_commit_REG_MOB_valid_2 <=
      ROB_output_ROB_entries_2_memory_type == 2'h1 & ROB_output_ROB_entries_2_valid
      | ROB_output_ROB_entries_2_memory_type == 2'h2 & ROB_output_ROB_entries_2_valid;
    io_partial_commit_REG_MOB_valid_3 <=
      ROB_output_ROB_entries_3_memory_type == 2'h1 & ROB_output_ROB_entries_3_valid
      | ROB_output_ROB_entries_3_memory_type == 2'h2 & ROB_output_ROB_entries_3_valid;
    io_partial_commit_REG_RD_0 <= ROB_output_ROB_entries_0_RD;
    io_partial_commit_REG_RD_1 <= ROB_output_ROB_entries_1_RD;
    io_partial_commit_REG_RD_2 <= ROB_output_ROB_entries_2_RD;
    io_partial_commit_REG_RD_3 <= ROB_output_ROB_entries_3_RD;
    io_partial_commit_REG_RD_valid_0 <= ROB_output_ROB_entries_0_RD_valid;
    io_partial_commit_REG_RD_valid_1 <= ROB_output_ROB_entries_1_RD_valid;
    io_partial_commit_REG_RD_valid_2 <= ROB_output_ROB_entries_2_RD_valid;
    io_partial_commit_REG_RD_valid_3 <= ROB_output_ROB_entries_3_RD_valid;
    io_partial_commit_REG_PRD_0 <= ROB_output_ROB_entries_0_PRD;
    io_partial_commit_REG_PRD_1 <= ROB_output_ROB_entries_1_PRD;
    io_partial_commit_REG_PRD_2 <= ROB_output_ROB_entries_2_PRD;
    io_partial_commit_REG_PRD_3 <= ROB_output_ROB_entries_3_PRD;
    io_partial_commit_REG_PRDold_0 <= ROB_output_ROB_entries_0_PRDold;
    io_partial_commit_REG_PRDold_1 <= ROB_output_ROB_entries_1_PRDold;
    io_partial_commit_REG_PRDold_2 <= ROB_output_ROB_entries_2_PRDold;
    io_partial_commit_REG_PRDold_3 <= ROB_output_ROB_entries_3_PRDold;
  end // always @(posedge)
  ROB_shared_mem shared_mem (
    .clock                                 (clock),
    .io_addrA                              (back_pointer[5:0]),
    .io_writeDataA_fetch_PC                (io_ROB_packet_bits_fetch_PC),
    .io_writeDataA_free_list_front_pointer (io_ROB_packet_bits_free_list_front_pointer),
    .io_writeDataA_GHR                     (io_ROB_packet_bits_GHR),
    .io_writeDataA_NEXT                    (io_ROB_packet_bits_NEXT),
    .io_writeDataA_TOS                     (io_ROB_packet_bits_TOS),
    .io_writeEnableA                       (allocate),
    .io_addrB                              (_commit_resolved_3_T),
    .io_readDataB_fetch_PC                 (ROB_output_fetch_PC),
    .io_readDataB_free_list_front_pointer  (ROB_output_free_list_front_pointer),
    .io_readDataB_GHR                      (ROB_output_GHR),
    .io_readDataB_NEXT                     (ROB_output_NEXT),
    .io_readDataB_TOS                      (ROB_output_TOS),
    .io_addrC                              (io_PC_file_exec_addr),
    .io_readDataC_fetch_PC                 (io_PC_file_exec_data)
  );
  ROB_WB_mem ROB_WB_banks_0 (
    .clock              (clock),
    .reset              (reset),
    .io_addrA           (front_index),
    .io_writeDataA_busy (ROB_WB_data_busy),
    .io_writeEnableA    (commit_valid),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB    (io_FU_outputs_0_valid & _ROB_WB_banks_0_io_writeEnableB_T),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h0),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h0),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h0),
    .io_addrG           (_commit_resolved_3_T),
    .io_readDataG_busy  (ROB_output_complete_0),
    .io_flush           (_ROB_WB_banks_3_io_flush_T)
  );
  ROB_WB_mem ROB_WB_banks_1 (
    .clock              (clock),
    .reset              (reset),
    .io_addrA           (front_index),
    .io_writeDataA_busy (ROB_WB_data_1_busy),
    .io_writeEnableA    (commit_valid),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB    (io_FU_outputs_0_valid & _ROB_WB_banks_1_io_writeEnableB_T),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h1),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h1),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h1),
    .io_addrG           (_commit_resolved_3_T),
    .io_readDataG_busy  (ROB_output_complete_1),
    .io_flush           (_ROB_WB_banks_3_io_flush_T)
  );
  ROB_WB_mem ROB_WB_banks_2 (
    .clock              (clock),
    .reset              (reset),
    .io_addrA           (front_index),
    .io_writeDataA_busy (ROB_WB_data_2_busy),
    .io_writeEnableA    (commit_valid),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB    (io_FU_outputs_0_valid & _ROB_WB_banks_2_io_writeEnableB_T),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h2),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h2),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h2),
    .io_addrG           (_commit_resolved_3_T),
    .io_readDataG_busy  (ROB_output_complete_2),
    .io_flush           (_ROB_WB_banks_3_io_flush_T)
  );
  ROB_WB_mem ROB_WB_banks_3 (
    .clock              (clock),
    .reset              (reset),
    .io_addrA           (front_index),
    .io_writeDataA_busy (ROB_WB_data_3_busy),
    .io_writeEnableA    (commit_valid),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index)),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & (&io_FU_outputs_1_bits_fetch_packet_index)),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & (&io_FU_outputs_2_bits_fetch_packet_index)),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & (&io_FU_outputs_3_bits_fetch_packet_index)),
    .io_addrG           (_commit_resolved_3_T),
    .io_readDataG_busy  (ROB_output_complete_3),
    .io_flush           (_ROB_WB_banks_3_io_flush_T)
  );
  ROB_entry_mem ROB_entry_banks_0 (
    .clock                     (clock),
    .io_addrA                  (back_pointer[5:0]),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_0),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_0_memory_type),
    .io_writeDataA_MOB_index   (io_ROB_packet_bits_decoded_instruction_0_MOB_index),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_0_RD_valid),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_0_RD),
    .io_writeDataA_PRDold      (io_ROB_packet_bits_decoded_instruction_0_PRDold),
    .io_writeDataA_PRD         (io_ROB_packet_bits_decoded_instruction_0_PRD),
    .io_writeEnableA           (allocate),
    .io_addrB                  (_commit_resolved_3_T),
    .io_readDataB_valid        (ROB_output_ROB_entries_0_valid),
    .io_readDataB_is_branch    (_ROB_entry_banks_0_io_readDataB_is_branch),
    .io_readDataB_memory_type  (ROB_output_ROB_entries_0_memory_type),
    .io_readDataB_MOB_index    (ROB_output_ROB_entries_0_MOB_index),
    .io_readDataB_RD_valid     (ROB_output_ROB_entries_0_RD_valid),
    .io_readDataB_RD           (ROB_output_ROB_entries_0_RD),
    .io_readDataB_PRDold       (ROB_output_ROB_entries_0_PRDold),
    .io_readDataB_PRD          (ROB_output_ROB_entries_0_PRD)
  );
  wire             ROB_output_ROB_entries_0_is_branch;
  assign ROB_output_ROB_entries_0_is_branch = _ROB_entry_banks_0_io_readDataB_is_branch;
  ROB_entry_mem ROB_entry_banks_1 (
    .clock                     (clock),
    .io_addrA                  (back_pointer[5:0]),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_1),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_1_memory_type),
    .io_writeDataA_MOB_index   (io_ROB_packet_bits_decoded_instruction_1_MOB_index),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_1_RD_valid),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_1_RD),
    .io_writeDataA_PRDold      (io_ROB_packet_bits_decoded_instruction_1_PRDold),
    .io_writeDataA_PRD         (io_ROB_packet_bits_decoded_instruction_1_PRD),
    .io_writeEnableA           (allocate),
    .io_addrB                  (_commit_resolved_3_T),
    .io_readDataB_valid        (ROB_output_ROB_entries_1_valid),
    .io_readDataB_is_branch    (_ROB_entry_banks_1_io_readDataB_is_branch),
    .io_readDataB_memory_type  (ROB_output_ROB_entries_1_memory_type),
    .io_readDataB_MOB_index    (ROB_output_ROB_entries_1_MOB_index),
    .io_readDataB_RD_valid     (ROB_output_ROB_entries_1_RD_valid),
    .io_readDataB_RD           (ROB_output_ROB_entries_1_RD),
    .io_readDataB_PRDold       (ROB_output_ROB_entries_1_PRDold),
    .io_readDataB_PRD          (ROB_output_ROB_entries_1_PRD)
  );
  wire             ROB_output_ROB_entries_1_is_branch;
  assign ROB_output_ROB_entries_1_is_branch = _ROB_entry_banks_1_io_readDataB_is_branch;
  ROB_entry_mem ROB_entry_banks_2 (
    .clock                     (clock),
    .io_addrA                  (back_pointer[5:0]),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_2),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_2_memory_type),
    .io_writeDataA_MOB_index   (io_ROB_packet_bits_decoded_instruction_2_MOB_index),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_2_RD_valid),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_2_RD),
    .io_writeDataA_PRDold      (io_ROB_packet_bits_decoded_instruction_2_PRDold),
    .io_writeDataA_PRD         (io_ROB_packet_bits_decoded_instruction_2_PRD),
    .io_writeEnableA           (allocate),
    .io_addrB                  (_commit_resolved_3_T),
    .io_readDataB_valid        (ROB_output_ROB_entries_2_valid),
    .io_readDataB_is_branch    (_ROB_entry_banks_2_io_readDataB_is_branch),
    .io_readDataB_memory_type  (ROB_output_ROB_entries_2_memory_type),
    .io_readDataB_MOB_index    (ROB_output_ROB_entries_2_MOB_index),
    .io_readDataB_RD_valid     (ROB_output_ROB_entries_2_RD_valid),
    .io_readDataB_RD           (ROB_output_ROB_entries_2_RD),
    .io_readDataB_PRDold       (ROB_output_ROB_entries_2_PRDold),
    .io_readDataB_PRD          (ROB_output_ROB_entries_2_PRD)
  );
  wire             ROB_output_ROB_entries_2_is_branch;
  assign ROB_output_ROB_entries_2_is_branch = _ROB_entry_banks_2_io_readDataB_is_branch;
  ROB_entry_mem ROB_entry_banks_3 (
    .clock                     (clock),
    .io_addrA                  (back_pointer[5:0]),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_3),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_3_memory_type),
    .io_writeDataA_MOB_index   (io_ROB_packet_bits_decoded_instruction_3_MOB_index),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_3_RD_valid),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_3_RD),
    .io_writeDataA_PRDold      (io_ROB_packet_bits_decoded_instruction_3_PRDold),
    .io_writeDataA_PRD         (io_ROB_packet_bits_decoded_instruction_3_PRD),
    .io_writeEnableA           (allocate),
    .io_addrB                  (_commit_resolved_3_T),
    .io_readDataB_valid        (ROB_output_ROB_entries_3_valid),
    .io_readDataB_is_branch    (_ROB_entry_banks_3_io_readDataB_is_branch),
    .io_readDataB_memory_type  (ROB_output_ROB_entries_3_memory_type),
    .io_readDataB_MOB_index    (ROB_output_ROB_entries_3_MOB_index),
    .io_readDataB_RD_valid     (ROB_output_ROB_entries_3_RD_valid),
    .io_readDataB_RD           (ROB_output_ROB_entries_3_RD),
    .io_readDataB_PRDold       (ROB_output_ROB_entries_3_PRDold),
    .io_readDataB_PRD          (ROB_output_ROB_entries_3_PRD)
  );
  wire             ROB_output_ROB_entries_3_is_branch;
  assign ROB_output_ROB_entries_3_is_branch = _ROB_entry_banks_3_io_readDataB_is_branch;
  fetch_prediction_bank_64x40 fetch_prediction_bank_ext (
    .R0_addr (_commit_resolved_3_T),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_fetch_prediction_bank_ext_R0_data),
    .W0_addr (back_pointer[5:0]),
    .W0_en   (allocate & io_ROB_packet_valid),
    .W0_clk  (clock),
    .W0_data
      ({io_ROB_packet_bits_prediction_br_mask_3,
        io_ROB_packet_bits_prediction_br_mask_2,
        io_ROB_packet_bits_prediction_br_mask_1,
        io_ROB_packet_bits_prediction_br_mask_0,
        io_ROB_packet_bits_prediction_br_type,
        io_ROB_packet_bits_prediction_target,
        io_ROB_packet_bits_prediction_hit})
  );
  fetch_resolved_banks_64x37 fetch_resolved_banks_0_ext (
    .R0_addr (_commit_resolved_3_T),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_fetch_resolved_banks_0_ext_R0_data),
    .W0_addr (io_FU_outputs_0_bits_ROB_index),
    .W0_en   (fetch_resolved_banks_0_MPORT_1_en),
    .W0_clk  (clock),
    .W0_data (_GEN)
  );
  fetch_resolved_banks_64x37 fetch_resolved_banks_1_ext (
    .R0_addr (_commit_resolved_3_T),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_fetch_resolved_banks_1_ext_R0_data),
    .W0_addr (io_FU_outputs_0_bits_ROB_index),
    .W0_en   (fetch_resolved_banks_1_MPORT_2_en),
    .W0_clk  (clock),
    .W0_data (_GEN)
  );
  fetch_resolved_banks_64x37 fetch_resolved_banks_2_ext (
    .R0_addr (_commit_resolved_3_T),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_fetch_resolved_banks_2_ext_R0_data),
    .W0_addr (io_FU_outputs_0_bits_ROB_index),
    .W0_en   (fetch_resolved_banks_2_MPORT_3_en),
    .W0_clk  (clock),
    .W0_data (_GEN)
  );
  fetch_resolved_banks_64x37 fetch_resolved_banks_3_ext (
    .R0_addr (_commit_resolved_3_T),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_fetch_resolved_banks_3_ext_R0_data),
    .W0_addr (io_FU_outputs_0_bits_ROB_index),
    .W0_en   (fetch_resolved_banks_3_MPORT_4_en),
    .W0_clk  (clock),
    .W0_data (_GEN)
  );
  assign io_ROB_packet_ready = io_ROB_packet_ready_0;
  assign io_commit_valid = io_commit_valid_REG;
  assign io_commit_bits_fetch_PC = io_commit_bits_REG_fetch_PC;
  assign io_commit_bits_T_NT = io_commit_bits_REG_T_NT;
  assign io_commit_bits_ROB_index = io_commit_bits_REG_ROB_index;
  assign io_commit_bits_br_type = io_commit_bits_REG_br_type;
  assign io_commit_bits_br_mask_0 = io_commit_bits_REG_br_mask_0;
  assign io_commit_bits_br_mask_1 = io_commit_bits_REG_br_mask_1;
  assign io_commit_bits_br_mask_2 = io_commit_bits_REG_br_mask_2;
  assign io_commit_bits_br_mask_3 = io_commit_bits_REG_br_mask_3;
  assign io_commit_bits_fetch_packet_index = io_commit_bits_REG_fetch_packet_index;
  assign io_commit_bits_is_misprediction = io_commit_bits_REG_is_misprediction;
  assign io_commit_bits_expected_PC = io_commit_bits_REG_expected_PC;
  assign io_commit_bits_GHR = io_commit_bits_REG_GHR;
  assign io_commit_bits_TOS = io_commit_bits_REG_TOS;
  assign io_commit_bits_NEXT = io_commit_bits_REG_NEXT;
  assign io_commit_bits_free_list_front_pointer =
    io_commit_bits_REG_free_list_front_pointer;
  assign io_commit_bits_RD_0 = io_commit_bits_REG_RD_0;
  assign io_commit_bits_RD_1 = io_commit_bits_REG_RD_1;
  assign io_commit_bits_RD_2 = io_commit_bits_REG_RD_2;
  assign io_commit_bits_RD_3 = io_commit_bits_REG_RD_3;
  assign io_commit_bits_PRD_0 = io_commit_bits_REG_PRD_0;
  assign io_commit_bits_PRD_1 = io_commit_bits_REG_PRD_1;
  assign io_commit_bits_PRD_2 = io_commit_bits_REG_PRD_2;
  assign io_commit_bits_PRD_3 = io_commit_bits_REG_PRD_3;
  assign io_commit_bits_RD_valid_0 = io_commit_bits_REG_RD_valid_0;
  assign io_commit_bits_RD_valid_1 = io_commit_bits_REG_RD_valid_1;
  assign io_commit_bits_RD_valid_2 = io_commit_bits_REG_RD_valid_2;
  assign io_commit_bits_RD_valid_3 = io_commit_bits_REG_RD_valid_3;
  assign io_partial_commit_valid_0 = io_partial_commit_REG_valid_0;
  assign io_partial_commit_valid_1 = io_partial_commit_REG_valid_1;
  assign io_partial_commit_valid_2 = io_partial_commit_REG_valid_2;
  assign io_partial_commit_valid_3 = io_partial_commit_REG_valid_3;
  assign io_partial_commit_ROB_index = io_partial_commit_REG_ROB_index;
  assign io_partial_commit_MOB_index_0 = io_partial_commit_REG_MOB_index_0;
  assign io_partial_commit_MOB_index_1 = io_partial_commit_REG_MOB_index_1;
  assign io_partial_commit_MOB_index_2 = io_partial_commit_REG_MOB_index_2;
  assign io_partial_commit_MOB_index_3 = io_partial_commit_REG_MOB_index_3;
  assign io_partial_commit_MOB_valid_0 = io_partial_commit_REG_MOB_valid_0;
  assign io_partial_commit_MOB_valid_1 = io_partial_commit_REG_MOB_valid_1;
  assign io_partial_commit_MOB_valid_2 = io_partial_commit_REG_MOB_valid_2;
  assign io_partial_commit_MOB_valid_3 = io_partial_commit_REG_MOB_valid_3;
  assign io_partial_commit_RD_0 = io_partial_commit_REG_RD_0;
  assign io_partial_commit_RD_1 = io_partial_commit_REG_RD_1;
  assign io_partial_commit_RD_2 = io_partial_commit_REG_RD_2;
  assign io_partial_commit_RD_3 = io_partial_commit_REG_RD_3;
  assign io_partial_commit_RD_valid_0 = io_partial_commit_REG_RD_valid_0;
  assign io_partial_commit_RD_valid_1 = io_partial_commit_REG_RD_valid_1;
  assign io_partial_commit_RD_valid_2 = io_partial_commit_REG_RD_valid_2;
  assign io_partial_commit_RD_valid_3 = io_partial_commit_REG_RD_valid_3;
  assign io_partial_commit_PRD_0 = io_partial_commit_REG_PRD_0;
  assign io_partial_commit_PRD_1 = io_partial_commit_REG_PRD_1;
  assign io_partial_commit_PRD_2 = io_partial_commit_REG_PRD_2;
  assign io_partial_commit_PRD_3 = io_partial_commit_REG_PRD_3;
  assign io_partial_commit_PRDold_0 = io_partial_commit_REG_PRDold_0;
  assign io_partial_commit_PRDold_1 = io_partial_commit_REG_PRDold_1;
  assign io_partial_commit_PRDold_2 = io_partial_commit_REG_PRDold_2;
  assign io_partial_commit_PRDold_3 = io_partial_commit_REG_PRDold_3;
  assign io_ROB_index = back_pointer[5:0];
endmodule

