$date
	Wed Sep 10 00:01:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module multiplier2to3_tb $end
$var wire 5 ! s [4:0] $end
$var reg 3 " m [2:0] $end
$var reg 2 # p [1:0] $end
$scope module multiplier2to3_ins $end
$var wire 3 $ m [2:0] $end
$var wire 2 % p [1:0] $end
$var wire 5 & s [4:0] $end
$var wire 3 ' c [3:1] $end
$scope module fulladder1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + carry $end
$var wire 1 , sum $end
$upscope $end
$scope module halfadder0 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / carry $end
$var wire 1 0 sum $end
$upscope $end
$scope module halfadder2 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 carry $end
$var wire 1 4 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
13
12
11
00
1/
1.
1-
1,
1+
1*
1)
1(
b111 '
b10101 &
b11 %
b111 $
b11 #
b111 "
b10101 !
$end
#10
02
0+
0*
04
03
10
b0 '
0/
0)
01
b110 !
b110 &
0.
b1 #
b1 %
b110 "
b110 $
#20
0,
b0 !
b0 &
00
0(
0-
b0 #
b0 %
b100 "
b100 $
#30
