#include "vm.h"

#include <string.h>
#include <stdarg.h>

#include "opcode.h"
#include "register.h"

#include "util.h"
#include "memtrace.h"

#define VM_STACK_DEFAULT_SIZE ((size_t)(8 * (1 << 10)))

void vm_init(vm_t* vm, const uint8_t* code, size_t size)
{
  memset(&vm->regs, 0, sizeof(vm->regs));

  memset(&vm->flags, 0, sizeof(vm->flags));

  vm->code.size = size;
  vm->code.data = code;

  vm->stack.size = VM_STACK_DEFAULT_SIZE;
  vm->stack.data = malloc(VM_STACK_DEFAULT_SIZE);
  assert(vm->stack.data != NULL);

  vm->regs.SP = (uint64_t)(vm->stack.data + VM_STACK_DEFAULT_SIZE);
}

void vm_free(vm_t* vm)
{
  free(vm->stack.data);
}

uint8_t vm_register_u8_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_AHB: return (uint8_t)((vm->regs.A >> 8) & 0xFF);
  case REG_ALB: return (uint8_t)(vm->regs.A & 0xFF);
  case REG_BHB: return (uint8_t)((vm->regs.B >> 8) & 0xFF);
  case REG_BLB: return (uint8_t)(vm->regs.B & 0xFF);
  case REG_CHB: return (uint8_t)((vm->regs.C >> 8) & 0xFF);
  case REG_CLB: return (uint8_t)(vm->regs.C & 0xFF);
  case REG_DHB: return (uint8_t)((vm->regs.D >> 8) & 0xFF);
  case REG_DLB: return (uint8_t)(vm->regs.D & 0xFF);
  case REG_EHB: return (uint8_t)((vm->regs.E >> 8) & 0xFF);
  case REG_ELB: return (uint8_t)(vm->regs.E & 0xFF);
  case REG_FHB: return (uint8_t)((vm->regs.F >> 8) & 0xFF);
  case REG_FLB: return (uint8_t)(vm->regs.F & 0xFF);
  default: unreachable();
  }

  return 0;
}

uint16_t vm_register_u16_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_AHW: return (uint16_t)((vm->regs.A >> 16) & 0xFFFF);
  case REG_ALW: return (uint16_t)(vm->regs.A & 0xFFFF);
  case REG_BHW: return (uint16_t)((vm->regs.B >> 16) & 0xFFFF);
  case REG_BLW: return (uint16_t)(vm->regs.B & 0xFFFF);
  case REG_CHW: return (uint16_t)((vm->regs.C >> 16) & 0xFFFF);
  case REG_CLW: return (uint16_t)(vm->regs.C & 0xFFFF);
  case REG_DHW: return (uint16_t)((vm->regs.D >> 16) & 0xFFFF);
  case REG_DLW: return (uint16_t)(vm->regs.D & 0xFFFF);
  case REG_EHW: return (uint16_t)((vm->regs.E >> 16) & 0xFFFF);
  case REG_ELW: return (uint16_t)(vm->regs.E & 0xFFFF);
  case REG_FHW: return (uint16_t)((vm->regs.F >> 16) & 0xFFFF);
  case REG_FLW: return (uint16_t)(vm->regs.F & 0xFFFF);
  default: unreachable();
  }

  return 0;
}

uint32_t vm_register_u32_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_AHD: return (uint32_t)((vm->regs.A >> 32) & 0xFFFFFFFF);
  case REG_ALD: return (uint32_t)(vm->regs.A & 0xFFFFFFFF);
  case REG_BHD: return (uint32_t)((vm->regs.B >> 32) & 0xFFFFFFFF);
  case REG_BLD: return (uint32_t)(vm->regs.B & 0xFFFFFFFF);
  case REG_CHD: return (uint32_t)((vm->regs.C >> 32) & 0xFFFFFFFF);
  case REG_CLD: return (uint32_t)(vm->regs.C & 0xFFFFFFFF);
  case REG_DHD: return (uint32_t)((vm->regs.D >> 32) & 0xFFFFFFFF);
  case REG_DLD: return (uint32_t)(vm->regs.D & 0xFFFFFFFF);
  case REG_EHD: return (uint32_t)((vm->regs.E >> 32) & 0xFFFFFFFF);
  case REG_ELD: return (uint32_t)(vm->regs.E & 0xFFFFFFFF);
  case REG_FHD: return (uint32_t)((vm->regs.F >> 32) & 0xFFFFFFFF);
  case REG_FLD: return (uint32_t)(vm->regs.F & 0xFFFFFFFF);
  default: unreachable();
  }

  return 0;
}

uint64_t vm_register_u64_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_A:  return vm->regs.A;
  case REG_B:  return vm->regs.B;
  case REG_C:  return vm->regs.C;
  case REG_D:  return vm->regs.D;
  case REG_E:  return vm->regs.E;
  case REG_F:  return vm->regs.F;
  case REG_SP: return vm->regs.SP;
  case REG_BP: return vm->regs.BP;
  case REG_IP: return vm->regs.IP;
  default: unreachable();
  }

  return 0;
}

int8_t vm_register_i8_get(vm_t* vm, register_t reg)
{
  return (int8_t)vm_register_u8_get(vm, reg);
}

int16_t vm_register_i16_get(vm_t* vm, register_t reg)
{
  return (int16_t)vm_register_u16_get(vm, reg);
}

int32_t vm_register_i32_get(vm_t* vm, register_t reg)
{
  return (int32_t)vm_register_u32_get(vm, reg);
}

int64_t vm_register_i64_get(vm_t* vm, register_t reg)
{
  return (int64_t)vm_register_u64_get(vm, reg);
}

float vm_register_f32_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_AHD: return ((float*)&vm->regs.A)[1];
  case REG_ALD: return ((float*)&vm->regs.A)[0];
  case REG_BHD: return ((float*)&vm->regs.B)[1];
  case REG_BLD: return ((float*)&vm->regs.B)[0];
  case REG_CHD: return ((float*)&vm->regs.C)[1];
  case REG_CLD: return ((float*)&vm->regs.C)[0];
  case REG_DHD: return ((float*)&vm->regs.D)[1];
  case REG_DLD: return ((float*)&vm->regs.D)[0];
  case REG_EHD: return ((float*)&vm->regs.E)[1];
  case REG_ELD: return ((float*)&vm->regs.E)[0];
  case REG_FHD: return ((float*)&vm->regs.F)[1];
  case REG_FLD: return ((float*)&vm->regs.F)[0];
  default: unreachable();
  }

  return 0.0f;
}

double vm_register_f64_get(vm_t* vm, register_t reg)
{
  switch (reg)
  {
  case REG_A: return *(double*)&vm->regs.A;
  case REG_B: return *(double*)&vm->regs.B;
  case REG_C: return *(double*)&vm->regs.C;
  case REG_D: return *(double*)&vm->regs.D;
  case REG_E: return *(double*)&vm->regs.E;
  case REG_F: return *(double*)&vm->regs.F;
  default: unreachable();
  }

  return 0.0;
}

void vm_register_u8_set(vm_t* vm, register_t reg, uint8_t value)
{
  switch (reg)
  {
  case REG_AHB: vm->regs.A = (vm->regs.A & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_ALB: vm->regs.A = (vm->regs.A & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  case REG_BHB: vm->regs.B = (vm->regs.B & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_BLB: vm->regs.B = (vm->regs.B & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  case REG_CHB: vm->regs.C = (vm->regs.C & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_CLB: vm->regs.C = (vm->regs.C & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  case REG_DHB: vm->regs.D = (vm->regs.D & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_DLB: vm->regs.D = (vm->regs.D & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  case REG_EHB: vm->regs.E = (vm->regs.E & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_ELB: vm->regs.E = (vm->regs.E & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  case REG_FHB: vm->regs.F = (vm->regs.F & 0xFFFFFFFFFFFF00FFULL) | (((uint64_t)value) << 8); break;
  case REG_FLB: vm->regs.F = (vm->regs.F & 0xFFFFFFFFFFFFFF00ULL) | value; break;
  default: unreachable();
  }
}

void vm_register_u16_set(vm_t* vm, register_t reg, uint16_t value)
{
  switch (reg)
  {
  case REG_AHW: vm->regs.A = (vm->regs.A & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_ALW: vm->regs.A = (vm->regs.A & 0xFFFFFFFFFFFF0000ULL) | value; break;
  case REG_BHW: vm->regs.B = (vm->regs.B & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_BLW: vm->regs.B = (vm->regs.B & 0xFFFFFFFFFFFF0000ULL) | value; break;
  case REG_CHW: vm->regs.C = (vm->regs.C & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_CLW: vm->regs.C = (vm->regs.C & 0xFFFFFFFFFFFF0000ULL) | value; break;
  case REG_DHW: vm->regs.D = (vm->regs.D & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_DLW: vm->regs.D = (vm->regs.D & 0xFFFFFFFFFFFF0000ULL) | value; break;
  case REG_EHW: vm->regs.E = (vm->regs.E & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_ELW: vm->regs.E = (vm->regs.E & 0xFFFFFFFFFFFF0000ULL) | value; break;
  case REG_FHW: vm->regs.F = (vm->regs.F & 0xFFFFFFFF0000FFFFULL) | (((uint64_t)value) << 16); break;
  case REG_FLW: vm->regs.F = (vm->regs.F & 0xFFFFFFFFFFFF0000ULL) | value; break;
  default: unreachable();
  }
}

void vm_register_u32_set(vm_t* vm, register_t reg, uint32_t value)
{
  switch (reg)
  {
  case REG_AHD: vm->regs.A = (vm->regs.A & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_ALD: vm->regs.A = (vm->regs.A & 0xFFFFFFFF00000000ULL) | value; break;
  case REG_BHD: vm->regs.B = (vm->regs.B & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_BLD: vm->regs.B = (vm->regs.B & 0xFFFFFFFF00000000ULL) | value; break;
  case REG_CHD: vm->regs.C = (vm->regs.C & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_CLD: vm->regs.C = (vm->regs.C & 0xFFFFFFFF00000000ULL) | value; break;
  case REG_DHD: vm->regs.D = (vm->regs.D & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_DLD: vm->regs.D = (vm->regs.D & 0xFFFFFFFF00000000ULL) | value; break;
  case REG_EHD: vm->regs.E = (vm->regs.E & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_ELD: vm->regs.E = (vm->regs.E & 0xFFFFFFFF00000000ULL) | value; break;
  case REG_FHD: vm->regs.F = (vm->regs.F & 0x00000000FFFFFFFFULL) | (((uint64_t)value) << 32); break;
  case REG_FLD: vm->regs.F = (vm->regs.F & 0xFFFFFFFF00000000ULL) | value; break;
  default: unreachable();
  }
}

void vm_register_u64_set(vm_t* vm, register_t reg, uint64_t value)
{
  switch (reg)
  {
  case REG_A:  vm->regs.A  = value; break;
  case REG_B:  vm->regs.B  = value; break;
  case REG_C:  vm->regs.C  = value; break;
  case REG_D:  vm->regs.D  = value; break;
  case REG_E:  vm->regs.E  = value; break;
  case REG_F:  vm->regs.F  = value; break;
  case REG_SP: vm->regs.SP = value; break;
  case REG_BP: vm->regs.BP = value; break;
  case REG_IP: vm->regs.IP = value; break;
  default: unreachable();
  }
}

void vm_register_i8_set(vm_t* vm, register_t reg, int8_t value)
{
  vm_register_u8_set(vm, reg, (uint8_t)value);
}

void vm_register_i16_set(vm_t* vm, register_t reg, int16_t value)
{
  vm_register_u16_set(vm, reg, (uint16_t)value);
}

void vm_register_i32_set(vm_t* vm, register_t reg, int32_t value)
{
  vm_register_u32_set(vm, reg, (uint32_t)value);
}

void vm_register_i64_set(vm_t* vm, register_t reg, int64_t value)
{
  vm_register_u64_set(vm, reg, (uint64_t)value);
}

void vm_register_f32_set(vm_t* vm, register_t reg, float value)
{
  switch (reg)
  {
  case REG_AHD: ((float*)&vm->regs.A)[1] = value; break;
  case REG_ALD: ((float*)&vm->regs.A)[0] = value; break;
  case REG_BHD: ((float*)&vm->regs.B)[1] = value; break;
  case REG_BLD: ((float*)&vm->regs.B)[0] = value; break;
  case REG_CHD: ((float*)&vm->regs.C)[1] = value; break;
  case REG_CLD: ((float*)&vm->regs.C)[0] = value; break;
  case REG_DHD: ((float*)&vm->regs.D)[1] = value; break;
  case REG_DLD: ((float*)&vm->regs.D)[0] = value; break;
  case REG_EHD: ((float*)&vm->regs.E)[1] = value; break;
  case REG_ELD: ((float*)&vm->regs.E)[0] = value; break;
  case REG_FHD: ((float*)&vm->regs.F)[1] = value; break;
  case REG_FLD: ((float*)&vm->regs.F)[0] = value; break;
  default: unreachable();
  }
}

void vm_register_f64_set(vm_t* vm, register_t reg, double value)
{
  switch (reg)
  {
  case REG_A: *(double*)&vm->regs.A = value; break;
  case REG_B: *(double*)&vm->regs.B = value; break;
  case REG_C: *(double*)&vm->regs.C = value; break;
  case REG_D: *(double*)&vm->regs.D = value; break;
  case REG_E: *(double*)&vm->regs.E = value; break;
  case REG_F: *(double*)&vm->regs.F = value; break;
  default: unreachable();
  }
}

#define vm_code_next_impl(TYPE)\
  do {\
    TYPE value;\
    memcpy(&value, (const void*)(vm->code.data + vm->regs.IP), sizeof(TYPE));\
    vm->regs.IP += sizeof(TYPE);\
    return value;\
  } while (0)\

uint8_t vm_code_next_u8(vm_t* vm)
{
  vm_code_next_impl(uint8_t);
}

uint16_t vm_code_next_u16(vm_t* vm)
{
  vm_code_next_impl(uint16_t);
}

uint32_t vm_code_next_u32(vm_t* vm)
{
  vm_code_next_impl(uint32_t);
}

uint64_t vm_code_next_u64(vm_t* vm)
{
  vm_code_next_impl(uint64_t);
}

int8_t vm_code_next_i8(vm_t* vm)
{
  vm_code_next_impl(int8_t);
}

int16_t vm_code_next_i16(vm_t* vm)
{
  vm_code_next_impl(int16_t);
}

int32_t vm_code_next_i32(vm_t* vm)
{
  vm_code_next_impl(int32_t);
}

int64_t vm_code_next_i64(vm_t* vm)
{
  vm_code_next_impl(int64_t);
}

float vm_code_next_f32(vm_t* vm)
{
  vm_code_next_impl(float);
}

double vm_code_next_f64(vm_t* vm)
{
  vm_code_next_impl(double);
}

void* vm_code_next_addr(vm_t* vm)
{
  addr_mode_t mode;
  register_t base;
  register_t index;
  int32_t scale;
  int64_t offset;

  size_t size = vm_addr_decode(vm, (const void*)(vm->code.data + vm->regs.IP), &mode, &base, &index, &scale, &offset);
  vm->regs.IP += size;

  return vm_addr_effective(vm, mode, base, index, scale, offset);
}

#define vm_mem_get_impl(TYPE)\
  do {\
    unused(vm);\
    TYPE value;\
    memcpy(&value, mem, sizeof(TYPE));\
    return value;\
  } while (0)\

uint8_t vm_mem_u8_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(uint8_t);
}

uint16_t vm_mem_u16_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(uint16_t);
}

uint32_t vm_mem_u32_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(uint32_t);
}

uint64_t vm_mem_u64_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(uint64_t);
}

int8_t vm_mem_i8_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(int8_t);
}

int16_t vm_mem_i16_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(int16_t);
}

int32_t vm_mem_i32_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(int32_t);
}

int64_t vm_mem_i64_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(int64_t);
}

float vm_mem_f32_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(float);
}

double vm_mem_f64_get(vm_t* vm, const void* mem)
{
  vm_mem_get_impl(double);
}

#define vm_mem_set_impl(TYPE)\
  do {\
    unused(vm);\
    memcpy(mem, &value, sizeof(TYPE));\
  } while (0)\

void vm_mem_u8_set(vm_t* vm, void* mem, uint8_t value)
{
  vm_mem_set_impl(uint8_t);
}

void vm_mem_u16_set(vm_t* vm, void* mem, uint16_t value)
{
  vm_mem_set_impl(uint16_t);
}

void vm_mem_u32_set(vm_t* vm, void* mem, uint32_t value)
{
  vm_mem_set_impl(uint32_t);
}

void vm_mem_u64_set(vm_t* vm, void* mem, uint64_t value)
{
  vm_mem_set_impl(uint64_t);
}

void vm_mem_i8_set(vm_t* vm, void* mem, int8_t value)
{
  vm_mem_set_impl(int8_t);
}

void vm_mem_i16_set(vm_t* vm, void* mem, int16_t value)
{
  vm_mem_set_impl(int16_t);
}

void vm_mem_i32_set(vm_t* vm, void* mem, int32_t value)
{
  vm_mem_set_impl(int32_t);
}

void vm_mem_i64_set(vm_t* vm, void* mem, int64_t value)
{
  vm_mem_set_impl(int64_t);
}

void vm_mem_f32_set(vm_t* vm, void* mem, float value)
{
  vm_mem_set_impl(float);
}

void vm_mem_f64_set(vm_t* vm, void* mem, double value)
{
  vm_mem_set_impl(double);
}

static inline uint8_t encode_scale(int32_t scale)
{
  // Highest bit represents sign. (0 - positive, 1 - negative)
  // Lowest 3 bits represent power of 2.
  switch (scale)
  {
  case 2:    return            1;
  case 4:    return            2;
  case 8:    return            3;
  case 16:   return            4;
  case 32:   return            5;
  case 64:   return            6;
  case 128:  return            7;
  case -2:   return (1 << 3) | 1;
  case -4:   return (1 << 3) | 2;
  case -8:   return (1 << 3) | 3;
  case -16:  return (1 << 3) | 4;
  case -32:  return (1 << 3) | 5;
  case -64:  return (1 << 3) | 6;
  case -128: return (1 << 3) | 7;
  default: unreachable();
  }

  return 0;
}

static inline int32_t decode_scale(uint8_t value)
{
  switch (value)
  {
  case            1: return 2;
  case            2: return 4;
  case            3: return 8;
  case            4: return 16;
  case            5: return 32;
  case            6: return 64;
  case            7: return 128;
  case (1 << 3) | 1: return -2;
  case (1 << 3) | 2: return -4;
  case (1 << 3) | 3: return -8;
  case (1 << 3) | 4: return -16;
  case (1 << 3) | 5: return -32;
  case (1 << 3) | 6: return -64;
  case (1 << 3) | 7: return -128;
  default: unreachable();
  }

  return 0;
}

static size_t vm_mem_addr_encode_offset(vm_t* vm, void* mem, int64_t offset)
{
  unused(vm);

  *(uint8_t*)mem = ((uint8_t)ADDR_MODE_OFFSET & 0xF) << 4;
  
  memcpy((uint8_t*)mem + 1, &offset, sizeof(int64_t));

  return sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_encode_base(vm_t* vm, void* mem, register_t base)
{
  unused(vm);

  assert(register_bits(base) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  return sizeof(uint8_t);
}

static size_t vm_mem_addr_encode_base_offset(vm_t* vm, void* mem, register_t base, int64_t offset)
{
  unused(vm);

  assert(register_bits(base) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE_OFFSET & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  memcpy((uint8_t*)mem + 1, &offset, sizeof(int64_t));

  return sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_encode_base_index(vm_t* vm, void* mem, register_t base, register_t index)
{
  unused(vm);

  assert(register_bits(base) == 64);
  assert(register_bits(index) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE_INDEX & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  *((uint8_t*)mem + 1) = (register_encode(index) & 0xF) << 4;

  return 2 * sizeof(uint8_t);
}

static size_t vm_mem_addr_encode_base_index_offset(vm_t* vm, void* mem, register_t base, register_t index, int64_t offset)
{
  unused(vm);

  assert(register_bits(base) == 64);
  assert(register_bits(index) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE_INDEX_OFFSET & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  *((uint8_t*)mem + 1) = (register_encode(index) & 0xF) << 4;

  memcpy((uint8_t*)mem + 2, &offset, sizeof(int64_t));

  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_encode_base_index_scale(vm_t* vm, void* mem, register_t base, register_t index, int32_t scale)
{
  unused(vm);

  assert(register_bits(base) == 64);
  assert(register_bits(index) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE_INDEX_SCALE & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  *((uint8_t*)mem + 1) = ((register_encode(index) & 0xF) << 4) |
                         (encode_scale(scale) & 0xF);

  return 2 * sizeof(uint8_t);
}

static size_t vm_mem_addr_encode_index_scale_offset(vm_t* vm, void* mem, register_t index, int32_t scale, int64_t offset)
{
  unused(vm);

  assert(register_bits(index) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_INDEX_SCALE_OFFSET & 0xF) << 4);

  *((uint8_t*)mem + 1) = ((register_encode(index) & 0xF) << 4) |
                         (encode_scale(scale) & 0xF);

  memcpy((uint8_t*)mem + 2, &offset, sizeof(int64_t));

  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_encode_base_index_scale_offset(vm_t* vm, void* mem, register_t base, register_t index, int32_t scale, int64_t offset)
{
  unused(vm);

  assert(register_bits(base) == 64);
  assert(register_bits(index) == 64);

  *(uint8_t*)mem = (((uint8_t)ADDR_MODE_BASE_INDEX_SCALE_OFFSET & 0xF) << 4) |
                   (register_encode(base) & 0xF);

  *((uint8_t*)mem + 1) = ((register_encode(index) & 0xF) << 4) |
                         (encode_scale(scale) & 0xF);

  memcpy((uint8_t*)mem + 2, &offset, sizeof(int64_t));

  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

size_t vm_addr_encode(vm_t* vm, void* mem, addr_mode_t mode, register_t base, register_t index, int32_t scale, int64_t offset)
{
  switch (mode)
  {
  case ADDR_MODE_OFFSET:                  return vm_mem_addr_encode_offset(                 vm, mem,                     offset); break;
  case ADDR_MODE_BASE:                    return vm_mem_addr_encode_base(                   vm, mem, base                      ); break;
  case ADDR_MODE_BASE_OFFSET:             return vm_mem_addr_encode_base_offset(            vm, mem, base,               offset); break;
  case ADDR_MODE_BASE_INDEX:              return vm_mem_addr_encode_base_index(             vm, mem, base, index               ); break;
  case ADDR_MODE_BASE_INDEX_OFFSET:       return vm_mem_addr_encode_base_index_offset(      vm, mem, base, index,        offset); break;
  case ADDR_MODE_BASE_INDEX_SCALE:        return vm_mem_addr_encode_base_index_scale(       vm, mem, base, index, scale        ); break;
  case ADDR_MODE_INDEX_SCALE_OFFSET:      return vm_mem_addr_encode_index_scale_offset(     vm, mem,       index, scale, offset); break;
  case ADDR_MODE_BASE_INDEX_SCALE_OFFSET: return vm_mem_addr_encode_base_index_scale_offset(vm, mem, base, index, scale, offset); break;
  default: unreachable();
  }

  return 0;
}

static size_t vm_mem_addr_decode_offset(vm_t* vm, const void* mem, int64_t* offset)
{
  unused(vm);

  if (offset != NULL)
    memcpy(offset, (const uint8_t*)mem + 1, sizeof(int64_t));

  return sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_decode_base(vm_t* vm, const void* mem, register_t* base)
{
  unused(vm);

  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  return sizeof(uint8_t);
}

static size_t vm_mem_addr_decode_base_offset(vm_t* vm, const void* mem, register_t* base, int64_t* offset)
{
  unused(vm);
  
  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  if (offset != NULL)
    memcpy(offset, (const uint8_t*)mem + 1, sizeof(int64_t));

  return sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_decode_base_index(vm_t* vm, const void* mem, register_t* base, register_t* index)
{
  unused(vm);

  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  if (index != NULL)
    *index = register_decode(((*((const uint8_t*)mem + 1)) >> 4) & 0xF, OPCODE_WIDTH_64BIT);

  return 2 * sizeof(uint8_t);
}

static size_t vm_mem_addr_decode_base_index_offset(vm_t* vm, const void* mem, register_t* base, register_t* index, int64_t* offset)
{
  unused(vm);

  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  if (index != NULL)
    *index = register_decode(((*((const uint8_t*)mem + 1)) >> 4) & 0xF, OPCODE_WIDTH_64BIT);

  if (offset != NULL)
    memcpy(offset, (const uint8_t*)mem + 2, sizeof(int64_t));

  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_decode_base_index_scale(vm_t* vm, const void* mem, register_t* base, register_t* index, int32_t* scale)
{
  unused(vm);

  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  if (index != NULL)
    *index = register_decode(((*((const uint8_t*)mem + 1)) >> 4) & 0xF, OPCODE_WIDTH_64BIT);

  if (scale != NULL)
    *scale = decode_scale((*((const uint8_t*)mem + 1)) & 0xF);

  return 2 * sizeof(uint8_t);
}

static size_t vm_mem_addr_decode_index_scale_offset(vm_t* vm, const void* mem, register_t* index, int32_t* scale, int64_t* offset)
{
  unused(vm);

  if (index != NULL)
    *index = register_decode(((*((const uint8_t*)mem + 1)) >> 4) & 0xF, OPCODE_WIDTH_64BIT);

  if (scale != NULL)
    *scale = decode_scale((*((const uint8_t*)mem + 1)) & 0xF);

  if (offset != NULL)
    memcpy(offset, (const uint8_t*)mem + 2, sizeof(int64_t));
  
  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

static size_t vm_mem_addr_decode_base_index_scale_offset(vm_t* vm, const void* mem, register_t* base, register_t* index, int32_t* scale, int64_t* offset)
{
  unused(vm);

  if (base != NULL)
    *base = register_decode((*(const uint8_t*)mem) & 0xF, OPCODE_WIDTH_64BIT);

  if (index != NULL)
    *index = register_decode(((*((const uint8_t*)mem + 1)) >> 4) & 0xF, OPCODE_WIDTH_64BIT);

  if (scale != NULL)
    *scale = decode_scale((*((const uint8_t*)mem + 1)) & 0xF);

  if (offset != NULL)
    memcpy(offset, (const uint8_t*)mem + 2, sizeof(int64_t));
  
  return 2 * sizeof(uint8_t) + sizeof(int64_t);
}

size_t vm_addr_decode(vm_t* vm, const void* mem, addr_mode_t* mode, register_t* base, register_t* index, int32_t* scale, int64_t* offset)
{
  addr_mode_t mode_value = (*(const uint8_t*)mem) >> 4;

  if (mode != NULL)
    *mode = mode_value;

  switch (mode_value)
  {
  case ADDR_MODE_OFFSET:                  return vm_mem_addr_decode_offset(                 vm, mem,                     offset); break;
  case ADDR_MODE_BASE:                    return vm_mem_addr_decode_base(                   vm, mem, base                      ); break;
  case ADDR_MODE_BASE_OFFSET:             return vm_mem_addr_decode_base_offset(            vm, mem, base,               offset); break;
  case ADDR_MODE_BASE_INDEX:              return vm_mem_addr_decode_base_index(             vm, mem, base, index               ); break;
  case ADDR_MODE_BASE_INDEX_OFFSET:       return vm_mem_addr_decode_base_index_offset(      vm, mem, base, index,        offset); break;
  case ADDR_MODE_BASE_INDEX_SCALE:        return vm_mem_addr_decode_base_index_scale(       vm, mem, base, index, scale        ); break;
  case ADDR_MODE_INDEX_SCALE_OFFSET:      return vm_mem_addr_decode_index_scale_offset(     vm, mem,       index, scale, offset); break;
  case ADDR_MODE_BASE_INDEX_SCALE_OFFSET: return vm_mem_addr_decode_base_index_scale_offset(vm, mem, base, index, scale, offset); break;
  default: unreachable();
  }

  return 0;
}

void* vm_addr_effective(vm_t* vm, addr_mode_t mode, register_t base, register_t index, int32_t scale, int64_t offset)
{
  switch (mode)
  {
  case ADDR_MODE_OFFSET:                  return (void*)(                                                                         offset);
  case ADDR_MODE_BASE:                    return (void*)(vm_register_u64_get(vm, base)                                                  );
  case ADDR_MODE_BASE_OFFSET:             return (void*)(vm_register_u64_get(vm, base)                                          + offset);
  case ADDR_MODE_BASE_INDEX:              return (void*)(vm_register_u64_get(vm, base) + vm_register_u64_get(vm, index)                 );
  case ADDR_MODE_BASE_INDEX_OFFSET:       return (void*)(vm_register_u64_get(vm, base) + vm_register_u64_get(vm, index)         + offset);
  case ADDR_MODE_BASE_INDEX_SCALE:        return (void*)(vm_register_u64_get(vm, base) + vm_register_u64_get(vm, index) * scale         );
  case ADDR_MODE_INDEX_SCALE_OFFSET:      return (void*)(                                vm_register_u64_get(vm, index) * scale + offset);
  case ADDR_MODE_BASE_INDEX_SCALE_OFFSET: return (void*)(vm_register_u64_get(vm, base) + vm_register_u64_get(vm, index) * scale + offset);
  default: unreachable();
  }

  return NULL;
}

#define vm_stack_push_impl(TYPE)\
  do {\
    assert((uint8_t*)vm->regs.SP - sizeof(TYPE) >= vm->stack.data);\
    vm->regs.SP -= sizeof(TYPE);\
    memcpy((void*)vm->regs.SP, &value, sizeof(TYPE));\
  } while (0)\

void vm_stack_u8_push(vm_t* vm, uint8_t value)
{
  vm_stack_push_impl(uint8_t);
}

void vm_stack_u16_push(vm_t* vm, uint16_t value)
{
  vm_stack_push_impl(uint16_t);
}

void vm_stack_u32_push(vm_t* vm, uint32_t value)
{
  vm_stack_push_impl(uint32_t);
}

void vm_stack_u64_push(vm_t* vm, uint64_t value)
{
  vm_stack_push_impl(uint64_t);
}

void vm_stack_i8_push(vm_t* vm, int8_t value)
{
  vm_stack_push_impl(int8_t);
}

void vm_stack_i16_push(vm_t* vm, int16_t value)
{
  vm_stack_push_impl(int16_t);
}

void vm_stack_i32_push(vm_t* vm, int32_t value)
{
  vm_stack_push_impl(int32_t);
}

void vm_stack_i64_push(vm_t* vm, int64_t value)
{
  vm_stack_push_impl(int64_t);
}

void vm_stack_f32_push(vm_t* vm, float value)
{
  vm_stack_push_impl(float);
}

void vm_stack_f64_push(vm_t* vm, double value)
{
  vm_stack_push_impl(double);
}

#define vm_stack_pop_impl(TYPE)\
  do {\
    assert((uint8_t*)vm->regs.SP + sizeof(TYPE) <= vm->stack.data + VM_STACK_DEFAULT_SIZE);\
    TYPE value;\
    memcpy(&value, (void*)vm->regs.SP, sizeof(TYPE));\
    vm->regs.SP += sizeof(TYPE);\
    return value;\
  } while (0)\

uint8_t vm_stack_u8_pop(vm_t* vm)
{
  vm_stack_pop_impl(uint8_t);
}

uint16_t vm_stack_u16_pop(vm_t* vm)
{
  vm_stack_pop_impl(uint16_t);
}

uint32_t vm_stack_u32_pop(vm_t* vm)
{
  vm_stack_pop_impl(uint32_t);
}

uint64_t vm_stack_u64_pop(vm_t* vm)
{
  vm_stack_pop_impl(uint64_t);
}

int8_t vm_stack_i8_pop(vm_t* vm)
{
  vm_stack_pop_impl(int8_t);
}

int16_t vm_stack_i16_pop(vm_t* vm)
{
  vm_stack_pop_impl(int16_t);
}

int32_t vm_stack_i32_pop(vm_t* vm)
{
  vm_stack_pop_impl(int32_t);
}

int64_t vm_stack_i64_pop(vm_t* vm)
{
  vm_stack_pop_impl(int64_t);
}

float vm_stack_f32_pop(vm_t* vm)
{
  vm_stack_pop_impl(float);
}

double vm_stack_f64_pop(vm_t* vm)
{
  vm_stack_pop_impl(double);
}

void vm_fetch(vm_t* vm)
{
  vm->inst.raw = vm_code_next_u16(vm);
}

void vm_decode(vm_t* vm)
{
  opcode_decode(vm->inst.raw, &vm->inst.opcode, &vm->inst.param, &vm->inst.width);
}

static inline void vm_execute_MOV_reg_reg(vm_t* vm)
{
  uint8_t encoded_regs = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_8BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_16BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_src));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_MOV_mem_reg(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_mem_u8_set(vm, mem_dest, vm_register_u8_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_mem_u16_set(vm, mem_dest, vm_register_u16_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_mem_u32_set(vm, mem_dest, vm_register_u32_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_mem_u64_set(vm, mem_dest, vm_register_u64_get(vm, reg_src));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_MOV_reg_mem(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_mem_u8_get(vm, mem_src));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_u16_set(vm, reg_dest, vm_mem_u16_get(vm, mem_src));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_u32_set(vm, reg_dest, vm_mem_u32_get(vm, mem_src));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_u64_set(vm, reg_dest, vm_mem_u64_get(vm, mem_src));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_MOV_mem_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_src));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_src));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_src));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_src));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_MOV_reg_imm(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_code_next_u8(vm));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_u16_set(vm, reg_dest, vm_code_next_u16(vm));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_u32_set(vm, reg_dest, vm_code_next_u32(vm));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_u64_set(vm, reg_dest, vm_code_next_u64(vm));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_MOV_mem_imm(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_u8_set(vm, mem_dest, vm_code_next_u8(vm));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_u16_set(vm, mem_dest, vm_code_next_u16(vm));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_u32_set(vm, mem_dest, vm_code_next_u32(vm));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_u64_set(vm, mem_dest, vm_code_next_u64(vm));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_MOV(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_MOV_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_MOV_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_MOV_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_MOV_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_MOV_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_MOV_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_PSH_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_src = register_decode(encoded_reg, OPCODE_WIDTH_8BIT);
    vm_stack_u8_push(vm, vm_register_u8_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_src = register_decode(encoded_reg, OPCODE_WIDTH_16BIT);
    vm_stack_u16_push(vm, vm_register_u16_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_src = register_decode(encoded_reg, OPCODE_WIDTH_32BIT);
    vm_stack_u32_push(vm, vm_register_u32_get(vm, reg_src));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_src = register_decode(encoded_reg, OPCODE_WIDTH_64BIT);
    vm_stack_u64_push(vm, vm_register_u64_get(vm, reg_src));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_PSH_mem(vm_t* vm)
{
  void* addr_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_stack_u8_push(vm, vm_mem_u8_get(vm, addr_src));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_stack_u16_push(vm, vm_mem_u16_get(vm, addr_src));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_stack_u32_push(vm, vm_mem_u32_get(vm, addr_src));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_stack_u64_push(vm, vm_mem_u64_get(vm, addr_src));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_PSH_imm(vm_t* vm)
{
  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_stack_u8_push(vm, vm_code_next_u8(vm));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_stack_u16_push(vm, vm_code_next_u16(vm));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_stack_u32_push(vm, vm_code_next_u32(vm));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_stack_u64_push(vm, vm_code_next_u64(vm));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_PSH(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_PSH_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_PSH_mem(vm); break;
  case OPCODE_PARAM_IMM: vm_execute_PSH_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_POP_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_stack_u8_pop(vm));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg, OPCODE_WIDTH_8BIT);
    vm_register_u16_set(vm, reg_dest, vm_stack_u16_pop(vm));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg, OPCODE_WIDTH_8BIT);
    vm_register_u32_set(vm, reg_dest, vm_stack_u32_pop(vm));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg, OPCODE_WIDTH_8BIT);
    vm_register_u64_set(vm, reg_dest, vm_stack_u64_pop(vm));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_POP_mem(vm_t* vm)
{
  void* addr_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_u8_set(vm, addr_dest, vm_stack_u8_pop(vm));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_u16_set(vm, addr_dest, vm_stack_u16_pop(vm));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_u32_set(vm, addr_dest, vm_stack_u32_pop(vm));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_u64_set(vm, addr_dest, vm_stack_u64_pop(vm));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_POP(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_POP_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_POP_mem(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_LEA(vm_t* vm)
{
  assert(vm->inst.param == OPCODE_PARAM_REG_MEM);
  assert(vm->inst.width == OPCODE_WIDTH_64BIT);

  uint8_t encoded_reg = vm_code_next_u8(vm);
  register_t reg_dest = register_decode(encoded_reg, OPCODE_WIDTH_64BIT);
  void* addr = vm_code_next_addr(vm);

  vm_register_u64_set(vm, reg_dest, (uint64_t)addr);
}

#define vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(OP)\
  do {\
    uint8_t encoded_regs = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_8BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_dest) OP vm_register_u8_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_16BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_dest) OP vm_register_u16_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_dest) OP vm_register_u32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_dest) OP vm_register_u64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_dest) OP vm_register_u8_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_dest) OP vm_register_u16_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_dest) OP vm_register_u32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_dest) OP vm_register_u64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_dest) OP vm_mem_u8_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_dest) OP vm_mem_u16_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_dest) OP vm_mem_u32_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_dest) OP vm_mem_u64_get(vm, mem_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
      vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_dest) OP vm_mem_u8_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_16BIT:\
      vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_dest) OP vm_mem_u16_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_dest) OP vm_mem_u32_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_dest) OP vm_mem_u64_get(vm, mem_src));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_dest) OP vm_code_next_u8(vm));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_dest) OP vm_code_next_u16(vm));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_dest) OP vm_code_next_u32(vm));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_dest) OP vm_code_next_u64(vm));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
      vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_dest) OP vm_code_next_u8(vm));\
      break;\
    case OPCODE_WIDTH_16BIT:\
      vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_dest) OP vm_code_next_u16(vm));\
      break;\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_dest) OP vm_code_next_u32(vm));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_dest) OP vm_code_next_u64(vm));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

static inline void vm_execute_ADD_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(+);
}

static inline void vm_execute_ADD_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(+);
}

static inline void vm_execute_ADD_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(+);
}

static inline void vm_execute_ADD_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(+);
}

static inline void vm_execute_ADD_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(+);
}

static inline void vm_execute_ADD_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(+);
}

static inline void vm_execute_ADD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_ADD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_ADD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_ADD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_ADD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_ADD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_ADD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_SUB_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(-);
}

static inline void vm_execute_SUB_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(-);
}

static inline void vm_execute_SUB_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(-);
}

static inline void vm_execute_SUB_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(-);
}

static inline void vm_execute_SUB_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(-);
}

static inline void vm_execute_SUB_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(-);
}

static inline void vm_execute_SUB(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_SUB_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_SUB_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_SUB_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_SUB_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_SUB_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_SUB_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_MUL_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(*);
}

static inline void vm_execute_MUL_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(*);
}

static inline void vm_execute_MUL_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(*);
}

static inline void vm_execute_MUL_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(*);
}

static inline void vm_execute_MUL_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(*);
}

static inline void vm_execute_MUL_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(*);
}

static inline void vm_execute_MUL(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_MUL_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_MUL_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_MUL_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_MUL_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_MUL_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_MUL_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_DIV_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(/);
}

static inline void vm_execute_DIV_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(/);
}

static inline void vm_execute_DIV_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(/);
}

static inline void vm_execute_DIV_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(/);
}

static inline void vm_execute_DIV_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(/);
}

static inline void vm_execute_DIV_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(/);
}

static inline void vm_execute_DIV(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_DIV_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_DIV_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_DIV_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_DIV_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_DIV_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_DIV_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_MOD_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(%);
}

static inline void vm_execute_MOD_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(%);
}

static inline void vm_execute_MOD_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(%);
}

static inline void vm_execute_MOD_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(%);
}

static inline void vm_execute_MOD_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(%);
}

static inline void vm_execute_MOD_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(%);
}

static inline void vm_execute_MOD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_MOD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_MOD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_MOD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_MOD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_MOD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_MOD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_INC_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_dest) + 1);
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_INC_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_dest) + 1);
    break;
  default: unreachable();
  }
}

static inline void vm_execute_INC(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_INC_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_INC_mem(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_DEC_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_u8_set(vm, reg_dest, vm_register_u8_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_u16_set(vm, reg_dest, vm_register_u16_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_u32_set(vm, reg_dest, vm_register_u32_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_u64_set(vm, reg_dest, vm_register_u64_get(vm, reg_dest) - 1);
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_DEC_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_u8_set(vm, mem_dest, vm_mem_u8_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_u16_set(vm, mem_dest, vm_mem_u16_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_u32_set(vm, mem_dest, vm_mem_u32_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_u64_set(vm, mem_dest, vm_mem_u64_get(vm, mem_dest) - 1);
    break;
  default: unreachable();
  }
}

static inline void vm_execute_DEC(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_DEC_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_DEC_mem(vm); break;
  default: unreachable();
  }
}

#define vm_execute_SIGNED_BIN_OP_reg_reg_impl(OP)\
  do {\
    uint8_t encoded_regs = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_8BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_i8_set(vm, reg_dest, vm_register_i8_get(vm, reg_dest) OP vm_register_i8_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_16BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_i16_set(vm, reg_dest, vm_register_i16_get(vm, reg_dest) OP vm_register_i16_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_i32_set(vm, reg_dest, vm_register_i32_get(vm, reg_dest) OP vm_register_i32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_i64_set(vm, reg_dest, vm_register_i64_get(vm, reg_dest) OP vm_register_i64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_SIGNED_BIN_OP_mem_reg_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_mem_i8_set(vm, mem_dest, vm_mem_i8_get(vm, mem_dest) OP vm_register_i8_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_mem_i16_set(vm, mem_dest, vm_mem_i16_get(vm, mem_dest) OP vm_register_i16_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_mem_i32_set(vm, mem_dest, vm_mem_i32_get(vm, mem_dest) OP vm_register_i32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_mem_i64_set(vm, mem_dest, vm_mem_i64_get(vm, mem_dest) OP vm_register_i64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_SIGNED_BIN_OP_reg_mem_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_i8_set(vm, reg_dest, vm_register_i8_get(vm, reg_dest) OP vm_mem_i8_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_i16_set(vm, reg_dest, vm_register_i16_get(vm, reg_dest) OP vm_mem_i16_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_i32_set(vm, reg_dest, vm_register_i32_get(vm, reg_dest) OP vm_mem_i32_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_i64_set(vm, reg_dest, vm_register_i64_get(vm, reg_dest) OP vm_mem_i64_get(vm, mem_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_SIGNED_BIN_OP_mem_mem_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
      vm_mem_i8_set(vm, mem_dest, vm_mem_i8_get(vm, mem_dest) OP vm_mem_i8_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_16BIT:\
      vm_mem_i16_set(vm, mem_dest, vm_mem_i16_get(vm, mem_dest) OP vm_mem_i16_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_i32_set(vm, mem_dest, vm_mem_i32_get(vm, mem_dest) OP vm_mem_i32_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_i64_set(vm, mem_dest, vm_mem_i64_get(vm, mem_dest) OP vm_mem_i64_get(vm, mem_src));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_SIGNED_BIN_OP_reg_imm_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);\
      vm_register_i8_set(vm, reg_dest, vm_register_i8_get(vm, reg_dest) OP vm_code_next_i8(vm));\
      break;\
    }\
    case OPCODE_WIDTH_16BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);\
      vm_register_i16_set(vm, reg_dest, vm_register_i16_get(vm, reg_dest) OP vm_code_next_i16(vm));\
      break;\
    }\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_i32_set(vm, reg_dest, vm_register_i32_get(vm, reg_dest) OP vm_code_next_i32(vm));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_i64_set(vm, reg_dest, vm_register_i64_get(vm, reg_dest) OP vm_code_next_i64(vm));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_SIGNED_BIN_OP_mem_imm_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_8BIT:\
      vm_mem_i8_set(vm, mem_dest, vm_mem_i8_get(vm, mem_dest) OP vm_code_next_i8(vm));\
      break;\
    case OPCODE_WIDTH_16BIT:\
      vm_mem_i16_set(vm, mem_dest, vm_mem_i16_get(vm, mem_dest) OP vm_code_next_i16(vm));\
      break;\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_i32_set(vm, mem_dest, vm_mem_i32_get(vm, mem_dest) OP vm_code_next_i32(vm));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_i64_set(vm, mem_dest, vm_mem_i64_get(vm, mem_dest) OP vm_code_next_i64(vm));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

static inline void vm_execute_IADD_reg_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_reg_impl(+);
}

static inline void vm_execute_IADD_mem_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_reg_impl(+);
}

static inline void vm_execute_IADD_reg_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_mem_impl(+);
}

static inline void vm_execute_IADD_mem_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_mem_impl(+);
}

static inline void vm_execute_IADD_reg_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_imm_impl(+);
}

static inline void vm_execute_IADD_mem_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_imm_impl(+);
}

static inline void vm_execute_IADD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_IADD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_IADD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_IADD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_IADD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_IADD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_IADD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_ISUB_reg_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_reg_impl(-);
}

static inline void vm_execute_ISUB_mem_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_reg_impl(-);
}

static inline void vm_execute_ISUB_reg_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_mem_impl(-);
}

static inline void vm_execute_ISUB_mem_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_mem_impl(-);
}

static inline void vm_execute_ISUB_reg_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_imm_impl(-);
}

static inline void vm_execute_ISUB_mem_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_imm_impl(-);
}

static inline void vm_execute_ISUB(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_ISUB_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_ISUB_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_ISUB_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_ISUB_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_ISUB_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_ISUB_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_IMUL_reg_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_reg_impl(*);
}

static inline void vm_execute_IMUL_mem_reg(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_reg_impl(*);
}

static inline void vm_execute_IMUL_reg_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_mem_impl(*);
}

static inline void vm_execute_IMUL_mem_mem(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_mem_impl(*);
}

static inline void vm_execute_IMUL_reg_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_reg_imm_impl(*);
}

static inline void vm_execute_IMUL_mem_imm(vm_t* vm)
{
  vm_execute_SIGNED_BIN_OP_mem_imm_impl(*);
}

static inline void vm_execute_IMUL(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_IMUL_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_IMUL_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_IMUL_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_IMUL_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_IMUL_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_IMUL_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_IDIV_reg_reg(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_reg_impl(/);
}

static inline void vm_execute_IDIV_mem_reg(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_reg_impl(/);
}

static inline void vm_execute_IDIV_reg_mem(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_mem_impl(/);
}

static inline void vm_execute_IDIV_mem_mem(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_mem_impl(/);
}

static inline void vm_execute_IDIV_reg_imm(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_imm_impl(/);
}

static inline void vm_execute_IDIV_mem_imm(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_imm_impl(/);
}

static inline void vm_execute_IDIV(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_IDIV_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_IDIV_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_IDIV_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_IDIV_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_IDIV_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_IDIV_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_IMOD_reg_reg(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_reg_impl(%);
}

static inline void vm_execute_IMOD_mem_reg(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_reg_impl(%);
}

static inline void vm_execute_IMOD_reg_mem(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_mem_impl(%);
}

static inline void vm_execute_IMOD_mem_mem(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_mem_impl(%);
}

static inline void vm_execute_IMOD_reg_imm(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_reg_imm_impl(%);
}

static inline void vm_execute_IMOD_mem_imm(vm_t* vm)
{
    vm_execute_SIGNED_BIN_OP_mem_imm_impl(%);
}

static inline void vm_execute_IMOD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_IMOD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_IMOD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_IMOD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_IMOD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_IMOD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_IMOD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_INEG_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_i8_set(vm, reg_dest, -vm_register_i8_get(vm, reg_dest));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_i16_set(vm, reg_dest, -vm_register_i16_get(vm, reg_dest));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_i32_set(vm, reg_dest, -vm_register_i32_get(vm, reg_dest));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_i64_set(vm, reg_dest, -vm_register_i64_get(vm, reg_dest));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_INEG_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_i8_set(vm, mem_dest, -vm_mem_i8_get(vm, mem_dest));
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_i16_set(vm, mem_dest, -vm_mem_i16_get(vm, mem_dest));
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_i32_set(vm, mem_dest, -vm_mem_i32_get(vm, mem_dest));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_i64_set(vm, mem_dest, -vm_mem_i64_get(vm, mem_dest));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_INEG(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_INEG_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_INEG_mem(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_IINC_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_i8_set(vm, reg_dest, vm_register_i8_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_i16_set(vm, reg_dest, vm_register_i16_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_i32_set(vm, reg_dest, vm_register_i32_get(vm, reg_dest) + 1);
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_i64_set(vm, reg_dest, vm_register_i64_get(vm, reg_dest) + 1);
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_IINC_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_i8_set(vm, mem_dest, vm_mem_i8_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_i16_set(vm, mem_dest, vm_mem_i16_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_i32_set(vm, mem_dest, vm_mem_i32_get(vm, mem_dest) + 1);
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_i64_set(vm, mem_dest, vm_mem_i64_get(vm, mem_dest) + 1);
    break;
  default: unreachable();
  }
}

static inline void vm_execute_IINC(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_IINC_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_IINC_mem(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_IDEC_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);
    vm_register_i8_set(vm, reg_dest, vm_register_i8_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);
    vm_register_i16_set(vm, reg_dest, vm_register_i16_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_i32_set(vm, reg_dest, vm_register_i32_get(vm, reg_dest) - 1);
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_i64_set(vm, reg_dest, vm_register_i64_get(vm, reg_dest) - 1);
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_IDEC_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
    vm_mem_i8_set(vm, mem_dest, vm_mem_i8_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_16BIT:
    vm_mem_i16_set(vm, mem_dest, vm_mem_i16_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_32BIT:
    vm_mem_i32_set(vm, mem_dest, vm_mem_i32_get(vm, mem_dest) - 1);
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_i64_set(vm, mem_dest, vm_mem_i64_get(vm, mem_dest) - 1);
    break;
  default: unreachable();
  }
}

static inline void vm_execute_IDEC(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_IDEC_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_IDEC_mem(vm); break;
  default: unreachable();
  }
}

#define vm_execute_FLOAT_BIN_OP_reg_reg_impl(OP)\
  do {\
    uint8_t encoded_regs = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_f32_set(vm, reg_dest, vm_register_f32_get(vm, reg_dest) OP vm_register_f32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);\
      register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_f64_set(vm, reg_dest, vm_register_f64_get(vm, reg_dest) OP vm_register_f64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_FLOAT_BIN_OP_mem_reg_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_mem_f32_set(vm, mem_dest, vm_mem_f32_get(vm, mem_dest) OP vm_register_f32_get(vm, reg_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_mem_f64_set(vm, mem_dest, vm_mem_f64_get(vm, mem_dest) OP vm_register_f64_get(vm, reg_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_FLOAT_BIN_OP_reg_mem_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_f32_set(vm, reg_dest, vm_register_f32_get(vm, reg_dest) OP vm_mem_f32_get(vm, mem_src));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_f64_set(vm, reg_dest, vm_register_f64_get(vm, reg_dest) OP vm_mem_f64_get(vm, mem_src));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_FLOAT_BIN_OP_mem_mem_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    void* mem_src = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_f32_set(vm, mem_dest, vm_mem_f32_get(vm, mem_dest) OP vm_mem_f32_get(vm, mem_src));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_f64_set(vm, mem_dest, vm_mem_f64_get(vm, mem_dest) OP vm_mem_f64_get(vm, mem_src));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_FLOAT_BIN_OP_reg_imm_impl(OP)\
  do {\
    uint8_t encoded_reg = vm_code_next_u8(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);\
      vm_register_f32_set(vm, reg_dest, vm_register_f32_get(vm, reg_dest) OP vm_code_next_f32(vm));\
      break;\
    }\
    case OPCODE_WIDTH_64BIT:\
    {\
      register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);\
      vm_register_f64_set(vm, reg_dest, vm_register_f64_get(vm, reg_dest) OP vm_code_next_f64(vm));\
      break;\
    }\
    default: unreachable();\
    }\
  } while (0)\

#define vm_execute_FLOAT_BIN_OP_mem_imm_impl(OP)\
  do {\
    void* mem_dest = vm_code_next_addr(vm);\
    switch (vm->inst.width)\
    {\
    case OPCODE_WIDTH_32BIT:\
      vm_mem_f32_set(vm, mem_dest, vm_mem_f32_get(vm, mem_dest) OP vm_code_next_f32(vm));\
      break;\
    case OPCODE_WIDTH_64BIT:\
      vm_mem_f64_set(vm, mem_dest, vm_mem_f64_get(vm, mem_dest) OP vm_code_next_f64(vm));\
      break;\
    default: unreachable();\
    }\
  } while (0)\

static inline void vm_execute_FADD_reg_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_reg_impl(+);
}

static inline void vm_execute_FADD_mem_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_reg_impl(+);
}

static inline void vm_execute_FADD_reg_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_mem_impl(+);
}

static inline void vm_execute_FADD_mem_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_mem_impl(+);
}

static inline void vm_execute_FADD_reg_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_imm_impl(+);
}

static inline void vm_execute_FADD_mem_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_imm_impl(+);
}

static inline void vm_execute_FADD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_FADD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_FADD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_FADD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_FADD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_FADD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_FADD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_FSUB_reg_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_reg_impl(-);
}

static inline void vm_execute_FSUB_mem_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_reg_impl(-);
}

static inline void vm_execute_FSUB_reg_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_mem_impl(-);
}

static inline void vm_execute_FSUB_mem_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_mem_impl(-);
}

static inline void vm_execute_FSUB_reg_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_imm_impl(-);
}

static inline void vm_execute_FSUB_mem_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_imm_impl(-);
}

static inline void vm_execute_FSUB(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_FSUB_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_FSUB_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_FSUB_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_FSUB_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_FSUB_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_FSUB_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_FMUL_reg_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_reg_impl(*);
}

static inline void vm_execute_FMUL_mem_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_reg_impl(*);
}

static inline void vm_execute_FMUL_reg_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_mem_impl(*);
}

static inline void vm_execute_FMUL_mem_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_mem_impl(*);
}

static inline void vm_execute_FMUL_reg_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_imm_impl(*);
}

static inline void vm_execute_FMUL_mem_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_imm_impl(*);
}

static inline void vm_execute_FMUL(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_FMUL_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_FMUL_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_FMUL_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_FMUL_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_FMUL_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_FMUL_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_FDIV_reg_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_reg_impl(/);
}

static inline void vm_execute_FDIV_mem_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_reg_impl(/);
}

static inline void vm_execute_FDIV_reg_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_mem_impl(/);
}

static inline void vm_execute_FDIV_mem_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_mem_impl(/);
}

static inline void vm_execute_FDIV_reg_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_imm_impl(/);
}

static inline void vm_execute_FDIV_mem_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_imm_impl(/);
}

static inline void vm_execute_FDIV(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_FDIV_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_FDIV_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_FDIV_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_FDIV_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_FDIV_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_FDIV_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_FMOD_reg_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_reg_impl(/);
}

static inline void vm_execute_FMOD_mem_reg(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_reg_impl(/);
}

static inline void vm_execute_FMOD_reg_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_mem_impl(/);
}

static inline void vm_execute_FMOD_mem_mem(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_mem_impl(/);
}

static inline void vm_execute_FMOD_reg_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_reg_imm_impl(/);
}

static inline void vm_execute_FMOD_mem_imm(vm_t* vm)
{
  vm_execute_FLOAT_BIN_OP_mem_imm_impl(/);
}

static inline void vm_execute_FMOD(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_FMOD_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_FMOD_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_FMOD_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_FMOD_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_FMOD_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_FMOD_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_FNEG_reg(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);
    vm_register_f32_set(vm, reg_dest, -vm_register_f32_get(vm, reg_dest));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);
    vm_register_f64_set(vm, reg_dest, -vm_register_f64_get(vm, reg_dest));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_FNEG_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_32BIT:
    vm_mem_f32_set(vm, mem_dest, -vm_mem_f32_get(vm, mem_dest));
    break;
  case OPCODE_WIDTH_64BIT:
    vm_mem_f64_set(vm, mem_dest, -vm_mem_f64_get(vm, mem_dest));
    break;
  default: unreachable();
  }
}

static inline void vm_execute_FNEG(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG: vm_execute_FNEG_reg(vm); break;
  case OPCODE_PARAM_MEM: vm_execute_FNEG_mem(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_AND_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(&);
}

static inline void vm_execute_AND_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(&);
}

static inline void vm_execute_AND_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(&);
}

static inline void vm_execute_AND_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(&);
}

static inline void vm_execute_AND_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(&);
}

static inline void vm_execute_AND_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(&);
}

static inline void vm_execute_AND(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_AND_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_AND_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_AND_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_AND_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_AND_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_AND_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_OR_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(|);
}

static inline void vm_execute_OR_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(|);
}

static inline void vm_execute_OR_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(|);
}

static inline void vm_execute_OR_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(|);
}

static inline void vm_execute_OR_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(|);
}

static inline void vm_execute_OR_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(|);
}

static inline void vm_execute_OR(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_OR_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_OR_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_OR_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_OR_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_OR_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_OR_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_XOR_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(^);
}

static inline void vm_execute_XOR_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(^);
}

static inline void vm_execute_XOR_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(^);
}

static inline void vm_execute_XOR_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(^);
}

static inline void vm_execute_XOR_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(^);
}

static inline void vm_execute_XOR_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(^);
}

static inline void vm_execute_XOR(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_XOR_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_XOR_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_XOR_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_XOR_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_XOR_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_XOR_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_NOT(vm_t* vm)
{
  unused(vm);
}

static inline void vm_execute_SHL_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(<<);
}

static inline void vm_execute_SHL_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(<<);
}

static inline void vm_execute_SHL_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(<<);
}

static inline void vm_execute_SHL_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(<<);
}

static inline void vm_execute_SHL_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(<<);
}

static inline void vm_execute_SHL_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(<<);
}

static inline void vm_execute_SHL(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_SHL_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_SHL_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_SHL_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_SHL_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_SHL_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_SHL_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_SHR_reg_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_reg_impl(>>);
}

static inline void vm_execute_SHR_mem_reg(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_reg_impl(>>);
}

static inline void vm_execute_SHR_reg_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_mem_impl(>>);
}

static inline void vm_execute_SHR_mem_mem(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_mem_impl(>>);
}

static inline void vm_execute_SHR_reg_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_reg_imm_impl(>>);
}

static inline void vm_execute_SHR_mem_imm(vm_t* vm)
{
  vm_execute_UNSIGNED_BIN_OP_mem_imm_impl(>>);
}

static inline void vm_execute_SHR(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_SHR_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_SHR_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_SHR_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_SHR_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_SHR_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_SHR_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_ROL_reg_reg(vm_t* vm)
{
  uint8_t encoded_regs = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_8BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_8BIT);
    
    uint8_t shift = vm_register_u8_get(vm, reg_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_16BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_16BIT);
    
    uint16_t shift = vm_register_u16_get(vm, reg_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);
    
    uint32_t shift = vm_register_u32_get(vm, reg_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);
    
    uint64_t shift = vm_register_u64_get(vm, reg_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL_mem_reg(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_register_u8_get(vm, reg_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_register_u16_get(vm, reg_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_register_u32_get(vm, reg_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_register_u64_get(vm, reg_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL_reg_mem(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_mem_u8_get(vm, mem_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;
      
    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_mem_u16_get(vm, mem_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_mem_u32_get(vm, mem_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_mem_u64_get(vm, mem_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL_mem_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    uint8_t shift = vm_mem_u8_get(vm, mem_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    uint16_t shift = vm_mem_u16_get(vm, mem_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    uint32_t shift = vm_mem_u32_get(vm, mem_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    uint64_t shift = vm_mem_u64_get(vm, mem_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL_reg_imm(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_code_next_u8(vm);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_code_next_u16(vm);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_code_next_u32(vm);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_code_next_u64(vm);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL_mem_imm(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    uint8_t shift = vm_code_next_u8(vm);
    
    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;
    
    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    uint16_t shift = vm_code_next_u16(vm);
    
    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;
    
    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    uint32_t shift = vm_code_next_u32(vm);
    
    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;
    
    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    uint64_t shift = vm_code_next_u64(vm);
    
    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;
    
    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value << shift) | (value >> (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROL(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_ROL_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_ROL_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_ROL_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_ROL_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_ROL_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_ROL_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_ROR_reg_reg(vm_t* vm)
{
  uint8_t encoded_regs = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_8BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_8BIT);
    
    uint8_t shift = vm_register_u8_get(vm, reg_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_16BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_16BIT);
    
    uint16_t shift = vm_register_u16_get(vm, reg_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_32BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_32BIT);
    
    uint32_t shift = vm_register_u32_get(vm, reg_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode((encoded_regs >> 4) & 0xF, OPCODE_WIDTH_64BIT);
    register_t reg_src = register_decode(encoded_regs & 0xF, OPCODE_WIDTH_64BIT);
    
    uint64_t shift = vm_register_u64_get(vm, reg_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR_mem_reg(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_register_u8_get(vm, reg_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_register_u16_get(vm, reg_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_register_u32_get(vm, reg_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_src = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_register_u64_get(vm, reg_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR_reg_mem(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_mem_u8_get(vm, mem_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;
      
    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_mem_u16_get(vm, mem_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_mem_u32_get(vm, mem_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_mem_u64_get(vm, mem_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR_mem_mem(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);
  void* mem_src = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    uint8_t shift = vm_mem_u8_get(vm, mem_src);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    uint16_t shift = vm_mem_u16_get(vm, mem_src);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    uint32_t shift = vm_mem_u32_get(vm, mem_src);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    uint64_t shift = vm_mem_u64_get(vm, mem_src);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR_reg_imm(vm_t* vm)
{
  uint8_t encoded_reg = vm_code_next_u8(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_8BIT);

    uint8_t shift = vm_code_next_u8(vm);

    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;

    uint8_t value = vm_register_u8_get(vm, reg_dest);

    vm_register_u8_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_16BIT);

    uint16_t shift = vm_code_next_u16(vm);

    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;

    uint16_t value = vm_register_u16_get(vm, reg_dest);

    vm_register_u16_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_32BIT);

    uint32_t shift = vm_code_next_u32(vm);

    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;

    uint32_t value = vm_register_u32_get(vm, reg_dest);

    vm_register_u32_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    register_t reg_dest = register_decode(encoded_reg & 0xF, OPCODE_WIDTH_64BIT);

    uint64_t shift = vm_code_next_u64(vm);

    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;

    uint64_t value = vm_register_u64_get(vm, reg_dest);

    vm_register_u64_set(vm, reg_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR_mem_imm(vm_t* vm)
{
  void* mem_dest = vm_code_next_addr(vm);

  switch (vm->inst.width)
  {
  case OPCODE_WIDTH_8BIT:
  {
    uint8_t shift = vm_code_next_u8(vm);
    
    if ((shift &= sizeof(uint8_t) * 8 - 1) == 0)
      break;
    
    uint8_t value = vm_mem_u8_get(vm, mem_dest);

    vm_mem_u8_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint8_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_16BIT:
  {
    uint16_t shift = vm_code_next_u16(vm);
    
    if ((shift &= sizeof(uint16_t) * 8 - 1) == 0)
      break;
    
    uint16_t value = vm_mem_u16_get(vm, mem_dest);

    vm_mem_u16_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint16_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_32BIT:
  {
    uint32_t shift = vm_code_next_u32(vm);
    
    if ((shift &= sizeof(uint32_t) * 8 - 1) == 0)
      break;
    
    uint32_t value = vm_mem_u32_get(vm, mem_dest);

    vm_mem_u32_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint32_t) * 8 - shift)));
    break;
  }
  case OPCODE_WIDTH_64BIT:
  {
    uint64_t shift = vm_code_next_u64(vm);
    
    if ((shift &= sizeof(uint64_t) * 8 - 1) == 0)
      break;
    
    uint64_t value = vm_mem_u64_get(vm, mem_dest);

    vm_mem_u64_set(vm, mem_dest, (value >> shift) | (value << (sizeof(uint64_t) * 8 - shift)));
    break;
  }
  default: unreachable();
  }
}

static inline void vm_execute_ROR(vm_t* vm)
{
  switch (vm->inst.param)
  {
  case OPCODE_PARAM_REG_REG: vm_execute_ROR_reg_reg(vm); break;
  case OPCODE_PARAM_MEM_REG: vm_execute_ROR_mem_reg(vm); break;
  case OPCODE_PARAM_REG_MEM: vm_execute_ROR_reg_mem(vm); break;
  case OPCODE_PARAM_MEM_MEM: vm_execute_ROR_mem_mem(vm); break;
  case OPCODE_PARAM_REG_IMM: vm_execute_ROR_reg_imm(vm); break;
  case OPCODE_PARAM_MEM_IMM: vm_execute_ROR_mem_imm(vm); break;
  default: unreachable();
  }
}

static inline void vm_execute_JMP(vm_t* vm)
{
  vm->regs.IP = vm_code_next_u64(vm);
}

static inline void vm_execute_JE(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (vm->flags.zero)
    vm->regs.IP = addr;
}

static inline void vm_execute_JNE(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (!vm->flags.zero)
    vm->regs.IP = addr;
}

static inline void vm_execute_JL(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (vm->flags.negative)
    vm->regs.IP = addr;
}

static inline void vm_execute_JLE(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (vm->flags.zero || vm->flags.negative)
    vm->regs.IP = addr;
}

static inline void vm_execute_JG(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (!vm->flags.zero && !vm->flags.negative)
    vm->regs.IP = addr;
}

static inline void vm_execute_JGE(vm_t* vm)
{
  uint64_t addr = vm_code_next_u64(vm);

  if (vm->flags.zero || !vm->flags.negative)
    vm->regs.IP = addr;
}

static inline void vm_execute_CMP(vm_t* vm)
{
  unused(vm);
}

static inline void vm_execute_CLF(vm_t* vm)
{
  unused(vm);
}

static inline void vm_execute_CALL(vm_t* vm)
{
  unused(vm);
}

static inline void vm_execute_RET(vm_t* vm)
{
  unused(vm);
}

void vm_execute(vm_t* vm)
{
  switch (vm->inst.opcode)
  {
  case OPCODE_NOP:  break;
  case OPCODE_MOV:  vm_execute_MOV(vm); break;
  case OPCODE_PSH:  vm_execute_PSH(vm); break;
  case OPCODE_POP:  vm_execute_POP(vm); break;
  case OPCODE_LEA:  vm_execute_LEA(vm); break;
  case OPCODE_ADD:  vm_execute_ADD(vm); break;
  case OPCODE_SUB:  vm_execute_SUB(vm); break;
  case OPCODE_MUL:  vm_execute_MUL(vm); break;
  case OPCODE_DIV:  vm_execute_DIV(vm); break;
  case OPCODE_MOD:  vm_execute_MOD(vm); break;
  case OPCODE_INC:  vm_execute_INC(vm); break;
  case OPCODE_DEC:  vm_execute_DEC(vm); break;
  case OPCODE_IADD: vm_execute_IADD(vm); break;
  case OPCODE_ISUB: vm_execute_ISUB(vm); break;
  case OPCODE_IMUL: vm_execute_IMUL(vm); break;
  case OPCODE_IDIV: vm_execute_IDIV(vm); break;
  case OPCODE_IMOD: vm_execute_IMOD(vm); break;
  case OPCODE_INEG: vm_execute_INEG(vm); break;
  case OPCODE_IINC: vm_execute_IINC(vm); break;
  case OPCODE_IDEC: vm_execute_IDEC(vm); break;
  case OPCODE_FADD: vm_execute_FADD(vm); break;
  case OPCODE_FSUB: vm_execute_FSUB(vm); break;
  case OPCODE_FMUL: vm_execute_FMUL(vm); break;
  case OPCODE_FDIV: vm_execute_FDIV(vm); break;
  case OPCODE_FMOD: vm_execute_FMOD(vm); break;
  case OPCODE_FNEG: vm_execute_FNEG(vm); break;
  case OPCODE_AND:  vm_execute_AND(vm); break;
  case OPCODE_OR:   vm_execute_OR(vm); break;
  case OPCODE_XOR:  vm_execute_XOR(vm); break;
  case OPCODE_NOT:  vm_execute_NOT(vm); break;
  case OPCODE_SHL:  vm_execute_SHL(vm); break;
  case OPCODE_SHR:  vm_execute_SHR(vm); break;
  case OPCODE_ROL:  vm_execute_ROL(vm); break;
  case OPCODE_ROR:  vm_execute_ROR(vm); break;
  case OPCODE_JMP:  vm_execute_JMP(vm); break;
  case OPCODE_JE:   vm_execute_JE(vm); break;
  case OPCODE_JNE:  vm_execute_JNE(vm); break;
  case OPCODE_JL:   vm_execute_JL(vm); break;
  case OPCODE_JLE:  vm_execute_JLE(vm); break;
  case OPCODE_JG:   vm_execute_JG(vm); break;
  case OPCODE_JGE:  vm_execute_JGE(vm); break;
  case OPCODE_CMP:  vm_execute_CMP(vm); break;
  case OPCODE_CLF:  vm_execute_CLF(vm); break;
  case OPCODE_CALL: vm_execute_CALL(vm); break;
  case OPCODE_RET:  vm_execute_RET(vm); break;
  case OPCODE_HLT:  break;
  default: unreachable();
  }
}

void vm_run(vm_t* vm)
{
  while (vm->inst.opcode != OPCODE_HLT)
  {
    vm_fetch(vm);
    vm_decode(vm);
    vm_execute(vm);
  }
}
