// Seed: 3588448950
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  pullup (
      .product((~id_1)),
      .id_0(1),
      .id_1(-1 ** -1'h0),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(1 && -1),
      .id_5(1),
      .id_6(id_1),
      .id_7(-1),
      .id_8(id_2),
      .id_9(id_2 & id_2),
      .id_10(id_1),
      .id_11(id_2),
      .id_12(id_2),
      .id_13(1)
  );
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    output tri id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    id_11,
    input wire id_9
);
  supply0 id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  uwire id_13;
  wire  id_14;
  id_15 :
  assert property (@(posedge id_12.id_7 & id_15) id_15) id_13 = -1;
endmodule
