<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='296' ll='298' type='unsigned int llvm::SIRegisterInfo::getChannelFromSubReg(unsigned int SubReg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='295'>// \returns a DWORD offset of a \p SubReg</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='425' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='555' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='633' u='c' c='_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='427' u='c' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
