#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 28 08:32:35 2025
# Process ID: 22168
# Current directory: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21212 C:\Users\Elliot\Desktop\FPGA\FPGA2\hdl-hdl_2019_r2\projects\fmcomms2\zc706\fmcomms2_zc706.xpr
# Log file: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/vivado.log
# Journal file: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Elliot/Desktop/FPGA/FPGA2/ghdl/library', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/ghdl/library'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.ip_user_files'; using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Elliot/Desktop/FPGA/FPGA2/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 796.387 ; gain = 178.340
launch_sdk -workspace C:/Users/Elliot/Deexit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 08:33:40 2025...
dk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 23:43:36 2025...
