# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
cd /home/jagaul/cpre381/Project1/PreviousModules/Memory
# reading modelsim.ini
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Project1/PreviousModules/Memory/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:23:34 on Oct 08,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Project1/PreviousModules/Memory/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/jagaul/cpre381/Project1/PreviousModules/Memory/mem.vhd(8): (vcom-1615) Existing entity 'mem' at /home/jagaul/cpre381/Lab2/Memory/mem.vhd(8) will be overwritten.
# -- Compiling entity mem
# ** Warning: /home/jagaul/cpre381/Project1/PreviousModules/Memory/mem.vhd(27): (vcom-1615) Existing architecture 'mem(rtl)' at /home/jagaul/cpre381/Lab2/Memory/mem.vhd(27) will be overwritten.
# -- Compiling architecture rtl of mem
# End time: 13:23:34 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:23:43 on Oct 08,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# ** Warning: /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.vhd(21): (vcom-1615) Existing entity 'tb_dmem' at /home/jagaul/cpre381/Lab2/Memory/tb_dmem.vhd(21) will be overwritten.
# -- Compiling entity tb_dmem
# ** Warning: /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.vhd(25): (vcom-1615) Existing architecture 'tb_dmem(mixed)' at /home/jagaul/cpre381/Lab2/Memory/tb_dmem.vhd(25) will be overwritten.
# -- Compiling architecture mixed of tb_dmem
# End time: 13:23:43 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim work.tb_dmem
# vsim work.tb_dmem 
# Start time: 13:23:55 on Oct 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
do /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:24:04 on Oct 08,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 13:24:04 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:04 on Oct 08,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 13:24:04 on Oct 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
quit -sim
# End time: 13:24:28 on Oct 08,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
vmap MemoryComponent work
# QuestaSim-64 vmap 2025.1_2 Lib Mapping Utility 2025.04 Apr  7 2025
# vmap MemoryComponent work 
# Modifying modelsim.ini
cd /home/jagaul/cpre381/Project1
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
cd /home/jagaul/cpre381/Project1/InstructionCounter
cd /home/jagaul/cpre381/Project1
cd /home/jagaul/cpre381/Project1/PreviousModules/Memory
# reading modelsim.ini
do /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:43:00 on Oct 08,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 13:43:00 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 13:43:00 on Oct 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
do /home/jagaul/cpre381/Project1/PreviousModules/Memory/tb_dmem.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:44:49 on Oct 08,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 13:44:49 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:44:49 on Oct 08,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 13:44:49 on Oct 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
quit -sim
# End time: 13:46:05 on Oct 08,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
