$date
	Sat Oct 22 22:52:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#781483
b1000 !
1"
#781486
b1000 &
b1000 %
1$
#781487
0"
#781490
b100 &
b100 %
#781494
b10 &
b10 %
#781498
b1 &
b1 %
1#
#781502
b0 &
0#
b0 %
0$
#1825275
b1 !
1"
#1825278
b1 &
b1 %
1$
#1825279
0"
#1825282
1#
#1825286
b0 &
0#
b0 %
0$
#2765322
b1101 &
b1101 %
1$
b1101 !
1"
#2765323
0"
#2765326
b101000 &
b101000 %
#2765330
b10100 &
b10100 %
#2765334
b1010 &
b1010 %
#2765338
b101 &
b101 %
#2765342
b10000 &
b10000 %
#2765346
b1000 &
b1000 %
#2765350
b100 &
b100 %
#2765354
b10 &
b10 %
#2765358
b1 &
1#
b1 %
#2765362
b0 &
b0 %
0#
0$
#4500012
