<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: K_ROM Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_k___r_o_m.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">K_ROM Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Constants ROM.  
 <a href="class_k___r_o_m.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m_1_1_behavioural.html">Behavioural</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture of the constants ROM.  <a href="class_k___r_o_m_1_1_behavioural.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard 9-values logic library.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
<tr class="memitem:acb415f2e3abd505b8338da5b5bf9e2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acb415f2e3abd505b8338da5b5bf9e2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard math library, required for the log function.  <a href="#acb415f2e3abd505b8338da5b5bf9e2fb"></a><br /></td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic library, included for the unsigned type conversion.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
<tr class="memitem:a1155c0b878bc9d8104ef095e36d9b16c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a1155c0b878bc9d8104ef095e36d9b16c">utils</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classutils.html"> &lt;utils&gt;</a></td></tr>
<tr class="memdesc:a1155c0b878bc9d8104ef095e36d9b16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Package containing some generalisation functions.  <a href="#a1155c0b878bc9d8104ef095e36d9b16c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:aac1a4cfe679e031328be4db514f2cce0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aac1a4cfe679e031328be4db514f2cce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word width of the circuit.  <a href="#aac1a4cfe679e031328be4db514f2cce0"></a><br /></td></tr>
<tr class="memitem:a5981e78ef4438b61deffdbd51dfa72ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a5981e78ef4438b61deffdbd51dfa72ba">CYCLES_PER_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5981e78ef4438b61deffdbd51dfa72ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock cycles required to complete a pipeline stage.  <a href="#a5981e78ef4438b61deffdbd51dfa72ba"></a><br /></td></tr>
<tr class="memitem:aab4c48426a5cdcbd4354b3c084c9a6f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aab4c48426a5cdcbd4354b3c084c9a6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SHA-256 steps performed by a single round.  <a href="#aab4c48426a5cdcbd4354b3c084c9a6f5"></a><br /></td></tr>
<tr class="memitem:a6c905ce5fd7ba3730dd43d7dd86e2aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a6c905ce5fd7ba3730dd43d7dd86e2aaa">STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a6c905ce5fd7ba3730dd43d7dd86e2aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specific pipeline stage for which the ROM must be instantiated.  <a href="#a6c905ce5fd7ba3730dd43d7dd86e2aaa"></a><br /></td></tr>
<tr class="memitem:a7c6443cfad6a1c88788fe8bfc5921b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a7c6443cfad6a1c88788fe8bfc5921b31">PREFETCH_STEPS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a7c6443cfad6a1c88788fe8bfc5921b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of steps of the word prefetched from the Constants Unit and the Expander pipeline.  <a href="#a7c6443cfad6a1c88788fe8bfc5921b31"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4a4609c199d30b3adebbeb3a01276ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a4609c199d30b3adebbeb3a01276ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of this component.  <a href="#a4a4609c199d30b3adebbeb3a01276ec5"></a><br /></td></tr>
<tr class="memitem:adcf9c6f5161d039addbda5819bee64a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#adcf9c6f5161d039addbda5819bee64a3">en</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adcf9c6f5161d039addbda5819bee64a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal.  <a href="#adcf9c6f5161d039addbda5819bee64a3"></a><br /></td></tr>
<tr class="memitem:a542da86b53897d500628776c827ec98f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#a542da86b53897d500628776c827ec98f">address</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#a5981e78ef4438b61deffdbd51dfa72ba">CYCLES_PER_STAGE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a542da86b53897d500628776c827ec98f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word selection signal.  <a href="#a542da86b53897d500628776c827ec98f"></a><br /></td></tr>
<tr class="memitem:af12d0a26a22976b7a6dd6d2b5879633d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_k___r_o_m.html#af12d0a26a22976b7a6dd6d2b5879633d">data</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af12d0a26a22976b7a6dd6d2b5879633d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected word.  <a href="#af12d0a26a22976b7a6dd6d2b5879633d"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Constants ROM. </p>
<p>The configuration parameters etermine the shape and content of the instantiated ROM </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a542da86b53897d500628776c827ec98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542da86b53897d500628776c827ec98f">&#9670;&nbsp;</a></span>address</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a542da86b53897d500628776c827ec98f">address</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#a5981e78ef4438b61deffdbd51dfa72ba">CYCLES_PER_STAGE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Word selection signal. </p>

</div>
</div>
<a id="a4a4609c199d30b3adebbeb3a01276ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4609c199d30b3adebbeb3a01276ec5">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock of this component. </p>

</div>
</div>
<a id="a5981e78ef4438b61deffdbd51dfa72ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5981e78ef4438b61deffdbd51dfa72ba">&#9670;&nbsp;</a></span>CYCLES_PER_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a5981e78ef4438b61deffdbd51dfa72ba">CYCLES_PER_STAGE</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock cycles required to complete a pipeline stage. </p>
<p>This is required to set the depth of the ROM </p>

</div>
</div>
<a id="af12d0a26a22976b7a6dd6d2b5879633d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12d0a26a22976b7a6dd6d2b5879633d">&#9670;&nbsp;</a></span>data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#af12d0a26a22976b7a6dd6d2b5879633d">data</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_k___r_o_m.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Selected word. </p>

</div>
</div>
<a id="adcf9c6f5161d039addbda5819bee64a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf9c6f5161d039addbda5819bee64a3">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#adcf9c6f5161d039addbda5819bee64a3">en</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="acb415f2e3abd505b8338da5b5bf9e2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb415f2e3abd505b8338da5b5bf9e2fb">&#9670;&nbsp;</a></span>math_real</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard math library, required for the log function. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic library, included for the unsigned type conversion. </p>

</div>
</div>
<a id="a7c6443cfad6a1c88788fe8bfc5921b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6443cfad6a1c88788fe8bfc5921b31">&#9670;&nbsp;</a></span>PREFETCH_STEPS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a7c6443cfad6a1c88788fe8bfc5921b31">PREFETCH_STEPS</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of steps of the word prefetched from the Constants Unit and the Expander pipeline. </p>

</div>
</div>
<a id="a6c905ce5fd7ba3730dd43d7dd86e2aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c905ce5fd7ba3730dd43d7dd86e2aaa">&#9670;&nbsp;</a></span>STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a6c905ce5fd7ba3730dd43d7dd86e2aaa">STAGE</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specific pipeline stage for which the ROM must be instantiated. </p>
<p>This is required to select the ROM content </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard 9-values logic library. </p>

</div>
</div>
<a id="aab4c48426a5cdcbd4354b3c084c9a6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4c48426a5cdcbd4354b3c084c9a6f5">&#9670;&nbsp;</a></span>UNROLLING_FACTOR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of SHA-256 steps performed by a single round. </p>
<p>This is required to set the width of the ROM </p>

</div>
</div>
<a id="a1155c0b878bc9d8104ef095e36d9b16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1155c0b878bc9d8104ef095e36d9b16c">&#9670;&nbsp;</a></span>utils</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#a1155c0b878bc9d8104ef095e36d9b16c">utils</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Package containing some generalisation functions. </p>

</div>
</div>
<a id="aac1a4cfe679e031328be4db514f2cce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1a4cfe679e031328be4db514f2cce0">&#9670;&nbsp;</a></span>WORD_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_k___r_o_m.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Word width of the circuit. </p>
<p>The width of the ROM depends also on the UNROLLING_FACTOR </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_k___r_o_m.html">K_ROM</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
