Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Jul 31 14:54:47 2015
| Host         : cecaraw running 64-bit openSUSE 13.2 (Harlequin) (x86_64)
| Command      : report_utilization -file pcie_k7_vivado_utilization_synth.rpt -pb pcie_k7_vivado_utilization_synth.pb
| Design       : pcie_k7_vivado
| Device       : xc7vx485t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Loced | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 4229 |     0 |    303600 |  1.39 |
|   LUT as Logic          | 4229 |     0 |    303600 |  1.39 |
|   LUT as Memory         |    0 |     0 |    130800 |  0.00 |
| Slice Registers         | 5736 |     0 |    607200 |  0.94 |
|   Register as Flip Flop | 5736 |     0 |    607200 |  0.94 |
|   Register as Latch     |    0 |     0 |    607200 |  0.00 |
| F7 Muxes                |  112 |     0 |    151800 |  0.07 |
| F8 Muxes                |    8 |     0 |     75900 |  0.01 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |      1030 |  0.77 |
|   RAMB36/FIFO*    |    8 |     8 |      1030 |  0.77 |
|     RAMB36E1 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |      2060 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2800 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       700 |  0.00 |
| Bonded IPADs                |    0 |     0 |        86 |  0.00 |
| Bonded OPADs                |    0 |     0 |        56 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        14 |  0.00 |
| PHASER_REF                  |    0 |     0 |        14 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        56 |  0.00 |
| IN_FIFO                     |    0 |     0 |        56 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        14 |  0.00 |
| IBUFGDS                     |    0 |     0 |       672 |  0.00 |
| GTXE2_CHANNEL               |    8 |     8 |        28 | 28.57 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        56 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        56 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        28 |  0.00 |
| ILOGIC                      |    0 |     0 |       700 |  0.00 |
| OLOGIC                      |    0 |     0 |       700 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        56 |  0.00 |
| MMCME2_ADV |    0 |     0 |        14 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        14 |  0.00 |
| BUFMRCE    |    0 |     0 |        28 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        56 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    1 |     1 |         4 | 25.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+---------------+------+----------------------+
|    Ref Name   | Used |  Functional Category |
+---------------+------+----------------------+
| FDRE          | 5587 |         Flop & Latch |
| LUT6          | 1284 |                  LUT |
| LUT5          | 1227 |                  LUT |
| LUT2          |  825 |                  LUT |
| LUT4          |  555 |                  LUT |
| LUT1          |  443 |                  LUT |
| LUT3          |  388 |                  LUT |
| FDSE          |  138 |         Flop & Latch |
| MUXF7         |  112 |                MuxFx |
| CARRY4        |  102 |           CarryLogic |
| FDCE          |    9 |         Flop & Latch |
| RAMB36E1      |    8 |         Block Memory |
| MUXF8         |    8 |                MuxFx |
| GTXE2_CHANNEL |    8 |                   IO |
| GTXE2_COMMON  |    2 |                   IO |
| FDPE          |    2 |         Flop & Latch |
| PCIE_2_1      |    1 | Specialized Resource |
+---------------+------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


