// Seed: 4093546782
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  always @(id_2 or posedge id_2 == 1);
  logic id_3;
  assign id_1 = 1'b0;
  tri0 id_4;
  assign id_4[1] = 1;
endmodule
