#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 24 22:25:46 2023
# Process ID: 48112
# Current directory: /home/yutong/RISC-V_SoC/vivado
# Command line: vivado
# Log file: /home/yutong/RISC-V_SoC/vivado/vivado.log
# Journal file: /home/yutong/RISC-V_SoC/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yutong/RISC-V_SoC/vivado/soc/soc.xpr
update_compile_order -fileset sources_1
open_run impl_2
set_multicycle_path -setup -to [get_ports {riscv_rmii_tx_en riscv_rmii_txd[0] riscv_rmii_txd[1]}] 2
set_multicycle_path -hold -to [get_ports {riscv_rmii_tx_en riscv_rmii_txd[0] riscv_rmii_txd[1]}] 1
save_constraints -force
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
wait_on_run impl_2
close_design
open_run impl_2
report_timing -to [get_ports {riscv_rmii_tx_en riscv_rmii_txd[0] riscv_rmii_txd[1]}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name riscv_rmii_txd
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
wait_on_run impl_2
close_design
open_run impl_2
report_timing -to [get_ports {riscv_rmii_tx_en riscv_rmii_txd[0] riscv_rmii_txd[1]}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_ports {riscv_rmii_tx_en}]}
open_bd_design {/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/soc.bd}
file copy -force /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/impl_2/soc_wrapper.bit /home/yutong/RISC-V_SoC/vivado/bitfile/20230425/riscv.bit
write_bd_tcl -force /home/yutong/RISC-V_SoC/vivado/bitfile/20230425/riscv.tcl
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:cpu_wrap:1.0 [get_ips  soc_cpu_wrap_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips soc_cpu_wrap_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_bd_design {/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/soc.bd}
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
wait_on_run impl_2
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:cpu_wrap:1.0 [get_ips  soc_cpu_wrap_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips soc_cpu_wrap_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
wait_on_run impl_2
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/soc.bd]
refresh_design
open_bd_design {/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/soc.bd}
file copy -force /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/impl_2/soc_wrapper.bit /home/yutong/RISC-V_SoC/vivado/bitfile/20230426/riscv.bit
write_bd_tcl -force /home/yutong/RISC-V_SoC/vivado/bitfile/20230426/riscv.tcl
