// Seed: 3219445770
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_3;
  type_6 id_4 (
      .id_0(1),
      .id_1(1)
  );
  assign id_4 = id_4;
  assign id_3 = 1 - id_3;
endmodule
`define pp_2 0
`define pp_3 0
`default_nettype id_4
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
`timescale 1 ps / 1ps
module module_1;
  logic id_2;
endmodule
