INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kdumalag/lab1/lab1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-2989] 'control' is not declared [C:/Users/kdumalag/lab1/lab1.srcs/sources_1/new/alu.v:30]
ERROR: [VRFC 10-8530] module 'alu' is ignored due to previous errors [C:/Users/kdumalag/lab1/lab1.srcs/sources_1/new/alu.v:23]
