.include "C:\Users\Zenger Soong\Downloads\50002\nominal.jsim"
.include "C:\Users\Zenger Soong\Downloads\50002\lab2checkoff.jsim"
.include "C:\Users\Zenger Soong\Downloads\50002\8clocks.jsim"

* 2-input NOR: inputs are A and B, output is Z
.subckt nor2 a b z
MPD1 z a 0 0 NENH sw=8 sl=1
MPD2 z b 0 0 NENH sw=8 sl=1
MPU1 1 a Vdd Vdd PENH sw=10 sl=1
MPU2 z b 1 Vdd PENH sw=10 sl=1
.ends

* 2-input NAND: inputs are A and B, output is Z
.subckt nand2 a b z
MPD1 z a 1 0 NENH sw=8 sl=1
MPD2 1 b 0 0 NENH sw=8 sl=1
MPU1 z a vdd vdd PENH sw=10 sl=1
MPU2 z b vdd vdd PENH sw=10 sl=1
.ends

* 2-input XOR: inputs are A and B, output is Z
.subckt xor2 a b z
Xstart a b 1 nor2
MPD1 z 1 0 0 NENH sw=2 sl=1
MPD2 z a 3 0 NENH sw=2 sl=1
MPD3 3 b 0 0 NENH sw=2 sl=1
MPU1 z 1 2 Vdd PENH sw=4 sl=1
MPU2 2 a Vdd Vdd PENH sw=4 sl=1
MPU3 2 b Vdd Vdd PENH sw=4 sl=1
.ends
***************FullAdder( FA) ***********************
*m(id) (drain) (gate) (source) (bulk)
.subckt FA a b ci s co
XSC1 a b x1 xor2 
XSC2 ci x1 x2 nand2
XSC3 a b x3 nand2
XSC4 x1 ci s xor2
XSC5 x2 x3 co nand2
.ends

*******TestFullAdder******************
Xtest clk1 clk2 clk3 s co FA
.tran 40ns
.plot clk1
.plot clk2
.plot clk3
.plot s
.plot co

subckt ADDER4 a3 a2 a1 a0 b3 b2 b1 b0 s4 s3 s2 s1 s0

* remember the node named "0" is the ground node
* nodes c0 through c3 are internal to the ADDER module
Xbit0 a0 b0 0 s0 c0 FA
Xbit1 a1 b1 c0 s1 c1 FA
Xbit2 a2 b2 c1 s2 c2 FA
Xbit3 a3 b3 c2 s3 s4 FA
.ends