============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 05 2021  11:33:19 pm
  Module:                 fsm
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)                 launch                                  0 R 
state_reg[2]/CLK                                      0             0 R 
state_reg[2]/Q              DFFSNQ_X1       4  3.2    6   +16      16 F 
g92633/I                                                   +0      16   
g92633/ZN                   INV_X1          4  4.0    8    +6      22 R 
g92611/A1                                                  +0      22   
g92611/ZN                   NAND2_X1        3  2.4    7    +6      28 F 
g92439/A1                                                  +0      28   
g92439/ZN                   NOR2_X1         3  2.8    9    +7      35 R 
g92370/A1                                                  +0      35   
g92370/ZN                   NAND2_X1        4  3.6   10    +8      43 F 
g92340/A2                                                  +0      43   
g92340/ZN                   NOR2_X1        12 11.1   32   +20      63 R 
g92339/I                                                   +0      63   
g92339/ZN                   INV_X1          2  1.8    9    +7      70 F 
g92196/A2                                                  +0      70   
g92196/Z                    OR4_X1          1  0.9    3   +10      80 F 
g92134/A1                                                  +0      80   
g92134/ZN                   NAND4_X1        1  1.0    5    +3      83 R 
g92110/B                                                   +0      83   
g92110/ZN                   AOI21_X1        1  0.8    4    +4      87 F 
g92092/B                                                   +0      87   
g92092/ZN                   OAI21_X1        1  0.6    6    +3      90 R 
savings_local_reg[13]/D     DFFSNQ_X1                      +0      90   
savings_local_reg[13]/CLK   setup                     0    +9      99 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                               100 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       1ps 
Start-point  : state_reg[2]/CLK
End-point    : savings_local_reg[13]/D
