// Seed: 4159819932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_5 = -1;
  module_2 modCall_1 ();
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1[1];
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  id_2(
      .id_0(-1 + id_1), .id_1(1), .id_2(id_3), .id_3()
  );
  bit id_4;
  reg id_5;
  id_6(
      -1, 1
  );
  always begin : LABEL_0
    id_5 = id_1;
    id_1 = -1;
    @(1) begin : LABEL_0
      begin : LABEL_0
        id_4 <= id_1;
      end
    end
  end
  wire id_7;
endmodule
