
Tank_Dual_Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000feb0  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002cfec  080100a0  080100a0  000200a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803d08c  0803d08c  000502c8  2**0
                  CONTENTS
  4 .ARM          00000000  0803d08c  0803d08c  000502c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0803d08c  0803d08c  000502c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803d08c  0803d08c  0004d08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803d090  0803d090  0004d090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002bc  20000000  0803d094  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .nzds         0000000c  200002bc  0803d350  000502bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00006f3c  200002c8  0803d35c  000502c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20007204  0803d35c  00057204  2**0
                  ALLOC
 12 .ARM.attributes 00000029  00000000  00000000  000502c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035b68  00000000  00000000  000502f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000085e3  00000000  00000000  00085e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00019f1f  00000000  00000000  0008e43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000024c8  00000000  00000000  000a8360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002de0  00000000  00000000  000aa828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001b2fa  00000000  00000000  000ad608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00033bc0  00000000  00000000  000c8902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00069fd7  00000000  00000000  000fc4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00166499  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000080d0  00000000  00000000  001664ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .stab         000000cc  00000000  00000000  0016e5bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      000001b9  00000000  00000000  0016e688  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002c8 	.word	0x200002c8
 800020c:	00000000 	.word	0x00000000
 8000210:	08010088 	.word	0x08010088

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002cc 	.word	0x200002cc
 800022c:	08010088 	.word	0x08010088

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eb6:	2afd      	cmp	r2, #253	; 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	; 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	; 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	; 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__gesf2>:
 8001104:	f04f 3cff 	mov.w	ip, #4294967295
 8001108:	e006      	b.n	8001118 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__lesf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	e002      	b.n	8001118 <__cmpsf2+0x4>
 8001112:	bf00      	nop

08001114 <__cmpsf2>:
 8001114:	f04f 0c01 	mov.w	ip, #1
 8001118:	f84d cd04 	str.w	ip, [sp, #-4]!
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	bf18      	it	ne
 800112a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800112e:	d011      	beq.n	8001154 <__cmpsf2+0x40>
 8001130:	b001      	add	sp, #4
 8001132:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001136:	bf18      	it	ne
 8001138:	ea90 0f01 	teqne	r0, r1
 800113c:	bf58      	it	pl
 800113e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001142:	bf88      	it	hi
 8001144:	17c8      	asrhi	r0, r1, #31
 8001146:	bf38      	it	cc
 8001148:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800114c:	bf18      	it	ne
 800114e:	f040 0001 	orrne.w	r0, r0, #1
 8001152:	4770      	bx	lr
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__cmpsf2+0x4c>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d105      	bne.n	800116c <__cmpsf2+0x58>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d1e4      	bne.n	8001130 <__cmpsf2+0x1c>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d0e1      	beq.n	8001130 <__cmpsf2+0x1c>
 800116c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <__aeabi_cfrcmple>:
 8001174:	4684      	mov	ip, r0
 8001176:	4608      	mov	r0, r1
 8001178:	4661      	mov	r1, ip
 800117a:	e7ff      	b.n	800117c <__aeabi_cfcmpeq>

0800117c <__aeabi_cfcmpeq>:
 800117c:	b50f      	push	{r0, r1, r2, r3, lr}
 800117e:	f7ff ffc9 	bl	8001114 <__cmpsf2>
 8001182:	2800      	cmp	r0, #0
 8001184:	bf48      	it	mi
 8001186:	f110 0f00 	cmnmi.w	r0, #0
 800118a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800118c <__aeabi_fcmpeq>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff fff4 	bl	800117c <__aeabi_cfcmpeq>
 8001194:	bf0c      	ite	eq
 8001196:	2001      	moveq	r0, #1
 8001198:	2000      	movne	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmplt>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff ffea 	bl	800117c <__aeabi_cfcmpeq>
 80011a8:	bf34      	ite	cc
 80011aa:	2001      	movcc	r0, #1
 80011ac:	2000      	movcs	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmple>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffe0 	bl	800117c <__aeabi_cfcmpeq>
 80011bc:	bf94      	ite	ls
 80011be:	2001      	movls	r0, #1
 80011c0:	2000      	movhi	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmpge>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffd2 	bl	8001174 <__aeabi_cfrcmple>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpgt>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffc8 	bl	8001174 <__aeabi_cfrcmple>
 80011e4:	bf34      	ite	cc
 80011e6:	2001      	movcc	r0, #1
 80011e8:	2000      	movcs	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_f2iz>:
 80011f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f8:	d30f      	bcc.n	800121a <__aeabi_f2iz+0x2a>
 80011fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001202:	d90d      	bls.n	8001220 <__aeabi_f2iz+0x30>
 8001204:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800120c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001210:	fa23 f002 	lsr.w	r0, r3, r2
 8001214:	bf18      	it	ne
 8001216:	4240      	negne	r0, r0
 8001218:	4770      	bx	lr
 800121a:	f04f 0000 	mov.w	r0, #0
 800121e:	4770      	bx	lr
 8001220:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001224:	d101      	bne.n	800122a <__aeabi_f2iz+0x3a>
 8001226:	0242      	lsls	r2, r0, #9
 8001228:	d105      	bne.n	8001236 <__aeabi_f2iz+0x46>
 800122a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800122e:	bf08      	it	eq
 8001230:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001234:	4770      	bx	lr
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	4770      	bx	lr

0800123c <__aeabi_f2uiz>:
 800123c:	0042      	lsls	r2, r0, #1
 800123e:	d20e      	bcs.n	800125e <__aeabi_f2uiz+0x22>
 8001240:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001244:	d30b      	bcc.n	800125e <__aeabi_f2uiz+0x22>
 8001246:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800124a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800124e:	d409      	bmi.n	8001264 <__aeabi_f2uiz+0x28>
 8001250:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001254:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001258:	fa23 f002 	lsr.w	r0, r3, r2
 800125c:	4770      	bx	lr
 800125e:	f04f 0000 	mov.w	r0, #0
 8001262:	4770      	bx	lr
 8001264:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001268:	d101      	bne.n	800126e <__aeabi_f2uiz+0x32>
 800126a:	0242      	lsls	r2, r0, #9
 800126c:	d102      	bne.n	8001274 <__aeabi_f2uiz+0x38>
 800126e:	f04f 30ff 	mov.w	r0, #4294967295
 8001272:	4770      	bx	lr
 8001274:	f04f 0000 	mov.w	r0, #0
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <__aeabi_d2lz>:
 800127c:	b538      	push	{r3, r4, r5, lr}
 800127e:	4605      	mov	r5, r0
 8001280:	460c      	mov	r4, r1
 8001282:	2200      	movs	r2, #0
 8001284:	2300      	movs	r3, #0
 8001286:	4628      	mov	r0, r5
 8001288:	4621      	mov	r1, r4
 800128a:	f7ff fc07 	bl	8000a9c <__aeabi_dcmplt>
 800128e:	b928      	cbnz	r0, 800129c <__aeabi_d2lz+0x20>
 8001290:	4628      	mov	r0, r5
 8001292:	4621      	mov	r1, r4
 8001294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001298:	f000 b80a 	b.w	80012b0 <__aeabi_d2ulz>
 800129c:	4628      	mov	r0, r5
 800129e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80012a2:	f000 f805 	bl	80012b0 <__aeabi_d2ulz>
 80012a6:	4240      	negs	r0, r0
 80012a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012ac:	bd38      	pop	{r3, r4, r5, pc}
 80012ae:	bf00      	nop

080012b0 <__aeabi_d2ulz>:
 80012b0:	b5d0      	push	{r4, r6, r7, lr}
 80012b2:	2200      	movs	r2, #0
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <__aeabi_d2ulz+0x34>)
 80012b6:	4606      	mov	r6, r0
 80012b8:	460f      	mov	r7, r1
 80012ba:	f7ff f97d 	bl	80005b8 <__aeabi_dmul>
 80012be:	f7ff fc53 	bl	8000b68 <__aeabi_d2uiz>
 80012c2:	4604      	mov	r4, r0
 80012c4:	f7ff f8fe 	bl	80004c4 <__aeabi_ui2d>
 80012c8:	2200      	movs	r2, #0
 80012ca:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <__aeabi_d2ulz+0x38>)
 80012cc:	f7ff f974 	bl	80005b8 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4630      	mov	r0, r6
 80012d6:	4639      	mov	r1, r7
 80012d8:	f7fe ffb6 	bl	8000248 <__aeabi_dsub>
 80012dc:	f7ff fc44 	bl	8000b68 <__aeabi_d2uiz>
 80012e0:	4621      	mov	r1, r4
 80012e2:	bdd0      	pop	{r4, r6, r7, pc}
 80012e4:	3df00000 	.word	0x3df00000
 80012e8:	41f00000 	.word	0x41f00000

080012ec <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80012ec:	f380 8813 	msr	FAULTMASK, r0
}
 80012f0:	4770      	bx	lr
	...

080012f4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012f6:	e003      	b.n	8001300 <LoopCopyDataInit>

080012f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 80012fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012fe:	3104      	adds	r1, #4

08001300 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001300:	4809      	ldr	r0, [pc, #36]	; (8001328 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 8001302:	4b0a      	ldr	r3, [pc, #40]	; (800132c <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 8001304:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001306:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001308:	d3f6      	bcc.n	80012f8 <CopyDataInit>
  ldr  r2, =_sbss
 800130a:	4a09      	ldr	r2, [pc, #36]	; (8001330 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800130c:	e002      	b.n	8001314 <LoopFillZerobss>

0800130e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800130e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001310:	f842 3b04 	str.w	r3, [r2], #4

08001314 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001314:	4b07      	ldr	r3, [pc, #28]	; (8001334 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 8001316:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001318:	d3f9      	bcc.n	800130e <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800131a:	f000 f80f 	bl	800133c <SystemInit>
/* Call the application's entry point.*/
  bl  main
 800131e:	f009 f953 	bl	800a5c8 <main>
  bx  lr    
 8001322:	4770      	bx	lr
  ldr  r3, =_sidata
 8001324:	0803d094 	.word	0x0803d094
  ldr  r0, =_sdata
 8001328:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800132c:	200002bc 	.word	0x200002bc
  ldr  r2, =_sbss
 8001330:	200002c8 	.word	0x200002c8
  ldr  r3, = _ebss
 8001334:	20007204 	.word	0x20007204

08001338 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC1_2_IRQHandler>
	...

0800133c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800133c:	4b37      	ldr	r3, [pc, #220]	; (800141c <SystemInit+0xe0>)
{
 800133e:	b082      	sub	sp, #8
  RCC->CR |= (uint32_t)0x00000001;
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001348:	6859      	ldr	r1, [r3, #4]
 800134a:	4a35      	ldr	r2, [pc, #212]	; (8001420 <SystemInit+0xe4>)
 800134c:	400a      	ands	r2, r1
 800134e:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001356:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800135a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001362:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800136a:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800136c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001370:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001372:	2200      	movs	r2, #0
 8001374:	9200      	str	r2, [sp, #0]
 8001376:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800137e:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001386:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8001388:	9a00      	ldr	r2, [sp, #0]
 800138a:	3201      	adds	r2, #1
 800138c:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800138e:	9a01      	ldr	r2, [sp, #4]
 8001390:	b91a      	cbnz	r2, 800139a <SystemInit+0x5e>
 8001392:	9a00      	ldr	r2, [sp, #0]
 8001394:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8001398:	d1f2      	bne.n	8001380 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80013a0:	bf18      	it	ne
 80013a2:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013a4:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80013a6:	9a01      	ldr	r2, [sp, #4]
 80013a8:	2a01      	cmp	r2, #1
 80013aa:	d130      	bne.n	800140e <SystemInit+0xd2>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80013ac:	4a1d      	ldr	r2, [pc, #116]	; (8001424 <SystemInit+0xe8>)
 80013ae:	6811      	ldr	r1, [r2, #0]
 80013b0:	f041 0110 	orr.w	r1, r1, #16
 80013b4:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	f021 0103 	bic.w	r1, r1, #3
 80013bc:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80013be:	6811      	ldr	r1, [r2, #0]
 80013c0:	f041 0102 	orr.w	r1, r1, #2
 80013c4:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80013d4:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80013dc:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 80013e4:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80013ec:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	0192      	lsls	r2, r2, #6
 80013f2:	d5fc      	bpl.n	80013ee <SystemInit+0xb2>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	f022 0203 	bic.w	r2, r2, #3
 80013fa:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	f042 0202 	orr.w	r2, r2, #2
 8001402:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	f002 020c 	and.w	r2, r2, #12
 800140a:	2a08      	cmp	r2, #8
 800140c:	d1fa      	bne.n	8001404 <SystemInit+0xc8>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800140e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <SystemInit+0xec>)
 8001414:	609a      	str	r2, [r3, #8]
}
 8001416:	b002      	add	sp, #8
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	f8ff0000 	.word	0xf8ff0000
 8001424:	40022000 	.word	0x40022000
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <ADCx_Init>:
  * @brief  ADC
  * @param  
  * @retval 
  */
void ADCx_Init(void)
{
 800142c:	b530      	push	{r4, r5, lr}
	ADC_GPIO_APBxClock_FUN ( ADC_GPIO_CLK, ENABLE );
 800142e:	2101      	movs	r1, #1
{
 8001430:	b091      	sub	sp, #68	; 0x44
	ADC_GPIO_APBxClock_FUN ( ADC_GPIO_CLK, ENABLE );
 8001432:	2004      	movs	r0, #4
 8001434:	f007 fd1e 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001438:	2400      	movs	r4, #0
	GPIO_InitStructure.GPIO_Pin = 	ADC_PIN1|ADC_PIN2;
 800143a:	2330      	movs	r3, #48	; 0x30
	GPIO_Init(ADC_PORT, &GPIO_InitStructure);				
 800143c:	4838      	ldr	r0, [pc, #224]	; (8001520 <ADCx_Init+0xf4>)
 800143e:	a905      	add	r1, sp, #20
	GPIO_InitStructure.GPIO_Pin = 	ADC_PIN1|ADC_PIN2;
 8001440:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001444:	f88d 4017 	strb.w	r4, [sp, #23]
	GPIO_Init(ADC_PORT, &GPIO_InitStructure);				
 8001448:	f007 fb2e 	bl	8008aa8 <GPIO_Init>
	RCC_AHBPeriphClockCmd(ADC_DMA_CLK, ENABLE);
 800144c:	2101      	movs	r1, #1
 800144e:	4608      	mov	r0, r1
 8001450:	f007 fd04 	bl	8008e5c <RCC_AHBPeriphClockCmd>
	ADC_APBxClock_FUN ( ADC_CLK, ENABLE );
 8001454:	2101      	movs	r1, #1
 8001456:	f44f 7000 	mov.w	r0, #512	; 0x200
 800145a:	f007 fd0b 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	DMA_DeInit(ADC_DMA_CHANNEL);
 800145e:	4831      	ldr	r0, [pc, #196]	; (8001524 <ADCx_Init+0xf8>)
 8001460:	f007 f986 	bl	8008770 <DMA_DeInit>
	DMA_InitStructure.DMA_PeripheralBaseAddr = ( u32 ) ( & ( ADC_x->DR ) );
 8001464:	4b30      	ldr	r3, [pc, #192]	; (8001528 <ADCx_Init+0xfc>)
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001466:	2280      	movs	r2, #128	; 0x80
	DMA_InitStructure.DMA_PeripheralBaseAddr = ( u32 ) ( & ( ADC_x->DR ) );
 8001468:	9305      	str	r3, [sp, #20]
	DMA_InitStructure.DMA_MemoryBaseAddr = (u32)ADC_ConvertedValue;
 800146a:	4b30      	ldr	r3, [pc, #192]	; (800152c <ADCx_Init+0x100>)
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 800146c:	f44f 6180 	mov.w	r1, #1024	; 0x400
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8001470:	e9cd 3406 	strd	r3, r4, [sp, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001478:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 800147c:	2320      	movs	r3, #32
	DMA_InitStructure.DMA_BufferSize = NOFCHANEL;
 800147e:	2502      	movs	r5, #2
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 8001480:	e9cd 130c 	strd	r1, r3, [sp, #48]	; 0x30
	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8001484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	DMA_Init(ADC_DMA_CHANNEL, &DMA_InitStructure);
 8001488:	4826      	ldr	r0, [pc, #152]	; (8001524 <ADCx_Init+0xf8>)
 800148a:	a905      	add	r1, sp, #20
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 800148c:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001490:	e9cd 5408 	strd	r5, r4, [sp, #32]
	DMA_Init(ADC_DMA_CHANNEL, &DMA_InitStructure);
 8001494:	f007 f9e6 	bl	8008864 <DMA_Init>
	DMA_Cmd(ADC_DMA_CHANNEL , ENABLE);
 8001498:	2101      	movs	r1, #1
 800149a:	4822      	ldr	r0, [pc, #136]	; (8001524 <ADCx_Init+0xf8>)
 800149c:	f007 fa00 	bl	80088a0 <DMA_Cmd>
	ADC_InitStructure.ADC_ScanConvMode = ENABLE ; 
 80014a0:	f240 1301 	movw	r3, #257	; 0x101
 80014a4:	f8ad 3004 	strh.w	r3, [sp, #4]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80014a8:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_Init(ADC_x, &ADC_InitStructure);
 80014ac:	4669      	mov	r1, sp
 80014ae:	4820      	ldr	r0, [pc, #128]	; (8001530 <ADCx_Init+0x104>)
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80014b0:	e9cd 3402 	strd	r3, r4, [sp, #8]
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80014b4:	9400      	str	r4, [sp, #0]
	ADC_InitStructure.ADC_NbrOfChannel = NOFCHANEL;	
 80014b6:	f88d 5010 	strb.w	r5, [sp, #16]
	ADC_Init(ADC_x, &ADC_InitStructure);
 80014ba:	f006 ff6f 	bl	800839c <ADC_Init>
	RCC_ADCCLKConfig(RCC_PCLK2_Div8); 
 80014be:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80014c2:	f007 fc7f 	bl	8008dc4 <RCC_ADCCLKConfig>
	ADC_RegularChannelConfig(ADC_x, ADC_CHANNEL1, 1, ADC_SampleTime_55Cycles5);     // 
 80014c6:	2305      	movs	r3, #5
 80014c8:	2201      	movs	r2, #1
 80014ca:	2104      	movs	r1, #4
 80014cc:	4818      	ldr	r0, [pc, #96]	; (8001530 <ADCx_Init+0x104>)
 80014ce:	f006 ffb6 	bl	800843e <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC_x, ADC_CHANNEL2, 2, ADC_SampleTime_55Cycles5);			// 
 80014d2:	2305      	movs	r3, #5
 80014d4:	462a      	mov	r2, r5
 80014d6:	4619      	mov	r1, r3
 80014d8:	4815      	ldr	r0, [pc, #84]	; (8001530 <ADCx_Init+0x104>)
 80014da:	f006 ffb0 	bl	800843e <ADC_RegularChannelConfig>
	ADC_DMACmd(ADC_x, ENABLE);
 80014de:	2101      	movs	r1, #1
 80014e0:	4813      	ldr	r0, [pc, #76]	; (8001530 <ADCx_Init+0x104>)
 80014e2:	f006 ff88 	bl	80083f6 <ADC_DMACmd>
	ADC_Cmd(ADC_x, ENABLE);
 80014e6:	2101      	movs	r1, #1
 80014e8:	4811      	ldr	r0, [pc, #68]	; (8001530 <ADCx_Init+0x104>)
 80014ea:	f006 ff7b 	bl	80083e4 <ADC_Cmd>
	ADC_ResetCalibration(ADC_x);
 80014ee:	4810      	ldr	r0, [pc, #64]	; (8001530 <ADCx_Init+0x104>)
 80014f0:	f006 ff8a 	bl	8008408 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC_x));
 80014f4:	4c0e      	ldr	r4, [pc, #56]	; (8001530 <ADCx_Init+0x104>)
 80014f6:	4620      	mov	r0, r4
 80014f8:	f006 ff8b 	bl	8008412 <ADC_GetResetCalibrationStatus>
 80014fc:	2800      	cmp	r0, #0
 80014fe:	d1fa      	bne.n	80014f6 <ADCx_Init+0xca>
	ADC_StartCalibration(ADC_x);
 8001500:	480b      	ldr	r0, [pc, #44]	; (8001530 <ADCx_Init+0x104>)
 8001502:	f006 ff8a 	bl	800841a <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC_x));
 8001506:	4c0a      	ldr	r4, [pc, #40]	; (8001530 <ADCx_Init+0x104>)
 8001508:	4620      	mov	r0, r4
 800150a:	f006 ff8b 	bl	8008424 <ADC_GetCalibrationStatus>
 800150e:	2800      	cmp	r0, #0
 8001510:	d1fa      	bne.n	8001508 <ADCx_Init+0xdc>
	ADC_SoftwareStartConvCmd(ADC_x, ENABLE);
 8001512:	2101      	movs	r1, #1
 8001514:	4806      	ldr	r0, [pc, #24]	; (8001530 <ADCx_Init+0x104>)
 8001516:	f006 ff89 	bl	800842c <ADC_SoftwareStartConvCmd>
	ADCx_GPIO_Config();
	ADCx_Mode_Config();
}
 800151a:	b011      	add	sp, #68	; 0x44
 800151c:	bd30      	pop	{r4, r5, pc}
 800151e:	bf00      	nop
 8001520:	40010800 	.word	0x40010800
 8001524:	40020008 	.word	0x40020008
 8001528:	4001244c 	.word	0x4001244c
 800152c:	200002e4 	.word	0x200002e4
 8001530:	40012400 	.word	0x40012400

08001534 <ak8963Init>:
{
	if (isInit)
		return;

	I2Cx = i2cPort;
	devAddr = AK8963_ADDRESS_00;
 8001534:	220c      	movs	r2, #12
	I2Cx = i2cPort;
 8001536:	4b02      	ldr	r3, [pc, #8]	; (8001540 <ak8963Init+0xc>)
 8001538:	6018      	str	r0, [r3, #0]
	devAddr = AK8963_ADDRESS_00;
 800153a:	4b02      	ldr	r3, [pc, #8]	; (8001544 <ak8963Init+0x10>)
 800153c:	701a      	strb	r2, [r3, #0]
}
 800153e:	4770      	bx	lr
 8001540:	200002f0 	.word	0x200002f0
 8001544:	200002fa 	.word	0x200002fa

08001548 <ak8963TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool ak8963TestConnection()
{
 8001548:	b510      	push	{r4, lr}
	if (i2cdevReadByte(I2Cx, devAddr, AK8963_RA_WIA, buffer) == 1)
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <ak8963TestConnection+0x24>)
 800154c:	4c08      	ldr	r4, [pc, #32]	; (8001570 <ak8963TestConnection+0x28>)
 800154e:	4809      	ldr	r0, [pc, #36]	; (8001574 <ak8963TestConnection+0x2c>)
 8001550:	4623      	mov	r3, r4
 8001552:	2200      	movs	r2, #0
 8001554:	7809      	ldrb	r1, [r1, #0]
 8001556:	6800      	ldr	r0, [r0, #0]
 8001558:	f000 fa80 	bl	8001a5c <i2cdevReadByte>
 800155c:	b120      	cbz	r0, 8001568 <ak8963TestConnection+0x20>
	{
		return (buffer[0] == 0x48);
 800155e:	7820      	ldrb	r0, [r4, #0]
 8001560:	f1a0 0348 	sub.w	r3, r0, #72	; 0x48
 8001564:	4258      	negs	r0, r3
 8001566:	4158      	adcs	r0, r3
	}
	return false;
}
 8001568:	bd10      	pop	{r4, pc}
 800156a:	bf00      	nop
 800156c:	200002fa 	.word	0x200002fa
 8001570:	200002f4 	.word	0x200002f4
 8001574:	200002f0 	.word	0x200002f0

08001578 <ak8963SetMode>:
{
	i2cdevReadByte(I2Cx, devAddr, AK8963_RA_CNTL, buffer);
	return buffer[0];
}
void ak8963SetMode(u8 mode)
{
 8001578:	4603      	mov	r3, r0
	i2cdevWriteByte(I2Cx, devAddr, AK8963_RA_CNTL, mode);
 800157a:	4903      	ldr	r1, [pc, #12]	; (8001588 <ak8963SetMode+0x10>)
 800157c:	4803      	ldr	r0, [pc, #12]	; (800158c <ak8963SetMode+0x14>)
 800157e:	220a      	movs	r2, #10
 8001580:	7809      	ldrb	r1, [r1, #0]
 8001582:	6800      	ldr	r0, [r0, #0]
 8001584:	f000 ba8d 	b.w	8001aa2 <i2cdevWriteByte>
 8001588:	200002fa 	.word	0x200002fa
 800158c:	200002f0 	.word	0x200002f0

08001590 <TIM6_Init>:
#include "task.h"



void TIM6_Init(void)
{
 8001590:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	// 
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 8001592:	2101      	movs	r1, #1
 8001594:	2010      	movs	r0, #16
 8001596:	f007 fc79 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	/*---------------------------------------------*/
	// 1K
	
	// TIM_Period+1
	TIM_TimeBaseStructure.TIM_Period = 30;	
 800159a:	231e      	movs	r3, #30
	// CNT = Fck_int/(psc+1)
	TIM_TimeBaseStructure.TIM_Prescaler = 7200-1;	
	//  
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;		
 800159c:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_Period = 30;	
 800159e:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 7200-1;	
 80015a2:	f641 431f 	movw	r3, #7199	; 0x1c1f
	// 
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;	
	// 
	TIM_TimeBaseInit(TIM6, &TIM_TimeBaseStructure);
 80015a6:	4d17      	ldr	r5, [pc, #92]	; (8001604 <TIM6_Init+0x74>)
 80015a8:	a901      	add	r1, sp, #4
 80015aa:	4628      	mov	r0, r5
	TIM_TimeBaseStructure.TIM_Prescaler = 7200-1;	
 80015ac:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;		
 80015b0:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		
 80015b4:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;	
 80015b8:	f88d 400c 	strb.w	r4, [sp, #12]
	TIM_TimeBaseInit(TIM6, &TIM_TimeBaseStructure);
 80015bc:	f007 fd26 	bl	800900c <TIM_TimeBaseInit>
	
	NVIC_InitStructure.NVIC_IRQChannel = TIM6_IRQn;
 80015c0:	2336      	movs	r3, #54	; 0x36
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80015c2:	2601      	movs	r6, #1
	NVIC_InitStructure.NVIC_IRQChannel = TIM6_IRQn;
 80015c4:	f88d 3000 	strb.w	r3, [sp]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
 80015c8:	2309      	movs	r3, #9
	NVIC_Init(&NVIC_InitStructure);
 80015ca:	4668      	mov	r0, sp
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
 80015cc:	f88d 3001 	strb.w	r3, [sp, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80015d0:	f88d 4002 	strb.w	r4, [sp, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80015d4:	f88d 6003 	strb.w	r6, [sp, #3]
	NVIC_Init(&NVIC_InitStructure);
 80015d8:	f006 fea8 	bl	800832c <NVIC_Init>
	
	TIM_ClearFlag(TIM6, TIM_FLAG_Update);//TIM
 80015dc:	4631      	mov	r1, r6
 80015de:	4628      	mov	r0, r5
 80015e0:	f007 ff96 	bl	8009510 <TIM_ClearFlag>
	TIM_ITConfig(TIM6, TIM_IT_Update, ENABLE);
 80015e4:	4632      	mov	r2, r6
 80015e6:	4631      	mov	r1, r6
 80015e8:	4628      	mov	r0, r5
 80015ea:	f007 fe7a 	bl	80092e2 <TIM_ITConfig>
	
	//Reset counter
  TIM_SetCounter(TIM6, 0);
 80015ee:	4621      	mov	r1, r4
 80015f0:	4628      	mov	r0, r5
 80015f2:	f007 fec2 	bl	800937a <TIM_SetCounter>
	TIM_Cmd(TIM6, DISABLE);
 80015f6:	4621      	mov	r1, r4
 80015f8:	4628      	mov	r0, r5
 80015fa:	f007 fe58 	bl	80092ae <TIM_Cmd>
}
 80015fe:	b004      	add	sp, #16
 8001600:	bd70      	pop	{r4, r5, r6, pc}
 8001602:	bf00      	nop
 8001604:	40001000 	.word	0x40001000

08001608 <TIM6_IRQHandler>:


void TIM6_IRQHandler(void)
{
 8001608:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM6,TIM_IT_Update)!=RESET)
 800160a:	2101      	movs	r1, #1
 800160c:	4806      	ldr	r0, [pc, #24]	; (8001628 <TIM6_IRQHandler+0x20>)
 800160e:	f007 ff83 	bl	8009518 <TIM_GetITStatus>
 8001612:	b140      	cbz	r0, 8001626 <TIM6_IRQHandler+0x1e>
	{
		TIM_ClearITPendingBit(TIM6,TIM_IT_Update); // 
 8001614:	2101      	movs	r1, #1
 8001616:	4804      	ldr	r0, [pc, #16]	; (8001628 <TIM6_IRQHandler+0x20>)
 8001618:	f007 ff89 	bl	800952e <TIM_ClearITPendingBit>
		TOGGLE_BUZZER;
 800161c:	4a03      	ldr	r2, [pc, #12]	; (800162c <TIM6_IRQHandler+0x24>)
 800161e:	68d3      	ldr	r3, [r2, #12]
 8001620:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001624:	60d3      	str	r3, [r2, #12]
	}
}
 8001626:	bd08      	pop	{r3, pc}
 8001628:	40001000 	.word	0x40001000
 800162c:	40010800 	.word	0x40010800

08001630 <Buzzer_Init>:



// 
void Buzzer_Init(void)
{
 8001630:	b537      	push	{r0, r1, r2, r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); 
 8001632:	2101      	movs	r1, #1
 8001634:	2004      	movs	r0, #4
 8001636:	f007 fc1d 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 800163a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800163e:	f241 0303 	movw	r3, #4099	; 0x1003
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001642:	4c08      	ldr	r4, [pc, #32]	; (8001664 <Buzzer_Init+0x34>)
 8001644:	a901      	add	r1, sp, #4
 8001646:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001648:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 800164c:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001650:	f007 fa2a 	bl	8008aa8 <GPIO_Init>
	
	BUZZER_OFF;
 8001654:	4629      	mov	r1, r5
 8001656:	4620      	mov	r0, r4
 8001658:	f007 fa86 	bl	8008b68 <GPIO_ResetBits>
	
	TIM6_Init();
 800165c:	f7ff ff98 	bl	8001590 <TIM6_Init>
}
 8001660:	b003      	add	sp, #12
 8001662:	bd30      	pop	{r4, r5, pc}
 8001664:	40010800 	.word	0x40010800

08001668 <PlayMusic>:

// 
uint8_t currMusic = MUSIC_MUTE;
									
void PlayMusic(void *param)
{
 8001668:	b508      	push	{r3, lr}
	// 
	Buzzer_Init();
 800166a:	f7ff ffe1 	bl	8001630 <Buzzer_Init>
	//TIM_Cmd(TIM6, ENABLE);
	
	while(1)
	{
//		printf(">>PlayMusic Task...\r\n");
		if(currMusic == MUSIC_MUTE)
 800166e:	4c0d      	ldr	r4, [pc, #52]	; (80016a4 <PlayMusic+0x3c>)
		{
			vTaskDelay(20);
		}
		else
		{
			TIM_Cmd(TIM6, ENABLE);
 8001670:	4d0d      	ldr	r5, [pc, #52]	; (80016a8 <PlayMusic+0x40>)
		if(currMusic == MUSIC_MUTE)
 8001672:	7823      	ldrb	r3, [r4, #0]
 8001674:	b91b      	cbnz	r3, 800167e <PlayMusic+0x16>
			vTaskDelay(20);
 8001676:	2014      	movs	r0, #20
			vTaskDelay(100);
			TIM_Cmd(TIM6, DISABLE);
			vTaskDelay(100);
			
			currMusic = MUSIC_MUTE;
			vTaskDelay(50);
 8001678:	f005 ffd4 	bl	8007624 <vTaskDelay>
 800167c:	e7f9      	b.n	8001672 <PlayMusic+0xa>
			TIM_Cmd(TIM6, ENABLE);
 800167e:	2101      	movs	r1, #1
 8001680:	4628      	mov	r0, r5
 8001682:	f007 fe14 	bl	80092ae <TIM_Cmd>
			vTaskDelay(100);
 8001686:	2064      	movs	r0, #100	; 0x64
 8001688:	f005 ffcc 	bl	8007624 <vTaskDelay>
			TIM_Cmd(TIM6, DISABLE);
 800168c:	2100      	movs	r1, #0
 800168e:	4628      	mov	r0, r5
 8001690:	f007 fe0d 	bl	80092ae <TIM_Cmd>
			vTaskDelay(100);
 8001694:	2064      	movs	r0, #100	; 0x64
 8001696:	f005 ffc5 	bl	8007624 <vTaskDelay>
			currMusic = MUSIC_MUTE;
 800169a:	2300      	movs	r3, #0
			vTaskDelay(50);
 800169c:	2032      	movs	r0, #50	; 0x32
			currMusic = MUSIC_MUTE;
 800169e:	7023      	strb	r3, [r4, #0]
			vTaskDelay(50);
 80016a0:	e7ea      	b.n	8001678 <PlayMusic+0x10>
 80016a2:	bf00      	nop
 80016a4:	200002fb 	.word	0x200002fb
 80016a8:	40001000 	.word	0x40001000

080016ac <CAN_Mode_Init>:
// Fpclk136M,CAN_Mode_Init(CAN_SJW_1tq,CAN_BS2_8tq,CAN_BS1_9tq,4,CAN_Mode_LoopBack);
// :36M/((8+9+1)*4)=500Kbps
// :0,OK;
//		   ,;
uint8_t CAN_Mode_Init(uint8_t tsjw, uint8_t tbs2, uint8_t tbs1, uint16_t brp, uint8_t mode)
{ 
 80016ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016b0:	4680      	mov	r8, r0
 80016b2:	b089      	sub	sp, #36	; 0x24
 80016b4:	460e      	mov	r6, r1
	CAN_FilterInitTypeDef  	CAN_FilterInitStructure;
#if CAN_RX0_INT_ENABLE 
	NVIC_InitTypeDef  		NVIC_InitStructure;
#endif

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);//PORTA	                   											 
 80016b6:	2008      	movs	r0, #8
 80016b8:	2101      	movs	r1, #1
{ 
 80016ba:	4617      	mov	r7, r2
 80016bc:	461d      	mov	r5, r3
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);//PORTA	                   											 
 80016be:	f007 fbd9 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);//CAN1	
 80016c2:	2101      	movs	r1, #1
 80016c4:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80016c8:	f007 fbe0 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80016cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016d0:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80016d4:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	//
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80016d8:	4c22      	ldr	r4, [pc, #136]	; (8001764 <CAN_Mode_Init+0xb8>)
 80016da:	4669      	mov	r1, sp
 80016dc:	4620      	mov	r0, r4

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80016de:	f44f 7980 	mov.w	r9, #256	; 0x100
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80016e2:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80016e6:	f007 f9df 	bl	8008aa8 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;	//
 80016ea:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80016ec:	4620      	mov	r0, r4
	
	GPIO_PinRemapConfig(GPIO_Remap1_CAN1, ENABLE);

	//CAN
	CAN_InitStructure.CAN_TTCM=DISABLE;			//  
 80016ee:	2400      	movs	r4, #0
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80016f0:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;	//
 80016f2:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80016f6:	f8ad 9000 	strh.w	r9, [sp]
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80016fa:	f007 f9d5 	bl	8008aa8 <GPIO_Init>
	GPIO_PinRemapConfig(GPIO_Remap1_CAN1, ENABLE);
 80016fe:	2101      	movs	r1, #1
 8001700:	f44f 10ea 	mov.w	r0, #1916928	; 0x1d4000
 8001704:	f007 fa32 	bl	8008b6c <GPIO_PinRemapConfig>
	CAN_InitStructure.CAN_ABOM=DISABLE;			//	 
	CAN_InitStructure.CAN_AWUM=DISABLE;			//(CAN->MCRSLEEP)
	CAN_InitStructure.CAN_NART=ENABLE;			// 
	CAN_InitStructure.CAN_RFLM=DISABLE;		 	//,  
	CAN_InitStructure.CAN_TXFP=DISABLE;			// 
	CAN_InitStructure.CAN_Mode= mode;	        // mode:0,;1,; 
 8001708:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	//
	CAN_InitStructure.CAN_SJW=tsjw;				//(Tsjw)tsjw+1  CAN_SJW_1tq	 CAN_SJW_2tq CAN_SJW_3tq CAN_SJW_4tq
	CAN_InitStructure.CAN_BS1=tbs1; 			//Tbs1=tbs1+1CAN_BS1_1tq ~CAN_BS1_16tq
	CAN_InitStructure.CAN_BS2=tbs2;				//Tbs2=tbs2+1CAN_BS2_1tq ~	CAN_BS2_8tq
	CAN_InitStructure.CAN_Prescaler=brp;        //(Fdiv)brp+1	
	CAN_Init(CAN1, &CAN_InitStructure);        	//CAN1 
 800170c:	a901      	add	r1, sp, #4
 800170e:	4816      	ldr	r0, [pc, #88]	; (8001768 <CAN_Mode_Init+0xbc>)
	CAN_InitStructure.CAN_Mode= mode;	        // mode:0,;1,; 
 8001710:	f88d 3006 	strb.w	r3, [sp, #6]
	CAN_InitStructure.CAN_TTCM=DISABLE;			//  
 8001714:	f8ad 400a 	strh.w	r4, [sp, #10]
	CAN_InitStructure.CAN_AWUM=DISABLE;			//(CAN->MCRSLEEP)
 8001718:	f8ad 900c 	strh.w	r9, [sp, #12]
	CAN_InitStructure.CAN_RFLM=DISABLE;		 	//,  
 800171c:	f8ad 400e 	strh.w	r4, [sp, #14]
	CAN_InitStructure.CAN_SJW=tsjw;				//(Tsjw)tsjw+1  CAN_SJW_1tq	 CAN_SJW_2tq CAN_SJW_3tq CAN_SJW_4tq
 8001720:	f88d 8007 	strb.w	r8, [sp, #7]
	CAN_InitStructure.CAN_BS1=tbs1; 			//Tbs1=tbs1+1CAN_BS1_1tq ~CAN_BS1_16tq
 8001724:	f88d 7008 	strb.w	r7, [sp, #8]
	CAN_InitStructure.CAN_BS2=tbs2;				//Tbs2=tbs2+1CAN_BS2_1tq ~	CAN_BS2_8tq
 8001728:	f88d 6009 	strb.w	r6, [sp, #9]
	CAN_InitStructure.CAN_Prescaler=brp;        //(Fdiv)brp+1	
 800172c:	f8ad 5004 	strh.w	r5, [sp, #4]
	CAN_Init(CAN1, &CAN_InitStructure);        	//CAN1 
 8001730:	f006 fecc 	bl	80084cc <CAN_Init>

	CAN_FilterInitStructure.CAN_FilterNumber=0;	//0
	CAN_FilterInitStructure.CAN_FilterMode=CAN_FilterMode_IdMask; 	//
	CAN_FilterInitStructure.CAN_FilterScale=CAN_FilterScale_32bit; 	//32 
 8001734:	f240 1301 	movw	r3, #257	; 0x101
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh=0x0000;//32MASK
	CAN_FilterInitStructure.CAN_FilterMaskIdLow=0x0000;
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment=CAN_Filter_FIFO0;//0FIFO0
	CAN_FilterInitStructure.CAN_FilterActivation=ENABLE;//0

	CAN_FilterInit(&CAN_FilterInitStructure);			//
 8001738:	a804      	add	r0, sp, #16
	CAN_FilterInitStructure.CAN_FilterIdHigh=0x0000;	//32ID
 800173a:	f8ad 4010 	strh.w	r4, [sp, #16]
	CAN_FilterInitStructure.CAN_FilterIdLow=0x0000;
 800173e:	f8ad 4012 	strh.w	r4, [sp, #18]
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh=0x0000;//32MASK
 8001742:	f8ad 4014 	strh.w	r4, [sp, #20]
	CAN_FilterInitStructure.CAN_FilterMaskIdLow=0x0000;
 8001746:	f8ad 4016 	strh.w	r4, [sp, #22]
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment=CAN_Filter_FIFO0;//0FIFO0
 800174a:	f8ad 4018 	strh.w	r4, [sp, #24]
	CAN_FilterInitStructure.CAN_FilterNumber=0;	//0
 800174e:	f8ad 401a 	strh.w	r4, [sp, #26]
	CAN_FilterInitStructure.CAN_FilterScale=CAN_FilterScale_32bit; 	//32 
 8001752:	f8ad 301c 	strh.w	r3, [sp, #28]
	CAN_FilterInit(&CAN_FilterInitStructure);			//
 8001756:	f006 ff23 	bl	80085a0 <CAN_FilterInit>
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;            // 0
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
#endif
	return 0;
}   
 800175a:	4620      	mov	r0, r4
 800175c:	b009      	add	sp, #36	; 0x24
 800175e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001762:	bf00      	nop
 8001764:	40010c00 	.word	0x40010c00
 8001768:	40006400 	.word	0x40006400

0800176c <CanSendMsg>:
// len:(8)				     
// msg:,8.
// :0,;
//			 ,;
uint8_t CanSendMsg(uint8_t* msg, uint8_t len)
{	
 800176c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t mbox;
	uint16_t i = 0;
	CanTxMsg TxMessage;
	TxMessage.StdId = 0x12;						//  
 800176e:	2312      	movs	r3, #18
	TxMessage.ExtId = 0x12;						//  
	TxMessage.IDE = CAN_Id_Standard; 	// 
 8001770:	2400      	movs	r4, #0
{	
 8001772:	b087      	sub	sp, #28
 8001774:	460a      	mov	r2, r1
	TxMessage.RTR = CAN_RTR_Data;			// 
	TxMessage.DLC = len;							// 
 8001776:	f88d 100e 	strb.w	r1, [sp, #14]
	
	for(i = 0; i < len; i++)
	{
		TxMessage.Data[i] = msg[i];
 800177a:	4601      	mov	r1, r0
 800177c:	f10d 000f 	add.w	r0, sp, #15
	TxMessage.ExtId = 0x12;						//  
 8001780:	e9cd 3301 	strd	r3, r3, [sp, #4]
	TxMessage.IDE = CAN_Id_Standard; 	// 
 8001784:	f8ad 400c 	strh.w	r4, [sp, #12]
		TxMessage.Data[i] = msg[i];
 8001788:	f009 ff60 	bl	800b64c <memcpy>
	}
	
	mbox = CAN_Transmit(CAN1, &TxMessage);
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <CanSendMsg+0x54>)
 800178e:	a901      	add	r1, sp, #4
 8001790:	f006 ff74 	bl	800867c <CAN_Transmit>
 8001794:	4606      	mov	r6, r0
	
	i = 0; 
	while((CAN_TransmitStatus(CAN1, mbox) == CAN_TxStatus_Failed)&&(i < 0XFFF))
 8001796:	4f0a      	ldr	r7, [pc, #40]	; (80017c0 <CanSendMsg+0x54>)
 8001798:	4631      	mov	r1, r6
 800179a:	4638      	mov	r0, r7
 800179c:	b2a5      	uxth	r5, r4
 800179e:	f006 ffbb 	bl	8008718 <CAN_TransmitStatus>
 80017a2:	b930      	cbnz	r0, 80017b2 <CanSendMsg+0x46>
 80017a4:	3401      	adds	r4, #1
 80017a6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80017aa:	d1f5      	bne.n	8001798 <CanSendMsg+0x2c>
		i++;	//
	}
	
	if(i >= 0XFFF)
	{
		return 1;
 80017ac:	2001      	movs	r0, #1
	}
	
	return 0;	 
}
 80017ae:	b007      	add	sp, #28
 80017b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 1;
 80017b2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80017b6:	1a2b      	subs	r3, r5, r0
 80017b8:	4258      	negs	r0, r3
 80017ba:	4158      	adcs	r0, r3
 80017bc:	e7f7      	b.n	80017ae <CanSendMsg+0x42>
 80017be:	bf00      	nop
 80017c0:	40006400 	.word	0x40006400

080017c4 <Delay_Init>:
// 
// OS,OS
// SYSTICKAHB1/8
// SYSCLK: 
void Delay_Init(uint8_t SYSCLK)
{
 80017c4:	b510      	push	{r4, lr}
 80017c6:	4604      	mov	r4, r0
//OS
#if SYSTEM_SUPPORT_OS
	uint32_t reload;
#endif
	
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 80017c8:	2004      	movs	r0, #4
 80017ca:	f006 fddb 	bl	8008384 <SysTick_CLKSourceConfig>
	
	// configTICK_RATE_HZ
	// reload24,:16777216, 72M, 0.233017s	
	reload *= 1000000 /configTICK_RATE_HZ;
	
	fac_ms = 1000/configTICK_RATE_HZ;			//OS	   
 80017ce:	2201      	movs	r2, #1
	fac_us = SYSCLK;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <Delay_Init+0x34>)
	reload *= 1000000 /configTICK_RATE_HZ;
 80017d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	fac_us = SYSCLK;
 80017d6:	601c      	str	r4, [r3, #0]
	fac_ms = 1000/configTICK_RATE_HZ;			//OS	   
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <Delay_Init+0x38>)
	reload *= 1000000 /configTICK_RATE_HZ;
 80017da:	4344      	muls	r4, r0
	fac_ms = 1000/configTICK_RATE_HZ;			//OS	   
 80017dc:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;//SYSTICK
 80017de:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80017e2:	691a      	ldr	r2, [r3, #16]
 80017e4:	f042 0202 	orr.w	r2, r2, #2
 80017e8:	611a      	str	r2, [r3, #16]
	SysTick->LOAD = reload; 					//1/delay_ostickspersec	
 80017ea:	615c      	str	r4, [r3, #20]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;	//SYSTICK    
 80017ec:	691a      	ldr	r2, [r3, #16]
 80017ee:	f042 0201 	orr.w	r2, r2, #1
 80017f2:	611a      	str	r2, [r3, #16]
#else
	fac_ms = (uint16_t)fac_us * 1000;				//OS,mssystick   
#endif
}
 80017f4:	bd10      	pop	{r4, pc}
 80017f6:	bf00      	nop
 80017f8:	20000300 	.word	0x20000300
 80017fc:	200002fc 	.word	0x200002fc

08001800 <delay_us>:
void delay_us(uint32_t nus)
{		
	uint32_t ticks;
	uint32_t told, tnow, tcnt = 0;
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
	ticks = nus * fac_us; 						// 
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <delay_us+0x2c>)
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
 8001802:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	ticks = nus * fac_us; 						// 
 8001806:	681b      	ldr	r3, [r3, #0]
{		
 8001808:	b530      	push	{r4, r5, lr}
	ticks = nus * fac_us; 						// 
 800180a:	4358      	muls	r0, r3
	uint32_t told, tnow, tcnt = 0;
 800180c:	2300      	movs	r3, #0
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
 800180e:	694d      	ldr	r5, [r1, #20]
	told = SysTick->VAL;        				//
 8001810:	698c      	ldr	r4, [r1, #24]
	while(1)
	{
		tnow = SysTick->VAL;	
 8001812:	698a      	ldr	r2, [r1, #24]
		if(tnow != told)
 8001814:	4294      	cmp	r4, r2
 8001816:	d0fc      	beq.n	8001812 <delay_us+0x12>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8001818:	4423      	add	r3, r4
			else tcnt+=reload-tnow+told;	    
 800181a:	bf98      	it	ls
 800181c:	195b      	addls	r3, r3, r5
 800181e:	1a9b      	subs	r3, r3, r2
			told=tnow;
			if(tcnt>=ticks)break;			///,.
 8001820:	4283      	cmp	r3, r0
 8001822:	d300      	bcc.n	8001826 <delay_us+0x26>
		}  
	};											    
}
 8001824:	bd30      	pop	{r4, r5, pc}
 8001826:	4614      	mov	r4, r2
 8001828:	e7f3      	b.n	8001812 <delay_us+0x12>
 800182a:	bf00      	nop
 800182c:	20000300 	.word	0x20000300

08001830 <delay_ms>:

//nms
//nms:ms
//nms:0~65535
void delay_ms(uint16_t nms)
{	
 8001830:	b538      	push	{r3, r4, r5, lr}
 8001832:	4604      	mov	r4, r0
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//	    
 8001834:	f006 f86c 	bl	8007910 <xTaskGetSchedulerState>
 8001838:	2801      	cmp	r0, #1
 800183a:	d00d      	beq.n	8001858 <delay_ms+0x28>
	{		 
		if(nms >= fac_ms)						//OS 
 800183c:	4d0a      	ldr	r5, [pc, #40]	; (8001868 <delay_ms+0x38>)
 800183e:	8828      	ldrh	r0, [r5, #0]
 8001840:	42a0      	cmp	r0, r4
 8001842:	d803      	bhi.n	800184c <delay_ms+0x1c>
		{ 
   			vTaskDelay(nms / fac_ms);	 		//FreeRTOS
 8001844:	fbb4 f0f0 	udiv	r0, r4, r0
 8001848:	f005 feec 	bl	8007624 <vTaskDelay>
		}
		nms %= fac_ms;						//OS,    
 800184c:	8828      	ldrh	r0, [r5, #0]
 800184e:	fbb4 f3f0 	udiv	r3, r4, r0
 8001852:	fb00 4413 	mls	r4, r0, r3, r4
 8001856:	b2a4      	uxth	r4, r4
	}
	
	delay_us((uint32_t)(nms * 1000));				//
 8001858:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800185c:	4360      	muls	r0, r4
}
 800185e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us((uint32_t)(nms * 1000));				//
 8001862:	f7ff bfcd 	b.w	8001800 <delay_us>
 8001866:	bf00      	nop
 8001868:	200002fc 	.word	0x200002fc

0800186c <SaveConfigData>:
	
	FLASH_Status FLASHStatus = FLASH_COMPLETE;	//	
	bool programStatus = true;									//
	
	
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 800186c:	2300      	movs	r3, #0
{
 800186e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001870:	b085      	sub	sp, #20
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 8001872:	9303      	str	r3, [sp, #12]
	
	// 
	config[0] = configParam.radio.addr[0];
 8001874:	4b31      	ldr	r3, [pc, #196]	; (800193c <SaveConfigData+0xd0>)
	config[6] = configParam.fs_mark;
	config[7] = configParam.fs_mark >> 8;
	config[8] = configParam.fs_mark >> 16;
	config[9] = configParam.fs_mark >> 24;
	
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 8001876:	210a      	movs	r1, #10
	config[0] = configParam.radio.addr[0];
 8001878:	791a      	ldrb	r2, [r3, #4]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 800187a:	a801      	add	r0, sp, #4
	config[0] = configParam.radio.addr[0];
 800187c:	f88d 2004 	strb.w	r2, [sp, #4]
	config[1] = configParam.radio.addr[1];
 8001880:	795a      	ldrb	r2, [r3, #5]
 8001882:	ac01      	add	r4, sp, #4
 8001884:	f88d 2005 	strb.w	r2, [sp, #5]
	config[2] = configParam.radio.addr[2];
 8001888:	799a      	ldrb	r2, [r3, #6]

  /*  */
  FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);	

  /* */
	FLASHStatus = FLASH_ErasePage(WRITE_START_ADDR);
 800188a:	4626      	mov	r6, r4
	config[2] = configParam.radio.addr[2];
 800188c:	f88d 2006 	strb.w	r2, [sp, #6]
	config[3] = configParam.radio.addr[3];
 8001890:	79da      	ldrb	r2, [r3, #7]
  
  /* FLASH */
  address = WRITE_START_ADDR;
 8001892:	4f2b      	ldr	r7, [pc, #172]	; (8001940 <SaveConfigData+0xd4>)
	config[3] = configParam.radio.addr[3];
 8001894:	f88d 2007 	strb.w	r2, [sp, #7]
	config[4] = configParam.radio.addr[4];
 8001898:	7a1a      	ldrb	r2, [r3, #8]
 800189a:	4d2a      	ldr	r5, [pc, #168]	; (8001944 <SaveConfigData+0xd8>)
 800189c:	f88d 2008 	strb.w	r2, [sp, #8]
	config[5] = configParam.radio.channel;
 80018a0:	789a      	ldrb	r2, [r3, #2]
	config[6] = configParam.fs_mark;
 80018a2:	68db      	ldr	r3, [r3, #12]
	config[5] = configParam.radio.channel;
 80018a4:	f88d 2009 	strb.w	r2, [sp, #9]
	config[7] = configParam.fs_mark >> 8;
 80018a8:	0a1a      	lsrs	r2, r3, #8
	config[6] = configParam.fs_mark;
 80018aa:	f88d 300a 	strb.w	r3, [sp, #10]
	config[7] = configParam.fs_mark >> 8;
 80018ae:	f88d 200b 	strb.w	r2, [sp, #11]
	config[8] = configParam.fs_mark >> 16;
 80018b2:	0c1a      	lsrs	r2, r3, #16
	config[9] = configParam.fs_mark >> 24;
 80018b4:	0e1b      	lsrs	r3, r3, #24
	config[8] = configParam.fs_mark >> 16;
 80018b6:	f88d 200c 	strb.w	r2, [sp, #12]
	config[9] = configParam.fs_mark >> 24;
 80018ba:	f88d 300d 	strb.w	r3, [sp, #13]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 80018be:	f008 fddd 	bl	800a47c <CRC_Table>
	config[10] = checkSum;
 80018c2:	f88d 000e 	strb.w	r0, [sp, #14]
	config[11] = checkSum >> 8;
 80018c6:	0a00      	lsrs	r0, r0, #8
 80018c8:	f88d 000f 	strb.w	r0, [sp, #15]
  FLASH_Unlock();
 80018cc:	f007 f860 	bl	8008990 <FLASH_Unlock>
  FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);	
 80018d0:	2034      	movs	r0, #52	; 0x34
 80018d2:	f007 f871 	bl	80089b8 <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage(WRITE_START_ADDR);
 80018d6:	481a      	ldr	r0, [pc, #104]	; (8001940 <SaveConfigData+0xd4>)
 80018d8:	f007 f89a 	bl	8008a10 <FLASH_ErasePage>
	i = 0;

  while((i < CONFIG_DATA_SIZE) && (FLASHStatus == FLASH_COMPLETE))
 80018dc:	2804      	cmp	r0, #4
 80018de:	d111      	bne.n	8001904 <SaveConfigData+0x98>
  {
		data = 0;
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80018e0:	78b3      	ldrb	r3, [r6, #2]
 80018e2:	7871      	ldrb	r1, [r6, #1]
 80018e4:	041b      	lsls	r3, r3, #16
 80018e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80018ea:	7831      	ldrb	r1, [r6, #0]
    FLASHStatus = FLASH_ProgramWord(address, data);
 80018ec:	4638      	mov	r0, r7
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80018ee:	430b      	orrs	r3, r1
 80018f0:	78f1      	ldrb	r1, [r6, #3]
    address += 4;
 80018f2:	3704      	adds	r7, #4
    FLASHStatus = FLASH_ProgramWord(address, data);
 80018f4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
 80018f8:	f007 f8aa 	bl	8008a50 <FLASH_ProgramWord>
  while((i < CONFIG_DATA_SIZE) && (FLASHStatus == FLASH_COMPLETE))
 80018fc:	42af      	cmp	r7, r5
 80018fe:	f106 0604 	add.w	r6, r6, #4
 8001902:	d1eb      	bne.n	80018dc <SaveConfigData+0x70>
		i += 4;
  }

  FLASH_Lock();
 8001904:	f007 f850 	bl	80089a8 <FLASH_Lock>
  
  /*  */
  address = WRITE_START_ADDR;
 8001908:	4a0d      	ldr	r2, [pc, #52]	; (8001940 <SaveConfigData+0xd4>)
	i = 0;

  while((i < CONFIG_DATA_SIZE) && (programStatus != false))
  {
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 800190a:	78a0      	ldrb	r0, [r4, #2]
 800190c:	7863      	ldrb	r3, [r4, #1]
 800190e:	0400      	lsls	r0, r0, #16
 8001910:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001914:	7823      	ldrb	r3, [r4, #0]
 8001916:	4318      	orrs	r0, r3
 8001918:	78e3      	ldrb	r3, [r4, #3]
 800191a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
		
    if((*(__IO uint32_t*) address) != data)
 800191e:	f852 3b04 	ldr.w	r3, [r2], #4
  while((i < CONFIG_DATA_SIZE) && (programStatus != false))
 8001922:	42aa      	cmp	r2, r5
 8001924:	d006      	beq.n	8001934 <SaveConfigData+0xc8>
 8001926:	4283      	cmp	r3, r0
 8001928:	f104 0404 	add.w	r4, r4, #4
 800192c:	d0ed      	beq.n	800190a <SaveConfigData+0x9e>
 800192e:	2000      	movs	r0, #0
		i += 4;
  }
	
	return programStatus;
	
}
 8001930:	b005      	add	sp, #20
 8001932:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((*(__IO uint32_t*) address) != data)
 8001934:	1a1b      	subs	r3, r3, r0
 8001936:	4258      	negs	r0, r3
 8001938:	4158      	adcs	r0, r3
 800193a:	e7f9      	b.n	8001930 <SaveConfigData+0xc4>
 800193c:	200045b4 	.word	0x200045b4
 8001940:	0803f800 	.word	0x0803f800
 8001944:	0803f80c 	.word	0x0803f80c

08001948 <LoadConfigData>:
{
 8001948:	b530      	push	{r4, r5, lr}
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 800194a:	2500      	movs	r5, #0
{
 800194c:	b085      	sub	sp, #20
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 800194e:	e9cd 5501 	strd	r5, r5, [sp, #4]
		data = *(__IO uint32_t*) address;
 8001952:	4a2e      	ldr	r2, [pc, #184]	; (8001a0c <LoadConfigData+0xc4>)
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 8001954:	9503      	str	r5, [sp, #12]
		data = *(__IO uint32_t*) address;
 8001956:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 800195a:	a801      	add	r0, sp, #4
		config[i + 1] = data >> 8;
 800195c:	0a19      	lsrs	r1, r3, #8
		config[i]			= data;
 800195e:	f88d 3004 	strb.w	r3, [sp, #4]
		config[i + 1] = data >> 8;
 8001962:	f88d 1005 	strb.w	r1, [sp, #5]
		config[i + 2] = data >> 16;
 8001966:	0c19      	lsrs	r1, r3, #16
		config[i + 3] = data >> 24;
 8001968:	0e1b      	lsrs	r3, r3, #24
		config[i + 2] = data >> 16;
 800196a:	f88d 1006 	strb.w	r1, [sp, #6]
		config[i + 3] = data >> 24;
 800196e:	f88d 3007 	strb.w	r3, [sp, #7]
		data = *(__IO uint32_t*) address;
 8001972:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
		config[i]			= data;
 8001976:	4c26      	ldr	r4, [pc, #152]	; (8001a10 <LoadConfigData+0xc8>)
		config[i + 1] = data >> 8;
 8001978:	0a19      	lsrs	r1, r3, #8
		config[i]			= data;
 800197a:	f88d 3008 	strb.w	r3, [sp, #8]
		config[i + 1] = data >> 8;
 800197e:	f88d 1009 	strb.w	r1, [sp, #9]
		config[i + 2] = data >> 16;
 8001982:	0c19      	lsrs	r1, r3, #16
		config[i + 3] = data >> 24;
 8001984:	0e1b      	lsrs	r3, r3, #24
		config[i + 2] = data >> 16;
 8001986:	f88d 100a 	strb.w	r1, [sp, #10]
		config[i + 3] = data >> 24;
 800198a:	f88d 300b 	strb.w	r3, [sp, #11]
		data = *(__IO uint32_t*) address;
 800198e:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 8001992:	210a      	movs	r1, #10
		config[i + 1] = data >> 8;
 8001994:	0a1a      	lsrs	r2, r3, #8
		config[i]			= data;
 8001996:	f88d 300c 	strb.w	r3, [sp, #12]
		config[i + 1] = data >> 8;
 800199a:	f88d 200d 	strb.w	r2, [sp, #13]
		config[i + 2] = data >> 16;
 800199e:	0c1a      	lsrs	r2, r3, #16
		config[i + 3] = data >> 24;
 80019a0:	0e1b      	lsrs	r3, r3, #24
		config[i + 2] = data >> 16;
 80019a2:	f88d 200e 	strb.w	r2, [sp, #14]
		config[i + 3] = data >> 24;
 80019a6:	f88d 300f 	strb.w	r3, [sp, #15]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 80019aa:	f008 fd67 	bl	800a47c <CRC_Table>
	if((config[10] != (checkSum & 0xFF)) || (config[11] != (checkSum >> 8)))
 80019ae:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80019b2:	b2c3      	uxtb	r3, r0
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d105      	bne.n	80019c4 <LoadConfigData+0x7c>
 80019b8:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80019bc:	f3c0 200f 	ubfx	r0, r0, #8, #16
 80019c0:	4283      	cmp	r3, r0
 80019c2:	d00a      	beq.n	80019da <LoadConfigData+0x92>
		printf("Error: Loading config data from flash failed!\nLoading default parameters and saving them to flash!");
 80019c4:	4813      	ldr	r0, [pc, #76]	; (8001a14 <LoadConfigData+0xcc>)
 80019c6:	f00a fcc5 	bl	800c354 <iprintf>
		configParam = configParamDefault;
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <LoadConfigData+0xd0>)
 80019cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		SaveConfigData();
 80019d2:	f7ff ff4b 	bl	800186c <SaveConfigData>
}
 80019d6:	b005      	add	sp, #20
 80019d8:	bd30      	pop	{r4, r5, pc}
		configParam.radio.addr[0] = config[0];
 80019da:	f89d 3004 	ldrb.w	r3, [sp, #4]
		configParam.radio.dataRate = RADIO_DATARATE;
 80019de:	70e5      	strb	r5, [r4, #3]
		configParam.radio.addr[0] = config[0];
 80019e0:	7123      	strb	r3, [r4, #4]
		configParam.radio.addr[1] = config[1];
 80019e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80019e6:	7163      	strb	r3, [r4, #5]
		configParam.radio.addr[2] = config[2];
 80019e8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80019ec:	71a3      	strb	r3, [r4, #6]
		configParam.radio.addr[3] = config[3];
 80019ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80019f2:	71e3      	strb	r3, [r4, #7]
		configParam.radio.addr[4] = config[4];
 80019f4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80019f8:	7223      	strb	r3, [r4, #8]
		configParam.radio.channel = config[5];
 80019fa:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80019fe:	70a3      	strb	r3, [r4, #2]
		configParam.fs_mark = config[9] << 24;
 8001a00:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001a04:	061b      	lsls	r3, r3, #24
 8001a06:	60e3      	str	r3, [r4, #12]
}
 8001a08:	e7e5      	b.n	80019d6 <LoadConfigData+0x8e>
 8001a0a:	bf00      	nop
 8001a0c:	0803f000 	.word	0x0803f000
 8001a10:	200045b4 	.word	0x200045b4
 8001a14:	080100a0 	.word	0x080100a0
 8001a18:	200000b0 	.word	0x200000b0

08001a1c <i2cdevInit>:

/**
 * IIC
 */
int i2cdevInit(I2C_Dev *dev)
{
 8001a1c:	b508      	push	{r3, lr}
	i2cdrvInit(dev);
 8001a1e:	f000 f9ed 	bl	8001dfc <i2cdrvInit>

	return true;
}
 8001a22:	2001      	movs	r0, #1
 8001a24:	bd08      	pop	{r3, pc}

08001a26 <i2cdevRead>:
}
/**
 * IIC
 */
bool i2cdevRead(I2C_Dev *dev, uint8_t devAddress, uint8_t memAddress, uint16_t len, uint8_t *data)
{
 8001a26:	b530      	push	{r4, r5, lr}
	I2cMessage message;

	if (memAddress == I2CDEV_NO_MEM_ADDR)
 8001a28:	2aff      	cmp	r2, #255	; 0xff
{
 8001a2a:	b08b      	sub	sp, #44	; 0x2c
 8001a2c:	4604      	mov	r4, r0
 8001a2e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	if (memAddress == I2CDEV_NO_MEM_ADDR)
 8001a30:	d10a      	bne.n	8001a48 <i2cdevRead+0x22>
	{
		i2cdrvCreateMessage(&message, devAddress, i2cRead, len, data);
 8001a32:	2201      	movs	r2, #1
 8001a34:	9500      	str	r5, [sp, #0]
 8001a36:	a805      	add	r0, sp, #20
 8001a38:	f000 f9e2 	bl	8001e00 <i2cdrvCreateMessage>
	else
	{
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cRead, len, data);
	}

	return i2cdrvMessageTransfer(dev, &message);
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	a905      	add	r1, sp, #20
 8001a40:	f000 f9fc 	bl	8001e3c <i2cdrvMessageTransfer>
}
 8001a44:	b00b      	add	sp, #44	; 0x2c
 8001a46:	bd30      	pop	{r4, r5, pc}
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cRead, len, data);
 8001a48:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	a805      	add	r0, sp, #20
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	4613      	mov	r3, r2
 8001a54:	2200      	movs	r2, #0
 8001a56:	f000 f9e1 	bl	8001e1c <i2cdrvCreateMessageIntAddr>
 8001a5a:	e7ef      	b.n	8001a3c <i2cdevRead+0x16>

08001a5c <i2cdevReadByte>:
{
 8001a5c:	b507      	push	{r0, r1, r2, lr}
	return i2cdevRead(dev, devAddress, memAddress, 1, data);
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2301      	movs	r3, #1
 8001a62:	f7ff ffe0 	bl	8001a26 <i2cdevRead>
}
 8001a66:	b003      	add	sp, #12
 8001a68:	f85d fb04 	ldr.w	pc, [sp], #4

08001a6c <i2cdevWrite>:
}
/**
 * IIC
 */
bool i2cdevWrite(I2C_Dev *dev, uint8_t devAddress, uint8_t memAddress, uint16_t len, uint8_t *data)
{
 8001a6c:	b530      	push	{r4, r5, lr}
 8001a6e:	4614      	mov	r4, r2
 8001a70:	b08b      	sub	sp, #44	; 0x2c
	I2cMessage message;

	if (memAddress == I2CDEV_NO_MEM_ADDR)
 8001a72:	2cff      	cmp	r4, #255	; 0xff
{
 8001a74:	4605      	mov	r5, r0
 8001a76:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (memAddress == I2CDEV_NO_MEM_ADDR)
 8001a78:	d10a      	bne.n	8001a90 <i2cdevWrite+0x24>
	{
		i2cdrvCreateMessage(&message, devAddress, i2cWrite, len, data);
 8001a7a:	9000      	str	r0, [sp, #0]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	a805      	add	r0, sp, #20
 8001a80:	f000 f9be 	bl	8001e00 <i2cdrvCreateMessage>
	else
	{
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cWrite, len, data);
	}

	return i2cdrvMessageTransfer(dev, &message);
 8001a84:	4628      	mov	r0, r5
 8001a86:	a905      	add	r1, sp, #20
 8001a88:	f000 f9d8 	bl	8001e3c <i2cdrvMessageTransfer>
}
 8001a8c:	b00b      	add	sp, #44	; 0x2c
 8001a8e:	bd30      	pop	{r4, r5, pc}
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cWrite, len, data);
 8001a90:	2200      	movs	r2, #0
 8001a92:	e9cd 3001 	strd	r3, r0, [sp, #4]
 8001a96:	9200      	str	r2, [sp, #0]
 8001a98:	4623      	mov	r3, r4
 8001a9a:	a805      	add	r0, sp, #20
 8001a9c:	f000 f9be 	bl	8001e1c <i2cdrvCreateMessageIntAddr>
 8001aa0:	e7f0      	b.n	8001a84 <i2cdevWrite+0x18>

08001aa2 <i2cdevWriteByte>:
{
 8001aa2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001aa4:	f88d 300f 	strb.w	r3, [sp, #15]
	return i2cdevWrite(dev, devAddress, memAddress, 1, &data);
 8001aa8:	f10d 030f 	add.w	r3, sp, #15
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	2301      	movs	r3, #1
 8001ab0:	f7ff ffdc 	bl	8001a6c <i2cdevWrite>
}
 8001ab4:	b005      	add	sp, #20
 8001ab6:	f85d fb04 	ldr.w	pc, [sp], #4

08001aba <i2cdevWriteBit>:
{
 8001aba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001abe:	4699      	mov	r9, r3
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001ac0:	2401      	movs	r4, #1
    i2cdevReadByte(dev, devAddress, memAddress, &byte);
 8001ac2:	f10d 0307 	add.w	r3, sp, #7
{
 8001ac6:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 8001aca:	4617      	mov	r7, r2
 8001acc:	4605      	mov	r5, r0
 8001ace:	460e      	mov	r6, r1
    i2cdevReadByte(dev, devAddress, memAddress, &byte);
 8001ad0:	f7ff ffc4 	bl	8001a5c <i2cdevReadByte>
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001ad4:	fa04 f309 	lsl.w	r3, r4, r9
 8001ad8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	f1b8 0f00 	cmp.w	r8, #0
 8001ae2:	d00b      	beq.n	8001afc <i2cdevWriteBit+0x42>
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	b2db      	uxtb	r3, r3
    return i2cdevWriteByte(dev, devAddress, memAddress, byte);
 8001ae8:	463a      	mov	r2, r7
 8001aea:	4631      	mov	r1, r6
 8001aec:	4628      	mov	r0, r5
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001aee:	f88d 3007 	strb.w	r3, [sp, #7]
    return i2cdevWriteByte(dev, devAddress, memAddress, byte);
 8001af2:	f7ff ffd6 	bl	8001aa2 <i2cdevWriteByte>
}
 8001af6:	b003      	add	sp, #12
 8001af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001afc:	ea22 0303 	bic.w	r3, r2, r3
 8001b00:	e7f2      	b.n	8001ae8 <i2cdevWriteBit+0x2e>

08001b02 <i2cdevWriteBits>:
{
 8001b02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001b06:	4698      	mov	r8, r3
	if ((status = i2cdevReadByte(dev, devAddress, memAddress, &byte)) == true)
 8001b08:	f10d 0307 	add.w	r3, sp, #7
{
 8001b0c:	4605      	mov	r5, r0
 8001b0e:	460e      	mov	r6, r1
 8001b10:	4617      	mov	r7, r2
 8001b12:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
	if ((status = i2cdevReadByte(dev, devAddress, memAddress, &byte)) == true)
 8001b16:	f7ff ffa1 	bl	8001a5c <i2cdevReadByte>
 8001b1a:	b1d0      	cbz	r0, 8001b52 <i2cdevWriteBits+0x50>
		uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001b1c:	2401      	movs	r4, #1
		data <<= (bitStart - length + 1); // shift data into correct position
 8001b1e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
		uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001b22:	eba8 0309 	sub.w	r3, r8, r9
 8001b26:	fa04 f409 	lsl.w	r4, r4, r9
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	3c01      	subs	r4, #1
 8001b2e:	409c      	lsls	r4, r3
		data <<= (bitStart - length + 1); // shift data into correct position
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
		byte &= ~(mask); // zero all important bits in existing byte
 8001b34:	f89d 2007 	ldrb.w	r2, [sp, #7]
		data <<= (bitStart - length + 1); // shift data into correct position
 8001b38:	b2db      	uxtb	r3, r3
		byte &= ~(mask); // zero all important bits in existing byte
 8001b3a:	ea22 0204 	bic.w	r2, r2, r4
		data &= mask; // zero all non-important bits in data
 8001b3e:	401c      	ands	r4, r3
		byte |= data; // combine data with existing byte
 8001b40:	ea42 0304 	orr.w	r3, r2, r4
		status = i2cdevWriteByte(dev, devAddress, memAddress, byte);
 8001b44:	4631      	mov	r1, r6
 8001b46:	463a      	mov	r2, r7
 8001b48:	4628      	mov	r0, r5
		byte |= data; // combine data with existing byte
 8001b4a:	f88d 3007 	strb.w	r3, [sp, #7]
		status = i2cdevWriteByte(dev, devAddress, memAddress, byte);
 8001b4e:	f7ff ffa8 	bl	8001aa2 <i2cdevWriteByte>
}
 8001b52:	b003      	add	sp, #12
 8001b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b58 <i2cdrvClearDMA>:
}
/**
 * DMA
 */
static void i2cdrvClearDMA(I2cDrv* i2c)
{
 8001b58:	b510      	push	{r4, lr}
 8001b5a:	4604      	mov	r4, r0
	DMA_Cmd(i2c->def->dmaRxStream, DISABLE);
 8001b5c:	6803      	ldr	r3, [r0, #0]
 8001b5e:	2100      	movs	r1, #0
 8001b60:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001b62:	f006 fe9d 	bl	80088a0 <DMA_Cmd>
	DMA_ClearITPendingBit(i2c->def->dmaRxTCFlag);
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001b6a:	f006 fec5 	bl	80088f8 <DMA_ClearITPendingBit>
	I2C_DMACmd(i2c->def->i2cPort, DISABLE);
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	2100      	movs	r1, #0
 8001b72:	6818      	ldr	r0, [r3, #0]
 8001b74:	f007 f8c4 	bl	8008d00 <I2C_DMACmd>
	I2C_DMALastTransferCmd(i2c->def->i2cPort, DISABLE);
 8001b78:	6823      	ldr	r3, [r4, #0]
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	f007 f8cb 	bl	8008d18 <I2C_DMALastTransferCmd>
	DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
 8001b82:	6823      	ldr	r3, [r4, #0]
 8001b84:	2200      	movs	r2, #0
//	DMA_Cmd(i2c->def->dmaTxStream, DISABLE);
//	DMA_ClearITPendingBit(i2c->def->dmaTxTCFlag);
//	I2C_DMACmd(i2c->def->i2cPort, DISABLE);
//	I2C_DMALastTransferCmd(i2c->def->i2cPort, DISABLE);
//	DMA_ITConfig(i2c->def->dmaTxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
}
 8001b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
 8001b8a:	210a      	movs	r1, #10
 8001b8c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001b8e:	f006 be92 	b.w	80088b6 <DMA_ITConfig>
	...

08001b94 <i2cNotifyClient.constprop.0>:
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001b94:	2300      	movs	r3, #0
static void i2cNotifyClient(I2cDrv* i2c)
 8001b96:	b507      	push	{r0, r1, r2, lr}
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001b98:	9301      	str	r3, [sp, #4]
	xSemaphoreGiveFromISR(i2c->isBusFreeSemaphore, &xHigherPriorityTaskWoken);
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <i2cNotifyClient.constprop.0+0x30>)
 8001b9c:	a901      	add	r1, sp, #4
 8001b9e:	6a18      	ldr	r0, [r3, #32]
 8001ba0:	f005 f8f8 	bl	8006d94 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001ba4:	9b01      	ldr	r3, [sp, #4]
 8001ba6:	b14b      	cbz	r3, 8001bbc <i2cNotifyClient.constprop.0+0x28>
 8001ba8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001bac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bb0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001bb4:	f3bf 8f4f 	dsb	sy
 8001bb8:	f3bf 8f6f 	isb	sy
}
 8001bbc:	b003      	add	sp, #12
 8001bbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bc2:	bf00      	nop
 8001bc4:	20000000 	.word	0x20000000

08001bc8 <i2cTryNextMessage.constprop.0>:
	i2c->def->i2cPort->CR1 = (I2C_CR1_STOP | I2C_CR1_PE);
 8001bc8:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <i2cTryNextMessage.constprop.0+0x18>)
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8001bca:	2200      	movs	r2, #0
	i2c->def->i2cPort->CR1 = (I2C_CR1_STOP | I2C_CR1_PE);
 8001bcc:	681b      	ldr	r3, [r3, #0]
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8001bce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
	i2c->def->i2cPort->CR1 = (I2C_CR1_STOP | I2C_CR1_PE);
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	f240 2301 	movw	r3, #513	; 0x201
 8001bd8:	8003      	strh	r3, [r0, #0]
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8001bda:	f007 b8b5 	b.w	8008d48 <I2C_ITConfig>
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <i2cdrvRoughLoopDelay.constprop.0>:
	volatile uint32_t delay = 0;
 8001be4:	2300      	movs	r3, #0
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001be6:	f242 720f 	movw	r2, #9999	; 0x270f
static inline void i2cdrvRoughLoopDelay(uint32_t us)
 8001bea:	b082      	sub	sp, #8
	volatile uint32_t delay = 0;
 8001bec:	9301      	str	r3, [sp, #4]
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	9b01      	ldr	r3, [sp, #4]
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <i2cdrvRoughLoopDelay.constprop.0+0x16>
}
 8001bf6:	b002      	add	sp, #8
 8001bf8:	4770      	bx	lr
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001bfa:	9b01      	ldr	r3, [sp, #4]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	e7f6      	b.n	8001bf0 <i2cdrvRoughLoopDelay.constprop.0+0xc>
	...

08001c04 <i2cdrvInitBus>:
{
 8001c04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c08:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(i2c->def->gpioSDAPerif, ENABLE);
 8001c0a:	6803      	ldr	r3, [r0, #0]
{
 8001c0c:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(i2c->def->gpioSDAPerif, ENABLE);
 8001c0e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001c10:	2101      	movs	r1, #1
 8001c12:	f007 f92f 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(i2c->def->gpioSCLPerif, ENABLE);
 8001c16:	6823      	ldr	r3, [r4, #0]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	6958      	ldr	r0, [r3, #20]
 8001c1c:	f007 f92a 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(i2c->def->i2cPerif, ENABLE);	
 8001c20:	6823      	ldr	r3, [r4, #0]
 8001c22:	2101      	movs	r1, #1
 8001c24:	6858      	ldr	r0, [r3, #4]
 8001c26:	f007 f931 	bl	8008e8c <RCC_APB1PeriphClockCmd>
	GPIO_StructInit(&GPIO_InitStructure);
 8001c2a:	a802      	add	r0, sp, #8
 8001c2c:	f006 ff8d 	bl	8008b4a <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001c30:	f241 4303 	movw	r3, #5123	; 0x1403
 8001c34:	f8ad 300a 	strh.w	r3, [sp, #10]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001c38:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001c3a:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001c3c:	69da      	ldr	r2, [r3, #28]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001c3e:	6998      	ldr	r0, [r3, #24]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001c40:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001c44:	f006 ff30 	bl	8008aa8 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001c48:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001c4a:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001c4e:	6a98      	ldr	r0, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001c50:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001c54:	f006 ff28 	bl	8008aa8 <GPIO_Init>
	i2cdrvdevUnlockBus(i2c->def->gpioSCLPort, i2c->def->gpioSDAPort, i2c->def->gpioSCLPin, i2c->def->gpioSDAPin);
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 8001c5c:	f8b3 802c 	ldrh.w	r8, [r3, #44]	; 0x2c
	GPIO_SetBits(portSDA, pinSDA);
 8001c60:	4638      	mov	r0, r7
 8001c62:	4641      	mov	r1, r8
	i2cdrvdevUnlockBus(i2c->def->gpioSCLPort, i2c->def->gpioSDAPort, i2c->def->gpioSCLPin, i2c->def->gpioSDAPin);
 8001c64:	699d      	ldr	r5, [r3, #24]
 8001c66:	8b9e      	ldrh	r6, [r3, #28]
	GPIO_SetBits(portSDA, pinSDA);
 8001c68:	f006 ff7c 	bl	8008b64 <GPIO_SetBits>
	while(GPIO_ReadInputDataBit(portSDA, pinSDA) == Bit_RESET)
 8001c6c:	4641      	mov	r1, r8
 8001c6e:	4638      	mov	r0, r7
 8001c70:	f006 ff72 	bl	8008b58 <GPIO_ReadInputDataBit>
		GPIO_SetBits(portSCL, pinSCL);
 8001c74:	4631      	mov	r1, r6
	while(GPIO_ReadInputDataBit(portSDA, pinSDA) == Bit_RESET)
 8001c76:	2800      	cmp	r0, #0
 8001c78:	f000 809d 	beq.w	8001db6 <i2cdrvInitBus+0x1b2>
	GPIO_SetBits(portSCL, pinSCL);
 8001c7c:	4628      	mov	r0, r5
 8001c7e:	f006 ff71 	bl	8008b64 <GPIO_SetBits>
	GPIO_ResetBits(portSDA, pinSDA);
 8001c82:	4641      	mov	r1, r8
 8001c84:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c86:	f7ff ffad 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_ResetBits(portSDA, pinSDA);
 8001c8a:	f006 ff6d 	bl	8008b68 <GPIO_ResetBits>
	GPIO_ResetBits(portSDA, pinSDA);
 8001c8e:	4641      	mov	r1, r8
 8001c90:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c92:	f7ff ffa7 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_ResetBits(portSDA, pinSDA);
 8001c96:	f006 ff67 	bl	8008b68 <GPIO_ResetBits>
	GPIO_SetBits(portSDA, pinSDA);
 8001c9a:	4641      	mov	r1, r8
 8001c9c:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c9e:	f7ff ffa1 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_SetBits(portSDA, pinSDA);
 8001ca2:	f006 ff5f 	bl	8008b64 <GPIO_SetBits>
	GPIO_SetBits(portSCL, pinSCL);
 8001ca6:	4631      	mov	r1, r6
 8001ca8:	4628      	mov	r0, r5
 8001caa:	f006 ff5b 	bl	8008b64 <GPIO_SetBits>
	GPIO_WAIT_FOR_HIGH(portSCL, pinSCL, I2CDEV_LOOPS_PER_MS);
 8001cae:	f8df 9140 	ldr.w	r9, [pc, #320]	; 8001df0 <i2cdrvInitBus+0x1ec>
 8001cb2:	4631      	mov	r1, r6
 8001cb4:	4628      	mov	r0, r5
 8001cb6:	f006 ff4f 	bl	8008b58 <GPIO_ReadInputDataBit>
 8001cba:	b910      	cbnz	r0, 8001cc2 <i2cdrvInitBus+0xbe>
 8001cbc:	f1b9 0901 	subs.w	r9, r9, #1
 8001cc0:	d1f7      	bne.n	8001cb2 <i2cdrvInitBus+0xae>
 8001cc2:	4d4b      	ldr	r5, [pc, #300]	; (8001df0 <i2cdrvInitBus+0x1ec>)
	GPIO_WAIT_FOR_HIGH(portSDA, pinSDA, I2CDEV_LOOPS_PER_MS);
 8001cc4:	4641      	mov	r1, r8
 8001cc6:	4638      	mov	r0, r7
 8001cc8:	f006 ff46 	bl	8008b58 <GPIO_ReadInputDataBit>
 8001ccc:	b908      	cbnz	r0, 8001cd2 <i2cdrvInitBus+0xce>
 8001cce:	3d01      	subs	r5, #1
 8001cd0:	d1f8      	bne.n	8001cc4 <i2cdrvInitBus+0xc0>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8001cd2:	231c      	movs	r3, #28
 8001cd4:	f88d 300b 	strb.w	r3, [sp, #11]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001cd8:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001cda:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001cdc:	69da      	ldr	r2, [r3, #28]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001cde:	6998      	ldr	r0, [r3, #24]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001ce0:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001ce4:	f006 fee0 	bl	8008aa8 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001ce8:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001cea:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001cee:	6a98      	ldr	r0, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001cf0:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001cf4:	f006 fed8 	bl	8008aa8 <GPIO_Init>
	I2C_DeInit(i2c->def->i2cPort);
 8001cf8:	6823      	ldr	r3, [r4, #0]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001cfa:	2500      	movs	r5, #0
	I2C_DeInit(i2c->def->i2cPort);
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	f006 ff7b 	bl	8008bf8 <I2C_DeInit>
	I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
 8001d02:	4a3c      	ldr	r2, [pc, #240]	; (8001df4 <i2cdrvInitBus+0x1f0>)
 8001d04:	4b3c      	ldr	r3, [pc, #240]	; (8001df8 <i2cdrvInitBus+0x1f4>)
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001d06:	2601      	movs	r6, #1
	I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
 8001d08:	e9cd 2305 	strd	r2, r3, [sp, #20]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8001d0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001d10:	2707      	movs	r7, #7
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8001d12:	f8ad 301c 	strh.w	r3, [sp, #28]
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001d16:	6823      	ldr	r3, [r4, #0]
	I2C_Init(i2c->def->i2cPort, &I2C_InitStructure);
 8001d18:	a904      	add	r1, sp, #16
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001d1a:	691a      	ldr	r2, [r3, #16]
	I2C_Init(i2c->def->i2cPort, &I2C_InitStructure);
 8001d1c:	6818      	ldr	r0, [r3, #0]
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001d1e:	9204      	str	r2, [sp, #16]
	I2C_Init(i2c->def->i2cPort, &I2C_InitStructure);
 8001d20:	f006 ff84 	bl	8008c2c <I2C_Init>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_ERR, ENABLE);
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	f007 f80b 	bl	8008d48 <I2C_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001d32:	6823      	ldr	r3, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001d34:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001d36:	689b      	ldr	r3, [r3, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001d38:	f88d 7005 	strb.w	r7, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001d3c:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001d40:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001d44:	f88d 6007 	strb.w	r6, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001d48:	f006 faf0 	bl	800832c <NVIC_Init>
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cERIRQn;
 8001d4c:	6823      	ldr	r3, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001d4e:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cERIRQn;
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure);
 8001d56:	f006 fae9 	bl	800832c <NVIC_Init>
	RCC_AHBPeriphClockCmd(i2c->def->dmaPerif, ENABLE);
 8001d5a:	6823      	ldr	r3, [r4, #0]
 8001d5c:	4631      	mov	r1, r6
 8001d5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001d60:	f007 f87c 	bl	8008e5c <RCC_AHBPeriphClockCmd>
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001d64:	6822      	ldr	r2, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001d66:	a803      	add	r0, sp, #12
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001d68:	6813      	ldr	r3, [r2, #0]
	i2c->rxDMAStruct.DMA_BufferSize = 0;
 8001d6a:	e9c4 550c 	strd	r5, r5, [r4, #48]	; 0x30
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001d6e:	3310      	adds	r3, #16
	i2c->rxDMAStruct.DMA_MemoryBaseAddr = 0;
 8001d70:	e9c4 350a 	strd	r3, r5, [r4, #40]	; 0x28
	i2c->rxDMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001d74:	2380      	movs	r3, #128	; 0x80
	i2c->rxDMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001d76:	e9c4 350f 	strd	r3, r5, [r4, #60]	; 0x3c
	i2c->rxDMAStruct.DMA_Priority = DMA_Priority_High;
 8001d7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d7e:	64e3      	str	r3, [r4, #76]	; 0x4c
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->dmaRxIRQ;
 8001d80:	6c53      	ldr	r3, [r2, #68]	; 0x44
	i2c->rxDMAStruct.DMA_Mode = DMA_Mode_Normal;
 8001d82:	e9c4 5511 	strd	r5, r5, [r4, #68]	; 0x44
	i2c->rxDMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001d86:	63a5      	str	r5, [r4, #56]	; 0x38
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->dmaRxIRQ;
 8001d88:	f88d 300c 	strb.w	r3, [sp, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001d8c:	f88d 700d 	strb.w	r7, [sp, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001d90:	f88d 500e 	strb.w	r5, [sp, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001d94:	f88d 600f 	strb.w	r6, [sp, #15]
	NVIC_Init(&NVIC_InitStructure);
 8001d98:	f006 fac8 	bl	800832c <NVIC_Init>
	i2c->isBusFreeSemaphore = xSemaphoreCreateBinary();
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	4629      	mov	r1, r5
 8001da0:	4630      	mov	r0, r6
 8001da2:	f004 fe99 	bl	8006ad8 <xQueueGenericCreate>
 8001da6:	6220      	str	r0, [r4, #32]
	i2c->isBusFreeMutex = xSemaphoreCreateMutex();
 8001da8:	4630      	mov	r0, r6
 8001daa:	f004 ff77 	bl	8006c9c <xQueueCreateMutex>
 8001dae:	6260      	str	r0, [r4, #36]	; 0x24
}
 8001db0:	b009      	add	sp, #36	; 0x24
 8001db2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		GPIO_SetBits(portSCL, pinSCL);
 8001db6:	4628      	mov	r0, r5
 8001db8:	f006 fed4 	bl	8008b64 <GPIO_SetBits>
		GPIO_WAIT_FOR_HIGH(portSCL, pinSCL, I2CDEV_LOOPS_PER_MS);
 8001dbc:	f8df 9030 	ldr.w	r9, [pc, #48]	; 8001df0 <i2cdrvInitBus+0x1ec>
 8001dc0:	4631      	mov	r1, r6
 8001dc2:	4628      	mov	r0, r5
 8001dc4:	f006 fec8 	bl	8008b58 <GPIO_ReadInputDataBit>
 8001dc8:	b910      	cbnz	r0, 8001dd0 <i2cdrvInitBus+0x1cc>
 8001dca:	f1b9 0901 	subs.w	r9, r9, #1
 8001dce:	d1f7      	bne.n	8001dc0 <i2cdrvInitBus+0x1bc>
		GPIO_ResetBits(portSCL, pinSCL);
 8001dd0:	4631      	mov	r1, r6
 8001dd2:	4628      	mov	r0, r5
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001dd4:	f7ff ff06 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
		GPIO_ResetBits(portSCL, pinSCL);
 8001dd8:	f006 fec6 	bl	8008b68 <GPIO_ResetBits>
		GPIO_SetBits(portSCL, pinSCL);
 8001ddc:	4631      	mov	r1, r6
 8001dde:	4628      	mov	r0, r5
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001de0:	f7ff ff00 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
		GPIO_SetBits(portSCL, pinSCL);
 8001de4:	f006 febe 	bl	8008b64 <GPIO_SetBits>
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001de8:	f7ff fefc 	bl	8001be4 <i2cdrvRoughLoopDelay.constprop.0>
 8001dec:	e73e      	b.n	8001c6c <i2cdrvInitBus+0x68>
 8001dee:	bf00      	nop
 8001df0:	000186a1 	.word	0x000186a1
 8001df4:	bfff0000 	.word	0xbfff0000
 8001df8:	04000030 	.word	0x04000030

08001dfc <i2cdrvInit>:
	i2cdrvInitBus(i2c);
 8001dfc:	f7ff bf02 	b.w	8001c04 <i2cdrvInitBus>

08001e00 <i2cdrvCreateMessage>:
	message->messageLength = length;
 8001e00:	6003      	str	r3, [r0, #0]
	message->buffer = buffer;
 8001e02:	9b00      	ldr	r3, [sp, #0]
	message->slaveAddress = slaveAddress;
 8001e04:	7101      	strb	r1, [r0, #4]
	message->direction = direction;
 8001e06:	7182      	strb	r2, [r0, #6]
	message->internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8001e08:	f64f 71ff 	movw	r1, #65535	; 0xffff
	message->isInternal16bit = false;
 8001e0c:	2200      	movs	r2, #0
	message->buffer = buffer;
 8001e0e:	6103      	str	r3, [r0, #16]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001e10:	2302      	movs	r3, #2
	message->isInternal16bit = false;
 8001e12:	7302      	strb	r2, [r0, #12]
	message->internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8001e14:	81c1      	strh	r1, [r0, #14]
	message->status = i2cAck;
 8001e16:	71c2      	strb	r2, [r0, #7]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001e18:	7143      	strb	r3, [r0, #5]
}
 8001e1a:	4770      	bx	lr

08001e1c <i2cdrvCreateMessageIntAddr>:
	message->internalAddress = intAddress;
 8001e1c:	81c3      	strh	r3, [r0, #14]
	message->messageLength = length;
 8001e1e:	9b01      	ldr	r3, [sp, #4]
	message->slaveAddress = slaveAddress;
 8001e20:	7101      	strb	r1, [r0, #4]
	message->messageLength = length;
 8001e22:	6003      	str	r3, [r0, #0]
	message->status = i2cAck;
 8001e24:	2300      	movs	r3, #0
 8001e26:	71c3      	strb	r3, [r0, #7]
	message->buffer = buffer;
 8001e28:	9b02      	ldr	r3, [sp, #8]
	message->direction = direction;
 8001e2a:	f89d 1000 	ldrb.w	r1, [sp]
	message->buffer = buffer;
 8001e2e:	6103      	str	r3, [r0, #16]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001e30:	2302      	movs	r3, #2
	message->direction = direction;
 8001e32:	7181      	strb	r1, [r0, #6]
	message->isInternal16bit = IsInternal16;
 8001e34:	7302      	strb	r2, [r0, #12]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001e36:	7143      	strb	r3, [r0, #5]
}
 8001e38:	4770      	bx	lr
	...

08001e3c <i2cdrvMessageTransfer>:
{
 8001e3c:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTake(i2c->isBusFreeMutex, portMAX_DELAY); // Protect message data
 8001e3e:	2300      	movs	r3, #0
{
 8001e40:	460d      	mov	r5, r1
 8001e42:	4604      	mov	r4, r0
	xSemaphoreTake(i2c->isBusFreeMutex, portMAX_DELAY); // Protect message data
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001e4c:	f004 fffc 	bl	8006e48 <xQueueGenericReceive>
	memcpy((char*)&i2c->txMessage, (char*)message, sizeof(I2cMessage));
 8001e50:	4629      	mov	r1, r5
 8001e52:	1d23      	adds	r3, r4, #4
 8001e54:	f105 0214 	add.w	r2, r5, #20
 8001e58:	f851 0b04 	ldr.w	r0, [r1], #4
 8001e5c:	4291      	cmp	r1, r2
 8001e5e:	f843 0b04 	str.w	r0, [r3], #4
 8001e62:	d1f9      	bne.n	8001e58 <i2cdrvMessageTransfer+0x1c>
	if (i2c->txMessage.direction == i2cRead)
 8001e64:	7aa5      	ldrb	r5, [r4, #10]
 8001e66:	2d01      	cmp	r5, #1
 8001e68:	d10e      	bne.n	8001e88 <i2cdrvMessageTransfer+0x4c>
		DMA_Init(i2c->def->dmaRxStream, &i2c->rxDMAStruct);
 8001e6a:	4621      	mov	r1, r4
		i2c->rxDMAStruct.DMA_BufferSize = i2c->txMessage.messageLength;
 8001e6c:	6863      	ldr	r3, [r4, #4]
 8001e6e:	6363      	str	r3, [r4, #52]	; 0x34
		i2c->rxDMAStruct.DMA_MemoryBaseAddr = (uint32_t)i2c->txMessage.buffer;
 8001e70:	6963      	ldr	r3, [r4, #20]
 8001e72:	62e3      	str	r3, [r4, #44]	; 0x2c
		DMA_Init(i2c->def->dmaRxStream, &i2c->rxDMAStruct);
 8001e74:	f851 3b28 	ldr.w	r3, [r1], #40
 8001e78:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001e7a:	f006 fcf3 	bl	8008864 <DMA_Init>
		DMA_Cmd(i2c->def->dmaRxStream, ENABLE);
 8001e7e:	6823      	ldr	r3, [r4, #0]
 8001e80:	4629      	mov	r1, r5
 8001e82:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001e84:	f006 fd0c 	bl	80088a0 <DMA_Cmd>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	6818      	ldr	r0, [r3, #0]
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	f006 ff59 	bl	8008d48 <I2C_ITConfig>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT, ENABLE);
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ea0:	f006 ff52 	bl	8008d48 <I2C_ITConfig>
	i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE);
 8001ea4:	f240 1201 	movw	r2, #257	; 0x101
 8001ea8:	6823      	ldr	r3, [r4, #0]
	if (xSemaphoreTake(i2c->isBusFreeSemaphore, I2C_MESSAGE_TIMEOUT) == pdTRUE)
 8001eaa:	6a20      	ldr	r0, [r4, #32]
	i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE);
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	801a      	strh	r2, [r3, #0]
	if (xSemaphoreTake(i2c->isBusFreeSemaphore, I2C_MESSAGE_TIMEOUT) == pdTRUE)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f004 ffc6 	bl	8006e48 <xQueueGenericReceive>
 8001ebc:	2801      	cmp	r0, #1
 8001ebe:	d10b      	bne.n	8001ed8 <i2cdrvMessageTransfer+0x9c>
		if (i2c->txMessage.status == i2cAck)
 8001ec0:	7ae5      	ldrb	r5, [r4, #11]
 8001ec2:	fab5 f585 	clz	r5, r5
 8001ec6:	096d      	lsrs	r5, r5, #5
	xSemaphoreGive(i2c->isBusFreeMutex);
 8001ec8:	2300      	movs	r3, #0
 8001eca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f004 fe2a 	bl	8006b28 <xQueueGenericSend>
}
 8001ed4:	4628      	mov	r0, r5
 8001ed6:	bd38      	pop	{r3, r4, r5, pc}
		i2cdrvClearDMA(i2c);
 8001ed8:	4620      	mov	r0, r4
 8001eda:	f7ff fe3d 	bl	8001b58 <i2cdrvClearDMA>
	i2cdrvInitBus(i2c);
 8001ede:	4620      	mov	r0, r4
 8001ee0:	f7ff fe90 	bl	8001c04 <i2cdrvInitBus>
		printf("Restart I2C... \n");
 8001ee4:	4802      	ldr	r0, [pc, #8]	; (8001ef0 <i2cdrvMessageTransfer+0xb4>)
 8001ee6:	f00a fabb 	bl	800c460 <puts>
	bool status = false;
 8001eea:	2500      	movs	r5, #0
 8001eec:	e7ec      	b.n	8001ec8 <i2cdrvMessageTransfer+0x8c>
 8001eee:	bf00      	nop
 8001ef0:	08010103 	.word	0x08010103

08001ef4 <I2C2_ER_IRQHandler>:
//	}
}


void I2C2_ER_IRQHandler(void)
{
 8001ef4:	b510      	push	{r4, lr}
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_AF))
 8001ef6:	4c20      	ldr	r4, [pc, #128]	; (8001f78 <I2C2_ER_IRQHandler+0x84>)
 8001ef8:	4920      	ldr	r1, [pc, #128]	; (8001f7c <I2C2_ER_IRQHandler+0x88>)
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	f006 ff3a 	bl	8008d76 <I2C_GetFlagStatus>
 8001f02:	b170      	cbz	r0, 8001f22 <I2C2_ER_IRQHandler+0x2e>
		if(i2c->txMessage.nbrOfRetries-- > 0)
 8001f04:	7a63      	ldrb	r3, [r4, #9]
 8001f06:	1e5a      	subs	r2, r3, #1
 8001f08:	7262      	strb	r2, [r4, #9]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d02c      	beq.n	8001f68 <I2C2_ER_IRQHandler+0x74>
			i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE);
 8001f0e:	f240 1201 	movw	r2, #257	; 0x101
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	801a      	strh	r2, [r3, #0]
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_AF);
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	4918      	ldr	r1, [pc, #96]	; (8001f7c <I2C2_ER_IRQHandler+0x88>)
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	f006 ff44 	bl	8008daa <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_BERR))
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	4916      	ldr	r1, [pc, #88]	; (8001f80 <I2C2_ER_IRQHandler+0x8c>)
 8001f26:	6818      	ldr	r0, [r3, #0]
 8001f28:	f006 ff25 	bl	8008d76 <I2C_GetFlagStatus>
 8001f2c:	b120      	cbz	r0, 8001f38 <I2C2_ER_IRQHandler+0x44>
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_BERR);
 8001f2e:	6823      	ldr	r3, [r4, #0]
 8001f30:	4913      	ldr	r1, [pc, #76]	; (8001f80 <I2C2_ER_IRQHandler+0x8c>)
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	f006 ff39 	bl	8008daa <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_OVR))
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	4912      	ldr	r1, [pc, #72]	; (8001f84 <I2C2_ER_IRQHandler+0x90>)
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	f006 ff1a 	bl	8008d76 <I2C_GetFlagStatus>
 8001f42:	b120      	cbz	r0, 8001f4e <I2C2_ER_IRQHandler+0x5a>
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_OVR);
 8001f44:	6823      	ldr	r3, [r4, #0]
 8001f46:	490f      	ldr	r1, [pc, #60]	; (8001f84 <I2C2_ER_IRQHandler+0x90>)
 8001f48:	6818      	ldr	r0, [r3, #0]
 8001f4a:	f006 ff2e 	bl	8008daa <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_ARLO))
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	490d      	ldr	r1, [pc, #52]	; (8001f88 <I2C2_ER_IRQHandler+0x94>)
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	f006 ff0f 	bl	8008d76 <I2C_GetFlagStatus>
 8001f58:	b168      	cbz	r0, 8001f76 <I2C2_ER_IRQHandler+0x82>
		I2C_ClearFlag(i2c->def->i2cPort,I2C_FLAG_ARLO);
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	490a      	ldr	r1, [pc, #40]	; (8001f88 <I2C2_ER_IRQHandler+0x94>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
	i2cdrvErrorIsrHandler(&sensorsBus);
}
 8001f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		I2C_ClearFlag(i2c->def->i2cPort,I2C_FLAG_ARLO);
 8001f64:	f006 bf21 	b.w	8008daa <I2C_ClearFlag>
			i2c->txMessage.status = i2cNack;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	72e3      	strb	r3, [r4, #11]
			i2cNotifyClient(i2c);
 8001f6c:	f7ff fe12 	bl	8001b94 <i2cNotifyClient.constprop.0>
			i2cTryNextMessage(i2c);
 8001f70:	f7ff fe2a 	bl	8001bc8 <i2cTryNextMessage.constprop.0>
 8001f74:	e7d0      	b.n	8001f18 <I2C2_ER_IRQHandler+0x24>
}
 8001f76:	bd10      	pop	{r4, pc}
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	10000400 	.word	0x10000400
 8001f80:	10000100 	.word	0x10000100
 8001f84:	10000800 	.word	0x10000800
 8001f88:	10000200 	.word	0x10000200

08001f8c <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler(void)
{
 8001f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	SR1 = i2c->def->i2cPort->SR1;
 8001f8e:	4c5b      	ldr	r4, [pc, #364]	; (80020fc <I2C2_EV_IRQHandler+0x170>)
 8001f90:	6823      	ldr	r3, [r4, #0]
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	8a81      	ldrh	r1, [r0, #20]
 8001f96:	b28b      	uxth	r3, r1
	if (SR1 & I2C_SR1_SB)
 8001f98:	f011 0101 	ands.w	r1, r1, #1
 8001f9c:	d01c      	beq.n	8001fd8 <I2C2_EV_IRQHandler+0x4c>
		i2c->messageIndex = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61a3      	str	r3, [r4, #24]
		if(i2c->txMessage.direction == i2cWrite ||
 8001fa2:	7aa3      	ldrb	r3, [r4, #10]
 8001fa4:	b123      	cbz	r3, 8001fb0 <I2C2_EV_IRQHandler+0x24>
 8001fa6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001faa:	8a62      	ldrh	r2, [r4, #18]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d008      	beq.n	8001fc2 <I2C2_EV_IRQHandler+0x36>
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Transmitter);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	7a21      	ldrb	r1, [r4, #8]
 8001fb4:	0049      	lsls	r1, r1, #1
 8001fb6:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	i2cdrvEventIsrHandler(&sensorsBus);
}
 8001fba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Receiver);
 8001fbe:	f006 bed1 	b.w	8008d64 <I2C_Send7bitAddress>
			I2C_AcknowledgeConfig(i2c->def->i2cPort, ENABLE);
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	f006 feb4 	bl	8008d30 <I2C_AcknowledgeConfig>
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Receiver);
 8001fc8:	7a21      	ldrb	r1, [r4, #8]
 8001fca:	6823      	ldr	r3, [r4, #0]
 8001fcc:	0049      	lsls	r1, r1, #1
 8001fce:	2201      	movs	r2, #1
 8001fd0:	6818      	ldr	r0, [r3, #0]
 8001fd2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001fd6:	e7f0      	b.n	8001fba <I2C2_EV_IRQHandler+0x2e>
	else if (SR1 & I2C_SR1_ADDR)
 8001fd8:	079e      	lsls	r6, r3, #30
 8001fda:	d541      	bpl.n	8002060 <I2C2_EV_IRQHandler+0xd4>
		if(i2c->txMessage.direction == i2cWrite || i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001fdc:	7aa2      	ldrb	r2, [r4, #10]
		i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001fde:	8a63      	ldrh	r3, [r4, #18]
		if(i2c->txMessage.direction == i2cWrite || i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001fe0:	b11a      	cbz	r2, 8001fea <I2C2_EV_IRQHandler+0x5e>
 8001fe2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d019      	beq.n	800201e <I2C2_EV_IRQHandler+0x92>
			SR2 = i2c->def->i2cPort->SR2;                               // clear ADDR
 8001fea:	8b02      	ldrh	r2, [r0, #24]
			if (i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001fec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d00c      	beq.n	800200e <I2C2_EV_IRQHandler+0x82>
				if (i2c->txMessage.isInternal16bit)
 8001ff4:	7c22      	ldrb	r2, [r4, #16]
 8001ff6:	b182      	cbz	r2, 800201a <I2C2_EV_IRQHandler+0x8e>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0xFF00) >> 8);
 8001ff8:	0a19      	lsrs	r1, r3, #8
 8001ffa:	f006 feae 	bl	8008d5a <I2C_SendData>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	7ca1      	ldrb	r1, [r4, #18]
 8002002:	6818      	ldr	r0, [r3, #0]
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 8002004:	f006 fea9 	bl	8008d5a <I2C_SendData>
				i2c->txMessage.internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8002008:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800200c:	8263      	strh	r3, [r4, #18]
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, ENABLE);        // allow us to have an EV7
 800200e:	2201      	movs	r2, #1
 8002010:	6823      	ldr	r3, [r4, #0]
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8002012:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	e05d      	b.n	80020d6 <I2C2_EV_IRQHandler+0x14a>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 800201a:	b2d9      	uxtb	r1, r3
 800201c:	e7f2      	b.n	8002004 <I2C2_EV_IRQHandler+0x78>
			if(i2c->txMessage.messageLength == 1)
 800201e:	6863      	ldr	r3, [r4, #4]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d119      	bne.n	8002058 <I2C2_EV_IRQHandler+0xcc>
				I2C_AcknowledgeConfig(i2c->def->i2cPort, DISABLE);
 8002024:	f006 fe84 	bl	8008d30 <I2C_AcknowledgeConfig>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	2200      	movs	r2, #0
 800202c:	6818      	ldr	r0, [r3, #0]
 800202e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002032:	f006 fe89 	bl	8008d48 <I2C_ITConfig>
			DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, ENABLE);
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	2201      	movs	r2, #1
 800203a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800203c:	210a      	movs	r1, #10
 800203e:	f006 fc3a 	bl	80088b6 <DMA_ITConfig>
			I2C_DMACmd(i2c->def->i2cPort, ENABLE); // Enable before ADDR clear
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	2101      	movs	r1, #1
 8002046:	6818      	ldr	r0, [r3, #0]
 8002048:	f006 fe5a 	bl	8008d00 <I2C_DMACmd>
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 800204c:	f3bf 8f5f 	dmb	sy
			SR2 = i2c->def->i2cPort->SR2;    // clear ADDR
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	8b1b      	ldrh	r3, [r3, #24]
}
 8002056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				I2C_DMALastTransferCmd(i2c->def->i2cPort, ENABLE); // No repetitive start
 8002058:	2101      	movs	r1, #1
 800205a:	f006 fe5d 	bl	8008d18 <I2C_DMALastTransferCmd>
 800205e:	e7e3      	b.n	8002028 <I2C2_EV_IRQHandler+0x9c>
	else if (SR1 & I2C_SR1_BTF)
 8002060:	f013 0604 	ands.w	r6, r3, #4
 8002064:	d01e      	beq.n	80020a4 <I2C2_EV_IRQHandler+0x118>
		SR2 = i2c->def->i2cPort->SR2;
 8002066:	8b03      	ldrh	r3, [r0, #24]
		if (SR2 & I2C_SR2_TRA) // In write mode?
 8002068:	075d      	lsls	r5, r3, #29
 800206a:	d50b      	bpl.n	8002084 <I2C2_EV_IRQHandler+0xf8>
			if (i2c->txMessage.direction == i2cRead) // internal address read
 800206c:	7aa3      	ldrb	r3, [r4, #10]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d113      	bne.n	800209a <I2C2_EV_IRQHandler+0x10e>
				i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE); // Generate start
 8002072:	f240 1301 	movw	r3, #257	; 0x101
 8002076:	8003      	strh	r3, [r0, #0]
		while (i2c->def->i2cPort->CR1 & 0x0100) { ; }
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	8813      	ldrh	r3, [r2, #0]
 800207e:	05d9      	lsls	r1, r3, #23
 8002080:	d4fc      	bmi.n	800207c <I2C2_EV_IRQHandler+0xf0>
 8002082:	e7e8      	b.n	8002056 <I2C2_EV_IRQHandler+0xca>
			i2c->txMessage.buffer[i2c->messageIndex++] = I2C_ReceiveData(i2c->def->i2cPort);
 8002084:	e9d4 6505 	ldrd	r6, r5, [r4, #20]
 8002088:	1c6b      	adds	r3, r5, #1
 800208a:	61a3      	str	r3, [r4, #24]
 800208c:	f006 fe67 	bl	8008d5e <I2C_ReceiveData>
 8002090:	5570      	strb	r0, [r6, r5]
			if(i2c->messageIndex == i2c->txMessage.messageLength)
 8002092:	69a2      	ldr	r2, [r4, #24]
 8002094:	6863      	ldr	r3, [r4, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	d1ee      	bne.n	8002078 <I2C2_EV_IRQHandler+0xec>
				i2cNotifyClient(i2c);
 800209a:	f7ff fd7b 	bl	8001b94 <i2cNotifyClient.constprop.0>
				i2cTryNextMessage(i2c);
 800209e:	f7ff fd93 	bl	8001bc8 <i2cTryNextMessage.constprop.0>
 80020a2:	e7e9      	b.n	8002078 <I2C2_EV_IRQHandler+0xec>
	else if (SR1 & I2C_SR1_RXNE) // Should not happen when we use DMA for reception.
 80020a4:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 80020a8:	d00d      	beq.n	80020c6 <I2C2_EV_IRQHandler+0x13a>
		i2c->txMessage.buffer[i2c->messageIndex++] = I2C_ReceiveData(i2c->def->i2cPort);
 80020aa:	e9d4 7505 	ldrd	r7, r5, [r4, #20]
 80020ae:	1c6b      	adds	r3, r5, #1
 80020b0:	61a3      	str	r3, [r4, #24]
 80020b2:	f006 fe54 	bl	8008d5e <I2C_ReceiveData>
 80020b6:	5578      	strb	r0, [r7, r5]
		if(i2c->messageIndex == i2c->txMessage.messageLength)
 80020b8:	69a2      	ldr	r2, [r4, #24]
 80020ba:	6863      	ldr	r3, [r4, #4]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d1ca      	bne.n	8002056 <I2C2_EV_IRQHandler+0xca>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);   // disable RXE to get BTF
 80020c0:	4632      	mov	r2, r6
 80020c2:	6823      	ldr	r3, [r4, #0]
 80020c4:	e7a5      	b.n	8002012 <I2C2_EV_IRQHandler+0x86>
	else if (SR1 & I2C_SR1_TXE)
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	d5c5      	bpl.n	8002056 <I2C2_EV_IRQHandler+0xca>
		if (i2c->txMessage.direction == i2cRead)
 80020ca:	7aa3      	ldrb	r3, [r4, #10]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d106      	bne.n	80020de <I2C2_EV_IRQHandler+0x152>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 80020d0:	462a      	mov	r2, r5
 80020d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
}
 80020d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 80020da:	f006 be35 	b.w	8008d48 <I2C_ITConfig>
			I2C_SendData(i2c->def->i2cPort, i2c->txMessage.buffer[i2c->messageIndex++]);
 80020de:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80020e2:	1c59      	adds	r1, r3, #1
 80020e4:	61a1      	str	r1, [r4, #24]
 80020e6:	5cd1      	ldrb	r1, [r2, r3]
 80020e8:	f006 fe37 	bl	8008d5a <I2C_SendData>
			if(i2c->messageIndex == i2c->txMessage.messageLength)
 80020ec:	69a2      	ldr	r2, [r4, #24]
 80020ee:	6863      	ldr	r3, [r4, #4]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d1b0      	bne.n	8002056 <I2C2_EV_IRQHandler+0xca>
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 80020f4:	462a      	mov	r2, r5
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	e78b      	b.n	8002012 <I2C2_EV_IRQHandler+0x86>
 80020fa:	bf00      	nop
 80020fc:	20000000 	.word	0x20000000

08002100 <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler(void)
{
 8002100:	b510      	push	{r4, lr}
	if (DMA_GetFlagStatus(i2c->def->dmaRxTCFlag)) // Tranasfer complete
 8002102:	4c0f      	ldr	r4, [pc, #60]	; (8002140 <DMA1_Channel5_IRQHandler+0x40>)
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002108:	f006 fbde 	bl	80088c8 <DMA_GetFlagStatus>
 800210c:	b130      	cbz	r0, 800211c <DMA1_Channel5_IRQHandler+0x1c>
		i2cdrvClearDMA(i2c);
 800210e:	4620      	mov	r0, r4
 8002110:	f7ff fd22 	bl	8001b58 <i2cdrvClearDMA>
		i2cNotifyClient(i2c);
 8002114:	f7ff fd3e 	bl	8001b94 <i2cNotifyClient.constprop.0>
		i2cTryNextMessage(i2c);
 8002118:	f7ff fd56 	bl	8001bc8 <i2cTryNextMessage.constprop.0>
	if (DMA_GetFlagStatus(i2c->def->dmaRxTEFlag)) // Transfer error
 800211c:	6823      	ldr	r3, [r4, #0]
 800211e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002120:	f006 fbd2 	bl	80088c8 <DMA_GetFlagStatus>
 8002124:	b158      	cbz	r0, 800213e <DMA1_Channel5_IRQHandler+0x3e>
		DMA_ClearITPendingBit(i2c->def->dmaRxTEFlag);
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800212a:	f006 fbe5 	bl	80088f8 <DMA_ClearITPendingBit>
		i2c->txMessage.status = i2cNack;
 800212e:	2301      	movs	r3, #1
 8002130:	72e3      	strb	r3, [r4, #11]
		i2cNotifyClient(i2c);
 8002132:	f7ff fd2f 	bl	8001b94 <i2cNotifyClient.constprop.0>
	i2cdrvDmaIsrHandler(&sensorsBus);
}
 8002136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		i2cTryNextMessage(i2c);
 800213a:	f7ff bd45 	b.w	8001bc8 <i2cTryNextMessage.constprop.0>
}
 800213e:	bd10      	pop	{r4, pc}
 8002140:	20000000 	.word	0x20000000

08002144 <OLED_WriteCmd>:
}


// 
void OLED_WriteCmd(unsigned char I2C_Command)
{
 8002144:	4603      	mov	r3, r0
//	I2C2_WriteByte(0x00, I2C_Command);
//		printf("\nCMD: %x\n", I2C_Command);
	
	i2cdevWriteByte(I2C2_DEV, OLED_ADDRESS >> 1, 0x00, I2C_Command);
 8002146:	2200      	movs	r2, #0
 8002148:	213c      	movs	r1, #60	; 0x3c
 800214a:	4801      	ldr	r0, [pc, #4]	; (8002150 <OLED_WriteCmd+0xc>)
 800214c:	f7ff bca9 	b.w	8001aa2 <i2cdevWriteByte>
 8002150:	20000000 	.word	0x20000000

08002154 <OLED_Init>:
//	I2C2_WriteByte(0x40, I2C_Data);
	i2cdevWriteByte(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, I2C_Data);
}

void OLED_Init(void)
{
 8002154:	b508      	push	{r3, lr}
	// 
	delay_ms(500);
 8002156:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800215a:	f7ff fb69 	bl	8001830 <delay_ms>
	delay_ms(500);
 800215e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002162:	f7ff fb65 	bl	8001830 <delay_ms>
	
	OLED_WriteCmd(0xAE); //display off
 8002166:	20ae      	movs	r0, #174	; 0xae
 8002168:	f7ff ffec 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x20);	//Set Memory Addressing Mode	
 800216c:	2020      	movs	r0, #32
 800216e:	f7ff ffe9 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002172:	2010      	movs	r0, #16
 8002174:	f7ff ffe6 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 8002178:	20b0      	movs	r0, #176	; 0xb0
 800217a:	f7ff ffe3 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xc8);	//Set COM Output Scan Direction
 800217e:	20c8      	movs	r0, #200	; 0xc8
 8002180:	f7ff ffe0 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x00); //---set low column address
 8002184:	2000      	movs	r0, #0
 8002186:	f7ff ffdd 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x10); //---set high column address
 800218a:	2010      	movs	r0, #16
 800218c:	f7ff ffda 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x40); //--set start line address
 8002190:	2040      	movs	r0, #64	; 0x40
 8002192:	f7ff ffd7 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x81); //--set contrast control register
 8002196:	2081      	movs	r0, #129	; 0x81
 8002198:	f7ff ffd4 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xff); // 0x00~0xff
 800219c:	20ff      	movs	r0, #255	; 0xff
 800219e:	f7ff ffd1 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xa1); //--set segment re-map 0 to 127
 80021a2:	20a1      	movs	r0, #161	; 0xa1
 80021a4:	f7ff ffce 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xa6); //--set normal display
 80021a8:	20a6      	movs	r0, #166	; 0xa6
 80021aa:	f7ff ffcb 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 80021ae:	20a8      	movs	r0, #168	; 0xa8
 80021b0:	f7ff ffc8 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x3F); //
 80021b4:	203f      	movs	r0, #63	; 0x3f
 80021b6:	f7ff ffc5 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80021ba:	20a4      	movs	r0, #164	; 0xa4
 80021bc:	f7ff ffc2 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xd3); //-set display offset
 80021c0:	20d3      	movs	r0, #211	; 0xd3
 80021c2:	f7ff ffbf 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x00); //-not offset
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff ffbc 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 80021cc:	20d5      	movs	r0, #213	; 0xd5
 80021ce:	f7ff ffb9 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xf0); //--set divide ratio
 80021d2:	20f0      	movs	r0, #240	; 0xf0
 80021d4:	f7ff ffb6 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xd9); //--set pre-charge period
 80021d8:	20d9      	movs	r0, #217	; 0xd9
 80021da:	f7ff ffb3 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x22); //
 80021de:	2022      	movs	r0, #34	; 0x22
 80021e0:	f7ff ffb0 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xda); //--set com pins hardware configuration
 80021e4:	20da      	movs	r0, #218	; 0xda
 80021e6:	f7ff ffad 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x12);
 80021ea:	2012      	movs	r0, #18
 80021ec:	f7ff ffaa 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xdb); //--set vcomh
 80021f0:	20db      	movs	r0, #219	; 0xdb
 80021f2:	f7ff ffa7 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x20); //0x20,0.77xVcc
 80021f6:	2020      	movs	r0, #32
 80021f8:	f7ff ffa4 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x8d); //--set DC-DC enable
 80021fc:	208d      	movs	r0, #141	; 0x8d
 80021fe:	f7ff ffa1 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0x14); //
 8002202:	2014      	movs	r0, #20
 8002204:	f7ff ff9e 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(0xaf); //--turn on oled panel
}
 8002208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	OLED_WriteCmd(0xaf); //--turn on oled panel
 800220c:	20af      	movs	r0, #175	; 0xaf
 800220e:	f7ff bf99 	b.w	8002144 <OLED_WriteCmd>

08002212 <OLED_SetPos>:
	OLED_WriteCmd(0xaf); //--turn on oled panel
}

// 
void OLED_SetPos(unsigned char x, unsigned char y)
{
 8002212:	b510      	push	{r4, lr}
 8002214:	4604      	mov	r4, r0
	OLED_WriteCmd(0xb0+y);
 8002216:	f1a1 0050 	sub.w	r0, r1, #80	; 0x50
 800221a:	b2c0      	uxtb	r0, r0
 800221c:	f7ff ff92 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd(((x&0xf0)>>4)|0x10);
 8002220:	0920      	lsrs	r0, r4, #4
 8002222:	f040 0010 	orr.w	r0, r0, #16
 8002226:	f7ff ff8d 	bl	8002144 <OLED_WriteCmd>
	OLED_WriteCmd((x&0x0f));
 800222a:	f004 000f 	and.w	r0, r4, #15
}
 800222e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	OLED_WriteCmd((x&0x0f));
 8002232:	f7ff bf87 	b.w	8002144 <OLED_WriteCmd>
	...

08002238 <OLED_CLS>:
	}
}

void OLED_CLS(void)//
{
	uint8_t m, n[128] = {0};
 8002238:	2100      	movs	r1, #0
{
 800223a:	b530      	push	{r4, r5, lr}
 800223c:	b0a3      	sub	sp, #140	; 0x8c
	uint8_t m, n[128] = {0};
 800223e:	227c      	movs	r2, #124	; 0x7c
 8002240:	a803      	add	r0, sp, #12
 8002242:	9102      	str	r1, [sp, #8]
 8002244:	24b0      	movs	r4, #176	; 0xb0
 8002246:	f009 fa0f 	bl	800b668 <memset>
	{
		OLED_WriteCmd(0xb0+m);	//page0-page1
		OLED_WriteCmd(0x00);		//low column start address
		OLED_WriteCmd(0x10);		//high column start address
		
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 800224a:	4d0c      	ldr	r5, [pc, #48]	; (800227c <OLED_CLS+0x44>)
		OLED_WriteCmd(0xb0+m);	//page0-page1
 800224c:	4620      	mov	r0, r4
 800224e:	f7ff ff79 	bl	8002144 <OLED_WriteCmd>
		OLED_WriteCmd(0x00);		//low column start address
 8002252:	2000      	movs	r0, #0
 8002254:	f7ff ff76 	bl	8002144 <OLED_WriteCmd>
		OLED_WriteCmd(0x10);		//high column start address
 8002258:	2010      	movs	r0, #16
 800225a:	f7ff ff73 	bl	8002144 <OLED_WriteCmd>
	for(m=0;m<8;m++)
 800225e:	3401      	adds	r4, #1
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 8002260:	ab02      	add	r3, sp, #8
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	2240      	movs	r2, #64	; 0x40
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	213c      	movs	r1, #60	; 0x3c
 800226a:	4628      	mov	r0, r5
	for(m=0;m<8;m++)
 800226c:	b2e4      	uxtb	r4, r4
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 800226e:	f7ff fbfd 	bl	8001a6c <i2cdevWrite>
	for(m=0;m<8;m++)
 8002272:	2cb8      	cmp	r4, #184	; 0xb8
 8002274:	d1ea      	bne.n	800224c <OLED_CLS+0x14>
	}
}
 8002276:	b023      	add	sp, #140	; 0x8c
 8002278:	bd30      	pop	{r4, r5, pc}
 800227a:	bf00      	nop
 800227c:	20000000 	.word	0x20000000

08002280 <OLED_ShowStr>:
// Description    : codetab.hASCII,6*88*16
//--------------------------------------------------------------
void OLED_ShowStr(unsigned char x, unsigned char y, unsigned char ch[], unsigned char TextSize)
{
	unsigned char c = 0,i = 0,j = 0;
	switch(TextSize)
 8002280:	2b01      	cmp	r3, #1
{
 8002282:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002286:	4604      	mov	r4, r0
 8002288:	460d      	mov	r5, r1
 800228a:	4617      	mov	r7, r2
	switch(TextSize)
 800228c:	d022      	beq.n	80022d4 <OLED_ShowStr+0x54>
 800228e:	2b02      	cmp	r3, #2
 8002290:	d059      	beq.n	8002346 <OLED_ShowStr+0xc6>
				x += 8;
				j++;
			}
		}break;
	}
}
 8002292:	b003      	add	sp, #12
 8002294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(x > 126)
 8002298:	2c7e      	cmp	r4, #126	; 0x7e
					x = 0;
 800229a:	bf82      	ittt	hi
 800229c:	2400      	movhi	r4, #0
					y++;
 800229e:	3501      	addhi	r5, #1
 80022a0:	b2ed      	uxtbhi	r5, r5
				OLED_SetPos(x,y);
 80022a2:	4620      	mov	r0, r4
				c = ch[j] - 32;
 80022a4:	3b20      	subs	r3, #32
				OLED_SetPos(x,y);
 80022a6:	4629      	mov	r1, r5
				c = ch[j] - 32;
 80022a8:	b2de      	uxtb	r6, r3
				OLED_SetPos(x,y);
 80022aa:	f7ff ffb2 	bl	8002212 <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 6, (uint8_t*)&(F6x8[c]));
 80022ae:	2306      	movs	r3, #6
 80022b0:	fb03 9606 	mla	r6, r3, r6, r9
 80022b4:	2240      	movs	r2, #64	; 0x40
 80022b6:	213c      	movs	r1, #60	; 0x3c
 80022b8:	4650      	mov	r0, sl
 80022ba:	9600      	str	r6, [sp, #0]
 80022bc:	f7ff fbd6 	bl	8001a6c <i2cdevWrite>
				x += 6;
 80022c0:	3406      	adds	r4, #6
 80022c2:	b2e4      	uxtb	r4, r4
				j++;
 80022c4:	f108 0801 	add.w	r8, r8, #1
			while(ch[j] != '\0')
 80022c8:	fa5f f388 	uxtb.w	r3, r8
 80022cc:	5cfb      	ldrb	r3, [r7, r3]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1e2      	bne.n	8002298 <OLED_ShowStr+0x18>
 80022d2:	e7de      	b.n	8002292 <OLED_ShowStr+0x12>
	switch(TextSize)
 80022d4:	f04f 0800 	mov.w	r8, #0
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 6, (uint8_t*)&(F6x8[c]));
 80022d8:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8002354 <OLED_ShowStr+0xd4>
 80022dc:	f8df a078 	ldr.w	sl, [pc, #120]	; 8002358 <OLED_ShowStr+0xd8>
 80022e0:	e7f2      	b.n	80022c8 <OLED_ShowStr+0x48>
				if(x > 120)
 80022e2:	2c78      	cmp	r4, #120	; 0x78
					x = 0;
 80022e4:	bf84      	itt	hi
 80022e6:	2400      	movhi	r4, #0
					y++;
 80022e8:	3501      	addhi	r5, #1
				c = ch[j] - 32;
 80022ea:	f1a6 0620 	sub.w	r6, r6, #32
					y++;
 80022ee:	bf88      	it	hi
 80022f0:	b2ed      	uxtbhi	r5, r5
				c = ch[j] - 32;
 80022f2:	b2f6      	uxtb	r6, r6
				OLED_SetPos(x,y);
 80022f4:	4620      	mov	r0, r4
 80022f6:	4629      	mov	r1, r5
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 80022f8:	ea4f 1b06 	mov.w	fp, r6, lsl #4
 80022fc:	eb09 1606 	add.w	r6, r9, r6, lsl #4
				OLED_SetPos(x,y);
 8002300:	f7ff ff87 	bl	8002212 <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 8002304:	2308      	movs	r3, #8
 8002306:	2240      	movs	r2, #64	; 0x40
 8002308:	213c      	movs	r1, #60	; 0x3c
 800230a:	4650      	mov	r0, sl
 800230c:	9600      	str	r6, [sp, #0]
 800230e:	f7ff fbad 	bl	8001a6c <i2cdevWrite>
				OLED_SetPos(x,y+1);
 8002312:	1c69      	adds	r1, r5, #1
 8002314:	4620      	mov	r0, r4
 8002316:	b2c9      	uxtb	r1, r1
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16+8]));
 8002318:	f10b 0b08 	add.w	fp, fp, #8
				OLED_SetPos(x,y+1);
 800231c:	f7ff ff79 	bl	8002212 <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16+8]));
 8002320:	eb09 030b 	add.w	r3, r9, fp
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	2240      	movs	r2, #64	; 0x40
 8002328:	2308      	movs	r3, #8
 800232a:	213c      	movs	r1, #60	; 0x3c
 800232c:	4650      	mov	r0, sl
 800232e:	f7ff fb9d 	bl	8001a6c <i2cdevWrite>
				x += 8;
 8002332:	3408      	adds	r4, #8
 8002334:	b2e4      	uxtb	r4, r4
				j++;
 8002336:	f108 0801 	add.w	r8, r8, #1
			while(ch[j] != '\0')
 800233a:	fa5f f388 	uxtb.w	r3, r8
 800233e:	5cfe      	ldrb	r6, [r7, r3]
 8002340:	2e00      	cmp	r6, #0
 8002342:	d1ce      	bne.n	80022e2 <OLED_ShowStr+0x62>
 8002344:	e7a5      	b.n	8002292 <OLED_ShowStr+0x12>
	switch(TextSize)
 8002346:	f04f 0800 	mov.w	r8, #0
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 800234a:	f8df 9010 	ldr.w	r9, [pc, #16]	; 800235c <OLED_ShowStr+0xdc>
 800234e:	f8df a008 	ldr.w	sl, [pc, #8]	; 8002358 <OLED_ShowStr+0xd8>
 8002352:	e7f2      	b.n	800233a <OLED_ShowStr+0xba>
 8002354:	08010258 	.word	0x08010258
 8002358:	20000000 	.word	0x20000000
 800235c:	08010480 	.word	0x08010480

08002360 <OLED_DrawBMP>:
// Calls          : 
// Parameters     : x0,y0 -- (x0:0~127, y0:0~7); x1,y1 -- ()(x1:1~128,y1:1~8)
// Description    : BMP
//--------------------------------------------------------------
void OLED_DrawBMP(unsigned char x0,unsigned char y0,unsigned char x1,unsigned char y1,unsigned char BMP[])
{
 8002360:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002364:	4607      	mov	r7, r0
 8002366:	460c      	mov	r4, r1
 8002368:	461d      	mov	r5, r3
	j=0;
	
  if(y1%8==0)
		y = y1/8;
  else
		y = y1/8 + 1;
 800236a:	9e08      	ldr	r6, [sp, #32]
	for(y=y0;y<y1;y++)
	{
		OLED_SetPos(x0,y);
		
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, &BMP[j]);
 800236c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8002398 <OLED_DrawBMP+0x38>
	for(y=y0;y<y1;y++)
 8002370:	42ac      	cmp	r4, r5
 8002372:	d302      	bcc.n	800237a <OLED_DrawBMP+0x1a>
//    for(x=x0;x<x1;x++)
//		{
//			OLED_WriteData(BMP[j++]);
//		}
	}
}
 8002374:	b002      	add	sp, #8
 8002376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		OLED_SetPos(x0,y);
 800237a:	4621      	mov	r1, r4
 800237c:	4638      	mov	r0, r7
 800237e:	f7ff ff48 	bl	8002212 <OLED_SetPos>
	for(y=y0;y<y1;y++)
 8002382:	3401      	adds	r4, #1
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, &BMP[j]);
 8002384:	9600      	str	r6, [sp, #0]
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	2240      	movs	r2, #64	; 0x40
 800238a:	213c      	movs	r1, #60	; 0x3c
 800238c:	4640      	mov	r0, r8
 800238e:	f7ff fb6d 	bl	8001a6c <i2cdevWrite>
	for(y=y0;y<y1;y++)
 8002392:	b2e4      	uxtb	r4, r4
 8002394:	3680      	adds	r6, #128	; 0x80
 8002396:	e7eb      	b.n	8002370 <OLED_DrawBMP+0x10>
 8002398:	20000000 	.word	0x20000000

0800239c <OLED_ShowParm>:
	}
}

//  
void OLED_ShowParm(void)
{
 800239c:	b510      	push	{r4, lr}
	char volt1[20],volt2[20],distance1[20],distance2[20],motor1[20],motor2[20];

	sprintf(volt2,"Main  Voltage:%5.2f",ADC_ConvertedValueLocal[1]);
 800239e:	4c2b      	ldr	r4, [pc, #172]	; (800244c <OLED_ShowParm+0xb0>)
{
 80023a0:	b09e      	sub	sp, #120	; 0x78
	sprintf(volt2,"Main  Voltage:%5.2f",ADC_ConvertedValueLocal[1]);
 80023a2:	6860      	ldr	r0, [r4, #4]
 80023a4:	f7fe f8b0 	bl	8000508 <__aeabi_f2d>
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	a805      	add	r0, sp, #20
 80023ae:	4928      	ldr	r1, [pc, #160]	; (8002450 <OLED_ShowParm+0xb4>)
 80023b0:	f00a f862 	bl	800c478 <siprintf>
	OLED_ShowStr(0,0,(uint8_t*)(&volt2),1);
 80023b4:	2100      	movs	r1, #0
 80023b6:	aa05      	add	r2, sp, #20
 80023b8:	2301      	movs	r3, #1
 80023ba:	4608      	mov	r0, r1
 80023bc:	f7ff ff60 	bl	8002280 <OLED_ShowStr>
	
	sprintf(volt1, "Servo Voltage:%5.2f",ADC_ConvertedValueLocal[0]);
 80023c0:	6820      	ldr	r0, [r4, #0]
 80023c2:	f7fe f8a1 	bl	8000508 <__aeabi_f2d>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	4668      	mov	r0, sp
 80023cc:	4921      	ldr	r1, [pc, #132]	; (8002454 <OLED_ShowParm+0xb8>)
 80023ce:	f00a f853 	bl	800c478 <siprintf>
	OLED_ShowStr(0,1,(uint8_t*)(&volt1),1);
 80023d2:	2301      	movs	r3, #1
 80023d4:	466a      	mov	r2, sp
 80023d6:	4619      	mov	r1, r3
 80023d8:	2000      	movs	r0, #0
 80023da:	f7ff ff51 	bl	8002280 <OLED_ShowStr>
	
	sprintf(distance1, "distance1:%5dmm", ultrasonic_distance1);
 80023de:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <OLED_ShowParm+0xbc>)
 80023e0:	491e      	ldr	r1, [pc, #120]	; (800245c <OLED_ShowParm+0xc0>)
 80023e2:	881a      	ldrh	r2, [r3, #0]
 80023e4:	a80a      	add	r0, sp, #40	; 0x28
 80023e6:	f00a f847 	bl	800c478 <siprintf>
	OLED_ShowStr(0, 2, (uint8_t*)(&distance1), 1);
 80023ea:	aa0a      	add	r2, sp, #40	; 0x28
 80023ec:	2301      	movs	r3, #1
 80023ee:	2102      	movs	r1, #2
 80023f0:	2000      	movs	r0, #0
 80023f2:	f7ff ff45 	bl	8002280 <OLED_ShowStr>
	
	sprintf(distance2, "distance2:%5dmm", ultrasonic_distance2);
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <OLED_ShowParm+0xc4>)
	OLED_ShowStr(0, 3, (uint8_t*)(&distance2), 1);
	
	sprintf(motor1,"motor1_pwm:%5d",motorStatus.motor1_pwm);
 80023f8:	4c1a      	ldr	r4, [pc, #104]	; (8002464 <OLED_ShowParm+0xc8>)
	sprintf(distance2, "distance2:%5dmm", ultrasonic_distance2);
 80023fa:	881a      	ldrh	r2, [r3, #0]
 80023fc:	491a      	ldr	r1, [pc, #104]	; (8002468 <OLED_ShowParm+0xcc>)
 80023fe:	a80f      	add	r0, sp, #60	; 0x3c
 8002400:	f00a f83a 	bl	800c478 <siprintf>
	OLED_ShowStr(0, 3, (uint8_t*)(&distance2), 1);
 8002404:	2301      	movs	r3, #1
 8002406:	aa0f      	add	r2, sp, #60	; 0x3c
 8002408:	2103      	movs	r1, #3
 800240a:	2000      	movs	r0, #0
 800240c:	f7ff ff38 	bl	8002280 <OLED_ShowStr>
	sprintf(motor1,"motor1_pwm:%5d",motorStatus.motor1_pwm);
 8002410:	f9b4 2000 	ldrsh.w	r2, [r4]
 8002414:	4915      	ldr	r1, [pc, #84]	; (800246c <OLED_ShowParm+0xd0>)
 8002416:	a814      	add	r0, sp, #80	; 0x50
 8002418:	f00a f82e 	bl	800c478 <siprintf>
	OLED_ShowStr(0,4,(uint8_t*)(&motor1),1);
 800241c:	2301      	movs	r3, #1
 800241e:	aa14      	add	r2, sp, #80	; 0x50
 8002420:	2104      	movs	r1, #4
 8002422:	2000      	movs	r0, #0
 8002424:	f7ff ff2c 	bl	8002280 <OLED_ShowStr>
	
	sprintf(motor2,"motor2_pwm:%5d",motorStatus.motor2_pwm);
 8002428:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 800242c:	4910      	ldr	r1, [pc, #64]	; (8002470 <OLED_ShowParm+0xd4>)
 800242e:	a819      	add	r0, sp, #100	; 0x64
 8002430:	f00a f822 	bl	800c478 <siprintf>
	OLED_ShowStr(0,5,(uint8_t*)(&motor2),1);
 8002434:	2301      	movs	r3, #1
 8002436:	2105      	movs	r1, #5
 8002438:	aa19      	add	r2, sp, #100	; 0x64
 800243a:	2000      	movs	r0, #0
 800243c:	f7ff ff20 	bl	8002280 <OLED_ShowStr>
	
	vTaskDelay(50);	
 8002440:	2032      	movs	r0, #50	; 0x32
 8002442:	f005 f8ef 	bl	8007624 <vTaskDelay>
}
 8002446:	b01e      	add	sp, #120	; 0x78
 8002448:	bd10      	pop	{r4, pc}
 800244a:	bf00      	nop
 800244c:	200002e8 	.word	0x200002e8
 8002450:	080101c5 	.word	0x080101c5
 8002454:	080101d9 	.word	0x080101d9
 8002458:	20000340 	.word	0x20000340
 800245c:	080101ed 	.word	0x080101ed
 8002460:	20000346 	.word	0x20000346
 8002464:	20000308 	.word	0x20000308
 8002468:	080101fd 	.word	0x080101fd
 800246c:	0801020d 	.word	0x0801020d
 8002470:	0801021c 	.word	0x0801021c

08002474 <MenuTask>:
{
 8002474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	while(menu == MPU_INIT)
 8002478:	4e55      	ldr	r6, [pc, #340]	; (80025d0 <MenuTask+0x15c>)
{
 800247a:	f5ad 5da1 	sub.w	sp, sp, #5152	; 0x1420
 800247e:	b084      	sub	sp, #16
	while(menu == MPU_INIT)
 8002480:	7833      	ldrb	r3, [r6, #0]
 8002482:	2b05      	cmp	r3, #5
 8002484:	d00a      	beq.n	800249c <MenuTask+0x28>
	OLED_Init();
 8002486:	f7ff fe65 	bl	8002154 <OLED_Init>
					LED_TOGGLE;
 800248a:	4c52      	ldr	r4, [pc, #328]	; (80025d4 <MenuTask+0x160>)
		switch(menu)
 800248c:	7833      	ldrb	r3, [r6, #0]
 800248e:	2b04      	cmp	r3, #4
 8002490:	d8fd      	bhi.n	800248e <MenuTask+0x1a>
 8002492:	e8df f003 	tbb	[pc, r3]
 8002496:	4107      	.short	0x4107
 8002498:	9470      	.short	0x9470
 800249a:	98          	.byte	0x98
 800249b:	00          	.byte	0x00
		vTaskDelay(50);
 800249c:	2032      	movs	r0, #50	; 0x32
 800249e:	f005 f8c1 	bl	8007624 <vTaskDelay>
 80024a2:	e7ed      	b.n	8002480 <MenuTask+0xc>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 80024a4:	494c      	ldr	r1, [pc, #304]	; (80025d8 <MenuTask+0x164>)
 80024a6:	2201      	movs	r2, #1
 80024a8:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80024ac:	f003 fb96 	bl	8005bdc <f_open>
 80024b0:	4605      	mov	r5, r0
				f_lseek(&fnew, 160*1024);
 80024b2:	f44f 3120 	mov.w	r1, #163840	; 0x28000
 80024b6:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80024ba:	f003 fd3f 	bl	8005f3c <f_lseek>
				if ( res_flash == FR_OK )
 80024be:	bb1d      	cbnz	r5, 8002508 <MenuTask+0x94>
					while(i--)
 80024c0:	f44f 7789 	mov.w	r7, #274	; 0x112
					printf(">>...\r\n");
 80024c4:	4845      	ldr	r0, [pc, #276]	; (80025dc <MenuTask+0x168>)
 80024c6:	f009 ffcb 	bl	800c460 <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 80024ca:	ab04      	add	r3, sp, #16
 80024cc:	f10d 0808 	add.w	r8, sp, #8
 80024d0:	1f1d      	subs	r5, r3, #4
					while(i--)
 80024d2:	3f01      	subs	r7, #1
 80024d4:	d108      	bne.n	80024e8 <MenuTask+0x74>
				f_close(&fnew);	
 80024d6:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80024da:	f003 fd24 	bl	8005f26 <f_close>
				OLED_CLS();
 80024de:	f7ff feab 	bl	8002238 <OLED_CLS>
				menu = RUNNING;
 80024e2:	2304      	movs	r3, #4
				menu = NOTDRAW;
 80024e4:	7033      	strb	r3, [r6, #0]
				break;
 80024e6:	e7d1      	b.n	800248c <MenuTask+0x18>
						f_read(&fnew, bmp, 128*8, &fnum);
 80024e8:	4643      	mov	r3, r8
 80024ea:	4629      	mov	r1, r5
 80024ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024f0:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80024f4:	f003 fc13 	bl	8005d1e <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 80024f8:	2100      	movs	r1, #0
 80024fa:	2308      	movs	r3, #8
 80024fc:	2280      	movs	r2, #128	; 0x80
 80024fe:	4608      	mov	r0, r1
 8002500:	9500      	str	r5, [sp, #0]
 8002502:	f7ff ff2d 	bl	8002360 <OLED_DrawBMP>
 8002506:	e7e4      	b.n	80024d2 <MenuTask+0x5e>
					LED_TOGGLE;
 8002508:	68e3      	ldr	r3, [r4, #12]
					printf("!!....\r\n");
 800250a:	4835      	ldr	r0, [pc, #212]	; (80025e0 <MenuTask+0x16c>)
					LED_TOGGLE;
 800250c:	f083 0310 	eor.w	r3, r3, #16
 8002510:	60e3      	str	r3, [r4, #12]
					printf("!!....\r\n");
 8002512:	f009 ffa5 	bl	800c460 <puts>
 8002516:	e7de      	b.n	80024d6 <MenuTask+0x62>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 8002518:	2201      	movs	r2, #1
 800251a:	492f      	ldr	r1, [pc, #188]	; (80025d8 <MenuTask+0x164>)
 800251c:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002520:	f003 fb5c 	bl	8005bdc <f_open>
				if ( res_flash == FR_OK )
 8002524:	b9f8      	cbnz	r0, 8002566 <MenuTask+0xf2>
					while(i--)
 8002526:	27a1      	movs	r7, #161	; 0xa1
					printf(">>...\r\n");
 8002528:	482c      	ldr	r0, [pc, #176]	; (80025dc <MenuTask+0x168>)
 800252a:	f009 ff99 	bl	800c460 <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 800252e:	ab04      	add	r3, sp, #16
 8002530:	f10d 0808 	add.w	r8, sp, #8
 8002534:	1f1d      	subs	r5, r3, #4
					while(i--)
 8002536:	3f01      	subs	r7, #1
 8002538:	d105      	bne.n	8002546 <MenuTask+0xd2>
				f_close(&fnew);
 800253a:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 800253e:	f003 fcf2 	bl	8005f26 <f_close>
				menu = NOTDRAW;
 8002542:	2303      	movs	r3, #3
 8002544:	e7ce      	b.n	80024e4 <MenuTask+0x70>
						f_read(&fnew, bmp, 128*8, &fnum);
 8002546:	4643      	mov	r3, r8
 8002548:	4629      	mov	r1, r5
 800254a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800254e:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002552:	f003 fbe4 	bl	8005d1e <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 8002556:	2100      	movs	r1, #0
 8002558:	2308      	movs	r3, #8
 800255a:	2280      	movs	r2, #128	; 0x80
 800255c:	4608      	mov	r0, r1
 800255e:	9500      	str	r5, [sp, #0]
 8002560:	f7ff fefe 	bl	8002360 <OLED_DrawBMP>
 8002564:	e7e7      	b.n	8002536 <MenuTask+0xc2>
					LED_TOGGLE;
 8002566:	68e3      	ldr	r3, [r4, #12]
					printf("!!....\r\n");
 8002568:	481d      	ldr	r0, [pc, #116]	; (80025e0 <MenuTask+0x16c>)
					LED_TOGGLE;
 800256a:	f083 0310 	eor.w	r3, r3, #16
 800256e:	60e3      	str	r3, [r4, #12]
					printf("!!....\r\n");
 8002570:	f009 ff76 	bl	800c460 <puts>
 8002574:	e7e1      	b.n	800253a <MenuTask+0xc6>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 8002576:	4918      	ldr	r1, [pc, #96]	; (80025d8 <MenuTask+0x164>)
 8002578:	2201      	movs	r2, #1
 800257a:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 800257e:	f003 fb2d 	bl	8005bdc <f_open>
 8002582:	4605      	mov	r5, r0
				f_lseek(&fnew, 434*1024);
 8002584:	f44f 21d9 	mov.w	r1, #444416	; 0x6c800
 8002588:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 800258c:	f003 fcd6 	bl	8005f3c <f_lseek>
				if ( res_flash == FR_OK )
 8002590:	2d00      	cmp	r5, #0
 8002592:	d1e8      	bne.n	8002566 <MenuTask+0xf2>
					printf(">>...\r\n");
 8002594:	4811      	ldr	r0, [pc, #68]	; (80025dc <MenuTask+0x168>)
 8002596:	f009 ff63 	bl	800c460 <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 800259a:	af03      	add	r7, sp, #12
 800259c:	ab04      	add	r3, sp, #16
 800259e:	4639      	mov	r1, r7
 80025a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a4:	3b08      	subs	r3, #8
 80025a6:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80025aa:	f003 fbb8 	bl	8005d1e <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 80025ae:	2308      	movs	r3, #8
 80025b0:	2280      	movs	r2, #128	; 0x80
 80025b2:	4629      	mov	r1, r5
 80025b4:	4628      	mov	r0, r5
 80025b6:	9700      	str	r7, [sp, #0]
 80025b8:	f7ff fed2 	bl	8002360 <OLED_DrawBMP>
					while(i--)
 80025bc:	e7bd      	b.n	800253a <MenuTask+0xc6>
				vTaskDelay(100);
 80025be:	2064      	movs	r0, #100	; 0x64
				vTaskDelay(50);
 80025c0:	f005 f830 	bl	8007624 <vTaskDelay>
				break;
 80025c4:	e762      	b.n	800248c <MenuTask+0x18>
				OLED_ShowParm();
 80025c6:	f7ff fee9 	bl	800239c <OLED_ShowParm>
				vTaskDelay(50);
 80025ca:	2032      	movs	r0, #50	; 0x32
 80025cc:	e7f8      	b.n	80025c0 <MenuTask+0x14c>
 80025ce:	bf00      	nop
 80025d0:	20000080 	.word	0x20000080
 80025d4:	40011000 	.word	0x40011000
 80025d8:	0801018d 	.word	0x0801018d
 80025dc:	0801022b 	.word	0x0801022b
 80025e0:	08010242 	.word	0x08010242

080025e4 <UserKey_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void UserKey_Init(void)
{		
 80025e4:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80025e6:	2101      	movs	r1, #1
 80025e8:	2008      	movs	r0, #8
 80025ea:	f006 fc43 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;	
 80025ee:	2304      	movs	r3, #4
 80025f0:	f8ad 3004 	strh.w	r3, [sp, #4]

	/**/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;   

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 80025f4:	f642 0303 	movw	r3, #10243	; 0x2803

	/*GPIO*/
	GPIO_Init(GPIOB, &GPIO_InitStructure);	
 80025f8:	4804      	ldr	r0, [pc, #16]	; (800260c <UserKey_Init+0x28>)
 80025fa:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 80025fc:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);	
 8002600:	f006 fa52 	bl	8008aa8 <GPIO_Init>
}
 8002604:	b003      	add	sp, #12
 8002606:	f85d fb04 	ldr.w	pc, [sp], #4
 800260a:	bf00      	nop
 800260c:	40010c00 	.word	0x40010c00

08002610 <PowerKey_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void PowerKey_Init(void)
{		
 8002610:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002612:	2101      	movs	r1, #1
 8002614:	2010      	movs	r0, #16
 8002616:	f006 fc2d 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	
	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;	
 800261a:	2302      	movs	r3, #2
 800261c:	f8ad 3004 	strh.w	r3, [sp, #4]

	/**/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	
	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8002620:	f644 0303 	movw	r3, #18435	; 0x4803
	
	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8002624:	4804      	ldr	r0, [pc, #16]	; (8002638 <PowerKey_Init+0x28>)
 8002626:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8002628:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 800262c:	f006 fa3c 	bl	8008aa8 <GPIO_Init>
}
 8002630:	b003      	add	sp, #12
 8002632:	f85d fb04 	ldr.w	pc, [sp], #4
 8002636:	bf00      	nop
 8002638:	40011000 	.word	0x40011000

0800263c <LED_Init>:
  * @brief  LEDIO
  * @param  
  * @retval 
  */
void LED_Init(void)
{		
 800263c:	b537      	push	{r0, r1, r2, r4, r5, lr}
		/*GPIO_InitTypeDef*/
		GPIO_InitTypeDef GPIO_InitStructure;

		/*LEDGPIO*/
		RCC_APB2PeriphClockCmd(LED_GPIO_CLK, ENABLE);
 800263e:	2101      	movs	r1, #1
 8002640:	2010      	movs	r0, #16
 8002642:	f006 fc17 	bl	8008e74 <RCC_APB2PeriphClockCmd>
		
		/*GPIO*/
		GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;	
 8002646:	2510      	movs	r5, #16

		/**/
		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;   

		/*50MHz */   
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8002648:	f241 0303 	movw	r3, #4099	; 0x1003

		/*GPIO*/
		GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);	
 800264c:	4c07      	ldr	r4, [pc, #28]	; (800266c <LED_Init+0x30>)
 800264e:	a901      	add	r1, sp, #4
 8002650:	4620      	mov	r0, r4
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8002652:	f8ad 3006 	strh.w	r3, [sp, #6]
		GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;	
 8002656:	f8ad 5004 	strh.w	r5, [sp, #4]
		GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);	
 800265a:	f006 fa25 	bl	8008aa8 <GPIO_Init>

		/* led	*/
		GPIO_SetBits(LED_GPIO_PORT, LED_GPIO_PIN);
 800265e:	4629      	mov	r1, r5
 8002660:	4620      	mov	r0, r4
 8002662:	f006 fa7f 	bl	8008b64 <GPIO_SetBits>
		
}
 8002666:	b003      	add	sp, #12
 8002668:	bd30      	pop	{r4, r5, pc}
 800266a:	bf00      	nop
 800266c:	40011000 	.word	0x40011000

08002670 <TIM1_Init>:



// 1A4950PWM
void TIM1_Init(void)
{
 8002670:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_TIM1, ENABLE);
 8002672:	2101      	movs	r1, #1
{
 8002674:	b088      	sub	sp, #32
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_TIM1, ENABLE);
 8002676:	f640 0004 	movw	r0, #2052	; 0x804
 800267a:	f006 fbfb 	bl	8008e74 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_8 | GPIO_Pin_11;
 800267e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002682:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002686:	f641 0303 	movw	r3, #6147	; 0x1803
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800268a:	4669      	mov	r1, sp
 800268c:	481e      	ldr	r0, [pc, #120]	; (8002708 <TIM1_Init+0x98>)
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800268e:	f8ad 3002 	strh.w	r3, [sp, #2]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002692:	f006 fa09 	bl	8008aa8 <GPIO_Init>
	
	/*---------------------------------------------*/
	// 1ms
	
	// TIM_Period+1
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 8002696:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	// CNT = Fck_int/(psc+1)
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
	// 
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 800269a:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 800269c:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
 80026a0:	2347      	movs	r3, #71	; 0x47
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
	// 
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 80026a2:	4c1a      	ldr	r4, [pc, #104]	; (800270c <TIM1_Init+0x9c>)
 80026a4:	a901      	add	r1, sp, #4
 80026a6:	4620      	mov	r0, r4
	
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80026a8:	2601      	movs	r6, #1
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
 80026aa:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 80026ae:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
 80026b2:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 80026b6:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 80026ba:	f006 fca7 	bl	800900c <TIM_TimeBaseInit>
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80026be:	2360      	movs	r3, #96	; 0x60
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 80026c0:	4620      	mov	r0, r4
 80026c2:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80026c4:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80026c8:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80026cc:	f8ad 5018 	strh.w	r5, [sp, #24]
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 80026d0:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 80026d4:	f006 fce4 	bl	80090a0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80026d8:	4620      	mov	r0, r4
 80026da:	2108      	movs	r1, #8
 80026dc:	f006 fe29 	bl	8009332 <TIM_OC1PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 80026e0:	4620      	mov	r0, r4
 80026e2:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 80026e4:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 80026e8:	f006 fd9c 	bl	8009224 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80026ec:	4620      	mov	r0, r4
 80026ee:	2108      	movs	r1, #8
 80026f0:	f006 fe39 	bl	8009366 <TIM_OC4PreloadConfig>
	
	//TIM_ARRPreloadConfig(TIM1, ENABLE);
	// 
	TIM_Cmd(TIM1, ENABLE);
 80026f4:	4631      	mov	r1, r6
 80026f6:	4620      	mov	r0, r4
 80026f8:	f006 fdd9 	bl	80092ae <TIM_Cmd>
	
	// 
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 80026fc:	4631      	mov	r1, r6
 80026fe:	4620      	mov	r0, r4
 8002700:	f006 fde1 	bl	80092c6 <TIM_CtrlPWMOutputs>
}
 8002704:	b008      	add	sp, #32
 8002706:	bd70      	pop	{r4, r5, r6, pc}
 8002708:	40010800 	.word	0x40010800
 800270c:	40012c00 	.word	0x40012c00

08002710 <TIM2_Init>:



// 2A4950PWM
void TIM2_Init(void)
{
 8002710:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	
  // GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002712:	2101      	movs	r1, #1
{
 8002714:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002716:	2004      	movs	r0, #4
 8002718:	f006 fbac 	bl	8008e74 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_2 | GPIO_Pin_3;
 800271c:	230c      	movs	r3, #12
 800271e:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002722:	f641 0303 	movw	r3, #6147	; 0x1803
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002726:	4669      	mov	r1, sp
 8002728:	4821      	ldr	r0, [pc, #132]	; (80027b0 <TIM2_Init+0xa0>)
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800272a:	f8ad 3002 	strh.w	r3, [sp, #2]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800272e:	f006 f9bb 	bl	8008aa8 <GPIO_Init>
	
	// 
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002732:	2101      	movs	r1, #1
 8002734:	4608      	mov	r0, r1
 8002736:	f006 fba9 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	/*---------------------------------------------*/
	// 1ms
	
	// TIM_Period+1
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 800273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	// CNT = Fck_int/(psc+1)
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
	// 
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 800273e:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 8002740:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
 8002744:	2347      	movs	r3, #71	; 0x47
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
	// 
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002746:	a901      	add	r1, sp, #4
 8002748:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800274c:	2501      	movs	r5, #1
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PSC_APB1;	
 800274e:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 8002752:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
 8002756:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 800275a:	f88d 400c 	strb.w	r4, [sp, #12]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800275e:	f006 fc55 	bl	800900c <TIM_TimeBaseInit>
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002762:	2360      	movs	r3, #96	; 0x60
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8002764:	a904      	add	r1, sp, #16
 8002766:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800276a:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800276e:	f8ad 5012 	strh.w	r5, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002772:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 8002776:	f8ad 4016 	strh.w	r4, [sp, #22]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 800277a:	f006 fd15 	bl	80091a8 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 800277e:	2108      	movs	r1, #8
 8002780:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002784:	f006 fde7 	bl	8009356 <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8002788:	a904      	add	r1, sp, #16
 800278a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 800278e:	f8ad 4016 	strh.w	r4, [sp, #22]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8002792:	f006 fd47 	bl	8009224 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8002796:	2108      	movs	r1, #8
 8002798:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800279c:	f006 fde3 	bl	8009366 <TIM_OC4PreloadConfig>
	
	//TIM_ARRPreloadConfig(TIM2, ENABLE);
	
	// 
	TIM_Cmd(TIM2, ENABLE);
 80027a0:	4629      	mov	r1, r5
 80027a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027a6:	f006 fd82 	bl	80092ae <TIM_Cmd>
}
 80027aa:	b009      	add	sp, #36	; 0x24
 80027ac:	bd30      	pop	{r4, r5, pc}
 80027ae:	bf00      	nop
 80027b0:	40010800 	.word	0x40010800

080027b4 <Motor1_Encoder_Init>:


// 1,TIM5
void Motor1_Encoder_Init(void)
{
 80027b4:	b570      	push	{r4, r5, r6, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;  
  TIM_ICInitTypeDef TIM_ICInitStructure;  
  GPIO_InitTypeDef GPIO_InitStructure;
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);	// 5
 80027b6:	2101      	movs	r1, #1
{
 80027b8:	b088      	sub	sp, #32
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);	// 5
 80027ba:	2008      	movs	r0, #8
 80027bc:	f006 fb66 	bl	8008e8c <RCC_APB1PeriphClockCmd>
	
	/*GPIOAAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80027c0:	2101      	movs	r1, #1
 80027c2:	2005      	movs	r0, #5
 80027c4:	f006 fb56 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	
	/*PA0PA1IN_FLOATING*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80027c8:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 80027ca:	2603      	movs	r6, #3
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80027cc:	eb0d 0103 	add.w	r1, sp, r3
 80027d0:	481e      	ldr	r0, [pc, #120]	; (800284c <Motor1_Encoder_Init+0x98>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80027d2:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 80027d6:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80027da:	f006 f965 	bl	8008aa8 <GPIO_Init>
	
  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80027de:	a802      	add	r0, sp, #8
 80027e0:	f006 fd54 	bl	800928c <TIM_TimeBaseStructInit>
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			//  
 80027e4:	2500      	movs	r5, #0
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 80027e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM  
  TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 80027ea:	4c19      	ldr	r4, [pc, #100]	; (8002850 <Motor1_Encoder_Init+0x9c>)
 80027ec:	a902      	add	r1, sp, #8
 80027ee:	4620      	mov	r0, r4
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 80027f0:	f8ad 300c 	strh.w	r3, [sp, #12]
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			//  
 80027f4:	f8ad 5008 	strh.w	r5, [sp, #8]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
 80027f8:	f8ad 500e 	strh.w	r5, [sp, #14]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM  
 80027fc:	f8ad 500a 	strh.w	r5, [sp, #10]
  TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8002800:	f006 fc04 	bl	800900c <TIM_TimeBaseInit>
  TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);	// 
 8002804:	462a      	mov	r2, r5
 8002806:	462b      	mov	r3, r5
 8002808:	4631      	mov	r1, r6
 800280a:	4620      	mov	r0, r4
 800280c:	f006 fd72 	bl	80092f4 <TIM_EncoderInterfaceConfig>
	
	TIM_ICStructInit(&TIM_ICInitStructure);
 8002810:	a805      	add	r0, sp, #20
 8002812:	f006 fd44 	bl	800929e <TIM_ICStructInit>
	TIM_ICInitStructure.TIM_ICFilter = 10;
 8002816:	230a      	movs	r3, #10
	TIM_ICInit(TIM5, &TIM_ICInitStructure);
 8002818:	4620      	mov	r0, r4
 800281a:	a905      	add	r1, sp, #20
	TIM_ICInitStructure.TIM_ICFilter = 10;
 800281c:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_ICInit(TIM5, &TIM_ICInitStructure);
 8002820:	f006 fdde 	bl	80093e0 <TIM_ICInit>
	
  TIM_ClearFlag(TIM5, TIM_FLAG_Update);				// TIM
 8002824:	4620      	mov	r0, r4
 8002826:	2101      	movs	r1, #1
 8002828:	f006 fe72 	bl	8009510 <TIM_ClearFlag>
  TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 800282c:	2201      	movs	r2, #1
 800282e:	4620      	mov	r0, r4
 8002830:	4611      	mov	r1, r2
 8002832:	f006 fd56 	bl	80092e2 <TIM_ITConfig>
	
  TIM_SetCounter(TIM5, 0);		// 
 8002836:	4629      	mov	r1, r5
 8002838:	4620      	mov	r0, r4
 800283a:	f006 fd9e 	bl	800937a <TIM_SetCounter>
  TIM_Cmd(TIM5, ENABLE); 
 800283e:	2101      	movs	r1, #1
 8002840:	4620      	mov	r0, r4
 8002842:	f006 fd34 	bl	80092ae <TIM_Cmd>
}
 8002846:	b008      	add	sp, #32
 8002848:	bd70      	pop	{r4, r5, r6, pc}
 800284a:	bf00      	nop
 800284c:	40010800 	.word	0x40010800
 8002850:	40000c00 	.word	0x40000c00

08002854 <Motor2_Encoder_Init>:


// 2,TIM4
void Motor2_Encoder_Init(void)
{
 8002854:	b530      	push	{r4, r5, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;  
  TIM_ICInitTypeDef TIM_ICInitStructure;  
  GPIO_InitTypeDef GPIO_InitStructure;
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);	// 5
 8002856:	2101      	movs	r1, #1
{
 8002858:	b089      	sub	sp, #36	; 0x24
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);	// 5
 800285a:	2004      	movs	r0, #4
 800285c:	f006 fb16 	bl	8008e8c <RCC_APB1PeriphClockCmd>
	
	/*GPIOBAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8002860:	2101      	movs	r1, #1
 8002862:	2009      	movs	r0, #9
 8002864:	f006 fb06 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	
	/*PB6PB7IN_FLOATING*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8002868:	23c0      	movs	r3, #192	; 0xc0
 800286a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800286e:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002870:	481e      	ldr	r0, [pc, #120]	; (80028ec <Motor2_Encoder_Init+0x98>)
 8002872:	eb0d 0103 	add.w	r1, sp, r3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002876:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800287a:	f006 f915 	bl	8008aa8 <GPIO_Init>
	
  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 800287e:	a802      	add	r0, sp, #8
 8002880:	f006 fd04 	bl	800928c <TIM_TimeBaseStructInit>
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			//  
 8002884:	2500      	movs	r5, #0
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 8002886:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM  
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 800288a:	4c19      	ldr	r4, [pc, #100]	; (80028f0 <Motor2_Encoder_Init+0x9c>)
 800288c:	a902      	add	r1, sp, #8
 800288e:	4620      	mov	r0, r4
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 8002890:	f8ad 300c 	strh.w	r3, [sp, #12]
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			//  
 8002894:	f8ad 5008 	strh.w	r5, [sp, #8]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
 8002898:	f8ad 500e 	strh.w	r5, [sp, #14]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM  
 800289c:	f8ad 500a 	strh.w	r5, [sp, #10]
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80028a0:	f006 fbb4 	bl	800900c <TIM_TimeBaseInit>
  TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);	// 
 80028a4:	462a      	mov	r2, r5
 80028a6:	462b      	mov	r3, r5
 80028a8:	2103      	movs	r1, #3
 80028aa:	4620      	mov	r0, r4
 80028ac:	f006 fd22 	bl	80092f4 <TIM_EncoderInterfaceConfig>
	
	TIM_ICStructInit(&TIM_ICInitStructure);
 80028b0:	a805      	add	r0, sp, #20
 80028b2:	f006 fcf4 	bl	800929e <TIM_ICStructInit>
	TIM_ICInitStructure.TIM_ICFilter = 10;
 80028b6:	230a      	movs	r3, #10
	TIM_ICInit(TIM4, &TIM_ICInitStructure);
 80028b8:	4620      	mov	r0, r4
 80028ba:	a905      	add	r1, sp, #20
	TIM_ICInitStructure.TIM_ICFilter = 10;
 80028bc:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_ICInit(TIM4, &TIM_ICInitStructure);
 80028c0:	f006 fd8e 	bl	80093e0 <TIM_ICInit>
	
  TIM_ClearFlag(TIM4, TIM_FLAG_Update);				// TIM
 80028c4:	4620      	mov	r0, r4
 80028c6:	2101      	movs	r1, #1
 80028c8:	f006 fe22 	bl	8009510 <TIM_ClearFlag>
  TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80028cc:	2201      	movs	r2, #1
 80028ce:	4620      	mov	r0, r4
 80028d0:	4611      	mov	r1, r2
 80028d2:	f006 fd06 	bl	80092e2 <TIM_ITConfig>
	
  TIM_SetCounter(TIM4, 0);		// 
 80028d6:	4629      	mov	r1, r5
 80028d8:	4620      	mov	r0, r4
 80028da:	f006 fd4e 	bl	800937a <TIM_SetCounter>
  TIM_Cmd(TIM4, ENABLE); 
 80028de:	2101      	movs	r1, #1
 80028e0:	4620      	mov	r0, r4
 80028e2:	f006 fce4 	bl	80092ae <TIM_Cmd>
}
 80028e6:	b009      	add	sp, #36	; 0x24
 80028e8:	bd30      	pop	{r4, r5, pc}
 80028ea:	bf00      	nop
 80028ec:	40010c00 	.word	0x40010c00
 80028f0:	40000800 	.word	0x40000800

080028f4 <TIM5_IRQHandler>:

int16_t motor1_cnt = 0, motor2_cnt = 0;

// TIM5
void TIM5_IRQHandler(void)
{
 80028f4:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM5, TIM_IT_Update)!=RESET)
 80028f6:	2101      	movs	r1, #1
 80028f8:	4805      	ldr	r0, [pc, #20]	; (8002910 <TIM5_IRQHandler+0x1c>)
 80028fa:	f006 fe0d 	bl	8009518 <TIM_GetITStatus>
 80028fe:	b128      	cbz	r0, 800290c <TIM5_IRQHandler+0x18>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);  // 
	}	    
}
 8002900:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);  // 
 8002904:	2101      	movs	r1, #1
 8002906:	4802      	ldr	r0, [pc, #8]	; (8002910 <TIM5_IRQHandler+0x1c>)
 8002908:	f006 be11 	b.w	800952e <TIM_ClearITPendingBit>
}
 800290c:	bd08      	pop	{r3, pc}
 800290e:	bf00      	nop
 8002910:	40000c00 	.word	0x40000c00

08002914 <TIM4_IRQHandler>:


// TIM4
void TIM4_IRQHandler(void)
{
 8002914:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM4, TIM_IT_Update)!=RESET)
 8002916:	2101      	movs	r1, #1
 8002918:	4805      	ldr	r0, [pc, #20]	; (8002930 <TIM4_IRQHandler+0x1c>)
 800291a:	f006 fdfd 	bl	8009518 <TIM_GetITStatus>
 800291e:	b128      	cbz	r0, 800292c <TIM4_IRQHandler+0x18>
	{
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);  // 
	}
}
 8002920:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);  // 
 8002924:	2101      	movs	r1, #1
 8002926:	4802      	ldr	r0, [pc, #8]	; (8002930 <TIM4_IRQHandler+0x1c>)
 8002928:	f006 be01 	b.w	800952e <TIM_ClearITPendingBit>
}
 800292c:	bd08      	pop	{r3, pc}
 800292e:	bf00      	nop
 8002930:	40000800 	.word	0x40000800

08002934 <Read_Encoder>:
// ,
void Read_Encoder(void)
{
	// 1,short,
	motorStatus.motor1_pulse = -(short)TIM5 -> CNT;
	TIM5 -> CNT = 0;
 8002934:	2200      	movs	r2, #0
	motorStatus.motor1_pulse = -(short)TIM5 -> CNT;
 8002936:	4805      	ldr	r0, [pc, #20]	; (800294c <Read_Encoder+0x18>)
 8002938:	4905      	ldr	r1, [pc, #20]	; (8002950 <Read_Encoder+0x1c>)
 800293a:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 800293c:	425b      	negs	r3, r3
 800293e:	818b      	strh	r3, [r1, #12]
	
	motorStatus.motor2_pulse = (short)TIM4 -> CNT;
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <Read_Encoder+0x20>)
	TIM5 -> CNT = 0;
 8002942:	8482      	strh	r2, [r0, #36]	; 0x24
	motorStatus.motor2_pulse = (short)TIM4 -> CNT;
 8002944:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8002946:	81c8      	strh	r0, [r1, #14]
	TIM4 -> CNT = 0;
 8002948:	849a      	strh	r2, [r3, #36]	; 0x24
}
 800294a:	4770      	bx	lr
 800294c:	40000c00 	.word	0x40000c00
 8002950:	20000308 	.word	0x20000308
 8002954:	40000800 	.word	0x40000800

08002958 <Set_Motor1_PWM>:


// 1PWM-1000~1000, PWM,,0()
void Set_Motor1_PWM(int16_t motor1)
{
	if(motor1 > 1000)
 8002958:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <Set_Motor1_PWM+0x34>)
 800295e:	dc0b      	bgt.n	8002978 <Set_Motor1_PWM+0x20>
	{
		motor1 = 1000;
	}
	else if(motor1 < -1000)
 8002960:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
 8002964:	db10      	blt.n	8002988 <Set_Motor1_PWM+0x30>
	{
		motor1 = -1000;
	}
	
	// 
	if(motor1 >= 0)				// 
 8002966:	2800      	cmp	r0, #0
 8002968:	da08      	bge.n	800297c <Set_Motor1_PWM+0x24>
		case 1: TIM1->CCR1 = duty; break;
 800296a:	2200      	movs	r2, #0
		Motor_PWM_Duty(2, 0);
	}
	else									// 
	{
		Motor_PWM_Duty(1, 0);
		Motor_PWM_Duty(2, -motor1);
 800296c:	4240      	negs	r0, r0
 800296e:	b280      	uxth	r0, r0
		case 1: TIM1->CCR1 = duty; break;
 8002970:	869a      	strh	r2, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 8002972:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
	}
}
 8002976:	4770      	bx	lr
		motor1 = 1000;
 8002978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		case 2: TIM1->CCR4 = duty; break;
 800297c:	2200      	movs	r2, #0
		Motor_PWM_Duty(1, motor1);
 800297e:	b280      	uxth	r0, r0
		case 1: TIM1->CCR1 = duty; break;
 8002980:	8698      	strh	r0, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 8002982:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8002986:	4770      	bx	lr
		motor1 = -1000;
 8002988:	4801      	ldr	r0, [pc, #4]	; (8002990 <Set_Motor1_PWM+0x38>)
 800298a:	e7ee      	b.n	800296a <Set_Motor1_PWM+0x12>
 800298c:	40012c00 	.word	0x40012c00
 8002990:	fffffc18 	.word	0xfffffc18

08002994 <Set_Motor2_PWM>:


// 2PWM-1000~1000, PWM,,0()
void Set_Motor2_PWM(int16_t motor2)
{
	if(motor2 > 1000)
 8002994:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002998:	dc0d      	bgt.n	80029b6 <Set_Motor2_PWM+0x22>
	{
		motor2 = 1000;
	}
	else if(motor2 < -1000)
 800299a:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
 800299e:	db14      	blt.n	80029ca <Set_Motor2_PWM+0x36>
	{
		motor2 = -1000;
	}
	
	// 
	if(motor2 >= 0)				// 
 80029a0:	2800      	cmp	r0, #0
 80029a2:	da0a      	bge.n	80029ba <Set_Motor2_PWM+0x26>
		case 3: TIM2->CCR3 = duty; break;
 80029a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		case 4: TIM2->CCR4 = duty; break;
 80029a8:	2200      	movs	r2, #0
		Motor_PWM_Duty(3, 0);
		Motor_PWM_Duty(4, motor2);
	}
	else									// 
	{
		Motor_PWM_Duty(3, -motor2);
 80029aa:	4240      	negs	r0, r0
 80029ac:	b280      	uxth	r0, r0
		case 3: TIM2->CCR3 = duty; break;
 80029ae:	8798      	strh	r0, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 80029b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		Motor_PWM_Duty(4, 0);
	}
}
 80029b4:	4770      	bx	lr
		motor2 = 1000;
 80029b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		case 3: TIM2->CCR3 = duty; break;
 80029ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029be:	2200      	movs	r2, #0
		Motor_PWM_Duty(4, motor2);
 80029c0:	b280      	uxth	r0, r0
		case 3: TIM2->CCR3 = duty; break;
 80029c2:	879a      	strh	r2, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 80029c4:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 80029c8:	4770      	bx	lr
		motor2 = -1000;
 80029ca:	4801      	ldr	r0, [pc, #4]	; (80029d0 <Set_Motor2_PWM+0x3c>)
 80029cc:	e7ea      	b.n	80029a4 <Set_Motor2_PWM+0x10>
 80029ce:	bf00      	nop
 80029d0:	fffffc18 	.word	0xfffffc18

080029d4 <Motor_Init>:



// 
void Motor_Init(void)
{
 80029d4:	b508      	push	{r3, lr}
	// PWM
	TIM1_Init();
 80029d6:	f7ff fe4b 	bl	8002670 <TIM1_Init>
	TIM2_Init();
 80029da:	f7ff fe99 	bl	8002710 <TIM2_Init>
	
	// 12,
	Set_Motor1_PWM(0);
 80029de:	2000      	movs	r0, #0
 80029e0:	f7ff ffba 	bl	8002958 <Set_Motor1_PWM>
	Set_Motor2_PWM(0);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f7ff ffd5 	bl	8002994 <Set_Motor2_PWM>
	
	// 1
	Motor1_Encoder_Init();
 80029ea:	f7ff fee3 	bl	80027b4 <Motor1_Encoder_Init>
	
	// 2
	Motor2_Encoder_Init();

}
 80029ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Motor2_Encoder_Init();
 80029f2:	f7ff bf2f 	b.w	8002854 <Motor2_Encoder_Init>
	...

080029f8 <Motor1_Brake>:
		case 1: TIM1->CCR1 = duty; break;
 80029f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029fc:	4b02      	ldr	r3, [pc, #8]	; (8002a08 <Motor1_Brake+0x10>)
 80029fe:	869a      	strh	r2, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 8002a00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
// , 
void Motor1_Brake(void)
{
	Motor_PWM_Duty(1, MOTOR_PWM_RESOLUTION);
	Motor_PWM_Duty(2, MOTOR_PWM_RESOLUTION);
}
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40012c00 	.word	0x40012c00

08002a0c <Motor2_Brake>:
		case 3: TIM2->CCR3 = duty; break;
 8002a0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a14:	879a      	strh	r2, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 8002a16:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
// , 
void Motor2_Brake(void)
{
	Motor_PWM_Duty(3, MOTOR_PWM_RESOLUTION);
	Motor_PWM_Duty(4, MOTOR_PWM_RESOLUTION);
}
 8002a1a:	4770      	bx	lr
 8002a1c:	0000      	movs	r0, r0
	...

08002a20 <Motor1_Speed_Control>:
 * PWM,:
 * PID,
 *
 */
void Motor1_Speed_Control(void)
{
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// 
	// target_speed2, 00:,01:,10:,11:,
	uint8_t motor1_mode = 0;
	int8_t motor1_sign = 1;
	
	motor1_mode = motorStatus.target_speed1 >> 14;
 8002a22:	4c2d      	ldr	r4, [pc, #180]	; (8002ad8 <Motor1_Speed_Control+0xb8>)
 8002a24:	88a3      	ldrh	r3, [r4, #4]
	
	// 
	if(motor1_mode == 0)				// 
 8002a26:	0b98      	lsrs	r0, r3, #14
	motor1_mode = motorStatus.target_speed1 >> 14;
 8002a28:	ea4f 3293 	mov.w	r2, r3, lsr #14
	if(motor1_mode == 0)				// 
 8002a2c:	d104      	bne.n	8002a38 <Motor1_Speed_Control+0x18>
	{
		motorStatus.motor1_pwm = 0;
 8002a2e:	8020      	strh	r0, [r4, #0]
	motorStatus.motor1_pwm = int16_temp;
	
	motor1_pulse_last_bias = motor1_pulse_bias;
	
	Set_Motor1_PWM(motorStatus.motor1_pwm);
}
 8002a30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Set_Motor1_PWM(motorStatus.motor1_pwm);
 8002a34:	f7ff bf90 	b.w	8002958 <Set_Motor1_PWM>
	else if(motor1_mode == 3)		// 
 8002a38:	2803      	cmp	r0, #3
 8002a3a:	d105      	bne.n	8002a48 <Motor1_Speed_Control+0x28>
		motorStatus.motor1_pwm = 0;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	8023      	strh	r3, [r4, #0]
}
 8002a40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Motor1_Brake();
 8002a44:	f7ff bfd8 	b.w	80029f8 <Motor1_Brake>
		motor1_sign = -1;
 8002a48:	2a01      	cmp	r2, #1
	motor1_pulse_target = motor1_sign * ((motorStatus.target_speed1 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002a4a:	f3c3 000d 	ubfx	r0, r3, #0, #14
		motor1_sign = -1;
 8002a4e:	bf0c      	ite	eq
 8002a50:	2501      	moveq	r5, #1
 8002a52:	f04f 35ff 	movne.w	r5, #4294967295
	motor1_pulse_target = motor1_sign * ((motorStatus.target_speed1 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002a56:	f7fd fd45 	bl	80004e4 <__aeabi_i2d>
 8002a5a:	a31b      	add	r3, pc, #108	; (adr r3, 8002ac8 <Motor1_Speed_Control+0xa8>)
 8002a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a60:	f7fd fed4 	bl	800080c <__aeabi_ddiv>
 8002a64:	a31a      	add	r3, pc, #104	; (adr r3, 8002ad0 <Motor1_Speed_Control+0xb0>)
 8002a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6a:	f7fd fda5 	bl	80005b8 <__aeabi_dmul>
 8002a6e:	4606      	mov	r6, r0
 8002a70:	4628      	mov	r0, r5
 8002a72:	460f      	mov	r7, r1
 8002a74:	f7fd fd36 	bl	80004e4 <__aeabi_i2d>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4630      	mov	r0, r6
 8002a7e:	4639      	mov	r1, r7
 8002a80:	f7fd fd9a 	bl	80005b8 <__aeabi_dmul>
 8002a84:	2200      	movs	r2, #0
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <Motor1_Speed_Control+0xbc>)
 8002a88:	f7fd fec0 	bl	800080c <__aeabi_ddiv>
 8002a8c:	f7fe f844 	bl	8000b18 <__aeabi_d2iz>
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 8002a90:	4913      	ldr	r1, [pc, #76]	; (8002ae0 <Motor1_Speed_Control+0xc0>)
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 8002a92:	89a2      	ldrh	r2, [r4, #12]
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 8002a94:	880b      	ldrh	r3, [r1, #0]
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 8002a96:	1a82      	subs	r2, r0, r2
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 8002a98:	ebc3 3003 	rsb	r0, r3, r3, lsl #12
 8002a9c:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8002aa0:	8823      	ldrh	r3, [r4, #0]
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 8002aa2:	b292      	uxth	r2, r2
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 8002aa4:	4418      	add	r0, r3
 8002aa6:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8002aaa:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002aae:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <Motor1_Speed_Control+0xc4>)
 8002ab0:	b200      	sxth	r0, r0
 8002ab2:	4298      	cmp	r0, r3
 8002ab4:	bfb8      	it	lt
 8002ab6:	4618      	movlt	r0, r3
 8002ab8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002abc:	bfa8      	it	ge
 8002abe:	f44f 707a 	movge.w	r0, #1000	; 0x3e8
	motor1_pulse_last_bias = motor1_pulse_bias;
 8002ac2:	800a      	strh	r2, [r1, #0]
	motorStatus.motor1_pwm = int16_temp;
 8002ac4:	8020      	strh	r0, [r4, #0]
	motor1_pulse_last_bias = motor1_pulse_bias;
 8002ac6:	e7b3      	b.n	8002a30 <Motor1_Speed_Control+0x10>
 8002ac8:	41921ba1 	.word	0x41921ba1
 8002acc:	40698683 	.word	0x40698683
 8002ad0:	00000000 	.word	0x00000000
 8002ad4:	4074a000 	.word	0x4074a000
 8002ad8:	20000308 	.word	0x20000308
 8002adc:	40490000 	.word	0x40490000
 8002ae0:	20000304 	.word	0x20000304
 8002ae4:	fffffc18 	.word	0xfffffc18

08002ae8 <Motor2_Speed_Control>:
 * PWM,:
 * PID,
 *
 */
void Motor2_Speed_Control(void)
{
 8002ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// 
	// target_speed2, 00:,01:,10:,11:,
	uint8_t motor2_mode = 0;
	int8_t motor2_sign = 1;
	
	motor2_mode = motorStatus.target_speed2 >> 14;
 8002aea:	4c2d      	ldr	r4, [pc, #180]	; (8002ba0 <Motor2_Speed_Control+0xb8>)
 8002aec:	88e3      	ldrh	r3, [r4, #6]
	
	// 
	if(motor2_mode == 0)				// 
 8002aee:	0b98      	lsrs	r0, r3, #14
	motor2_mode = motorStatus.target_speed2 >> 14;
 8002af0:	ea4f 3293 	mov.w	r2, r3, lsr #14
	if(motor2_mode == 0)				// 
 8002af4:	d104      	bne.n	8002b00 <Motor2_Speed_Control+0x18>
	{
		motorStatus.motor2_pwm = 0;
 8002af6:	8060      	strh	r0, [r4, #2]
	motorStatus.motor2_pwm = int16_temp;
	
	motor2_pulse_last_bias = motor2_pulse_bias;
	
	Set_Motor2_PWM(motorStatus.motor2_pwm);
}
 8002af8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Set_Motor2_PWM(motorStatus.motor2_pwm);
 8002afc:	f7ff bf4a 	b.w	8002994 <Set_Motor2_PWM>
	else if(motor2_mode == 3)		// 
 8002b00:	2803      	cmp	r0, #3
 8002b02:	d105      	bne.n	8002b10 <Motor2_Speed_Control+0x28>
		motorStatus.motor2_pwm = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	8063      	strh	r3, [r4, #2]
}
 8002b08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Motor2_Brake();
 8002b0c:	f7ff bf7e 	b.w	8002a0c <Motor2_Brake>
		motor2_sign = -1;
 8002b10:	2a01      	cmp	r2, #1
	motor2_pulse_target = motor2_sign * ((motorStatus.target_speed2 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002b12:	f3c3 000d 	ubfx	r0, r3, #0, #14
		motor2_sign = -1;
 8002b16:	bf0c      	ite	eq
 8002b18:	2501      	moveq	r5, #1
 8002b1a:	f04f 35ff 	movne.w	r5, #4294967295
	motor2_pulse_target = motor2_sign * ((motorStatus.target_speed2 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002b1e:	f7fd fce1 	bl	80004e4 <__aeabi_i2d>
 8002b22:	a31b      	add	r3, pc, #108	; (adr r3, 8002b90 <Motor2_Speed_Control+0xa8>)
 8002b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b28:	f7fd fe70 	bl	800080c <__aeabi_ddiv>
 8002b2c:	a31a      	add	r3, pc, #104	; (adr r3, 8002b98 <Motor2_Speed_Control+0xb0>)
 8002b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b32:	f7fd fd41 	bl	80005b8 <__aeabi_dmul>
 8002b36:	4606      	mov	r6, r0
 8002b38:	4628      	mov	r0, r5
 8002b3a:	460f      	mov	r7, r1
 8002b3c:	f7fd fcd2 	bl	80004e4 <__aeabi_i2d>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4630      	mov	r0, r6
 8002b46:	4639      	mov	r1, r7
 8002b48:	f7fd fd36 	bl	80005b8 <__aeabi_dmul>
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <Motor2_Speed_Control+0xbc>)
 8002b50:	f7fd fe5c 	bl	800080c <__aeabi_ddiv>
 8002b54:	f7fd ffe0 	bl	8000b18 <__aeabi_d2iz>
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002b58:	4913      	ldr	r1, [pc, #76]	; (8002ba8 <Motor2_Speed_Control+0xc0>)
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002b5a:	89e2      	ldrh	r2, [r4, #14]
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002b5c:	880b      	ldrh	r3, [r1, #0]
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002b5e:	1a82      	subs	r2, r0, r2
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002b60:	ebc3 3003 	rsb	r0, r3, r3, lsl #12
 8002b64:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8002b68:	8863      	ldrh	r3, [r4, #2]
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002b6a:	b292      	uxth	r2, r2
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002b6c:	4418      	add	r0, r3
 8002b6e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8002b72:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002b76:	4b0d      	ldr	r3, [pc, #52]	; (8002bac <Motor2_Speed_Control+0xc4>)
 8002b78:	b200      	sxth	r0, r0
 8002b7a:	4298      	cmp	r0, r3
 8002b7c:	bfb8      	it	lt
 8002b7e:	4618      	movlt	r0, r3
 8002b80:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002b84:	bfa8      	it	ge
 8002b86:	f44f 707a 	movge.w	r0, #1000	; 0x3e8
	motor2_pulse_last_bias = motor2_pulse_bias;
 8002b8a:	800a      	strh	r2, [r1, #0]
	motorStatus.motor2_pwm = int16_temp;
 8002b8c:	8060      	strh	r0, [r4, #2]
	motor2_pulse_last_bias = motor2_pulse_bias;
 8002b8e:	e7b3      	b.n	8002af8 <Motor2_Speed_Control+0x10>
 8002b90:	41921ba1 	.word	0x41921ba1
 8002b94:	40698683 	.word	0x40698683
 8002b98:	00000000 	.word	0x00000000
 8002b9c:	4074a000 	.word	0x4074a000
 8002ba0:	20000308 	.word	0x20000308
 8002ba4:	40490000 	.word	0x40490000
 8002ba8:	20000306 	.word	0x20000306
 8002bac:	fffffc18 	.word	0xfffffc18

08002bb0 <Motor_Speed_Calculate>:

// ,
void Motor_Speed_Calculate(void)
{
	int16_t m = 0;
	m = ((float)(motorStatus.motor1_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 8002bb0:	2032      	movs	r0, #50	; 0x32
{
 8002bb2:	b510      	push	{r4, lr}
	m = ((float)(motorStatus.motor1_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 8002bb4:	4c2c      	ldr	r4, [pc, #176]	; (8002c68 <Motor_Speed_Calculate+0xb8>)
 8002bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bba:	4358      	muls	r0, r3
 8002bbc:	f7fe f8fe 	bl	8000dbc <__aeabi_i2f>
 8002bc0:	492a      	ldr	r1, [pc, #168]	; (8002c6c <Motor_Speed_Calculate+0xbc>)
 8002bc2:	f7fe fa03 	bl	8000fcc <__aeabi_fdiv>
 8002bc6:	f7fd fc9f 	bl	8000508 <__aeabi_f2d>
 8002bca:	a325      	add	r3, pc, #148	; (adr r3, 8002c60 <Motor_Speed_Calculate+0xb0>)
 8002bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd0:	f7fd fcf2 	bl	80005b8 <__aeabi_dmul>
 8002bd4:	f7fd ffa0 	bl	8000b18 <__aeabi_d2iz>
 8002bd8:	b200      	sxth	r0, r0
	if(m > 0)
 8002bda:	2800      	cmp	r0, #0
 8002bdc:	dd1f      	ble.n	8002c1e <Motor_Speed_Calculate+0x6e>
	{
		motorStatus.current_speed1 = (1 << 14) | (m & 0x3FFF);
 8002bde:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8002be2:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
	}
	else if(m < 0)
	{
		motorStatus.current_speed1 = (2 << 14) | (m & 0x3FFF);
 8002be6:	8120      	strh	r0, [r4, #8]
	else if(m == 0)
	{
		motorStatus.current_speed1 = motorStatus.target_speed1 & 0xC000;
	}
	
	m = ((float)(motorStatus.motor2_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 8002be8:	2032      	movs	r0, #50	; 0x32
 8002bea:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8002bee:	4358      	muls	r0, r3
 8002bf0:	f7fe f8e4 	bl	8000dbc <__aeabi_i2f>
 8002bf4:	491d      	ldr	r1, [pc, #116]	; (8002c6c <Motor_Speed_Calculate+0xbc>)
 8002bf6:	f7fe f9e9 	bl	8000fcc <__aeabi_fdiv>
 8002bfa:	f7fd fc85 	bl	8000508 <__aeabi_f2d>
 8002bfe:	a318      	add	r3, pc, #96	; (adr r3, 8002c60 <Motor_Speed_Calculate+0xb0>)
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f7fd fcd8 	bl	80005b8 <__aeabi_dmul>
 8002c08:	f7fd ff86 	bl	8000b18 <__aeabi_d2iz>
 8002c0c:	b200      	sxth	r0, r0
	if(m > 0)
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	dd14      	ble.n	8002c3c <Motor_Speed_Calculate+0x8c>
	{
		motorStatus.current_speed2 = (1 << 14) | (m & 0x3FFF);
 8002c12:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8002c16:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
	}
	else if(m < 0)
	{
		motorStatus.current_speed2 = (2 << 14) | (m & 0x3FFF);
 8002c1a:	8160      	strh	r0, [r4, #10]
	else if(m == 0)
	{
		motorStatus.current_speed2 = motorStatus.target_speed2 & 0xC000;
	}
	
}
 8002c1c:	bd10      	pop	{r4, pc}
	else if(m < 0)
 8002c1e:	d006      	beq.n	8002c2e <Motor_Speed_Calculate+0x7e>
		motorStatus.current_speed1 = (2 << 14) | (m & 0x3FFF);
 8002c20:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8002c24:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8002c28:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8002c2c:	e7db      	b.n	8002be6 <Motor_Speed_Calculate+0x36>
		motorStatus.current_speed1 = motorStatus.target_speed1 & 0xC000;
 8002c2e:	88a3      	ldrh	r3, [r4, #4]
 8002c30:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c38:	8123      	strh	r3, [r4, #8]
 8002c3a:	e7d5      	b.n	8002be8 <Motor_Speed_Calculate+0x38>
	else if(m < 0)
 8002c3c:	d006      	beq.n	8002c4c <Motor_Speed_Calculate+0x9c>
		motorStatus.current_speed2 = (2 << 14) | (m & 0x3FFF);
 8002c3e:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8002c42:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8002c46:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8002c4a:	e7e6      	b.n	8002c1a <Motor_Speed_Calculate+0x6a>
		motorStatus.current_speed2 = motorStatus.target_speed2 & 0xC000;
 8002c4c:	88e3      	ldrh	r3, [r4, #6]
 8002c4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c56:	8163      	strh	r3, [r4, #10]
}
 8002c58:	e7e0      	b.n	8002c1c <Motor_Speed_Calculate+0x6c>
 8002c5a:	bf00      	nop
 8002c5c:	f3af 8000 	nop.w
 8002c60:	41921ba1 	.word	0x41921ba1
 8002c64:	40698683 	.word	0x40698683
 8002c68:	20000308 	.word	0x20000308
 8002c6c:	43a50000 	.word	0x43a50000

08002c70 <MotorTask>:

extern uint8_t can_buf[8];

void MotorTask(void *param)
{
 8002c70:	b508      	push	{r3, lr}
	while(menu == RUNNING)
 8002c72:	4e2f      	ldr	r6, [pc, #188]	; (8002d30 <MotorTask+0xc0>)
 8002c74:	7833      	ldrb	r3, [r6, #0]
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d014      	beq.n	8002ca4 <MotorTask+0x34>
				Set_Servo_PWM(7, servoPWM.servo7);
				Set_Servo_PWM(8, servoPWM.servo8);
			}
			else														// ,
			{
				motorStatus.motor1_pwm = 0;
 8002c7a:	4d2e      	ldr	r5, [pc, #184]	; (8002d34 <MotorTask+0xc4>)
				Set_Servo_PWM(1, servoPWM.servo1);
 8002c7c:	4c2e      	ldr	r4, [pc, #184]	; (8002d38 <MotorTask+0xc8>)
		if(menu == MPU_INIT || menu == SHUTDOWN || menu == START)
 8002c7e:	7833      	ldrb	r3, [r6, #0]
 8002c80:	2b05      	cmp	r3, #5
 8002c82:	d001      	beq.n	8002c88 <MotorTask+0x18>
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d811      	bhi.n	8002cac <MotorTask+0x3c>
			Set_Motor1_PWM(0);
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f7ff fe65 	bl	8002958 <Set_Motor1_PWM>
			Set_Motor2_PWM(0);
 8002c8e:	2000      	movs	r0, #0
 8002c90:	f7ff fe80 	bl	8002994 <Set_Motor2_PWM>
			vTaskDelay(50);
 8002c94:	2032      	movs	r0, #50	; 0x32
				motorStatus.motor2_pwm = 0;
				Set_Motor1_PWM(0);
				Set_Motor2_PWM(0);
			}
			vTaskDelay(MOTOR_TIME_SLICE);
 8002c96:	f004 fcc5 	bl	8007624 <vTaskDelay>
		}
		
		CanSendMsg(can_buf,8);//8
 8002c9a:	2108      	movs	r1, #8
 8002c9c:	4827      	ldr	r0, [pc, #156]	; (8002d3c <MotorTask+0xcc>)
 8002c9e:	f7fe fd65 	bl	800176c <CanSendMsg>
		if(menu == MPU_INIT || menu == SHUTDOWN || menu == START)
 8002ca2:	e7ec      	b.n	8002c7e <MotorTask+0xe>
		vTaskDelay(100);
 8002ca4:	2064      	movs	r0, #100	; 0x64
 8002ca6:	f004 fcbd 	bl	8007624 <vTaskDelay>
 8002caa:	e7e3      	b.n	8002c74 <MotorTask+0x4>
			Read_Encoder();
 8002cac:	f7ff fe42 	bl	8002934 <Read_Encoder>
			Motor_Speed_Calculate();
 8002cb0:	f7ff ff7e 	bl	8002bb0 <Motor_Speed_Calculate>
			if(radiolinkConnectStatus())		// ,,,
 8002cb4:	f006 ff8a 	bl	8009bcc <radiolinkConnectStatus>
 8002cb8:	b348      	cbz	r0, 8002d0e <MotorTask+0x9e>
				Set_Motor1_PWM(motorStatus.motor1_pwm);
 8002cba:	f9b5 0000 	ldrsh.w	r0, [r5]
 8002cbe:	f7ff fe4b 	bl	8002958 <Set_Motor1_PWM>
				Set_Motor2_PWM(motorStatus.motor2_pwm);
 8002cc2:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8002cc6:	f7ff fe65 	bl	8002994 <Set_Motor2_PWM>
				Set_Servo_PWM(1, servoPWM.servo1);
 8002cca:	2001      	movs	r0, #1
 8002ccc:	8821      	ldrh	r1, [r4, #0]
 8002cce:	f000 fee5 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(2, servoPWM.servo2);
 8002cd2:	2002      	movs	r0, #2
 8002cd4:	8861      	ldrh	r1, [r4, #2]
 8002cd6:	f000 fee1 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(3, servoPWM.servo3);
 8002cda:	2003      	movs	r0, #3
 8002cdc:	88a1      	ldrh	r1, [r4, #4]
 8002cde:	f000 fedd 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(4, servoPWM.servo4);
 8002ce2:	2004      	movs	r0, #4
 8002ce4:	88e1      	ldrh	r1, [r4, #6]
 8002ce6:	f000 fed9 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(5, servoPWM.servo5);
 8002cea:	2005      	movs	r0, #5
 8002cec:	8921      	ldrh	r1, [r4, #8]
 8002cee:	f000 fed5 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(6, servoPWM.servo6);
 8002cf2:	2006      	movs	r0, #6
 8002cf4:	8961      	ldrh	r1, [r4, #10]
 8002cf6:	f000 fed1 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(7, servoPWM.servo7);
 8002cfa:	2007      	movs	r0, #7
 8002cfc:	89a1      	ldrh	r1, [r4, #12]
 8002cfe:	f000 fecd 	bl	8003a9c <Set_Servo_PWM>
				Set_Servo_PWM(8, servoPWM.servo8);
 8002d02:	2008      	movs	r0, #8
 8002d04:	89e1      	ldrh	r1, [r4, #14]
 8002d06:	f000 fec9 	bl	8003a9c <Set_Servo_PWM>
			vTaskDelay(MOTOR_TIME_SLICE);
 8002d0a:	2014      	movs	r0, #20
 8002d0c:	e7c3      	b.n	8002c96 <MotorTask+0x26>
			else if(Usart1LinkStatus())			// USART1,
 8002d0e:	f001 fae1 	bl	80042d4 <Usart1LinkStatus>
 8002d12:	4601      	mov	r1, r0
 8002d14:	b120      	cbz	r0, 8002d20 <MotorTask+0xb0>
				Motor1_Speed_Control();
 8002d16:	f7ff fe83 	bl	8002a20 <Motor1_Speed_Control>
				Motor2_Speed_Control();
 8002d1a:	f7ff fee5 	bl	8002ae8 <Motor2_Speed_Control>
 8002d1e:	e7d4      	b.n	8002cca <MotorTask+0x5a>
				motorStatus.motor1_pwm = 0;
 8002d20:	6028      	str	r0, [r5, #0]
				Set_Motor1_PWM(0);
 8002d22:	f7ff fe19 	bl	8002958 <Set_Motor1_PWM>
				Set_Motor2_PWM(0);
 8002d26:	4608      	mov	r0, r1
 8002d28:	f7ff fe34 	bl	8002994 <Set_Motor2_PWM>
 8002d2c:	e7ed      	b.n	8002d0a <MotorTask+0x9a>
 8002d2e:	bf00      	nop
 8002d30:	20000080 	.word	0x20000080
 8002d34:	20000308 	.word	0x20000308
 8002d38:	20000082 	.word	0x20000082
 8002d3c:	200000e0 	.word	0x200000e0

08002d40 <mpu6500Init>:
/** Default constructor, uses default I2C address.
 * @see MPU6500_DEFAULT_ADDRESS
 */
void mpu6500Init(I2C_Dev *i2cPort)
{
  if (isInit)
 8002d40:	4b05      	ldr	r3, [pc, #20]	; (8002d58 <mpu6500Init+0x18>)
 8002d42:	781a      	ldrb	r2, [r3, #0]
 8002d44:	b932      	cbnz	r2, 8002d54 <mpu6500Init+0x14>
    return;

  I2Cx = i2cPort;
  devAddr = MPU6500_ADDRESS_AD0_LOW;
 8002d46:	2168      	movs	r1, #104	; 0x68
  I2Cx = i2cPort;
 8002d48:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <mpu6500Init+0x1c>)
 8002d4a:	6010      	str	r0, [r2, #0]
  devAddr = MPU6500_ADDRESS_AD0_LOW;
 8002d4c:	4a04      	ldr	r2, [pc, #16]	; (8002d60 <mpu6500Init+0x20>)
 8002d4e:	7011      	strb	r1, [r2, #0]

  isInit = true;
 8002d50:	2201      	movs	r2, #1
 8002d52:	701a      	strb	r2, [r3, #0]
}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000337 	.word	0x20000337
 8002d5c:	20000324 	.word	0x20000324
 8002d60:	20000336 	.word	0x20000336

08002d64 <mpu6500SetRate>:
 * @param rate New sample rate divider
 * @see getRate()
 * @see MPU6500_RA_SMPLRT_DIV
 */
void mpu6500SetRate(uint8_t rate)
{
 8002d64:	4603      	mov	r3, r0
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_SMPLRT_DIV, rate);
 8002d66:	4903      	ldr	r1, [pc, #12]	; (8002d74 <mpu6500SetRate+0x10>)
 8002d68:	4803      	ldr	r0, [pc, #12]	; (8002d78 <mpu6500SetRate+0x14>)
 8002d6a:	2219      	movs	r2, #25
 8002d6c:	7809      	ldrb	r1, [r1, #0]
 8002d6e:	6800      	ldr	r0, [r0, #0]
 8002d70:	f7fe be97 	b.w	8001aa2 <i2cdevWriteByte>
 8002d74:	20000336 	.word	0x20000336
 8002d78:	20000324 	.word	0x20000324

08002d7c <mpu6500SetDLPFMode>:
 * @see MPU6500_CFG_DLPF_CFG_BIT
 * @see MPU6500_CFG_DLPF_CFG_LENGTH
 */
void mpu6500SetDLPFMode(uint8_t mode)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_CONFIG, MPU9250_CFG_DLPF_CFG_BIT,
 8002d7c:	2303      	movs	r3, #3
{
 8002d7e:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_CONFIG, MPU9250_CFG_DLPF_CFG_BIT,
 8002d80:	4906      	ldr	r1, [pc, #24]	; (8002d9c <mpu6500SetDLPFMode+0x20>)
 8002d82:	9001      	str	r0, [sp, #4]
 8002d84:	4806      	ldr	r0, [pc, #24]	; (8002da0 <mpu6500SetDLPFMode+0x24>)
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	221a      	movs	r2, #26
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	7809      	ldrb	r1, [r1, #0]
 8002d8e:	6800      	ldr	r0, [r0, #0]
 8002d90:	f7fe feb7 	bl	8001b02 <i2cdevWriteBits>
      MPU9250_CFG_DLPF_CFG_LENGTH, mode);
}
 8002d94:	b003      	add	sp, #12
 8002d96:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d9a:	bf00      	nop
 8002d9c:	20000336 	.word	0x20000336
 8002da0:	20000324 	.word	0x20000324

08002da4 <mpu6500SetFullScaleGyroRange>:
 * @see MPU6500_GCONFIG_FS_SEL_BIT
 * @see MPU6500_GCONFIG_FS_SEL_LENGTH
 */
void mpu6500SetFullScaleGyroRange(uint8_t range)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_GYRO_CONFIG, MPU6500_GCONFIG_FS_SEL_BIT,
 8002da4:	2302      	movs	r3, #2
{
 8002da6:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_GYRO_CONFIG, MPU6500_GCONFIG_FS_SEL_BIT,
 8002da8:	4906      	ldr	r1, [pc, #24]	; (8002dc4 <mpu6500SetFullScaleGyroRange+0x20>)
 8002daa:	9001      	str	r0, [sp, #4]
 8002dac:	4806      	ldr	r0, [pc, #24]	; (8002dc8 <mpu6500SetFullScaleGyroRange+0x24>)
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	221b      	movs	r2, #27
 8002db2:	2304      	movs	r3, #4
 8002db4:	7809      	ldrb	r1, [r1, #0]
 8002db6:	6800      	ldr	r0, [r0, #0]
 8002db8:	f7fe fea3 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_GCONFIG_FS_SEL_LENGTH, range);
}
 8002dbc:	b003      	add	sp, #12
 8002dbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dc2:	bf00      	nop
 8002dc4:	20000336 	.word	0x20000336
 8002dc8:	20000324 	.word	0x20000324

08002dcc <mpu6500SetFullScaleAccelRange>:
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void mpu6500SetFullScaleAccelRange(uint8_t range)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_ACCEL_CONFIG, MPU6500_ACONFIG_AFS_SEL_BIT,
 8002dcc:	2302      	movs	r3, #2
{
 8002dce:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_ACCEL_CONFIG, MPU6500_ACONFIG_AFS_SEL_BIT,
 8002dd0:	4906      	ldr	r1, [pc, #24]	; (8002dec <mpu6500SetFullScaleAccelRange+0x20>)
 8002dd2:	9001      	str	r0, [sp, #4]
 8002dd4:	4806      	ldr	r0, [pc, #24]	; (8002df0 <mpu6500SetFullScaleAccelRange+0x24>)
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	221c      	movs	r2, #28
 8002dda:	2304      	movs	r3, #4
 8002ddc:	7809      	ldrb	r1, [r1, #0]
 8002dde:	6800      	ldr	r0, [r0, #0]
 8002de0:	f7fe fe8f 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_ACONFIG_AFS_SEL_LENGTH, range);
}
 8002de4:	b003      	add	sp, #12
 8002de6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dea:	bf00      	nop
 8002dec:	20000336 	.word	0x20000336
 8002df0:	20000324 	.word	0x20000324

08002df4 <mpu6500SetAccelDLPF>:
 * @see MPU6500_ACCEL_DLPF_BW_10
 * @see MPU6500_ACCEL_DLPF_BW_5
 */
void mpu6500SetAccelDLPF(uint8_t range)
{
	i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_ACCEL_CONFIG_2, MPU9250_ACONFIG2_DLPF_BIT,
 8002df4:	2303      	movs	r3, #3
{
 8002df6:	b507      	push	{r0, r1, r2, lr}
	i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_ACCEL_CONFIG_2, MPU9250_ACONFIG2_DLPF_BIT,
 8002df8:	4906      	ldr	r1, [pc, #24]	; (8002e14 <mpu6500SetAccelDLPF+0x20>)
 8002dfa:	9001      	str	r0, [sp, #4]
 8002dfc:	4806      	ldr	r0, [pc, #24]	; (8002e18 <mpu6500SetAccelDLPF+0x24>)
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	221d      	movs	r2, #29
 8002e02:	2300      	movs	r3, #0
 8002e04:	7809      	ldrb	r1, [r1, #0]
 8002e06:	6800      	ldr	r0, [r0, #0]
 8002e08:	f7fe fe7b 	bl	8001b02 <i2cdevWriteBits>
									MPU9250_ACONFIG2_DLPF_LENGTH, range);
}
 8002e0c:	b003      	add	sp, #12
 8002e0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e12:	bf00      	nop
 8002e14:	20000336 	.word	0x20000336
 8002e18:	20000324 	.word	0x20000324

08002e1c <mpu6500SetWaitForExternalSensorEnabled>:
 * @param enabled New wait-for-external-sensor-data enabled value
 * @see getWaitForExternalSensorEnabled()
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetWaitForExternalSensorEnabled(bool enabled)
{
 8002e1c:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_WAIT_FOR_ES_BIT, enabled);
 8002e1e:	4906      	ldr	r1, [pc, #24]	; (8002e38 <mpu6500SetWaitForExternalSensorEnabled+0x1c>)
 8002e20:	9000      	str	r0, [sp, #0]
 8002e22:	4806      	ldr	r0, [pc, #24]	; (8002e3c <mpu6500SetWaitForExternalSensorEnabled+0x20>)
 8002e24:	2306      	movs	r3, #6
 8002e26:	2224      	movs	r2, #36	; 0x24
 8002e28:	7809      	ldrb	r1, [r1, #0]
 8002e2a:	6800      	ldr	r0, [r0, #0]
 8002e2c:	f7fe fe45 	bl	8001aba <i2cdevWriteBit>
}
 8002e30:	b003      	add	sp, #12
 8002e32:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e36:	bf00      	nop
 8002e38:	20000336 	.word	0x20000336
 8002e3c:	20000324 	.word	0x20000324

08002e40 <mpu6500SetSlaveReadWriteTransitionEnabled>:
 * @param enabled New slave read/write transition enabled value
 * @see getSlaveReadWriteTransitionEnabled()
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetSlaveReadWriteTransitionEnabled(bool enabled)
{
 8002e40:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_P_NSR_BIT, enabled);
 8002e42:	4906      	ldr	r1, [pc, #24]	; (8002e5c <mpu6500SetSlaveReadWriteTransitionEnabled+0x1c>)
 8002e44:	9000      	str	r0, [sp, #0]
 8002e46:	4806      	ldr	r0, [pc, #24]	; (8002e60 <mpu6500SetSlaveReadWriteTransitionEnabled+0x20>)
 8002e48:	2304      	movs	r3, #4
 8002e4a:	2224      	movs	r2, #36	; 0x24
 8002e4c:	7809      	ldrb	r1, [r1, #0]
 8002e4e:	6800      	ldr	r0, [r0, #0]
 8002e50:	f7fe fe33 	bl	8001aba <i2cdevWriteBit>
}
 8002e54:	b003      	add	sp, #12
 8002e56:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e5a:	bf00      	nop
 8002e5c:	20000336 	.word	0x20000336
 8002e60:	20000324 	.word	0x20000324

08002e64 <mpu6500SetMasterClockSpeed>:
 * @reparam speed Current I2C master clock speed
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetMasterClockSpeed(uint8_t speed)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_CLK_BIT,
 8002e64:	2304      	movs	r3, #4
{
 8002e66:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_CLK_BIT,
 8002e68:	4906      	ldr	r1, [pc, #24]	; (8002e84 <mpu6500SetMasterClockSpeed+0x20>)
 8002e6a:	9001      	str	r0, [sp, #4]
 8002e6c:	4806      	ldr	r0, [pc, #24]	; (8002e88 <mpu6500SetMasterClockSpeed+0x24>)
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	2224      	movs	r2, #36	; 0x24
 8002e72:	2303      	movs	r3, #3
 8002e74:	7809      	ldrb	r1, [r1, #0]
 8002e76:	6800      	ldr	r0, [r0, #0]
 8002e78:	f7fe fe43 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_I2C_MST_CLK_LENGTH, speed);
}
 8002e7c:	b003      	add	sp, #12
 8002e7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e82:	bf00      	nop
 8002e84:	20000336 	.word	0x20000336
 8002e88:	20000324 	.word	0x20000324

08002e8c <mpu6500SetSlaveAddress>:
 * @see getSlaveAddress()
 * @see MPU6500_RA_I2C_SLV0_ADDR
 */
void mpu6500SetSlaveAddress(uint8_t num, uint8_t address)
{
  if (num > 3)
 8002e8c:	2803      	cmp	r0, #3
{
 8002e8e:	460b      	mov	r3, r1
  if (num > 3)
 8002e90:	d80a      	bhi.n	8002ea8 <mpu6500SetSlaveAddress+0x1c>
    return;
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_ADDR + num * 3, address);
 8002e92:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002e96:	f100 0225 	add.w	r2, r0, #37	; 0x25
 8002e9a:	4904      	ldr	r1, [pc, #16]	; (8002eac <mpu6500SetSlaveAddress+0x20>)
 8002e9c:	4804      	ldr	r0, [pc, #16]	; (8002eb0 <mpu6500SetSlaveAddress+0x24>)
 8002e9e:	7809      	ldrb	r1, [r1, #0]
 8002ea0:	6800      	ldr	r0, [r0, #0]
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	f7fe bdfd 	b.w	8001aa2 <i2cdevWriteByte>
}
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	20000336 	.word	0x20000336
 8002eb0:	20000324 	.word	0x20000324

08002eb4 <mpu6500SetSlaveRegister>:
 * @see getSlaveRegister()
 * @see MPU6500_RA_I2C_SLV0_REG
 */
void mpu6500SetSlaveRegister(uint8_t num, uint8_t reg)
{
  if (num > 3)
 8002eb4:	2803      	cmp	r0, #3
{
 8002eb6:	460b      	mov	r3, r1
  if (num > 3)
 8002eb8:	d80a      	bhi.n	8002ed0 <mpu6500SetSlaveRegister+0x1c>
    return;
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_REG + num * 3, reg);
 8002eba:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002ebe:	f100 0226 	add.w	r2, r0, #38	; 0x26
 8002ec2:	4904      	ldr	r1, [pc, #16]	; (8002ed4 <mpu6500SetSlaveRegister+0x20>)
 8002ec4:	4804      	ldr	r0, [pc, #16]	; (8002ed8 <mpu6500SetSlaveRegister+0x24>)
 8002ec6:	7809      	ldrb	r1, [r1, #0]
 8002ec8:	6800      	ldr	r0, [r0, #0]
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	f7fe bde9 	b.w	8001aa2 <i2cdevWriteByte>
}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	20000336 	.word	0x20000336
 8002ed8:	20000324 	.word	0x20000324

08002edc <mpu6500SetSlaveEnabled>:
 * @see getSlaveEnabled()
 * @see MPU6500_RA_I2C_SLV0_CTRL
 */
void mpu6500SetSlaveEnabled(uint8_t num, bool enabled)
{
  if (num > 3)
 8002edc:	2803      	cmp	r0, #3
{
 8002ede:	b507      	push	{r0, r1, r2, lr}
  if (num > 3)
 8002ee0:	d80c      	bhi.n	8002efc <mpu6500SetSlaveEnabled+0x20>
    return;
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_CTRL + num * 3, MPU6500_I2C_SLV_EN_BIT,
 8002ee2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002ee6:	9100      	str	r1, [sp, #0]
 8002ee8:	f100 0227 	add.w	r2, r0, #39	; 0x27
 8002eec:	4905      	ldr	r1, [pc, #20]	; (8002f04 <mpu6500SetSlaveEnabled+0x28>)
 8002eee:	4806      	ldr	r0, [pc, #24]	; (8002f08 <mpu6500SetSlaveEnabled+0x2c>)
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	7809      	ldrb	r1, [r1, #0]
 8002ef4:	6800      	ldr	r0, [r0, #0]
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	f7fe fddf 	bl	8001aba <i2cdevWriteBit>
      enabled);
}
 8002efc:	b003      	add	sp, #12
 8002efe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f02:	bf00      	nop
 8002f04:	20000336 	.word	0x20000336
 8002f08:	20000324 	.word	0x20000324

08002f0c <mpu6500SetSlaveDataLength>:
 * @see getSlaveDataLength()
 * @see MPU6500_RA_I2C_SLV0_CTRL
 */
void mpu6500SetSlaveDataLength(uint8_t num, uint8_t length)
{
  if (num > 3)
 8002f0c:	2803      	cmp	r0, #3
{
 8002f0e:	b507      	push	{r0, r1, r2, lr}
  if (num > 3)
 8002f10:	d80e      	bhi.n	8002f30 <mpu6500SetSlaveDataLength+0x24>
    return;
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_CTRL + num * 3, MPU6500_I2C_SLV_LEN_BIT,
 8002f12:	2304      	movs	r3, #4
 8002f14:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002f18:	9101      	str	r1, [sp, #4]
 8002f1a:	f100 0227 	add.w	r2, r0, #39	; 0x27
 8002f1e:	4906      	ldr	r1, [pc, #24]	; (8002f38 <mpu6500SetSlaveDataLength+0x2c>)
 8002f20:	4806      	ldr	r0, [pc, #24]	; (8002f3c <mpu6500SetSlaveDataLength+0x30>)
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	7809      	ldrb	r1, [r1, #0]
 8002f26:	2303      	movs	r3, #3
 8002f28:	6800      	ldr	r0, [r0, #0]
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	f7fe fde9 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_I2C_SLV_LEN_LENGTH, length);
}
 8002f30:	b003      	add	sp, #12
 8002f32:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f36:	bf00      	nop
 8002f38:	20000336 	.word	0x20000336
 8002f3c:	20000324 	.word	0x20000324

08002f40 <mpu6500SetSlave4MasterDelay>:
 * @see getSlave4MasterDelay()
 * @see MPU6500_RA_I2C_SLV4_CTRL
 */
void mpu6500SetSlave4MasterDelay(uint8_t delay)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV4_CTRL, MPU6500_I2C_SLV4_MST_DLY_BIT,
 8002f40:	2305      	movs	r3, #5
{
 8002f42:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV4_CTRL, MPU6500_I2C_SLV4_MST_DLY_BIT,
 8002f44:	4906      	ldr	r1, [pc, #24]	; (8002f60 <mpu6500SetSlave4MasterDelay+0x20>)
 8002f46:	9001      	str	r0, [sp, #4]
 8002f48:	4806      	ldr	r0, [pc, #24]	; (8002f64 <mpu6500SetSlave4MasterDelay+0x24>)
 8002f4a:	9300      	str	r3, [sp, #0]
 8002f4c:	2234      	movs	r2, #52	; 0x34
 8002f4e:	2304      	movs	r3, #4
 8002f50:	7809      	ldrb	r1, [r1, #0]
 8002f52:	6800      	ldr	r0, [r0, #0]
 8002f54:	f7fe fdd5 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_I2C_SLV4_MST_DLY_LENGTH, delay);
}
 8002f58:	b003      	add	sp, #12
 8002f5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f5e:	bf00      	nop
 8002f60:	20000336 	.word	0x20000336
 8002f64:	20000324 	.word	0x20000324

08002f68 <mpu6500SetInterruptMode>:
 * @see getInterruptMode()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_LEVEL_BIT
 */
void mpu6500SetInterruptMode(bool mode)
{
 8002f68:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_LEVEL_BIT, mode);
 8002f6a:	4906      	ldr	r1, [pc, #24]	; (8002f84 <mpu6500SetInterruptMode+0x1c>)
 8002f6c:	9000      	str	r0, [sp, #0]
 8002f6e:	4806      	ldr	r0, [pc, #24]	; (8002f88 <mpu6500SetInterruptMode+0x20>)
 8002f70:	2307      	movs	r3, #7
 8002f72:	2237      	movs	r2, #55	; 0x37
 8002f74:	7809      	ldrb	r1, [r1, #0]
 8002f76:	6800      	ldr	r0, [r0, #0]
 8002f78:	f7fe fd9f 	bl	8001aba <i2cdevWriteBit>
}
 8002f7c:	b003      	add	sp, #12
 8002f7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f82:	bf00      	nop
 8002f84:	20000336 	.word	0x20000336
 8002f88:	20000324 	.word	0x20000324

08002f8c <mpu6500SetInterruptDrive>:
 * @see getInterruptDrive()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_OPEN_BIT
 */
void mpu6500SetInterruptDrive(bool drive)
{
 8002f8c:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_OPEN_BIT, drive);
 8002f8e:	4906      	ldr	r1, [pc, #24]	; (8002fa8 <mpu6500SetInterruptDrive+0x1c>)
 8002f90:	9000      	str	r0, [sp, #0]
 8002f92:	4806      	ldr	r0, [pc, #24]	; (8002fac <mpu6500SetInterruptDrive+0x20>)
 8002f94:	2306      	movs	r3, #6
 8002f96:	2237      	movs	r2, #55	; 0x37
 8002f98:	7809      	ldrb	r1, [r1, #0]
 8002f9a:	6800      	ldr	r0, [r0, #0]
 8002f9c:	f7fe fd8d 	bl	8001aba <i2cdevWriteBit>
}
 8002fa0:	b003      	add	sp, #12
 8002fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fa6:	bf00      	nop
 8002fa8:	20000336 	.word	0x20000336
 8002fac:	20000324 	.word	0x20000324

08002fb0 <mpu6500SetInterruptLatch>:
 * @see getInterruptLatch()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_LATCH_INT_EN_BIT
 */
void mpu6500SetInterruptLatch(bool latch)
{
 8002fb0:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_LATCH_INT_EN_BIT, latch);
 8002fb2:	4906      	ldr	r1, [pc, #24]	; (8002fcc <mpu6500SetInterruptLatch+0x1c>)
 8002fb4:	9000      	str	r0, [sp, #0]
 8002fb6:	4806      	ldr	r0, [pc, #24]	; (8002fd0 <mpu6500SetInterruptLatch+0x20>)
 8002fb8:	2305      	movs	r3, #5
 8002fba:	2237      	movs	r2, #55	; 0x37
 8002fbc:	7809      	ldrb	r1, [r1, #0]
 8002fbe:	6800      	ldr	r0, [r0, #0]
 8002fc0:	f7fe fd7b 	bl	8001aba <i2cdevWriteBit>
}
 8002fc4:	b003      	add	sp, #12
 8002fc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fca:	bf00      	nop
 8002fcc:	20000336 	.word	0x20000336
 8002fd0:	20000324 	.word	0x20000324

08002fd4 <mpu6500SetInterruptLatchClear>:
 * @see getInterruptLatchClear()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_RD_CLEAR_BIT
 */
void mpu6500SetInterruptLatchClear(bool clear)
{
 8002fd4:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_RD_CLEAR_BIT, clear);
 8002fd6:	4906      	ldr	r1, [pc, #24]	; (8002ff0 <mpu6500SetInterruptLatchClear+0x1c>)
 8002fd8:	9000      	str	r0, [sp, #0]
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <mpu6500SetInterruptLatchClear+0x20>)
 8002fdc:	2304      	movs	r3, #4
 8002fde:	2237      	movs	r2, #55	; 0x37
 8002fe0:	7809      	ldrb	r1, [r1, #0]
 8002fe2:	6800      	ldr	r0, [r0, #0]
 8002fe4:	f7fe fd69 	bl	8001aba <i2cdevWriteBit>
}
 8002fe8:	b003      	add	sp, #12
 8002fea:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fee:	bf00      	nop
 8002ff0:	20000336 	.word	0x20000336
 8002ff4:	20000324 	.word	0x20000324

08002ff8 <mpu6500SetI2CBypassEnabled>:
 * @param enabled New I2C bypass enabled status
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_I2C_BYPASS_EN_BIT
 */
void mpu6500SetI2CBypassEnabled(bool enabled)
{
 8002ff8:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 8002ffa:	4906      	ldr	r1, [pc, #24]	; (8003014 <mpu6500SetI2CBypassEnabled+0x1c>)
 8002ffc:	9000      	str	r0, [sp, #0]
 8002ffe:	4806      	ldr	r0, [pc, #24]	; (8003018 <mpu6500SetI2CBypassEnabled+0x20>)
 8003000:	2301      	movs	r3, #1
 8003002:	2237      	movs	r2, #55	; 0x37
 8003004:	7809      	ldrb	r1, [r1, #0]
 8003006:	6800      	ldr	r0, [r0, #0]
 8003008:	f7fe fd57 	bl	8001aba <i2cdevWriteBit>
}
 800300c:	b003      	add	sp, #12
 800300e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003012:	bf00      	nop
 8003014:	20000336 	.word	0x20000336
 8003018:	20000324 	.word	0x20000324

0800301c <mpu6500SetIntEnabled>:
 * @see getIntFreefallEnabled()
 * @see MPU6500_RA_INT_ENABLE
 * @see MPU6500_INTERRUPT_FF_BIT
 **/
void mpu6500SetIntEnabled(uint8_t enabled)
{
 800301c:	4603      	mov	r3, r0
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_INT_ENABLE, enabled);
 800301e:	4903      	ldr	r1, [pc, #12]	; (800302c <mpu6500SetIntEnabled+0x10>)
 8003020:	4803      	ldr	r0, [pc, #12]	; (8003030 <mpu6500SetIntEnabled+0x14>)
 8003022:	2238      	movs	r2, #56	; 0x38
 8003024:	7809      	ldrb	r1, [r1, #0]
 8003026:	6800      	ldr	r0, [r0, #0]
 8003028:	f7fe bd3b 	b.w	8001aa2 <i2cdevWriteByte>
 800302c:	20000336 	.word	0x20000336
 8003030:	20000324 	.word	0x20000324

08003034 <mpu6500SetIntDataReadyEnabled>:
 * @see getIntDataReadyEnabled()
 * @see MPU6500_RA_INT_CFG
 * @see MPU6500_INTERRUPT_DATA_RDY_BIT
 */
void mpu6500SetIntDataReadyEnabled(bool enabled)
{
 8003034:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_ENABLE, MPU6500_INTERRUPT_DATA_RDY_BIT, enabled);
 8003036:	4906      	ldr	r1, [pc, #24]	; (8003050 <mpu6500SetIntDataReadyEnabled+0x1c>)
 8003038:	9000      	str	r0, [sp, #0]
 800303a:	4806      	ldr	r0, [pc, #24]	; (8003054 <mpu6500SetIntDataReadyEnabled+0x20>)
 800303c:	2300      	movs	r3, #0
 800303e:	2238      	movs	r2, #56	; 0x38
 8003040:	7809      	ldrb	r1, [r1, #0]
 8003042:	6800      	ldr	r0, [r0, #0]
 8003044:	f7fe fd39 	bl	8001aba <i2cdevWriteBit>
}
 8003048:	b003      	add	sp, #12
 800304a:	f85d fb04 	ldr.w	pc, [sp], #4
 800304e:	bf00      	nop
 8003050:	20000336 	.word	0x20000336
 8003054:	20000324 	.word	0x20000324

08003058 <mpu6500SetSlaveDelayEnabled>:
 * @param enabled New slave delay enabled status.
 * @see MPU6500_RA_I2C_MST_DELAY_CTRL
 * @see MPU6500_DELAYCTRL_I2C_SLV0_DLY_EN_BIT
 */
void mpu6500SetSlaveDelayEnabled(uint8_t num, bool enabled)
{
 8003058:	b507      	push	{r0, r1, r2, lr}
 800305a:	4603      	mov	r3, r0
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_DELAY_CTRL, num, enabled);
 800305c:	9100      	str	r1, [sp, #0]
 800305e:	4805      	ldr	r0, [pc, #20]	; (8003074 <mpu6500SetSlaveDelayEnabled+0x1c>)
 8003060:	4905      	ldr	r1, [pc, #20]	; (8003078 <mpu6500SetSlaveDelayEnabled+0x20>)
 8003062:	2267      	movs	r2, #103	; 0x67
 8003064:	7809      	ldrb	r1, [r1, #0]
 8003066:	6800      	ldr	r0, [r0, #0]
 8003068:	f7fe fd27 	bl	8001aba <i2cdevWriteBit>
}
 800306c:	b003      	add	sp, #12
 800306e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003072:	bf00      	nop
 8003074:	20000324 	.word	0x20000324
 8003078:	20000336 	.word	0x20000336

0800307c <mpu6500SetI2CMasterModeEnabled>:
 * @see getI2CMasterModeEnabled()
 * @see MPU6500_RA_USER_CTRL
 * @see MPU6500_USERCTRL_I2C_MST_EN_BIT
 */
void mpu6500SetI2CMasterModeEnabled(bool enabled)
{
 800307c:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_USER_CTRL, MPU6500_USERCTRL_I2C_MST_EN_BIT, enabled);
 800307e:	4906      	ldr	r1, [pc, #24]	; (8003098 <mpu6500SetI2CMasterModeEnabled+0x1c>)
 8003080:	9000      	str	r0, [sp, #0]
 8003082:	4806      	ldr	r0, [pc, #24]	; (800309c <mpu6500SetI2CMasterModeEnabled+0x20>)
 8003084:	2305      	movs	r3, #5
 8003086:	226a      	movs	r2, #106	; 0x6a
 8003088:	7809      	ldrb	r1, [r1, #0]
 800308a:	6800      	ldr	r0, [r0, #0]
 800308c:	f7fe fd15 	bl	8001aba <i2cdevWriteBit>
}
 8003090:	b003      	add	sp, #12
 8003092:	f85d fb04 	ldr.w	pc, [sp], #4
 8003096:	bf00      	nop
 8003098:	20000336 	.word	0x20000336
 800309c:	20000324 	.word	0x20000324

080030a0 <mpu6500Reset>:
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_DEVICE_RESET_BIT
 */
void mpu6500Reset()
{
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_DEVICE_RESET_BIT, 1);
 80030a0:	2301      	movs	r3, #1
{
 80030a2:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_DEVICE_RESET_BIT, 1);
 80030a4:	4905      	ldr	r1, [pc, #20]	; (80030bc <mpu6500Reset+0x1c>)
 80030a6:	4806      	ldr	r0, [pc, #24]	; (80030c0 <mpu6500Reset+0x20>)
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	226b      	movs	r2, #107	; 0x6b
 80030ac:	2307      	movs	r3, #7
 80030ae:	7809      	ldrb	r1, [r1, #0]
 80030b0:	6800      	ldr	r0, [r0, #0]
 80030b2:	f7fe fd02 	bl	8001aba <i2cdevWriteBit>
}
 80030b6:	b003      	add	sp, #12
 80030b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80030bc:	20000336 	.word	0x20000336
 80030c0:	20000324 	.word	0x20000324

080030c4 <mpu6500SetSleepEnabled>:
 * @see getSleepEnabled()
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_SLEEP_BIT
 */
void mpu6500SetSleepEnabled(bool enabled)
{
 80030c4:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_SLEEP_BIT, enabled);
 80030c6:	4906      	ldr	r1, [pc, #24]	; (80030e0 <mpu6500SetSleepEnabled+0x1c>)
 80030c8:	9000      	str	r0, [sp, #0]
 80030ca:	4806      	ldr	r0, [pc, #24]	; (80030e4 <mpu6500SetSleepEnabled+0x20>)
 80030cc:	2306      	movs	r3, #6
 80030ce:	226b      	movs	r2, #107	; 0x6b
 80030d0:	7809      	ldrb	r1, [r1, #0]
 80030d2:	6800      	ldr	r0, [r0, #0]
 80030d4:	f7fe fcf1 	bl	8001aba <i2cdevWriteBit>
}
 80030d8:	b003      	add	sp, #12
 80030da:	f85d fb04 	ldr.w	pc, [sp], #4
 80030de:	bf00      	nop
 80030e0:	20000336 	.word	0x20000336
 80030e4:	20000324 	.word	0x20000324

080030e8 <mpu6500SetTempSensorEnabled>:
 * @see getTempSensorEnabled()
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_TEMP_DIS_BIT
 */
void mpu6500SetTempSensorEnabled(bool enabled)
{
 80030e8:	b507      	push	{r0, r1, r2, lr}
  // 1 is actually disabled here
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_TEMP_DIS_BIT, !enabled);
 80030ea:	f080 0001 	eor.w	r0, r0, #1
 80030ee:	9000      	str	r0, [sp, #0]
 80030f0:	4905      	ldr	r1, [pc, #20]	; (8003108 <mpu6500SetTempSensorEnabled+0x20>)
 80030f2:	4806      	ldr	r0, [pc, #24]	; (800310c <mpu6500SetTempSensorEnabled+0x24>)
 80030f4:	2303      	movs	r3, #3
 80030f6:	226b      	movs	r2, #107	; 0x6b
 80030f8:	7809      	ldrb	r1, [r1, #0]
 80030fa:	6800      	ldr	r0, [r0, #0]
 80030fc:	f7fe fcdd 	bl	8001aba <i2cdevWriteBit>
}
 8003100:	b003      	add	sp, #12
 8003102:	f85d fb04 	ldr.w	pc, [sp], #4
 8003106:	bf00      	nop
 8003108:	20000336 	.word	0x20000336
 800310c:	20000324 	.word	0x20000324

08003110 <mpu6500SetClockSource>:
 * @see MPU6500_PWR1_CLKSEL_BIT
 * @see MPU6500_PWR1_CLKSEL_LENGTH
 */
void mpu6500SetClockSource(uint8_t source)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_CLKSEL_BIT,
 8003110:	2303      	movs	r3, #3
{
 8003112:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_CLKSEL_BIT,
 8003114:	4906      	ldr	r1, [pc, #24]	; (8003130 <mpu6500SetClockSource+0x20>)
 8003116:	9001      	str	r0, [sp, #4]
 8003118:	4806      	ldr	r0, [pc, #24]	; (8003134 <mpu6500SetClockSource+0x24>)
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	226b      	movs	r2, #107	; 0x6b
 800311e:	2302      	movs	r3, #2
 8003120:	7809      	ldrb	r1, [r1, #0]
 8003122:	6800      	ldr	r0, [r0, #0]
 8003124:	f7fe fced 	bl	8001b02 <i2cdevWriteBits>
      MPU6500_PWR1_CLKSEL_LENGTH, source);
}
 8003128:	b003      	add	sp, #12
 800312a:	f85d fb04 	ldr.w	pc, [sp], #4
 800312e:	bf00      	nop
 8003130:	20000336 	.word	0x20000336
 8003134:	20000324 	.word	0x20000324

08003138 <mpu6500GetDeviceID>:
 * @see MPU6500_RA_WHO_AM_I
 * @see MPU6500_WHO_AM_I_BIT
 * @see MPU6500_WHO_AM_I_LENGTH
 */
uint8_t mpu6500GetDeviceID()
{
 8003138:	b510      	push	{r4, lr}
//  i2cdevReadBits(I2Cx, devAddr, MPU6500_RA_WHO_AM_I, MPU6500_WHO_AM_I_BIT, MPU6500_WHO_AM_I_LENGTH,
//      buffer);
	i2cdevReadByte(I2Cx, devAddr,  MPU6500_RA_WHO_AM_I, buffer);
 800313a:	4905      	ldr	r1, [pc, #20]	; (8003150 <mpu6500GetDeviceID+0x18>)
 800313c:	4c05      	ldr	r4, [pc, #20]	; (8003154 <mpu6500GetDeviceID+0x1c>)
 800313e:	4806      	ldr	r0, [pc, #24]	; (8003158 <mpu6500GetDeviceID+0x20>)
 8003140:	4623      	mov	r3, r4
 8003142:	2275      	movs	r2, #117	; 0x75
 8003144:	7809      	ldrb	r1, [r1, #0]
 8003146:	6800      	ldr	r0, [r0, #0]
 8003148:	f7fe fc88 	bl	8001a5c <i2cdevReadByte>
  return buffer[0];
}
 800314c:	7820      	ldrb	r0, [r4, #0]
 800314e:	bd10      	pop	{r4, pc}
 8003150:	20000336 	.word	0x20000336
 8003154:	20000328 	.word	0x20000328
 8003158:	20000324 	.word	0x20000324

0800315c <NRF_LowLevel_Init>:

/***************************NRF24L01+***********************************/

/* NRFSTM32SPI3 */
static void NRF_LowLevel_Init(void)
{
 800315c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	NVIC_InitTypeDef NVIC_InitStructure;
	SPI_InitTypeDef  SPI_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8003160:	2101      	movs	r1, #1
{
 8003162:	b08a      	sub	sp, #40	; 0x28
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8003164:	200d      	movs	r0, #13
 8003166:	f005 fe85 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 800316a:	2101      	movs	r1, #1
 800316c:	483f      	ldr	r0, [pc, #252]	; (800326c <NRF_LowLevel_Init+0x110>)
 800316e:	f005 fcfd 	bl	8008b6c <GPIO_PinRemapConfig>
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003172:	2101      	movs	r1, #1
 8003174:	2010      	movs	r0, #16
 8003176:	f005 fe7d 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE); 
 800317a:	2101      	movs	r1, #1
 800317c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003180:	f005 fe84 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	/* SPI3SCK(PB3),MISO(PB4),MOSI(PB5) */ 
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5; 
 8003184:	2338      	movs	r3, #56	; 0x38
 8003186:	f8ad 3008 	strh.w	r3, [sp, #8]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800318a:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	
	/* NRFCE(PC5),NSS(PA15) */ 
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; 
 800318e:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003190:	f04f 0a10 	mov.w	sl, #16
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; 
 8003194:	f44f 4900 	mov.w	r9, #32768	; 0x8000
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003198:	4d35      	ldr	r5, [pc, #212]	; (8003270 <NRF_LowLevel_Init+0x114>)
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800319a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8003274 <NRF_LowLevel_Init+0x118>
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800319e:	a902      	add	r1, sp, #8
 80031a0:	4835      	ldr	r0, [pc, #212]	; (8003278 <NRF_LowLevel_Init+0x11c>)
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80031a2:	f8ad 300a 	strh.w	r3, [sp, #10]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80031a6:	f005 fc7f 	bl	8008aa8 <GPIO_Init>
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80031aa:	4628      	mov	r0, r5
 80031ac:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; 
 80031ae:	f8ad 7008 	strh.w	r7, [sp, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80031b2:	f88d a00b 	strb.w	sl, [sp, #11]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80031b6:	f005 fc77 	bl	8008aa8 <GPIO_Init>
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80031ba:	4640      	mov	r0, r8
 80031bc:	a902      	add	r1, sp, #8
	
	/* NRFIRQ(PC13) */ 
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 80031be:	f44f 5400 	mov.w	r4, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; 
 80031c2:	f8ad 9008 	strh.w	r9, [sp, #8]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80031c6:	f005 fc6f 	bl	8008aa8 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80031ca:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80031cc:	4628      	mov	r0, r5
 80031ce:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80031d0:	f88d 300b 	strb.w	r3, [sp, #11]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 80031d4:	f8ad 4008 	strh.w	r4, [sp, #8]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80031d8:	f005 fc66 	bl	8008aa8 <GPIO_Init>
	
	/* IRQ */
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOC, GPIO_PinSource13);
 80031dc:	210d      	movs	r1, #13
 80031de:	2002      	movs	r0, #2
 80031e0:	f005 fcf4 	bl	8008bcc <GPIO_EXTILineConfig>
	EXTI_InitStructure.EXTI_Line = EXTI_Line13;
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80031e4:	2601      	movs	r6, #1
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80031e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	EXTI_Init(&EXTI_InitStructure);
 80031ea:	a803      	add	r0, sp, #12
	EXTI_InitStructure.EXTI_Line = EXTI_Line13;
 80031ec:	9403      	str	r4, [sp, #12]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80031ee:	f8ad 3010 	strh.w	r3, [sp, #16]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80031f2:	f88d 6012 	strb.w	r6, [sp, #18]
	EXTI_Init(&EXTI_InitStructure);
 80031f6:	f005 fb81 	bl	80088fc <EXTI_Init>
  
	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 80031fa:	2328      	movs	r3, #40	; 0x28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80031fc:	2400      	movs	r4, #0
	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 80031fe:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
 8003202:	2306      	movs	r3, #6
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003204:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
 8003206:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800320a:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800320e:	f88d 6007 	strb.w	r6, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003212:	f005 f88b 	bl	800832c <NVIC_Init>
	
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;  	/* SPI:SPI */
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;													/* SPI:SPI */
 8003216:	f44f 7382 	mov.w	r3, #260	; 0x104
 800321a:	f8ad 3016 	strh.w	r3, [sp, #22]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;											/* SPI:SPI8 */
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;														/* : */
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;													/*  */
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;															/* NSSNSSSSI:NSSSSI */
 800321e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003222:	f8ad 301e 	strh.w	r3, [sp, #30]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;		/*:4 */
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;										/* MSBLSB:MSB */
	SPI_InitStructure.SPI_CRCPolynomial = 7;															/* CRC */
 8003226:	2307      	movs	r3, #7
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;  	/* SPI:SPI */
 8003228:	f8ad 4014 	strh.w	r4, [sp, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;											/* SPI:SPI8 */
 800322c:	f8ad 4018 	strh.w	r4, [sp, #24]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;														/* : */
 8003230:	f8ad 401a 	strh.w	r4, [sp, #26]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;													/*  */
 8003234:	f8ad 401c 	strh.w	r4, [sp, #28]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;										/* MSBLSB:MSB */
 8003238:	f8ad 4022 	strh.w	r4, [sp, #34]	; 0x22
	SPI_Init(SPI3, &SPI_InitStructure);  																	/* SPI_InitStructSPIx */
 800323c:	4c0f      	ldr	r4, [pc, #60]	; (800327c <NRF_LowLevel_Init+0x120>)
 800323e:	a905      	add	r1, sp, #20
 8003240:	4620      	mov	r0, r4
	SPI_InitStructure.SPI_CRCPolynomial = 7;															/* CRC */
 8003242:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;		/*:4 */
 8003246:	f8ad a020 	strh.w	sl, [sp, #32]
	SPI_Init(SPI3, &SPI_InitStructure);  																	/* SPI_InitStructSPIx */
 800324a:	f005 fe37 	bl	8008ebc <SPI_Init>
 
	SPI_Cmd(SPI3, ENABLE);	/*SPI*/
 800324e:	4631      	mov	r1, r6
 8003250:	4620      	mov	r0, r4
 8003252:	f005 fe52 	bl	8008efa <SPI_Cmd>
	
	SPI3_NSS_H();
 8003256:	4649      	mov	r1, r9
 8003258:	4640      	mov	r0, r8
 800325a:	f005 fc83 	bl	8008b64 <GPIO_SetBits>
	NRF_CE_L();
 800325e:	4639      	mov	r1, r7
 8003260:	4628      	mov	r0, r5
 8003262:	f005 fc81 	bl	8008b68 <GPIO_ResetBits>
}
 8003266:	b00a      	add	sp, #40	; 0x28
 8003268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800326c:	00300200 	.word	0x00300200
 8003270:	40011000 	.word	0x40011000
 8003274:	40010800 	.word	0x40010800
 8003278:	40010c00 	.word	0x40010c00
 800327c:	40003c00 	.word	0x40003c00

08003280 <SPI_RWByte.constprop.0>:

static uint8_t SPI_RWByte(SPI_TypeDef* SPIx , uint8_t TxData)
 8003280:	4601      	mov	r1, r0
 8003282:	b510      	push	{r4, lr}
{			
	/* SPIx */
	SPI_I2S_SendData(SPIx, TxData);
 8003284:	480a      	ldr	r0, [pc, #40]	; (80032b0 <SPI_RWByte.constprop.0+0x30>)
 8003286:	f005 fe44 	bl	8008f12 <SPI_I2S_SendData>
	/* SPI:*/
	while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_TXE) == RESET);
 800328a:	4c09      	ldr	r4, [pc, #36]	; (80032b0 <SPI_RWByte.constprop.0+0x30>)
 800328c:	2102      	movs	r1, #2
 800328e:	4620      	mov	r0, r4
 8003290:	f005 fe44 	bl	8008f1c <SPI_I2S_GetFlagStatus>
 8003294:	2800      	cmp	r0, #0
 8003296:	d0f9      	beq.n	800328c <SPI_RWByte.constprop.0+0xc>
	
	/* SPI: */
	while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_RXNE) == RESET);
 8003298:	2101      	movs	r1, #1
 800329a:	4805      	ldr	r0, [pc, #20]	; (80032b0 <SPI_RWByte.constprop.0+0x30>)
 800329c:	f005 fe3e 	bl	8008f1c <SPI_I2S_GetFlagStatus>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	d0f9      	beq.n	8003298 <SPI_RWByte.constprop.0+0x18>
	
	/* SPIx */
	return SPI_I2S_ReceiveData(SPIx); 	
 80032a4:	4802      	ldr	r0, [pc, #8]	; (80032b0 <SPI_RWByte.constprop.0+0x30>)
 80032a6:	f005 fe36 	bl	8008f16 <SPI_I2S_ReceiveData>
}
 80032aa:	b2c0      	uxtb	r0, r0
 80032ac:	bd10      	pop	{r4, pc}
 80032ae:	bf00      	nop
 80032b0:	40003c00 	.word	0x40003c00

080032b4 <readReg>:
	return status;       					
}

/*  */ 
static uint8_t readReg(uint8_t reg)
{
 80032b4:	b538      	push	{r3, r4, r5, lr}
 80032b6:	4604      	mov	r4, r0
	uint8_t reg_val;	    
 	SPI3_NSS_L();         		 			
 80032b8:	4d09      	ldr	r5, [pc, #36]	; (80032e0 <readReg+0x2c>)
 80032ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032be:	4628      	mov	r0, r5
 80032c0:	f005 fc52 	bl	8008b68 <GPIO_ResetBits>
	SPI_RWByte(NRF_SPI, reg | CMD_R_REG);
 80032c4:	4620      	mov	r0, r4
 80032c6:	f7ff ffdb 	bl	8003280 <SPI_RWByte.constprop.0>
	reg_val = SPI_RWByte(NRF_SPI, 0xA5);
 80032ca:	20a5      	movs	r0, #165	; 0xa5
 80032cc:	f7ff ffd8 	bl	8003280 <SPI_RWByte.constprop.0>
 80032d0:	4604      	mov	r4, r0
	SPI3_NSS_H();     								    
 80032d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032d6:	4628      	mov	r0, r5
 80032d8:	f005 fc44 	bl	8008b64 <GPIO_SetBits>
	return reg_val;    						
}	
 80032dc:	4620      	mov	r0, r4
 80032de:	bd38      	pop	{r3, r4, r5, pc}
 80032e0:	40010800 	.word	0x40010800

080032e4 <writeBuf.isra.0>:
	SPI3_NSS_H();
	return status;
}

/*  */
static uint8_t writeBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 80032e4:	b570      	push	{r4, r5, r6, lr}
 80032e6:	4606      	mov	r6, r0
 80032e8:	460c      	mov	r4, r1
{
	uint8_t status, i;	    
	SPI3_NSS_L();          
 80032ea:	480c      	ldr	r0, [pc, #48]	; (800331c <writeBuf.isra.0+0x38>)
 80032ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
static uint8_t writeBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 80032f0:	4615      	mov	r5, r2
	SPI3_NSS_L();          
 80032f2:	f005 fc39 	bl	8008b68 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, cmd);
 80032f6:	4630      	mov	r0, r6
 80032f8:	f7ff ffc2 	bl	8003280 <SPI_RWByte.constprop.0>
	
	for(i = 0; i < len; i++)
 80032fc:	4425      	add	r5, r4
 80032fe:	42ac      	cmp	r4, r5
 8003300:	d106      	bne.n	8003310 <writeBuf.isra.0+0x2c>
	{
		SPI_RWByte(NRF_SPI, *pBuf++);
	}
	SPI3_NSS_H();
	return status;  
}
 8003302:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SPI3_NSS_H();
 8003306:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800330a:	4804      	ldr	r0, [pc, #16]	; (800331c <writeBuf.isra.0+0x38>)
 800330c:	f005 bc2a 	b.w	8008b64 <GPIO_SetBits>
		SPI_RWByte(NRF_SPI, *pBuf++);
 8003310:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003314:	f7ff ffb4 	bl	8003280 <SPI_RWByte.constprop.0>
	for(i = 0; i < len; i++)
 8003318:	e7f1      	b.n	80032fe <writeBuf.isra.0+0x1a>
 800331a:	bf00      	nop
 800331c:	40010800 	.word	0x40010800

08003320 <readBuf.isra.0>:
static uint8_t readBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 8003320:	b570      	push	{r4, r5, r6, lr}
 8003322:	4606      	mov	r6, r0
 8003324:	460c      	mov	r4, r1
	SPI3_NSS_L();            
 8003326:	480c      	ldr	r0, [pc, #48]	; (8003358 <readBuf.isra.0+0x38>)
 8003328:	f44f 4100 	mov.w	r1, #32768	; 0x8000
static uint8_t readBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 800332c:	4615      	mov	r5, r2
	SPI3_NSS_L();            
 800332e:	f005 fc1b 	bl	8008b68 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, cmd);
 8003332:	4630      	mov	r0, r6
 8003334:	f7ff ffa4 	bl	8003280 <SPI_RWByte.constprop.0>
	for(i = 0; i < len; i++)
 8003338:	4425      	add	r5, r4
 800333a:	42ac      	cmp	r4, r5
 800333c:	d106      	bne.n	800334c <readBuf.isra.0+0x2c>
}
 800333e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SPI3_NSS_H();
 8003342:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003346:	4804      	ldr	r0, [pc, #16]	; (8003358 <readBuf.isra.0+0x38>)
 8003348:	f005 bc0c 	b.w	8008b64 <GPIO_SetBits>
		pBuf[i] = SPI_RWByte(NRF_SPI, 0XFF);
 800334c:	20ff      	movs	r0, #255	; 0xff
 800334e:	f7ff ff97 	bl	8003280 <SPI_RWByte.constprop.0>
 8003352:	f804 0b01 	strb.w	r0, [r4], #1
	for(i = 0; i < len; i++)
 8003356:	e7f0      	b.n	800333a <readBuf.isra.0+0x1a>
 8003358:	40010800 	.word	0x40010800

0800335c <writeReg.isra.0>:
static uint8_t writeReg(uint8_t reg, uint8_t value)
 800335c:	b570      	push	{r4, r5, r6, lr}
 800335e:	4605      	mov	r5, r0
 8003360:	460c      	mov	r4, r1
	SPI3_NSS_L();                	 	
 8003362:	4e0a      	ldr	r6, [pc, #40]	; (800338c <writeReg.isra.0+0x30>)
 8003364:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003368:	4630      	mov	r0, r6
 800336a:	f005 fbfd 	bl	8008b68 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, reg | CMD_W_REG);
 800336e:	f045 0020 	orr.w	r0, r5, #32
 8003372:	f7ff ff85 	bl	8003280 <SPI_RWByte.constprop.0>
	SPI_RWByte(NRF_SPI, value); 	
 8003376:	4620      	mov	r0, r4
 8003378:	f7ff ff82 	bl	8003280 <SPI_RWByte.constprop.0>
	SPI3_NSS_H();                 	  
 800337c:	4630      	mov	r0, r6
}
 800337e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SPI3_NSS_H();                 	  
 8003382:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003386:	f005 bbed 	b.w	8008b64 <GPIO_SetBits>
 800338a:	bf00      	nop
 800338c:	40010800 	.word	0x40010800

08003390 <nrf_txPacket_AP>:
	NRF_CE_H();		
}

/* ACK0(PRX) */
void nrf_txPacket_AP(uint8_t *tx_buf,uint8_t len)
{	
 8003390:	b570      	push	{r4, r5, r6, lr}
 8003392:	4604      	mov	r4, r0
 8003394:	460d      	mov	r5, r1
	NRF_CE_L();		 	
 8003396:	4e08      	ldr	r6, [pc, #32]	; (80033b8 <nrf_txPacket_AP+0x28>)
 8003398:	2120      	movs	r1, #32
 800339a:	4630      	mov	r0, r6
 800339c:	f005 fbe4 	bl	8008b68 <GPIO_ResetBits>
	writeBuf(CMD_W_ACK_PAYLOAD(0),tx_buf,len);
 80033a0:	4621      	mov	r1, r4
 80033a2:	462a      	mov	r2, r5
 80033a4:	20a8      	movs	r0, #168	; 0xa8
 80033a6:	f7ff ff9d 	bl	80032e4 <writeBuf.isra.0>
	NRF_CE_H();		 
 80033aa:	4630      	mov	r0, r6
}
 80033ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	NRF_CE_H();		 
 80033b0:	2120      	movs	r1, #32
 80033b2:	f005 bbd7 	b.w	8008b64 <GPIO_SetBits>
 80033b6:	bf00      	nop
 80033b8:	40011000 	.word	0x40011000

080033bc <nrf_setAddress>:

/**************************NRF24L01+***********************************/
/*  */
void nrf_setAddress(uint8_t address[5])
{
	writeReg(REG_SETUP_AW, 0x03);											// 5
 80033bc:	2103      	movs	r1, #3
{
 80033be:	b510      	push	{r4, lr}
 80033c0:	4604      	mov	r4, r0
	writeReg(REG_SETUP_AW, 0x03);											// 5
 80033c2:	4608      	mov	r0, r1
 80033c4:	f7ff ffca 	bl	800335c <writeReg.isra.0>
	writeBuf(CMD_W_REG | REG_RX_ADDR_P0, address, 5);	// P0
 80033c8:	4621      	mov	r1, r4
 80033ca:	2205      	movs	r2, #5
 80033cc:	202a      	movs	r0, #42	; 0x2a
 80033ce:	f7ff ff89 	bl	80032e4 <writeBuf.isra.0>
	writeBuf(CMD_W_REG | REG_TX_ADDR, address, 5); 		
 80033d2:	4621      	mov	r1, r4
}
 80033d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeBuf(CMD_W_REG | REG_TX_ADDR, address, 5); 		
 80033d8:	2205      	movs	r2, #5
 80033da:	2030      	movs	r0, #48	; 0x30
 80033dc:	f7ff bf82 	b.w	80032e4 <writeBuf.isra.0>

080033e0 <nrf_setChannel>:

/* ,channel:0~125 */
void nrf_setChannel(uint8_t channel)
{
	if(channel <= 125)
 80033e0:	287d      	cmp	r0, #125	; 0x7d
{
 80033e2:	4601      	mov	r1, r0
	if(channel <= 125)
 80033e4:	d802      	bhi.n	80033ec <nrf_setChannel+0xc>
	{		
		writeReg(REG_RF_CH, channel);
 80033e6:	2005      	movs	r0, #5
 80033e8:	f7ff bfb8 	b.w	800335c <writeReg.isra.0>
	}
}
 80033ec:	4770      	bx	lr

080033ee <nrf_setDataRate>:

/* dr:0->250KHz1->1MHz2->2MHz */
void nrf_setDataRate(enum nrfRate dataRate)
{
 80033ee:	b510      	push	{r4, lr}
 80033f0:	4604      	mov	r4, r0
	uint8_t reg_rf = readReg(REG_RF_SETUP);
 80033f2:	2006      	movs	r0, #6
 80033f4:	f7ff ff5e 	bl	80032b4 <readReg>
	reg_rf &= ~((1<<5)|(1<<3));/*  */
 80033f8:	f000 01d7 	and.w	r1, r0, #215	; 0xd7
	switch(dataRate)
 80033fc:	b134      	cbz	r4, 800340c <nrf_setDataRate+0x1e>
 80033fe:	2c02      	cmp	r4, #2
 8003400:	d007      	beq.n	8003412 <nrf_setDataRate+0x24>
		case DATA_RATE_2M:
			reg_rf |= 0x08;
			break;	
	}
	writeReg(REG_RF_SETUP,reg_rf); 	
}
 8003402:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_RF_SETUP,reg_rf); 	
 8003406:	2006      	movs	r0, #6
 8003408:	f7ff bfa8 	b.w	800335c <writeReg.isra.0>
			reg_rf |= 0x20;
 800340c:	f041 0120 	orr.w	r1, r1, #32
			break;
 8003410:	e7f7      	b.n	8003402 <nrf_setDataRate+0x14>
			reg_rf |= 0x08;
 8003412:	f041 0108 	orr.w	r1, r1, #8
			break;	
 8003416:	e7f4      	b.n	8003402 <nrf_setDataRate+0x14>

08003418 <nrf_setPower>:

/* ,power: 0->-18dB  1->-12dB  2->-6dB  3->0dB */
void nrf_setPower(enum nrfPower power)
{
 8003418:	b510      	push	{r4, lr}
 800341a:	4604      	mov	r4, r0
	uint8_t reg_rf = readReg(REG_RF_SETUP);
 800341c:	2006      	movs	r0, #6
 800341e:	f7ff ff49 	bl	80032b4 <readReg>
	reg_rf &= 0xF8;/*  */
	switch(power)
 8003422:	2c02      	cmp	r4, #2
	reg_rf &= 0xF8;/*  */
 8003424:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	switch(power)
 8003428:	d00a      	beq.n	8003440 <nrf_setPower+0x28>
 800342a:	2c03      	cmp	r4, #3
 800342c:	d00b      	beq.n	8003446 <nrf_setPower+0x2e>
 800342e:	2c01      	cmp	r4, #1
 8003430:	d101      	bne.n	8003436 <nrf_setPower+0x1e>
	{
		case POWER_M18dBm:
			reg_rf |= 0x00;
			break;
		case POWER_M12dBm:
			reg_rf |= 0x02;
 8003432:	f041 0102 	orr.w	r1, r1, #2
			break;
		case POWER_0dBm:
			reg_rf |= 0x07;
			break;	
	}
	writeReg(REG_RF_SETUP,reg_rf);
 8003436:	2006      	movs	r0, #6
}
 8003438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_RF_SETUP,reg_rf);
 800343c:	f7ff bf8e 	b.w	800335c <writeReg.isra.0>
			reg_rf |= 0x04;
 8003440:	f041 0104 	orr.w	r1, r1, #4
			break;
 8003444:	e7f7      	b.n	8003436 <nrf_setPower+0x1e>
			reg_rf |= 0x07;
 8003446:	f041 0107 	orr.w	r1, r1, #7
			break;	
 800344a:	e7f4      	b.n	8003436 <nrf_setPower+0x1e>

0800344c <nrf_setArd>:

/*  */
/* nrf24l01.datasheetP34. */
void nrf_setArd(void)
{
 800344c:	b510      	push	{r4, lr}
	uint8_t reg_rf, reg_retr;
	reg_rf = readReg(REG_RF_SETUP);
 800344e:	2006      	movs	r0, #6
 8003450:	f7ff ff30 	bl	80032b4 <readReg>
 8003454:	4604      	mov	r4, r0
	reg_retr = readReg(REG_SETUP_RETR);
 8003456:	2004      	movs	r0, #4
 8003458:	f7ff ff2c 	bl	80032b4 <readReg>
	
	if(!(reg_rf&0x20))	/* 250K(0x20) */
 800345c:	06a3      	lsls	r3, r4, #26
	{
		reg_retr|= 1<<4;/* (1+1)*250=500us,32 */
 800345e:	bf54      	ite	pl
 8003460:	f040 0110 	orrpl.w	r1, r0, #16
	}
	else
	{
		reg_retr|= 5<<4;/* (5+1)*250=1500us,32 */
 8003464:	f040 0150 	orrmi.w	r1, r0, #80	; 0x50
 8003468:	b2c9      	uxtb	r1, r1
	}
	
	writeReg(REG_SETUP_RETR,reg_retr);
 800346a:	2004      	movs	r0, #4
}
 800346c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_SETUP_RETR,reg_retr);
 8003470:	f7ff bf74 	b.w	800335c <writeReg.isra.0>

08003474 <NRF_Init>:
extern systemConfig_t configParam;

/* NRF24L01 */
/* model: PTX_MODEPRX_MODE */
void NRF_Init(enum nrfMode model)
{
 8003474:	b538      	push	{r3, r4, r5, lr}
	NRF_LowLevel_Init();
	nrf_setAddress(configParam.radio.addr);
	nrf_setChannel(configParam.radio.channel);
 8003476:	4d21      	ldr	r5, [pc, #132]	; (80034fc <NRF_Init+0x88>)
{
 8003478:	4604      	mov	r4, r0
	NRF_LowLevel_Init();
 800347a:	f7ff fe6f 	bl	800315c <NRF_LowLevel_Init>
	nrf_setAddress(configParam.radio.addr);
 800347e:	4820      	ldr	r0, [pc, #128]	; (8003500 <NRF_Init+0x8c>)
 8003480:	f7ff ff9c 	bl	80033bc <nrf_setAddress>
	nrf_setChannel(configParam.radio.channel);
 8003484:	78a8      	ldrb	r0, [r5, #2]
 8003486:	f7ff ffab 	bl	80033e0 <nrf_setChannel>
	nrf_setDataRate(configParam.radio.dataRate);
 800348a:	78e8      	ldrb	r0, [r5, #3]
 800348c:	f7ff ffaf 	bl	80033ee <nrf_setDataRate>
	nrf_setPower(RADIO_POWER);		// 
 8003490:	2003      	movs	r0, #3
 8003492:	f7ff ffc1 	bl	8003418 <nrf_setPower>
	nrf_setArd();									// 
 8003496:	f7ff ffd9 	bl	800344c <nrf_setArd>
	reg_retr = readReg(REG_SETUP_RETR);
 800349a:	2004      	movs	r0, #4
 800349c:	f7ff ff0a 	bl	80032b4 <readReg>
	reg_retr |= arc;
 80034a0:	f040 0103 	orr.w	r1, r0, #3
	writeReg(REG_SETUP_RETR, reg_retr);
 80034a4:	b2c9      	uxtb	r1, r1
 80034a6:	2004      	movs	r0, #4
 80034a8:	f7ff ff58 	bl	800335c <writeReg.isra.0>
	nrf_setArc(3);								// 
	
	if(model == PRX_MODE)
 80034ac:	2c01      	cmp	r4, #1
 80034ae:	d119      	bne.n	80034e4 <NRF_Init+0x70>
	{
		writeReg(REG_CONFIG, 0x0f);   	/* IRQ,16CRC,PRX */
 80034b0:	210f      	movs	r1, #15
 80034b2:	2000      	movs	r0, #0
 80034b4:	f7ff ff52 	bl	800335c <writeReg.isra.0>
		writeReg(REG_DYNPD,0x01);				/* RX_P0PLAYLOAD */
 80034b8:	4621      	mov	r1, r4
 80034ba:	201c      	movs	r0, #28
 80034bc:	f7ff ff4e 	bl	800335c <writeReg.isra.0>
		writeReg(REG_FEATURE,0x06);			/* PLAYLOADACK PLAYLOAD */
 80034c0:	2106      	movs	r1, #6
 80034c2:	201d      	movs	r0, #29
 80034c4:	f7ff ff4a 	bl	800335c <writeReg.isra.0>
		
		writeReg(REG_EN_AA,0x01); 			/* 0 */	
 80034c8:	4621      	mov	r1, r4
 80034ca:	4620      	mov	r0, r4
	}
	else							 	
	{
		writeReg(REG_CONFIG, 0x0E);			// TX Mode, Power ON, 2Bytes CRC, Enable CRC, IRQ 
		writeReg(REG_DYNPD, 0x01);				// RX_P0PLAYLOAD
		writeReg(REG_FEATURE, 0x06);		// ACK PLAYLOADW_TX_PAYLOAD_NOACK
 80034cc:	f7ff ff46 	bl	800335c <writeReg.isra.0>
		
		writeReg(CMD_FLUSH_TX, 0xFF);		// TX_FIFO
 80034d0:	21ff      	movs	r1, #255	; 0xff
 80034d2:	20e1      	movs	r0, #225	; 0xe1
 80034d4:	f7ff ff42 	bl	800335c <writeReg.isra.0>
		writeReg(CMD_FLUSH_RX, 0xFF);
	}										
}
 80034d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		writeReg(CMD_FLUSH_RX, 0xFF);
 80034dc:	21ff      	movs	r1, #255	; 0xff
 80034de:	20e2      	movs	r0, #226	; 0xe2
 80034e0:	f7ff bf3c 	b.w	800335c <writeReg.isra.0>
		writeReg(REG_CONFIG, 0x0E);			// TX Mode, Power ON, 2Bytes CRC, Enable CRC, IRQ 
 80034e4:	210e      	movs	r1, #14
 80034e6:	2000      	movs	r0, #0
 80034e8:	f7ff ff38 	bl	800335c <writeReg.isra.0>
		writeReg(REG_DYNPD, 0x01);				// RX_P0PLAYLOAD
 80034ec:	2101      	movs	r1, #1
 80034ee:	201c      	movs	r0, #28
 80034f0:	f7ff ff34 	bl	800335c <writeReg.isra.0>
		writeReg(REG_FEATURE, 0x06);		// ACK PLAYLOADW_TX_PAYLOAD_NOACK
 80034f4:	2106      	movs	r1, #6
 80034f6:	201d      	movs	r0, #29
 80034f8:	e7e8      	b.n	80034cc <NRF_Init+0x58>
 80034fa:	bf00      	nop
 80034fc:	200045b4 	.word	0x200045b4
 8003500:	200045b8 	.word	0x200045b8

08003504 <nrf_check>:

/* MCU24l01 */
/*  */

ErrorStatus nrf_check(void)
{ 
 8003504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t addr[5] = {0x11, 0x22, 0x33, 0x44, 0x55}, read_addr[5], i;
 8003506:	4b12      	ldr	r3, [pc, #72]	; (8003550 <nrf_check+0x4c>)
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	791b      	ldrb	r3, [r3, #4]
 800350c:	9000      	str	r0, [sp, #0]
 800350e:	f88d 3004 	strb.w	r3, [sp, #4]
	
	NRF_LowLevel_Init();
 8003512:	f7ff fe23 	bl	800315c <NRF_LowLevel_Init>
	writeBuf(CMD_W_REG | REG_TX_ADDR, addr, 5); 
 8003516:	2205      	movs	r2, #5
 8003518:	4669      	mov	r1, sp
 800351a:	2030      	movs	r0, #48	; 0x30
 800351c:	f7ff fee2 	bl	80032e4 <writeBuf.isra.0>
	readBuf(CMD_R_REG | REG_TX_ADDR, read_addr, 5); 
 8003520:	2205      	movs	r2, #5
 8003522:	a902      	add	r1, sp, #8
 8003524:	2010      	movs	r0, #16
 8003526:	f7ff fefb 	bl	8003320 <readBuf.isra.0>
	
	for( i = 0; i < 5; i++ )
 800352a:	466b      	mov	r3, sp
	readBuf(CMD_R_REG | REG_TX_ADDR, read_addr, 5); 
 800352c:	2205      	movs	r2, #5
 800352e:	a902      	add	r1, sp, #8
	{
		if( addr[ i ] != read_addr[ i ] )
 8003530:	f813 4b01 	ldrb.w	r4, [r3], #1
 8003534:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003538:	4284      	cmp	r4, r0
 800353a:	d106      	bne.n	800354a <nrf_check+0x46>
	for( i = 0; i < 5; i++ )
 800353c:	3a01      	subs	r2, #1
 800353e:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8003542:	d1f5      	bne.n	8003530 <nrf_check+0x2c>
		{
			return ERROR;
		}	
	} 
	
	return SUCCESS;
 8003544:	2001      	movs	r0, #1
}
 8003546:	b004      	add	sp, #16
 8003548:	bd10      	pop	{r4, pc}
			return ERROR;
 800354a:	2000      	movs	r0, #0
 800354c:	e7fb      	b.n	8003546 <nrf_check+0x42>
 800354e:	bf00      	nop
 8003550:	08010a70 	.word	0x08010a70

08003554 <nrf_rxPacket>:

/* len */
uint8_t nrf_rxPacket(uint8_t *rx_buf)
{	
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	4605      	mov	r5, r0
	uint8_t rx_len = readReg(CMD_RX_PL_WID);
 8003558:	2060      	movs	r0, #96	; 0x60
 800355a:	f7ff feab 	bl	80032b4 <readReg>
	if(rx_len>0 && rx_len<33)
 800355e:	1e43      	subs	r3, r0, #1
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b1f      	cmp	r3, #31
	uint8_t rx_len = readReg(CMD_RX_PL_WID);
 8003564:	4604      	mov	r4, r0
	if(rx_len>0 && rx_len<33)
 8003566:	d812      	bhi.n	800358e <nrf_rxPacket+0x3a>
	{
		NRF_CE_L();	
 8003568:	2120      	movs	r1, #32
 800356a:	480a      	ldr	r0, [pc, #40]	; (8003594 <nrf_rxPacket+0x40>)
 800356c:	f005 fafc 	bl	8008b68 <GPIO_ResetBits>
		readBuf(CMD_R_RX_PAYLOAD,rx_buf,rx_len);
 8003570:	4629      	mov	r1, r5
 8003572:	2061      	movs	r0, #97	; 0x61
 8003574:	4622      	mov	r2, r4
 8003576:	f7ff fed3 	bl	8003320 <readBuf.isra.0>
		NRF_CE_H();
 800357a:	2120      	movs	r1, #32
 800357c:	4805      	ldr	r0, [pc, #20]	; (8003594 <nrf_rxPacket+0x40>)
 800357e:	f005 faf1 	bl	8008b64 <GPIO_SetBits>
	}
	else 
		rx_len = 0;
	writeReg(CMD_FLUSH_RX,0xff);/* RX_FIFO */
 8003582:	21ff      	movs	r1, #255	; 0xff
 8003584:	20e2      	movs	r0, #226	; 0xe2
 8003586:	f7ff fee9 	bl	800335c <writeReg.isra.0>
	return rx_len;		
}
 800358a:	4620      	mov	r0, r4
 800358c:	bd38      	pop	{r3, r4, r5, pc}
		rx_len = 0;
 800358e:	2400      	movs	r4, #0
 8003590:	e7f7      	b.n	8003582 <nrf_rxPacket+0x2e>
 8003592:	bf00      	nop
 8003594:	40011000 	.word	0x40011000

08003598 <nrf_checkEventandRxPacket>:

/*  */
nrfEvent_e nrf_checkEventandRxPacket(uint8_t *ackBuf, uint8_t *acklen)
{
 8003598:	b538      	push	{r3, r4, r5, lr}
	nrfEvent_e nrfEvent = IDLE;
	*acklen = 0;
 800359a:	2300      	movs	r3, #0
{
 800359c:	4605      	mov	r5, r0
	*acklen = 0;
 800359e:	700b      	strb	r3, [r1, #0]
	uint8_t status = readReg(REG_STATUS);/**/
 80035a0:	2007      	movs	r0, #7
{
 80035a2:	460c      	mov	r4, r1
	uint8_t status = readReg(REG_STATUS);/**/
 80035a4:	f7ff fe86 	bl	80032b4 <readReg>
	
//	printf("Radio task nrfEvent_e: %d\n", status);
	
	if(status&BIT_MAX_RT)/**/
 80035a8:	06c2      	lsls	r2, r0, #27
 80035aa:	d50d      	bpl.n	80035c8 <nrf_checkEventandRxPacket+0x30>
	{
		writeReg(CMD_FLUSH_TX,0xff);
 80035ac:	21ff      	movs	r1, #255	; 0xff
 80035ae:	20e1      	movs	r0, #225	; 0xe1
 80035b0:	f7ff fed4 	bl	800335c <writeReg.isra.0>
		nrfEvent =  MAX_RT;
 80035b4:	2401      	movs	r4, #1
	}
	else if(status&BIT_TX_DS)/*TX_FIFO*/
	{
		nrfEvent = TX_DS;
	}
	writeReg(REG_STATUS,0x70);/**/
 80035b6:	2170      	movs	r1, #112	; 0x70
 80035b8:	2007      	movs	r0, #7
 80035ba:	f7ff fecf 	bl	800335c <writeReg.isra.0>
	uint8_t status1 = readReg(REG_STATUS);/**/
 80035be:	2007      	movs	r0, #7
 80035c0:	f7ff fe78 	bl	80032b4 <readReg>
	status1 = status1;
	return nrfEvent;
}
 80035c4:	4620      	mov	r0, r4
 80035c6:	bd38      	pop	{r3, r4, r5, pc}
	else if(status&BIT_RX_DR)/*RX_FIFO*/
 80035c8:	0643      	lsls	r3, r0, #25
 80035ca:	d505      	bpl.n	80035d8 <nrf_checkEventandRxPacket+0x40>
		*acklen =  nrf_rxPacket(ackBuf);
 80035cc:	4628      	mov	r0, r5
 80035ce:	f7ff ffc1 	bl	8003554 <nrf_rxPacket>
 80035d2:	7020      	strb	r0, [r4, #0]
		nrfEvent = RX_DR;
 80035d4:	2403      	movs	r4, #3
 80035d6:	e7ee      	b.n	80035b6 <nrf_checkEventandRxPacket+0x1e>
		nrfEvent = TX_DS;
 80035d8:	f010 0420 	ands.w	r4, r0, #32
 80035dc:	bf18      	it	ne
 80035de:	2402      	movne	r4, #2
 80035e0:	e7e9      	b.n	80035b6 <nrf_checkEventandRxPacket+0x1e>
	...

080035e4 <nrf_setIterruptCallback>:
}

/*nrf*/
void nrf_setIterruptCallback(void(*cb)(void))
{
	interruptCb = cb;
 80035e4:	4b01      	ldr	r3, [pc, #4]	; (80035ec <nrf_setIterruptCallback+0x8>)
 80035e6:	6018      	str	r0, [r3, #0]
}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20000338 	.word	0x20000338

080035f0 <EXTI15_10_IRQHandler>:

/**/
void EXTI15_10_IRQHandler(void)
{
	if (EXTI_GetITStatus(EXTI_Line13) == SET)
 80035f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
{
 80035f4:	b508      	push	{r3, lr}
	if (EXTI_GetITStatus(EXTI_Line13) == SET)
 80035f6:	f005 f9b7 	bl	8008968 <EXTI_GetITStatus>
 80035fa:	2801      	cmp	r0, #1
 80035fc:	d109      	bne.n	8003612 <EXTI15_10_IRQHandler+0x22>
	{
		if(interruptCb)
 80035fe:	4b05      	ldr	r3, [pc, #20]	; (8003614 <EXTI15_10_IRQHandler+0x24>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	b103      	cbz	r3, 8003606 <EXTI15_10_IRQHandler+0x16>
		{
			interruptCb();
 8003604:	4798      	blx	r3
		}
		EXTI_ClearITPendingBit(EXTI_Line13);
	}
}
 8003606:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		EXTI_ClearITPendingBit(EXTI_Line13);
 800360a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800360e:	f005 b9b9 	b.w	8008984 <EXTI_ClearITPendingBit>
}
 8003612:	bd08      	pop	{r3, pc}
 8003614:	20000338 	.word	0x20000338

08003618 <ADJ_Outpt_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void ADJ_Outpt_Init(void)
{		
 8003618:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800361a:	2101      	movs	r1, #1
 800361c:	2010      	movs	r0, #16
 800361e:	f005 fc29 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;	
 8003622:	f44f 4500 	mov.w	r5, #32768	; 0x8000

	/**/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;   

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 
 8003626:	f241 0302 	movw	r3, #4098	; 0x1002

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 800362a:	4c07      	ldr	r4, [pc, #28]	; (8003648 <ADJ_Outpt_Init+0x30>)
 800362c:	a901      	add	r1, sp, #4
 800362e:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 
 8003630:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;	
 8003634:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003638:	f005 fa36 	bl	8008aa8 <GPIO_Init>

	/* ADJ	*/
	GPIO_ResetBits(GPIOC, GPIO_Pin_15);
 800363c:	4629      	mov	r1, r5
 800363e:	4620      	mov	r0, r4
 8003640:	f005 fa92 	bl	8008b68 <GPIO_ResetBits>
}
 8003644:	b003      	add	sp, #12
 8003646:	bd30      	pop	{r4, r5, pc}
 8003648:	40011000 	.word	0x40011000

0800364c <MAIN_Output_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void MAIN_Output_Init(void)
{		
 800364c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800364e:	2101      	movs	r1, #1
 8003650:	2010      	movs	r0, #16
 8003652:	f005 fc0f 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;	
 8003656:	f44f 4580 	mov.w	r5, #16384	; 0x4000

	/**/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;   

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 
 800365a:	f241 0302 	movw	r3, #4098	; 0x1002

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 800365e:	4c07      	ldr	r4, [pc, #28]	; (800367c <MAIN_Output_Init+0x30>)
 8003660:	a901      	add	r1, sp, #4
 8003662:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 
 8003664:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;	
 8003668:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 800366c:	f005 fa1c 	bl	8008aa8 <GPIO_Init>

	/* 	*/
	GPIO_ResetBits(GPIOC, GPIO_Pin_14);
 8003670:	4629      	mov	r1, r5
 8003672:	4620      	mov	r0, r4
 8003674:	f005 fa78 	bl	8008b68 <GPIO_ResetBits>
}
 8003678:	b003      	add	sp, #12
 800367a:	bd30      	pop	{r4, r5, pc}
 800367c:	40011000 	.word	0x40011000

08003680 <PowerControl_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void PowerControl_Init(void)
{		
 8003680:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003682:	2101      	movs	r1, #1
 8003684:	2010      	movs	r0, #16
 8003686:	f005 fbf5 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;	
 800368a:	2301      	movs	r3, #1
 800368c:	f8ad 3004 	strh.w	r3, [sp, #4]

	/**/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;   

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8003690:	f241 0303 	movw	r3, #4099	; 0x1003

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003694:	4804      	ldr	r0, [pc, #16]	; (80036a8 <PowerControl_Init+0x28>)
 8003696:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8003698:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 800369c:	f005 fa04 	bl	8008aa8 <GPIO_Init>
	
//	GPIO_SetBits(GPIOC, GPIO_Pin_0);
}
 80036a0:	b003      	add	sp, #12
 80036a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80036a6:	bf00      	nop
 80036a8:	40011000 	.word	0x40011000
 80036ac:	00000000 	.word	0x00000000

080036b0 <PowerTask>:
uint8_t powerStatus = 0;


// 
void PowerTask(void *param)
{
 80036b0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	ADJ_Outpt_Init();
 80036b4:	f7ff ffb0 	bl	8003618 <ADJ_Outpt_Init>
	MAIN_Output_Init();
 80036b8:	f7ff ffc8 	bl	800364c <MAIN_Output_Init>
	PowerControl_Init();
 80036bc:	f7ff ffe0 	bl	8003680 <PowerControl_Init>
	
	PowerKey_Init();
 80036c0:	f7fe ffa6 	bl	8002610 <PowerKey_Init>
	
HERE:
	
	// 1
	vTaskDelay(1000);
	if(!POWER_KEY_STATUS)
 80036c4:	4c76      	ldr	r4, [pc, #472]	; (80038a0 <PowerTask+0x1f0>)
	vTaskDelay(1000);
 80036c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036ca:	f003 ffab 	bl	8007624 <vTaskDelay>
	if(!POWER_KEY_STATUS)
 80036ce:	2102      	movs	r1, #2
 80036d0:	4620      	mov	r0, r4
 80036d2:	f005 fa41 	bl	8008b58 <GPIO_ReadInputDataBit>
 80036d6:	2800      	cmp	r0, #0
 80036d8:	d1f5      	bne.n	80036c6 <PowerTask+0x16>
	{
		POWER_ON;
 80036da:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80036de:	2101      	movs	r1, #1
 80036e0:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 80036e4:	f005 fa3e 	bl	8008b64 <GPIO_SetBits>
//		{
//			vTaskDelay(100);
//		}
	}
	
	ADJ_OUTPUT_ON;
 80036e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036ec:	486c      	ldr	r0, [pc, #432]	; (80038a0 <PowerTask+0x1f0>)
 80036ee:	f005 fa39 	bl	8008b64 <GPIO_SetBits>
	MAIN_OUTPUT_ON;
 80036f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036f6:	486a      	ldr	r0, [pc, #424]	; (80038a0 <PowerTask+0x1f0>)
 80036f8:	f005 fa34 	bl	8008b64 <GPIO_SetBits>
	
	
	// 
	while(!POWER_KEY_STATUS)      // 
 80036fc:	4c68      	ldr	r4, [pc, #416]	; (80038a0 <PowerTask+0x1f0>)
 80036fe:	2102      	movs	r1, #2
 8003700:	4620      	mov	r0, r4
 8003702:	f005 fa29 	bl	8008b58 <GPIO_ReadInputDataBit>
 8003706:	b360      	cbz	r0, 8003762 <PowerTask+0xb2>
	{
		vTaskDelay(100);
	}
	
	while(menu == START)
 8003708:	f8df 8198 	ldr.w	r8, [pc, #408]	; 80038a4 <PowerTask+0x1f4>
 800370c:	f898 3000 	ldrb.w	r3, [r8]
 8003710:	b35b      	cbz	r3, 800376a <PowerTask+0xba>
				ADJ_OUTPUT_ON;
				MAIN_OUTPUT_ON;
			}
			
			// ADC
			ADC_ConvertedValueLocal[0] = ADC_ConvertedValueLocal[0] * (0.8) + (float) ADC_ConvertedValue[0]/4096*3.3*11 * (0.2);
 8003712:	f20f 1b6c 	addw	fp, pc, #364	; 0x16c
 8003716:	e9db ab00 	ldrd	sl, fp, [fp]
 800371a:	f04f 5566 	mov.w	r5, #964689920	; 0x39800000
		if(!POWER_KEY_STATUS)
 800371e:	2102      	movs	r1, #2
 8003720:	485f      	ldr	r0, [pc, #380]	; (80038a0 <PowerTask+0x1f0>)
 8003722:	f005 fa19 	bl	8008b58 <GPIO_ReadInputDataBit>
 8003726:	bb20      	cbnz	r0, 8003772 <PowerTask+0xc2>
			vTaskDelay(1500);
 8003728:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800372c:	f003 ff7a 	bl	8007624 <vTaskDelay>
			if(!POWER_KEY_STATUS)
 8003730:	2102      	movs	r1, #2
 8003732:	485b      	ldr	r0, [pc, #364]	; (80038a0 <PowerTask+0x1f0>)
 8003734:	f005 fa10 	bl	8008b58 <GPIO_ReadInputDataBit>
 8003738:	2800      	cmp	r0, #0
 800373a:	d1f0      	bne.n	800371e <PowerTask+0x6e>
				menu = SHUTDOWN;
 800373c:	2301      	movs	r3, #1
				vTaskDelay(6000);		// ,,
 800373e:	f241 7070 	movw	r0, #6000	; 0x1770
				menu = SHUTDOWN;
 8003742:	f888 3000 	strb.w	r3, [r8]
				vTaskDelay(6000);		// ,,
 8003746:	f003 ff6d 	bl	8007624 <vTaskDelay>
				while(!POWER_KEY_STATUS);
 800374a:	4c55      	ldr	r4, [pc, #340]	; (80038a0 <PowerTask+0x1f0>)
 800374c:	2102      	movs	r1, #2
 800374e:	4620      	mov	r0, r4
 8003750:	f005 fa02 	bl	8008b58 <GPIO_ReadInputDataBit>
 8003754:	2800      	cmp	r0, #0
 8003756:	d0f9      	beq.n	800374c <PowerTask+0x9c>
				POWER_OFF;
 8003758:	2101      	movs	r1, #1
 800375a:	4851      	ldr	r0, [pc, #324]	; (80038a0 <PowerTask+0x1f0>)
 800375c:	f005 fa04 	bl	8008b68 <GPIO_ResetBits>
 8003760:	e7dd      	b.n	800371e <PowerTask+0x6e>
		vTaskDelay(100);
 8003762:	2064      	movs	r0, #100	; 0x64
 8003764:	f003 ff5e 	bl	8007624 <vTaskDelay>
 8003768:	e7c9      	b.n	80036fe <PowerTask+0x4e>
		vTaskDelay(100);
 800376a:	2064      	movs	r0, #100	; 0x64
 800376c:	f003 ff5a 	bl	8007624 <vTaskDelay>
 8003770:	e7cc      	b.n	800370c <PowerTask+0x5c>
			if(powerStatus == 0x00)
 8003772:	4b4d      	ldr	r3, [pc, #308]	; (80038a8 <PowerTask+0x1f8>)
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d165      	bne.n	8003846 <PowerTask+0x196>
				ADJ_OUTPUT_OFF;
 800377a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800377e:	4848      	ldr	r0, [pc, #288]	; (80038a0 <PowerTask+0x1f0>)
 8003780:	f005 f9f2 	bl	8008b68 <GPIO_ResetBits>
				MAIN_OUTPUT_OFF;
 8003784:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003788:	4845      	ldr	r0, [pc, #276]	; (80038a0 <PowerTask+0x1f0>)
 800378a:	f005 f9ed 	bl	8008b68 <GPIO_ResetBits>
			ADC_ConvertedValueLocal[0] = ADC_ConvertedValueLocal[0] * (0.8) + (float) ADC_ConvertedValue[0]/4096*3.3*11 * (0.2);
 800378e:	f8df 911c 	ldr.w	r9, [pc, #284]	; 80038ac <PowerTask+0x1fc>
 8003792:	4c47      	ldr	r4, [pc, #284]	; (80038b0 <PowerTask+0x200>)
 8003794:	f8b9 0000 	ldrh.w	r0, [r9]
 8003798:	b280      	uxth	r0, r0
 800379a:	f7fd fb0b 	bl	8000db4 <__aeabi_ui2f>
 800379e:	4629      	mov	r1, r5
 80037a0:	f7fd fb60 	bl	8000e64 <__aeabi_fmul>
 80037a4:	f7fc feb0 	bl	8000508 <__aeabi_f2d>
 80037a8:	4652      	mov	r2, sl
 80037aa:	465b      	mov	r3, fp
 80037ac:	f7fc ff04 	bl	80005b8 <__aeabi_dmul>
 80037b0:	2200      	movs	r2, #0
 80037b2:	4b40      	ldr	r3, [pc, #256]	; (80038b4 <PowerTask+0x204>)
 80037b4:	f7fc ff00 	bl	80005b8 <__aeabi_dmul>
 80037b8:	a333      	add	r3, pc, #204	; (adr r3, 8003888 <PowerTask+0x1d8>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	f7fc fefb 	bl	80005b8 <__aeabi_dmul>
 80037c2:	4606      	mov	r6, r0
 80037c4:	6820      	ldr	r0, [r4, #0]
 80037c6:	460f      	mov	r7, r1
 80037c8:	f7fc fe9e 	bl	8000508 <__aeabi_f2d>
 80037cc:	a330      	add	r3, pc, #192	; (adr r3, 8003890 <PowerTask+0x1e0>)
 80037ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d2:	f7fc fef1 	bl	80005b8 <__aeabi_dmul>
 80037d6:	4602      	mov	r2, r0
 80037d8:	460b      	mov	r3, r1
 80037da:	4630      	mov	r0, r6
 80037dc:	4639      	mov	r1, r7
 80037de:	f7fc fd35 	bl	800024c <__adddf3>
 80037e2:	f7fd f9e1 	bl	8000ba8 <__aeabi_d2f>
 80037e6:	6020      	str	r0, [r4, #0]
			
			// 
			ADC_ConvertedValueLocal[1] = ADC_ConvertedValueLocal[1] * (0.8) + (float) ADC_ConvertedValue[1]/4096*3.3*20.608 *(0.2);
 80037e8:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 80037ec:	b280      	uxth	r0, r0
 80037ee:	f7fd fae1 	bl	8000db4 <__aeabi_ui2f>
 80037f2:	4629      	mov	r1, r5
 80037f4:	f7fd fb36 	bl	8000e64 <__aeabi_fmul>
 80037f8:	f7fc fe86 	bl	8000508 <__aeabi_f2d>
 80037fc:	4652      	mov	r2, sl
 80037fe:	465b      	mov	r3, fp
 8003800:	f7fc feda 	bl	80005b8 <__aeabi_dmul>
 8003804:	a324      	add	r3, pc, #144	; (adr r3, 8003898 <PowerTask+0x1e8>)
 8003806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380a:	f7fc fed5 	bl	80005b8 <__aeabi_dmul>
 800380e:	a31e      	add	r3, pc, #120	; (adr r3, 8003888 <PowerTask+0x1d8>)
 8003810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003814:	f7fc fed0 	bl	80005b8 <__aeabi_dmul>
 8003818:	4606      	mov	r6, r0
 800381a:	6860      	ldr	r0, [r4, #4]
 800381c:	460f      	mov	r7, r1
 800381e:	f7fc fe73 	bl	8000508 <__aeabi_f2d>
 8003822:	a31b      	add	r3, pc, #108	; (adr r3, 8003890 <PowerTask+0x1e0>)
 8003824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003828:	f7fc fec6 	bl	80005b8 <__aeabi_dmul>
 800382c:	4602      	mov	r2, r0
 800382e:	460b      	mov	r3, r1
 8003830:	4630      	mov	r0, r6
 8003832:	4639      	mov	r1, r7
 8003834:	f7fc fd0a 	bl	800024c <__adddf3>
 8003838:	f7fd f9b6 	bl	8000ba8 <__aeabi_d2f>
 800383c:	6060      	str	r0, [r4, #4]
			vTaskDelay(20);
 800383e:	2014      	movs	r0, #20
 8003840:	f003 fef0 	bl	8007624 <vTaskDelay>
 8003844:	e76b      	b.n	800371e <PowerTask+0x6e>
			else if(powerStatus == 0x01)
 8003846:	2b01      	cmp	r3, #1
 8003848:	d105      	bne.n	8003856 <PowerTask+0x1a6>
				ADJ_OUTPUT_ON;
 800384a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800384e:	4814      	ldr	r0, [pc, #80]	; (80038a0 <PowerTask+0x1f0>)
 8003850:	f005 f988 	bl	8008b64 <GPIO_SetBits>
 8003854:	e796      	b.n	8003784 <PowerTask+0xd4>
			else if(powerStatus == 0x02)
 8003856:	2b02      	cmp	r3, #2
 8003858:	d10a      	bne.n	8003870 <PowerTask+0x1c0>
				ADJ_OUTPUT_OFF;
 800385a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800385e:	4810      	ldr	r0, [pc, #64]	; (80038a0 <PowerTask+0x1f0>)
 8003860:	f005 f982 	bl	8008b68 <GPIO_ResetBits>
				MAIN_OUTPUT_ON;
 8003864:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003868:	480d      	ldr	r0, [pc, #52]	; (80038a0 <PowerTask+0x1f0>)
 800386a:	f005 f97b 	bl	8008b64 <GPIO_SetBits>
 800386e:	e78e      	b.n	800378e <PowerTask+0xde>
			else if(powerStatus == 0x03)
 8003870:	2b03      	cmp	r3, #3
 8003872:	d18c      	bne.n	800378e <PowerTask+0xde>
				ADJ_OUTPUT_ON;
 8003874:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003878:	4809      	ldr	r0, [pc, #36]	; (80038a0 <PowerTask+0x1f0>)
 800387a:	f005 f973 	bl	8008b64 <GPIO_SetBits>
 800387e:	e7f1      	b.n	8003864 <PowerTask+0x1b4>
 8003880:	66666666 	.word	0x66666666
 8003884:	400a6666 	.word	0x400a6666
 8003888:	9999999a 	.word	0x9999999a
 800388c:	3fc99999 	.word	0x3fc99999
 8003890:	9999999a 	.word	0x9999999a
 8003894:	3fe99999 	.word	0x3fe99999
 8003898:	e353f7cf 	.word	0xe353f7cf
 800389c:	40349ba5 	.word	0x40349ba5
 80038a0:	40011000 	.word	0x40011000
 80038a4:	20000080 	.word	0x20000080
 80038a8:	2000033c 	.word	0x2000033c
 80038ac:	200002e4 	.word	0x200002e4
 80038b0:	200002e8 	.word	0x200002e8
 80038b4:	40260000 	.word	0x40260000

080038b8 <TIM3_Init>:
	1500
};

// PWM
void TIM3_Init(void)
{
 80038b8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // 12 GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80038ba:	2101      	movs	r1, #1
{
 80038bc:	b088      	sub	sp, #32
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80038be:	2004      	movs	r0, #4
 80038c0:	f005 fad8 	bl	8008e74 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80038c4:	f641 0403 	movw	r4, #6147	; 0x1803
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 80038c8:	23c0      	movs	r3, #192	; 0xc0
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80038ca:	4669      	mov	r1, sp
 80038cc:	4831      	ldr	r0, [pc, #196]	; (8003994 <TIM3_Init+0xdc>)
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 80038ce:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80038d2:	f8ad 4002 	strh.w	r4, [sp, #2]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80038d6:	f005 f8e7 	bl	8008aa8 <GPIO_Init>
	
	// 34 GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80038da:	2101      	movs	r1, #1
 80038dc:	2008      	movs	r0, #8
 80038de:	f005 fac9 	bl	8008e74 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1;
 80038e2:	2303      	movs	r3, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80038e4:	4669      	mov	r1, sp
 80038e6:	482c      	ldr	r0, [pc, #176]	; (8003998 <TIM3_Init+0xe0>)
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1;
 80038e8:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80038ec:	f8ad 4002 	strh.w	r4, [sp, #2]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80038f0:	f005 f8da 	bl	8008aa8 <GPIO_Init>
	
	
	// ,CK_INT=72M
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80038f4:	2101      	movs	r1, #1
 80038f6:	2002      	movs	r0, #2
 80038f8:	f005 fac8 	bl	8008e8c <RCC_APB1PeriphClockCmd>

/*---------------------------------------------*/
	// 20ms
	
	// TIM_Period+1
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 80038fc:	f644 6320 	movw	r3, #20000	; 0x4e20
	// CNT = Fck_int/(psc+1)
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB1;
	//  
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 8003900:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 8003902:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB1;
 8003906:	2347      	movs	r3, #71	; 0x47
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
	// 
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8003908:	4c24      	ldr	r4, [pc, #144]	; (800399c <TIM3_Init+0xe4>)
 800390a:	a901      	add	r1, sp, #4
 800390c:	4620      	mov	r0, r4
	
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800390e:	2601      	movs	r6, #1
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB1;
 8003910:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 8003914:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
 8003918:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 800391c:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8003920:	f005 fb74 	bl	800900c <TIM_TimeBaseInit>
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8003924:	2360      	movs	r3, #96	; 0x60
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8003926:	f8ad 5018 	strh.w	r5, [sp, #24]
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 800392a:	f240 55dc 	movw	r5, #1500	; 0x5dc
	TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 800392e:	4620      	mov	r0, r4
 8003930:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8003932:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8003936:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 800393a:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 800393e:	f005 fbaf 	bl	80090a0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8003942:	4620      	mov	r0, r4
 8003944:	2108      	movs	r1, #8
 8003946:	f005 fcf4 	bl	8009332 <TIM_OC1PreloadConfig>
	
	//  2
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 800394a:	4620      	mov	r0, r4
 800394c:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 800394e:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 8003952:	f005 fbe9 	bl	8009128 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8003956:	4620      	mov	r0, r4
 8003958:	2108      	movs	r1, #8
 800395a:	f005 fcf2 	bl	8009342 <TIM_OC2PreloadConfig>
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 800395e:	4620      	mov	r0, r4
 8003960:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003962:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 8003966:	f005 fc1f 	bl	80091a8 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800396a:	4620      	mov	r0, r4
 800396c:	2108      	movs	r1, #8
 800396e:	f005 fcf2 	bl	8009356 <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 8003972:	4620      	mov	r0, r4
 8003974:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003976:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 800397a:	f005 fc53 	bl	8009224 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800397e:	4620      	mov	r0, r4
 8003980:	2108      	movs	r1, #8
 8003982:	f005 fcf0 	bl	8009366 <TIM_OC4PreloadConfig>
	
	// 
	TIM_Cmd(TIM3, ENABLE);
 8003986:	4631      	mov	r1, r6
 8003988:	4620      	mov	r0, r4
 800398a:	f005 fc90 	bl	80092ae <TIM_Cmd>
}
 800398e:	b008      	add	sp, #32
 8003990:	bd70      	pop	{r4, r5, r6, pc}
 8003992:	bf00      	nop
 8003994:	40010800 	.word	0x40010800
 8003998:	40010c00 	.word	0x40010c00
 800399c:	40000400 	.word	0x40000400

080039a0 <TIM8_Init>:

// PWM
void TIM8_Init(void)
{
 80039a0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM8, ENABLE);
 80039a2:	2101      	movs	r1, #1
{
 80039a4:	b088      	sub	sp, #32
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM8, ENABLE);
 80039a6:	f242 0010 	movw	r0, #8208	; 0x2010
 80039aa:	f005 fa63 	bl	8008e74 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 80039ae:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80039b2:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80039b6:	f641 0303 	movw	r3, #6147	; 0x1803
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 80039ba:	4669      	mov	r1, sp
 80039bc:	4829      	ldr	r0, [pc, #164]	; (8003a64 <TIM8_Init+0xc4>)
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80039be:	f8ad 3002 	strh.w	r3, [sp, #2]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 80039c2:	f005 f871 	bl	8008aa8 <GPIO_Init>

/*---------------------------------------------*/
	// 20ms
	
	// TIM_Period+1
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 80039c6:	f644 6320 	movw	r3, #20000	; 0x4e20
	// CNT = Fck_int/(psc+1)
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB2;	
	//  
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 80039ca:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 80039cc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB2;	
 80039d0:	2347      	movs	r3, #71	; 0x47
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
	// 
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 80039d2:	4c25      	ldr	r4, [pc, #148]	; (8003a68 <TIM8_Init+0xc8>)
 80039d4:	a901      	add	r1, sp, #4
 80039d6:	4620      	mov	r0, r4
	
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80039d8:	2601      	movs	r6, #1
	TIM_TimeBaseStructure.TIM_Prescaler = SERVO_TIM_PSC_APB2;	
 80039da:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
 80039de:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
 80039e2:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 80039e6:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 80039ea:	f005 fb0f 	bl	800900c <TIM_TimeBaseInit>
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80039ee:	2360      	movs	r3, #96	; 0x60
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80039f0:	f8ad 5018 	strh.w	r5, [sp, #24]
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80039f4:	f240 55dc 	movw	r5, #1500	; 0x5dc
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);
 80039f8:	4620      	mov	r0, r4
 80039fa:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80039fc:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8003a00:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003a04:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);
 8003a08:	f005 fb4a 	bl	80090a0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8003a0c:	4620      	mov	r0, r4
 8003a0e:	2108      	movs	r1, #8
 8003a10:	f005 fc8f 	bl	8009332 <TIM_OC1PreloadConfig>
	
	//  2
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);
 8003a14:	4620      	mov	r0, r4
 8003a16:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003a18:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);
 8003a1c:	f005 fb84 	bl	8009128 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8003a20:	4620      	mov	r0, r4
 8003a22:	2108      	movs	r1, #8
 8003a24:	f005 fc8d 	bl	8009342 <TIM_OC2PreloadConfig>
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);
 8003a28:	4620      	mov	r0, r4
 8003a2a:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003a2c:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);
 8003a30:	f005 fbba 	bl	80091a8 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8003a34:	4620      	mov	r0, r4
 8003a36:	2108      	movs	r1, #8
 8003a38:	f005 fc8d 	bl	8009356 <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC4Init(TIM8, &TIM_OCInitStructure);
 8003a3c:	4620      	mov	r0, r4
 8003a3e:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003a40:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM8, &TIM_OCInitStructure);
 8003a44:	f005 fbee 	bl	8009224 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8003a48:	4620      	mov	r0, r4
 8003a4a:	2108      	movs	r1, #8
 8003a4c:	f005 fc8b 	bl	8009366 <TIM_OC4PreloadConfig>
	
	// 
	TIM_Cmd(TIM8, ENABLE);
 8003a50:	4631      	mov	r1, r6
 8003a52:	4620      	mov	r0, r4
 8003a54:	f005 fc2b 	bl	80092ae <TIM_Cmd>
	
	// 
	TIM_CtrlPWMOutputs(TIM8, ENABLE);
 8003a58:	4631      	mov	r1, r6
 8003a5a:	4620      	mov	r0, r4
 8003a5c:	f005 fc33 	bl	80092c6 <TIM_CtrlPWMOutputs>
}
 8003a60:	b008      	add	sp, #32
 8003a62:	bd70      	pop	{r4, r5, r6, pc}
 8003a64:	40011000 	.word	0x40011000
 8003a68:	40013400 	.word	0x40013400

08003a6c <Servo_Init>:

// 
void Servo_Init(void)
{
 8003a6c:	b508      	push	{r3, lr}
	// PWM
	TIM3_Init();
 8003a6e:	f7ff ff23 	bl	80038b8 <TIM3_Init>
//	Set_Servo_PWM_Duty(4, 0.5);
//	Set_Servo_PWM_Duty(5, 0.5);
//	Set_Servo_PWM_Duty(6, 0.5);
//	Set_Servo_PWM_Duty(7, 0.5);
//	Set_Servo_PWM_Duty(8, 0.5);
}
 8003a72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TIM8_Init();
 8003a76:	f7ff bf93 	b.w	80039a0 <TIM8_Init>
	...

08003a7c <Duty_to_PWM>:
	* 0 ~ 1, 0500us, 12500us, , 1 ~ 8
  * @param    channel: 1~8, servo pwm duty range: 500us ~ 2500us, duty: 0~1
  * @retval None
  */
uint16_t Duty_to_PWM(float duty)
{
 8003a7c:	b508      	push	{r3, lr}
	return 2000 * duty + 500;
 8003a7e:	4905      	ldr	r1, [pc, #20]	; (8003a94 <Duty_to_PWM+0x18>)
 8003a80:	f7fd f9f0 	bl	8000e64 <__aeabi_fmul>
 8003a84:	4904      	ldr	r1, [pc, #16]	; (8003a98 <Duty_to_PWM+0x1c>)
 8003a86:	f7fd f8e5 	bl	8000c54 <__addsf3>
 8003a8a:	f7fd fbd7 	bl	800123c <__aeabi_f2uiz>
}
 8003a8e:	b280      	uxth	r0, r0
 8003a90:	bd08      	pop	{r3, pc}
 8003a92:	bf00      	nop
 8003a94:	44fa0000 	.word	0x44fa0000
 8003a98:	43fa0000 	.word	0x43fa0000

08003a9c <Set_Servo_PWM>:
// PWM,500us~2500us,:1500us,1~8
void Set_Servo_PWM(uint8_t channel, uint16_t pwm)
{
	TIM_TypeDef *tim;
	
	if(channel > 8)
 8003a9c:	2808      	cmp	r0, #8
 8003a9e:	d81b      	bhi.n	8003ad8 <Set_Servo_PWM+0x3c>
	// PWM[500,2500],
	if(pwm > 2500)
	{
		return;
	}
	else if(pwm < 500)
 8003aa0:	f5a1 73fa 	sub.w	r3, r1, #500	; 0x1f4
 8003aa4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003aa8:	d816      	bhi.n	8003ad8 <Set_Servo_PWM+0x3c>
	{
		return;
	}
	
	if(channel > 4)
 8003aaa:	2804      	cmp	r0, #4
	{
		tim = TIM8;
		channel -= 4;
 8003aac:	bf84      	itt	hi
 8003aae:	3804      	subhi	r0, #4
 8003ab0:	b2c0      	uxtbhi	r0, r0
	}
	else
	{
		tim = TIM3;
	}
	switch(channel)
 8003ab2:	f100 30ff 	add.w	r0, r0, #4294967295
		tim = TIM8;
 8003ab6:	bf8c      	ite	hi
 8003ab8:	4b08      	ldrhi	r3, [pc, #32]	; (8003adc <Set_Servo_PWM+0x40>)
		tim = TIM3;
 8003aba:	4b09      	ldrls	r3, [pc, #36]	; (8003ae0 <Set_Servo_PWM+0x44>)
	switch(channel)
 8003abc:	2803      	cmp	r0, #3
 8003abe:	d80b      	bhi.n	8003ad8 <Set_Servo_PWM+0x3c>
 8003ac0:	e8df f000 	tbb	[pc, r0]
 8003ac4:	08060402 	.word	0x08060402
	{
		case 1: tim->CCR1 = pwm; break;
 8003ac8:	8699      	strh	r1, [r3, #52]	; 0x34
 8003aca:	4770      	bx	lr
		case 2: tim->CCR2 = pwm; break;
 8003acc:	8719      	strh	r1, [r3, #56]	; 0x38
 8003ace:	4770      	bx	lr
		case 3: tim->CCR3 = pwm; break;
 8003ad0:	8799      	strh	r1, [r3, #60]	; 0x3c
 8003ad2:	4770      	bx	lr
		case 4: tim->CCR4 = pwm; break;
 8003ad4:	f8a3 1040 	strh.w	r1, [r3, #64]	; 0x40
		default:
			break;
	}
}
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40013400 	.word	0x40013400
 8003ae0:	40000400 	.word	0x40000400

08003ae4 <PWM>:
}


// PWM,PWM[0,1]
void PWM(float *duty)
{
 8003ae4:	b570      	push	{r4, r5, r6, lr}
	if(*duty > 1)
 8003ae6:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8003aea:	6806      	ldr	r6, [r0, #0]
{
 8003aec:	4604      	mov	r4, r0
	if(*duty > 1)
 8003aee:	4629      	mov	r1, r5
 8003af0:	4630      	mov	r0, r6
 8003af2:	f7fd fb73 	bl	80011dc <__aeabi_fcmpgt>
 8003af6:	b108      	cbz	r0, 8003afc <PWM+0x18>
	{
		*duty = 1;
	}
	else if(*duty < 0)
	{
		*duty = 0;
 8003af8:	6025      	str	r5, [r4, #0]
	}
}
 8003afa:	e006      	b.n	8003b0a <PWM+0x26>
	else if(*duty < 0)
 8003afc:	2500      	movs	r5, #0
 8003afe:	4630      	mov	r0, r6
 8003b00:	4629      	mov	r1, r5
 8003b02:	f7fd fb4d 	bl	80011a0 <__aeabi_fcmplt>
 8003b06:	2800      	cmp	r0, #0
 8003b08:	d1f6      	bne.n	8003af8 <PWM+0x14>
}
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}

08003b0c <SPI_FLASH_Init>:
  * @brief  SPI_FLASH
  * @param  
  * @retval 
  */
void SPI_FLASH_Init(void)
{
 8003b0c:	b530      	push	{r4, r5, lr}
	SPI_InitTypeDef  SPI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* SPI */
	FLASH_SPI_APBxClock_FUN ( FLASH_SPI_CLK, ENABLE );
 8003b0e:	2101      	movs	r1, #1
{
 8003b10:	b087      	sub	sp, #28
	FLASH_SPI_APBxClock_FUN ( FLASH_SPI_CLK, ENABLE );
 8003b12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b16:	f005 f9b9 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	/* SPI */
	FLASH_SPI_CS_APBxClock_FUN ( FLASH_SPI_CS_CLK | FLASH_SPI_SCK_CLK | FLASH_SPI_MISO_PIN | FLASH_SPI_MOSI_PIN, ENABLE );
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	f24c 0008 	movw	r0, #49160	; 0xc008
 8003b20:	f005 f9a8 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/* SPI CSIO */
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_CS_PIN;
 8003b24:	f44f 5580 	mov.w	r5, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003b28:	f241 0303 	movw	r3, #4099	; 0x1003
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(FLASH_SPI_CS_PORT, &GPIO_InitStructure);
 8003b2c:	4c26      	ldr	r4, [pc, #152]	; (8003bc8 <SPI_FLASH_Init+0xbc>)
 8003b2e:	4669      	mov	r1, sp
 8003b30:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_CS_PIN;
 8003b32:	f8ad 5000 	strh.w	r5, [sp]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003b36:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(FLASH_SPI_CS_PORT, &GPIO_InitStructure);
 8003b3a:	f004 ffb5 	bl	8008aa8 <GPIO_Init>

	/* SPI SCK*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_SCK_PIN;
 8003b3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b42:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003b46:	2318      	movs	r3, #24
	GPIO_Init(FLASH_SPI_SCK_PORT, &GPIO_InitStructure);
 8003b48:	4669      	mov	r1, sp
 8003b4a:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003b4c:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(FLASH_SPI_SCK_PORT, &GPIO_InitStructure);
 8003b50:	f004 ffaa 	bl	8008aa8 <GPIO_Init>

	/* SPI MISO*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MISO_PIN;
 8003b54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	GPIO_Init(FLASH_SPI_MISO_PORT, &GPIO_InitStructure);
 8003b58:	4669      	mov	r1, sp
 8003b5a:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MISO_PIN;
 8003b5c:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_Init(FLASH_SPI_MISO_PORT, &GPIO_InitStructure);
 8003b60:	f004 ffa2 	bl	8008aa8 <GPIO_Init>

	/* SPI MOSI*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MOSI_PIN;
 8003b64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	GPIO_Init(FLASH_SPI_MOSI_PORT, &GPIO_InitStructure);
 8003b68:	4669      	mov	r1, sp
 8003b6a:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MOSI_PIN;
 8003b6c:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_Init(FLASH_SPI_MOSI_PORT, &GPIO_InitStructure);
 8003b70:	f004 ff9a 	bl	8008aa8 <GPIO_Init>

	/*  FLASH: CS*/
	SPI_FLASH_CS_HIGH();
 8003b74:	4629      	mov	r1, r5
 8003b76:	4620      	mov	r0, r4
 8003b78:	f004 fff4 	bl	8008b64 <GPIO_SetBits>

	/* SPI  */
	// FLASH SPI03CPOL CPHA
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8003b7c:	f44f 7282 	mov.w	r2, #260	; 0x104
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003b80:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8003b82:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8003b86:	2202      	movs	r2, #2
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8003b88:	2501      	movs	r5, #1
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003b8a:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8003b8e:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8003b92:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8003b96:	f8ad 3010 	strh.w	r3, [sp, #16]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8003b9a:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8003b9e:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8003ba2:	2307      	movs	r3, #7
	SPI_Init(FLASH_SPIx , &SPI_InitStructure);
 8003ba4:	f5a4 4454 	sub.w	r4, r4, #54272	; 0xd400
 8003ba8:	4620      	mov	r0, r4
 8003baa:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8003bac:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8003bb0:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8003bb4:	f8ad 500c 	strh.w	r5, [sp, #12]
	SPI_Init(FLASH_SPIx , &SPI_InitStructure);
 8003bb8:	f005 f980 	bl	8008ebc <SPI_Init>

	/*  SPI  */
	SPI_Cmd(FLASH_SPIx , ENABLE);
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	f005 f99b 	bl	8008efa <SPI_Cmd>
	
}
 8003bc4:	b007      	add	sp, #28
 8003bc6:	bd30      	pop	{r4, r5, pc}
 8003bc8:	40010c00 	.word	0x40010c00

08003bcc <SPI_FLASH_SendByte>:
  * @brief  SPI
  * @param  byte
  * @retval 
  */
u8 SPI_FLASH_SendByte(u8 byte)
{
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 8003bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
{
 8003bd2:	4606      	mov	r6, r0
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 8003bd4:	4d16      	ldr	r5, [pc, #88]	; (8003c30 <SPI_FLASH_SendByte+0x64>)
  /* TXE */
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_TXE) == RESET)
 8003bd6:	4f17      	ldr	r7, [pc, #92]	; (8003c34 <SPI_FLASH_SendByte+0x68>)
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 8003bd8:	602b      	str	r3, [r5, #0]
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_TXE) == RESET)
 8003bda:	2102      	movs	r1, #2
 8003bdc:	4638      	mov	r0, r7
 8003bde:	f005 f99d 	bl	8008f1c <SPI_I2S_GetFlagStatus>
 8003be2:	4604      	mov	r4, r0
 8003be4:	b190      	cbz	r0, 8003c0c <SPI_FLASH_SendByte+0x40>
	{
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(0);
   }

  /*  */
  SPI_I2S_SendData(FLASH_SPIx , byte);
 8003be6:	4631      	mov	r1, r6
 8003be8:	4812      	ldr	r0, [pc, #72]	; (8003c34 <SPI_FLASH_SendByte+0x68>)
 8003bea:	f005 f992 	bl	8008f12 <SPI_I2S_SendData>

	SPITimeout = SPIT_FLAG_TIMEOUT;
 8003bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  /* RXNE */
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_RXNE) == RESET)
 8003bf2:	4e10      	ldr	r6, [pc, #64]	; (8003c34 <SPI_FLASH_SendByte+0x68>)
	SPITimeout = SPIT_FLAG_TIMEOUT;
 8003bf4:	602b      	str	r3, [r5, #0]
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_RXNE) == RESET)
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	4630      	mov	r0, r6
 8003bfa:	f005 f98f 	bl	8008f1c <SPI_I2S_GetFlagStatus>
 8003bfe:	4604      	mov	r4, r0
 8003c00:	b178      	cbz	r0, 8003c22 <SPI_FLASH_SendByte+0x56>
  {
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(1);
   }

  /*  */
  return SPI_I2S_ReceiveData(FLASH_SPIx );
 8003c02:	480c      	ldr	r0, [pc, #48]	; (8003c34 <SPI_FLASH_SendByte+0x68>)
 8003c04:	f005 f987 	bl	8008f16 <SPI_I2S_ReceiveData>
 8003c08:	b2c4      	uxtb	r4, r0
 8003c0a:	e008      	b.n	8003c1e <SPI_FLASH_SendByte+0x52>
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(0);
 8003c0c:	682b      	ldr	r3, [r5, #0]
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	602a      	str	r2, [r5, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e1      	bne.n	8003bda <SPI_FLASH_SendByte+0xe>
  * @retval None.
  */
static  uint16_t SPI_TIMEOUT_UserCallback(uint8_t errorCode)
{
  /* , */
  FLASH_ERROR("SPI !errorCode = %d",errorCode);
 8003c16:	4621      	mov	r1, r4
 8003c18:	4807      	ldr	r0, [pc, #28]	; (8003c38 <SPI_FLASH_SendByte+0x6c>)
 8003c1a:	f008 fb9b 	bl	800c354 <iprintf>
}
 8003c1e:	4620      	mov	r0, r4
 8003c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(1);
 8003c22:	682b      	ldr	r3, [r5, #0]
 8003c24:	1e5a      	subs	r2, r3, #1
 8003c26:	602a      	str	r2, [r5, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1e4      	bne.n	8003bf6 <SPI_FLASH_SendByte+0x2a>
  FLASH_ERROR("SPI !errorCode = %d",errorCode);
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	e7f3      	b.n	8003c18 <SPI_FLASH_SendByte+0x4c>
 8003c30:	20000094 	.word	0x20000094
 8003c34:	40003800 	.word	0x40003800
 8003c38:	08010a76 	.word	0x08010a76

08003c3c <SPI_FLASH_BufferRead>:
{
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	460e      	mov	r6, r1
 8003c40:	4604      	mov	r4, r0
  SPI_FLASH_CS_LOW();
 8003c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c46:	4811      	ldr	r0, [pc, #68]	; (8003c8c <SPI_FLASH_BufferRead+0x50>)
{
 8003c48:	4615      	mov	r5, r2
  SPI_FLASH_CS_LOW();
 8003c4a:	f004 ff8d 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReadData);
 8003c4e:	2003      	movs	r0, #3
 8003c50:	f7ff ffbc 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((ReadAddr & 0xFF0000) >> 16);
 8003c54:	f3c6 4007 	ubfx	r0, r6, #16, #8
 8003c58:	f7ff ffb8 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((ReadAddr& 0xFF00) >> 8);
 8003c5c:	f3c6 2007 	ubfx	r0, r6, #8, #8
 8003c60:	f7ff ffb4 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(ReadAddr & 0xFF);
 8003c64:	b2f0      	uxtb	r0, r6
 8003c66:	f7ff ffb1 	bl	8003bcc <SPI_FLASH_SendByte>
  while (NumByteToRead--) /* while there is data to be read */
 8003c6a:	4425      	add	r5, r4
 8003c6c:	42ac      	cmp	r4, r5
 8003c6e:	d106      	bne.n	8003c7e <SPI_FLASH_BufferRead+0x42>
}
 8003c70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SPI_FLASH_CS_HIGH();
 8003c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c78:	4804      	ldr	r0, [pc, #16]	; (8003c8c <SPI_FLASH_BufferRead+0x50>)
 8003c7a:	f004 bf73 	b.w	8008b64 <GPIO_SetBits>
    *pBuffer = SPI_FLASH_SendByte(Dummy_Byte);
 8003c7e:	20ff      	movs	r0, #255	; 0xff
 8003c80:	f7ff ffa4 	bl	8003bcc <SPI_FLASH_SendByte>
 8003c84:	f804 0b01 	strb.w	r0, [r4], #1
    pBuffer++;
 8003c88:	e7f0      	b.n	8003c6c <SPI_FLASH_BufferRead+0x30>
 8003c8a:	bf00      	nop
 8003c8c:	40010c00 	.word	0x40010c00

08003c90 <SPI_FLASH_ReadID>:
{
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SPI_FLASH_CS_LOW();
 8003c92:	4f10      	ldr	r7, [pc, #64]	; (8003cd4 <SPI_FLASH_ReadID+0x44>)
 8003c94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c98:	4638      	mov	r0, r7
 8003c9a:	f004 ff65 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_JedecDeviceID);
 8003c9e:	209f      	movs	r0, #159	; 0x9f
 8003ca0:	f7ff ff94 	bl	8003bcc <SPI_FLASH_SendByte>
  Temp0 = SPI_FLASH_SendByte(Dummy_Byte);
 8003ca4:	20ff      	movs	r0, #255	; 0xff
 8003ca6:	f7ff ff91 	bl	8003bcc <SPI_FLASH_SendByte>
 8003caa:	4606      	mov	r6, r0
  Temp1 = SPI_FLASH_SendByte(Dummy_Byte);
 8003cac:	20ff      	movs	r0, #255	; 0xff
 8003cae:	f7ff ff8d 	bl	8003bcc <SPI_FLASH_SendByte>
 8003cb2:	4604      	mov	r4, r0
  Temp2 = SPI_FLASH_SendByte(Dummy_Byte);
 8003cb4:	20ff      	movs	r0, #255	; 0xff
 8003cb6:	f7ff ff89 	bl	8003bcc <SPI_FLASH_SendByte>
 8003cba:	4605      	mov	r5, r0
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003cbc:	0224      	lsls	r4, r4, #8
  SPI_FLASH_CS_HIGH();
 8003cbe:	4638      	mov	r0, r7
 8003cc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003cc4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  SPI_FLASH_CS_HIGH();
 8003cc8:	f004 ff4c 	bl	8008b64 <GPIO_SetBits>
}
 8003ccc:	ea44 0005 	orr.w	r0, r4, r5
 8003cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40010c00 	.word	0x40010c00

08003cd8 <SPI_FLASH_WriteEnable>:
{
 8003cd8:	b510      	push	{r4, lr}
  SPI_FLASH_CS_LOW();
 8003cda:	4c08      	ldr	r4, [pc, #32]	; (8003cfc <SPI_FLASH_WriteEnable+0x24>)
 8003cdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f004 ff41 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_WriteEnable);
 8003ce6:	2006      	movs	r0, #6
 8003ce8:	f7ff ff70 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003cec:	4620      	mov	r0, r4
}
 8003cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SPI_FLASH_CS_HIGH();
 8003cf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cf6:	f004 bf35 	b.w	8008b64 <GPIO_SetBits>
 8003cfa:	bf00      	nop
 8003cfc:	40010c00 	.word	0x40010c00

08003d00 <SPI_FLASH_WaitForWriteEnd>:
  SPI_FLASH_CS_LOW();
 8003d00:	480a      	ldr	r0, [pc, #40]	; (8003d2c <SPI_FLASH_WaitForWriteEnd+0x2c>)
 8003d02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
{
 8003d06:	b508      	push	{r3, lr}
  SPI_FLASH_CS_LOW();
 8003d08:	f004 ff2e 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReadStatusReg);
 8003d0c:	2005      	movs	r0, #5
 8003d0e:	f7ff ff5d 	bl	8003bcc <SPI_FLASH_SendByte>
    FLASH_Status = SPI_FLASH_SendByte(Dummy_Byte);	 
 8003d12:	20ff      	movs	r0, #255	; 0xff
 8003d14:	f7ff ff5a 	bl	8003bcc <SPI_FLASH_SendByte>
  while ((FLASH_Status & WIP_Flag) == SET);  /*  */
 8003d18:	07c3      	lsls	r3, r0, #31
 8003d1a:	d4fa      	bmi.n	8003d12 <SPI_FLASH_WaitForWriteEnd+0x12>
}
 8003d1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SPI_FLASH_CS_HIGH();
 8003d20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d24:	4801      	ldr	r0, [pc, #4]	; (8003d2c <SPI_FLASH_WaitForWriteEnd+0x2c>)
 8003d26:	f004 bf1d 	b.w	8008b64 <GPIO_SetBits>
 8003d2a:	bf00      	nop
 8003d2c:	40010c00 	.word	0x40010c00

08003d30 <SPI_FLASH_SectorErase>:
{
 8003d30:	b538      	push	{r3, r4, r5, lr}
 8003d32:	4604      	mov	r4, r0
  SPI_FLASH_CS_LOW();
 8003d34:	4d10      	ldr	r5, [pc, #64]	; (8003d78 <SPI_FLASH_SectorErase+0x48>)
  SPI_FLASH_WriteEnable();
 8003d36:	f7ff ffcf 	bl	8003cd8 <SPI_FLASH_WriteEnable>
  SPI_FLASH_WaitForWriteEnd();
 8003d3a:	f7ff ffe1 	bl	8003d00 <SPI_FLASH_WaitForWriteEnd>
  SPI_FLASH_CS_LOW();
 8003d3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d42:	4628      	mov	r0, r5
 8003d44:	f004 ff10 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_SectorErase);
 8003d48:	2020      	movs	r0, #32
 8003d4a:	f7ff ff3f 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((SectorAddr & 0xFF0000) >> 16);
 8003d4e:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8003d52:	f7ff ff3b 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((SectorAddr & 0xFF00) >> 8);
 8003d56:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8003d5a:	f7ff ff37 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(SectorAddr & 0xFF);
 8003d5e:	b2e0      	uxtb	r0, r4
 8003d60:	f7ff ff34 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003d64:	4628      	mov	r0, r5
 8003d66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d6a:	f004 fefb 	bl	8008b64 <GPIO_SetBits>
}
 8003d6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SPI_FLASH_WaitForWriteEnd();
 8003d72:	f7ff bfc5 	b.w	8003d00 <SPI_FLASH_WaitForWriteEnd>
 8003d76:	bf00      	nop
 8003d78:	40010c00 	.word	0x40010c00

08003d7c <SPI_FLASH_PageWrite>:
{
 8003d7c:	b570      	push	{r4, r5, r6, lr}
 8003d7e:	460e      	mov	r6, r1
 8003d80:	4614      	mov	r4, r2
 8003d82:	4605      	mov	r5, r0
  SPI_FLASH_WriteEnable();
 8003d84:	f7ff ffa8 	bl	8003cd8 <SPI_FLASH_WriteEnable>
  SPI_FLASH_CS_LOW();
 8003d88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d8c:	4814      	ldr	r0, [pc, #80]	; (8003de0 <SPI_FLASH_PageWrite+0x64>)
 8003d8e:	f004 feeb 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_PageProgram);
 8003d92:	2002      	movs	r0, #2
 8003d94:	f7ff ff1a 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((WriteAddr & 0xFF0000) >> 16);
 8003d98:	f3c6 4007 	ubfx	r0, r6, #16, #8
 8003d9c:	f7ff ff16 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((WriteAddr & 0xFF00) >> 8);
 8003da0:	f3c6 2007 	ubfx	r0, r6, #8, #8
 8003da4:	f7ff ff12 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(WriteAddr & 0xFF);
 8003da8:	b2f0      	uxtb	r0, r6
 8003daa:	f7ff ff0f 	bl	8003bcc <SPI_FLASH_SendByte>
  if(NumByteToWrite > SPI_FLASH_PerWritePageSize)
 8003dae:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8003db2:	d904      	bls.n	8003dbe <SPI_FLASH_PageWrite+0x42>
     FLASH_ERROR("SPI_FLASH_PageWrite too large!"); 
 8003db4:	480b      	ldr	r0, [pc, #44]	; (8003de4 <SPI_FLASH_PageWrite+0x68>)
 8003db6:	f008 fb53 	bl	800c460 <puts>
     NumByteToWrite = SPI_FLASH_PerWritePageSize;
 8003dba:	f44f 7480 	mov.w	r4, #256	; 0x100
 8003dbe:	442c      	add	r4, r5
  while (NumByteToWrite--)
 8003dc0:	42a5      	cmp	r5, r4
 8003dc2:	d108      	bne.n	8003dd6 <SPI_FLASH_PageWrite+0x5a>
  SPI_FLASH_CS_HIGH();
 8003dc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dc8:	4805      	ldr	r0, [pc, #20]	; (8003de0 <SPI_FLASH_PageWrite+0x64>)
 8003dca:	f004 fecb 	bl	8008b64 <GPIO_SetBits>
}
 8003dce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SPI_FLASH_WaitForWriteEnd();
 8003dd2:	f7ff bf95 	b.w	8003d00 <SPI_FLASH_WaitForWriteEnd>
    SPI_FLASH_SendByte(*pBuffer);
 8003dd6:	f815 0b01 	ldrb.w	r0, [r5], #1
 8003dda:	f7ff fef7 	bl	8003bcc <SPI_FLASH_SendByte>
    pBuffer++;
 8003dde:	e7ef      	b.n	8003dc0 <SPI_FLASH_PageWrite+0x44>
 8003de0:	40010c00 	.word	0x40010c00
 8003de4:	08010aa5 	.word	0x08010aa5

08003de8 <SPI_FLASH_BufferWrite>:
{
 8003de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (Addr == 0)
 8003dec:	f011 03ff 	ands.w	r3, r1, #255	; 0xff
{
 8003df0:	4615      	mov	r5, r2
 8003df2:	4604      	mov	r4, r0
 8003df4:	460f      	mov	r7, r1
  NumOfPage =  NumByteToWrite / SPI_FLASH_PageSize;
 8003df6:	ea4f 2212 	mov.w	r2, r2, lsr #8
  if (Addr == 0)
 8003dfa:	d11a      	bne.n	8003e32 <SPI_FLASH_BufferWrite+0x4a>
    if (NumOfPage == 0) 
 8003dfc:	b16a      	cbz	r2, 8003e1a <SPI_FLASH_BufferWrite+0x32>
 8003dfe:	ea4f 2802 	mov.w	r8, r2, lsl #8
 8003e02:	eb00 2602 	add.w	r6, r0, r2, lsl #8
 8003e06:	eba1 0900 	sub.w	r9, r1, r0
      while (NumOfPage--)
 8003e0a:	42b4      	cmp	r4, r6
 8003e0c:	eb04 0109 	add.w	r1, r4, r9
 8003e10:	d107      	bne.n	8003e22 <SPI_FLASH_BufferWrite+0x3a>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003e12:	b2ea      	uxtb	r2, r5
 8003e14:	eb07 0108 	add.w	r1, r7, r8
 8003e18:	e001      	b.n	8003e1e <SPI_FLASH_BufferWrite+0x36>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumByteToWrite);
 8003e1a:	462a      	mov	r2, r5
 8003e1c:	4639      	mov	r1, r7
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003e1e:	4620      	mov	r0, r4
 8003e20:	e015      	b.n	8003e4e <SPI_FLASH_BufferWrite+0x66>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
 8003e22:	4620      	mov	r0, r4
 8003e24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e28:	f7ff ffa8 	bl	8003d7c <SPI_FLASH_PageWrite>
        pBuffer += SPI_FLASH_PageSize;
 8003e2c:	f504 7480 	add.w	r4, r4, #256	; 0x100
 8003e30:	e7eb      	b.n	8003e0a <SPI_FLASH_BufferWrite+0x22>
  count = SPI_FLASH_PageSize - Addr;
 8003e32:	425e      	negs	r6, r3
 8003e34:	b2f6      	uxtb	r6, r6
    if (NumOfPage == 0)
 8003e36:	b972      	cbnz	r2, 8003e56 <SPI_FLASH_BufferWrite+0x6e>
  NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
 8003e38:	b2ea      	uxtb	r2, r5
      if (NumOfSingle > count) 
 8003e3a:	4296      	cmp	r6, r2
 8003e3c:	d2ed      	bcs.n	8003e1a <SPI_FLASH_BufferWrite+0x32>
        temp = NumOfSingle - count;
 8003e3e:	4413      	add	r3, r2
 8003e40:	b2dd      	uxtb	r5, r3
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
 8003e42:	4632      	mov	r2, r6
 8003e44:	f7ff ff9a 	bl	8003d7c <SPI_FLASH_PageWrite>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, temp);
 8003e48:	462a      	mov	r2, r5
 8003e4a:	19f1      	adds	r1, r6, r7
 8003e4c:	19a0      	adds	r0, r4, r6
}
 8003e4e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003e52:	f7ff bf93 	b.w	8003d7c <SPI_FLASH_PageWrite>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
 8003e56:	4632      	mov	r2, r6
 8003e58:	f7ff ff90 	bl	8003d7c <SPI_FLASH_PageWrite>
      NumByteToWrite -= count;
 8003e5c:	1bad      	subs	r5, r5, r6
 8003e5e:	fa1f f885 	uxth.w	r8, r5
      pBuffer += count;
 8003e62:	4434      	add	r4, r6
      WriteAddr +=  count;
 8003e64:	4437      	add	r7, r6
 8003e66:	f408 467f 	and.w	r6, r8, #65280	; 0xff00
      NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
 8003e6a:	b2ed      	uxtb	r5, r5
      while (NumOfPage--)
 8003e6c:	eb04 0806 	add.w	r8, r4, r6
 8003e70:	eba7 0904 	sub.w	r9, r7, r4
 8003e74:	4544      	cmp	r4, r8
 8003e76:	eb04 0109 	add.w	r1, r4, r9
 8003e7a:	d103      	bne.n	8003e84 <SPI_FLASH_BufferWrite+0x9c>
 8003e7c:	19b9      	adds	r1, r7, r6
      if (NumOfSingle != 0)
 8003e7e:	b14d      	cbz	r5, 8003e94 <SPI_FLASH_BufferWrite+0xac>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003e80:	462a      	mov	r2, r5
 8003e82:	e7cc      	b.n	8003e1e <SPI_FLASH_BufferWrite+0x36>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
 8003e84:	4620      	mov	r0, r4
 8003e86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e8a:	f7ff ff77 	bl	8003d7c <SPI_FLASH_PageWrite>
        pBuffer += SPI_FLASH_PageSize;
 8003e8e:	f504 7480 	add.w	r4, r4, #256	; 0x100
 8003e92:	e7ef      	b.n	8003e74 <SPI_FLASH_BufferWrite+0x8c>
}
 8003e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003e98 <SPI_Flash_WAKEUP>:
{
 8003e98:	b510      	push	{r4, lr}
  SPI_FLASH_CS_LOW();
 8003e9a:	4c08      	ldr	r4, [pc, #32]	; (8003ebc <SPI_Flash_WAKEUP+0x24>)
 8003e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ea0:	4620      	mov	r0, r4
 8003ea2:	f004 fe61 	bl	8008b68 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReleasePowerDown);
 8003ea6:	20ab      	movs	r0, #171	; 0xab
 8003ea8:	f7ff fe90 	bl	8003bcc <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003eac:	4620      	mov	r0, r4
}   
 8003eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SPI_FLASH_CS_HIGH();
 8003eb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003eb6:	f004 be55 	b.w	8008b64 <GPIO_SetBits>
 8003eba:	bf00      	nop
 8003ebc:	40010c00 	.word	0x40010c00

08003ec0 <UART4_Init>:
  * @brief  UART GPIO ,
  * @param  
  * @retval 
  */
void UART4_Init(uint32_t baudrate)
{
 8003ec0:	b530      	push	{r4, r5, lr}
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef USART_ClockInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8003ec2:	2101      	movs	r1, #1
{
 8003ec4:	b089      	sub	sp, #36	; 0x24
 8003ec6:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8003ec8:	2011      	movs	r0, #17
 8003eca:	f004 ffd3 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4,ENABLE);
 8003ece:	2101      	movs	r1, #1
 8003ed0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003ed4:	f004 ffda 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8003ed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003edc:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003ee0:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003ee4:	4d23      	ldr	r5, [pc, #140]	; (8003f74 <UART4_Init+0xb4>)
 8003ee6:	4669      	mov	r1, sp
 8003ee8:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003eea:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003eee:	f004 fddb 	bl	8008aa8 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8003ef2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ef6:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003efa:	2304      	movs	r3, #4
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003efc:	4669      	mov	r1, sp
 8003efe:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003f00:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003f04:	f004 fdd0 	bl	8008aa8 <GPIO_Init>
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003f08:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 8003f0c:	9404      	str	r4, [sp, #16]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003f0e:	2400      	movs	r4, #0
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(UART4, &USART_InitStructure);
 8003f10:	f5a5 4544 	sub.w	r5, r5, #50176	; 0xc400
 8003f14:	4628      	mov	r0, r5
 8003f16:	a904      	add	r1, sp, #16
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003f18:	e9cd 4305 	strd	r4, r3, [sp, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003f1c:	f8ad 401c 	strh.w	r4, [sp, #28]
	USART_Init(UART4, &USART_InitStructure);
 8003f20:	f005 fb0a 	bl	8009538 <USART_Init>
	
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003f24:	f44f 7300 	mov.w	r3, #512	; 0x200
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
	USART_ClockInit(UART4, &USART_ClockInitStructure);
 8003f28:	a902      	add	r1, sp, #8
 8003f2a:	4628      	mov	r0, r5
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
 8003f2c:	f8ad 4008 	strh.w	r4, [sp, #8]
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
 8003f30:	f8ad 400a 	strh.w	r4, [sp, #10]
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003f34:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
 8003f38:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_ClockInit(UART4, &USART_ClockInitStructure);
 8003f3c:	f005 fb4e 	bl	80095dc <USART_ClockInit>
	
	NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;  
 8003f40:	2334      	movs	r3, #52	; 0x34
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
 8003f42:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;  
 8003f46:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 8003f4a:	2401      	movs	r4, #1
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 8003f4c:	2306      	movs	r3, #6
	NVIC_Init(&NVIC_InitStructure); 
 8003f4e:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 8003f50:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 8003f54:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure); 
 8003f58:	f004 f9e8 	bl	800832c <NVIC_Init>

	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 8003f5c:	4622      	mov	r2, r4
 8003f5e:	4628      	mov	r0, r5
 8003f60:	f240 5125 	movw	r1, #1317	; 0x525
 8003f64:	f005 fb56 	bl	8009614 <USART_ITConfig>

	// 
	USART_Cmd(UART4, ENABLE);
 8003f68:	4621      	mov	r1, r4
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	f005 fb46 	bl	80095fc <USART_Cmd>
	
//	USART_SendData(UART4, 0x3A);
}
 8003f70:	b009      	add	sp, #36	; 0x24
 8003f72:	bd30      	pop	{r4, r5, pc}
 8003f74:	40011000 	.word	0x40011000

08003f78 <Uart4Task>:
uint8_t ultrasonic_state1 = 0;


void Uart4Task(void *param)
{
	vTaskDelay(3000);
 8003f78:	f640 30b8 	movw	r0, #3000	; 0xbb8
{
 8003f7c:	b508      	push	{r3, lr}
	vTaskDelay(3000);
 8003f7e:	f003 fb51 	bl	8007624 <vTaskDelay>
	
	
	// US1000x55
	while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003f82:	4c11      	ldr	r4, [pc, #68]	; (8003fc8 <Uart4Task+0x50>)
 8003f84:	2180      	movs	r1, #128	; 0x80
 8003f86:	4620      	mov	r0, r4
 8003f88:	f005 fb64 	bl	8009654 <USART_GetFlagStatus>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d0f9      	beq.n	8003f84 <Uart4Task+0xc>
	{

	}
	USART_SendData(UART4, 0x55);
 8003f90:	2155      	movs	r1, #85	; 0x55
 8003f92:	480d      	ldr	r0, [pc, #52]	; (8003fc8 <Uart4Task+0x50>)
 8003f94:	f005 fb56 	bl	8009644 <USART_SendData>
	ultrasonic_state1 = 0;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	4c0c      	ldr	r4, [pc, #48]	; (8003fcc <Uart4Task+0x54>)
		if(ultrasonic_state1 == 2)
		{
			//printf("ultrasonic_distance1: %d mm\n", ultrasonic_distance1);
			
			// US1000x55
			while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003f9c:	4d0a      	ldr	r5, [pc, #40]	; (8003fc8 <Uart4Task+0x50>)
	ultrasonic_state1 = 0;
 8003f9e:	7023      	strb	r3, [r4, #0]
			USART_SendData(UART4, 0x55);
			ultrasonic_state1 = 0;
		}
		
		// 10
		vTaskDelay(100);
 8003fa0:	2064      	movs	r0, #100	; 0x64
 8003fa2:	f003 fb3f 	bl	8007624 <vTaskDelay>
		if(ultrasonic_state1 == 2)
 8003fa6:	7823      	ldrb	r3, [r4, #0]
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d1f9      	bne.n	8003fa0 <Uart4Task+0x28>
			while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003fac:	2180      	movs	r1, #128	; 0x80
 8003fae:	4628      	mov	r0, r5
 8003fb0:	f005 fb50 	bl	8009654 <USART_GetFlagStatus>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d0f9      	beq.n	8003fac <Uart4Task+0x34>
			USART_SendData(UART4, 0x55);
 8003fb8:	2155      	movs	r1, #85	; 0x55
 8003fba:	4628      	mov	r0, r5
 8003fbc:	f005 fb42 	bl	8009644 <USART_SendData>
			ultrasonic_state1 = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	7023      	strb	r3, [r4, #0]
 8003fc4:	e7ec      	b.n	8003fa0 <Uart4Task+0x28>
 8003fc6:	bf00      	nop
 8003fc8:	40004c00 	.word	0x40004c00
 8003fcc:	20000342 	.word	0x20000342

08003fd0 <UART4_IRQHandler>:



// 4,
void UART4_IRQHandler(void)
{
 8003fd0:	b510      	push	{r4, lr}
	static uint16_t temp = 0;
	
	if(USART_GetITStatus(UART4, USART_IT_RXNE)!=RESET)
 8003fd2:	f240 5125 	movw	r1, #1317	; 0x525
 8003fd6:	4810      	ldr	r0, [pc, #64]	; (8004018 <UART4_IRQHandler+0x48>)
 8003fd8:	f005 fb42 	bl	8009660 <USART_GetITStatus>
 8003fdc:	b158      	cbz	r0, 8003ff6 <UART4_IRQHandler+0x26>
	{
		if(ultrasonic_state1 == 0)
 8003fde:	4c0f      	ldr	r4, [pc, #60]	; (800401c <UART4_IRQHandler+0x4c>)
		{
			temp = USART_ReceiveData(UART4) << 8;
 8003fe0:	480d      	ldr	r0, [pc, #52]	; (8004018 <UART4_IRQHandler+0x48>)
		if(ultrasonic_state1 == 0)
 8003fe2:	7823      	ldrb	r3, [r4, #0]
 8003fe4:	b943      	cbnz	r3, 8003ff8 <UART4_IRQHandler+0x28>
			temp = USART_ReceiveData(UART4) << 8;
 8003fe6:	f005 fb31 	bl	800964c <USART_ReceiveData>
 8003fea:	4b0d      	ldr	r3, [pc, #52]	; (8004020 <UART4_IRQHandler+0x50>)
 8003fec:	0200      	lsls	r0, r0, #8
			ultrasonic_state1 ++;
		}
		else if(ultrasonic_state1 == 1)
		{
			temp |= USART_ReceiveData(UART4);
			ultrasonic_distance1 = temp;
 8003fee:	8018      	strh	r0, [r3, #0]
			ultrasonic_state1 ++;
 8003ff0:	7823      	ldrb	r3, [r4, #0]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	7023      	strb	r3, [r4, #0]
		{
			USART_ReceiveData(UART4);
		}
		
	}
}
 8003ff6:	bd10      	pop	{r4, pc}
		else if(ultrasonic_state1 == 1)
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d108      	bne.n	800400e <UART4_IRQHandler+0x3e>
			temp |= USART_ReceiveData(UART4);
 8003ffc:	f005 fb26 	bl	800964c <USART_ReceiveData>
 8004000:	4b07      	ldr	r3, [pc, #28]	; (8004020 <UART4_IRQHandler+0x50>)
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	4310      	orrs	r0, r2
 8004006:	b280      	uxth	r0, r0
 8004008:	8018      	strh	r0, [r3, #0]
			ultrasonic_distance1 = temp;
 800400a:	4b06      	ldr	r3, [pc, #24]	; (8004024 <UART4_IRQHandler+0x54>)
 800400c:	e7ef      	b.n	8003fee <UART4_IRQHandler+0x1e>
}
 800400e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			USART_ReceiveData(UART4);
 8004012:	f005 bb1b 	b.w	800964c <USART_ReceiveData>
 8004016:	bf00      	nop
 8004018:	40004c00 	.word	0x40004c00
 800401c:	20000342 	.word	0x20000342
 8004020:	2000033e 	.word	0x2000033e
 8004024:	20000340 	.word	0x20000340

08004028 <UART5_Init>:
  * @brief  UART GPIO ,
  * @param  
  * @retval 
  */
void UART5_Init(uint32_t baudrate)
{
 8004028:	b530      	push	{r4, r5, lr}
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef USART_ClockInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO, ENABLE);
 800402a:	2101      	movs	r1, #1
{
 800402c:	b089      	sub	sp, #36	; 0x24
 800402e:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO, ENABLE);
 8004030:	2031      	movs	r0, #49	; 0x31
 8004032:	f004 ff1f 	bl	8008e74 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5,ENABLE);
 8004036:	2101      	movs	r1, #1
 8004038:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800403c:	f004 ff26 	bl	8008e8c <RCC_APB1PeriphClockCmd>

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8004040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004044:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004048:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800404c:	4669      	mov	r1, sp
 800404e:	4821      	ldr	r0, [pc, #132]	; (80040d4 <UART5_Init+0xac>)
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004050:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004054:	f004 fd28 	bl	8008aa8 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8004058:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800405a:	4669      	mov	r1, sp
 800405c:	481e      	ldr	r0, [pc, #120]	; (80040d8 <UART5_Init+0xb0>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 800405e:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004062:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004066:	f004 fd1f 	bl	8008aa8 <GPIO_Init>
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800406a:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 800406e:	9404      	str	r4, [sp, #16]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8004070:	2400      	movs	r4, #0
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(UART5, &USART_InitStructure);
 8004072:	4d1a      	ldr	r5, [pc, #104]	; (80040dc <UART5_Init+0xb4>)
 8004074:	a904      	add	r1, sp, #16
 8004076:	4628      	mov	r0, r5
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8004078:	e9cd 4305 	strd	r4, r3, [sp, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800407c:	f8ad 401c 	strh.w	r4, [sp, #28]
	USART_Init(UART5, &USART_InitStructure);
 8004080:	f005 fa5a 	bl	8009538 <USART_Init>
	
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8004084:	f44f 7300 	mov.w	r3, #512	; 0x200
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
	USART_ClockInit(UART5, &USART_ClockInitStructure);
 8004088:	a902      	add	r1, sp, #8
 800408a:	4628      	mov	r0, r5
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
 800408c:	f8ad 4008 	strh.w	r4, [sp, #8]
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
 8004090:	f8ad 400a 	strh.w	r4, [sp, #10]
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8004094:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
 8004098:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_ClockInit(UART5, &USART_ClockInitStructure);
 800409c:	f005 fa9e 	bl	80095dc <USART_ClockInit>
	
	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;  
 80040a0:	2335      	movs	r3, #53	; 0x35
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
 80040a2:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;  
 80040a6:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 80040aa:	2401      	movs	r4, #1
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 80040ac:	2306      	movs	r3, #6
	NVIC_Init(&NVIC_InitStructure); 
 80040ae:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 80040b0:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 80040b4:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure); 
 80040b8:	f004 f938 	bl	800832c <NVIC_Init>

	USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 80040bc:	4622      	mov	r2, r4
 80040be:	4628      	mov	r0, r5
 80040c0:	f240 5125 	movw	r1, #1317	; 0x525
 80040c4:	f005 faa6 	bl	8009614 <USART_ITConfig>

	// 
	USART_Cmd(UART5, ENABLE);
 80040c8:	4621      	mov	r1, r4
 80040ca:	4628      	mov	r0, r5
 80040cc:	f005 fa96 	bl	80095fc <USART_Cmd>
	
//	USART_SendData(UART4, 0x3A);
}
 80040d0:	b009      	add	sp, #36	; 0x24
 80040d2:	bd30      	pop	{r4, r5, pc}
 80040d4:	40011000 	.word	0x40011000
 80040d8:	40011400 	.word	0x40011400
 80040dc:	40005000 	.word	0x40005000

080040e0 <Uart5Task>:
uint8_t ultrasonic_state2 = 0;


void Uart5Task(void *param)
{
	vTaskDelay(3000);
 80040e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
{
 80040e4:	b508      	push	{r3, lr}
	vTaskDelay(3000);
 80040e6:	f003 fa9d 	bl	8007624 <vTaskDelay>

	// US1000x55
	while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 80040ea:	4c11      	ldr	r4, [pc, #68]	; (8004130 <Uart5Task+0x50>)
 80040ec:	2180      	movs	r1, #128	; 0x80
 80040ee:	4620      	mov	r0, r4
 80040f0:	f005 fab0 	bl	8009654 <USART_GetFlagStatus>
 80040f4:	2800      	cmp	r0, #0
 80040f6:	d0f9      	beq.n	80040ec <Uart5Task+0xc>
	{

	}
	USART_SendData(UART5, 0x55);
 80040f8:	2155      	movs	r1, #85	; 0x55
 80040fa:	480d      	ldr	r0, [pc, #52]	; (8004130 <Uart5Task+0x50>)
 80040fc:	f005 faa2 	bl	8009644 <USART_SendData>
	ultrasonic_state2 = 0;
 8004100:	2300      	movs	r3, #0
 8004102:	4c0c      	ldr	r4, [pc, #48]	; (8004134 <Uart5Task+0x54>)
		if(ultrasonic_state2 == 2)
		{
			//printf("ultrasonic_distance2: %d mm\n", ultrasonic_distance2);
			
			// US1000x55
			while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 8004104:	4d0a      	ldr	r5, [pc, #40]	; (8004130 <Uart5Task+0x50>)
	ultrasonic_state2 = 0;
 8004106:	7023      	strb	r3, [r4, #0]
			USART_SendData(UART5, 0x55);
			ultrasonic_state2 = 0;
		}
		
		// 10
		vTaskDelay(100);
 8004108:	2064      	movs	r0, #100	; 0x64
 800410a:	f003 fa8b 	bl	8007624 <vTaskDelay>
		if(ultrasonic_state2 == 2)
 800410e:	7823      	ldrb	r3, [r4, #0]
 8004110:	2b02      	cmp	r3, #2
 8004112:	d1f9      	bne.n	8004108 <Uart5Task+0x28>
			while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 8004114:	2180      	movs	r1, #128	; 0x80
 8004116:	4628      	mov	r0, r5
 8004118:	f005 fa9c 	bl	8009654 <USART_GetFlagStatus>
 800411c:	2800      	cmp	r0, #0
 800411e:	d0f9      	beq.n	8004114 <Uart5Task+0x34>
			USART_SendData(UART5, 0x55);
 8004120:	2155      	movs	r1, #85	; 0x55
 8004122:	4628      	mov	r0, r5
 8004124:	f005 fa8e 	bl	8009644 <USART_SendData>
			ultrasonic_state2 = 0;
 8004128:	2300      	movs	r3, #0
 800412a:	7023      	strb	r3, [r4, #0]
 800412c:	e7ec      	b.n	8004108 <Uart5Task+0x28>
 800412e:	bf00      	nop
 8004130:	40005000 	.word	0x40005000
 8004134:	20000348 	.word	0x20000348

08004138 <UART5_IRQHandler>:



// 4,
void UART5_IRQHandler(void)
{
 8004138:	b510      	push	{r4, lr}
	static uint16_t temp = 0;
	
	if(USART_GetITStatus(UART5, USART_IT_RXNE)!=RESET)
 800413a:	f240 5125 	movw	r1, #1317	; 0x525
 800413e:	4810      	ldr	r0, [pc, #64]	; (8004180 <UART5_IRQHandler+0x48>)
 8004140:	f005 fa8e 	bl	8009660 <USART_GetITStatus>
 8004144:	b158      	cbz	r0, 800415e <UART5_IRQHandler+0x26>
	{
		if(ultrasonic_state2 == 0)
 8004146:	4c0f      	ldr	r4, [pc, #60]	; (8004184 <UART5_IRQHandler+0x4c>)
		{
			temp = USART_ReceiveData(UART5) << 8;
 8004148:	480d      	ldr	r0, [pc, #52]	; (8004180 <UART5_IRQHandler+0x48>)
		if(ultrasonic_state2 == 0)
 800414a:	7823      	ldrb	r3, [r4, #0]
 800414c:	b943      	cbnz	r3, 8004160 <UART5_IRQHandler+0x28>
			temp = USART_ReceiveData(UART5) << 8;
 800414e:	f005 fa7d 	bl	800964c <USART_ReceiveData>
 8004152:	4b0d      	ldr	r3, [pc, #52]	; (8004188 <UART5_IRQHandler+0x50>)
 8004154:	0200      	lsls	r0, r0, #8
			ultrasonic_state2 ++;
		}
		else if(ultrasonic_state2 == 1)
		{
			temp |= USART_ReceiveData(UART5);
			ultrasonic_distance2 = temp;
 8004156:	8018      	strh	r0, [r3, #0]
			ultrasonic_state2 ++;
 8004158:	7823      	ldrb	r3, [r4, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	7023      	strb	r3, [r4, #0]
		{
			USART_ReceiveData(UART5);
		}
		
	}
}
 800415e:	bd10      	pop	{r4, pc}
		else if(ultrasonic_state2 == 1)
 8004160:	2b01      	cmp	r3, #1
 8004162:	d108      	bne.n	8004176 <UART5_IRQHandler+0x3e>
			temp |= USART_ReceiveData(UART5);
 8004164:	f005 fa72 	bl	800964c <USART_ReceiveData>
 8004168:	4b07      	ldr	r3, [pc, #28]	; (8004188 <UART5_IRQHandler+0x50>)
 800416a:	881a      	ldrh	r2, [r3, #0]
 800416c:	4310      	orrs	r0, r2
 800416e:	b280      	uxth	r0, r0
 8004170:	8018      	strh	r0, [r3, #0]
			ultrasonic_distance2 = temp;
 8004172:	4b06      	ldr	r3, [pc, #24]	; (800418c <UART5_IRQHandler+0x54>)
 8004174:	e7ef      	b.n	8004156 <UART5_IRQHandler+0x1e>
}
 8004176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			USART_ReceiveData(UART5);
 800417a:	f005 ba67 	b.w	800964c <USART_ReceiveData>
 800417e:	bf00      	nop
 8004180:	40005000 	.word	0x40005000
 8004184:	20000348 	.word	0x20000348
 8004188:	20000344 	.word	0x20000344
 800418c:	20000346 	.word	0x20000346

08004190 <USART1_Init>:
  * @brief  USART GPIO ,
  * @param  
  * @retval 
  */
void USART1_Init(uint32_t baudrate)
{
 8004190:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_USART1, ENABLE);  
 8004192:	2101      	movs	r1, #1
{
 8004194:	b087      	sub	sp, #28
 8004196:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_USART1, ENABLE);  
 8004198:	f244 0004 	movw	r0, #16388	; 0x4004
 800419c:	f004 fe6a 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80041a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041a4:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80041a8:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80041ac:	4d1c      	ldr	r5, [pc, #112]	; (8004220 <USART1_Init+0x90>)
 80041ae:	4669      	mov	r1, sp
 80041b0:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80041b2:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80041b6:	f004 fc77 	bl	8008aa8 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80041ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041be:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80041c2:	2304      	movs	r3, #4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80041c4:	4669      	mov	r1, sp
 80041c6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80041c8:	f88d 3003 	strb.w	r3, [sp, #3]
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80041cc:	2500      	movs	r5, #0
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80041ce:	f004 fc6b 	bl	8008aa8 <GPIO_Init>
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80041d2:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 80041d6:	9402      	str	r4, [sp, #8]
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(USART1, &USART_InitStructure);
 80041d8:	4c12      	ldr	r4, [pc, #72]	; (8004224 <USART1_Init+0x94>)
 80041da:	a902      	add	r1, sp, #8
 80041dc:	4620      	mov	r0, r4
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80041de:	e9cd 5303 	strd	r5, r3, [sp, #12]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80041e2:	f8ad 5014 	strh.w	r5, [sp, #20]
	USART_Init(USART1, &USART_InitStructure);
 80041e6:	f005 f9a7 	bl	8009538 <USART_Init>
	
//	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  
 80041ea:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
 80041ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  
 80041f0:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 80041f4:	2501      	movs	r5, #1
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 80041f6:	2306      	movs	r3, #6
	NVIC_Init(&NVIC_InitStructure); 
 80041f8:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
 80041fa:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
 80041fe:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure); 
 8004202:	f004 f893 	bl	800832c <NVIC_Init>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8004206:	462a      	mov	r2, r5
 8004208:	4620      	mov	r0, r4
 800420a:	f240 5125 	movw	r1, #1317	; 0x525
 800420e:	f005 fa01 	bl	8009614 <USART_ITConfig>
	

	// 
	USART_Cmd(USART1, ENABLE);	    
 8004212:	4629      	mov	r1, r5
 8004214:	4620      	mov	r0, r4
 8004216:	f005 f9f1 	bl	80095fc <USART_Cmd>
}
 800421a:	b007      	add	sp, #28
 800421c:	bd30      	pop	{r4, r5, pc}
 800421e:	bf00      	nop
 8004220:	40010800 	.word	0x40010800
 8004224:	40013800 	.word	0x40013800

08004228 <USART1_IRQHandler>:
xQueueHandle  usart1RxQueue;


// 1, , 
void USART1_IRQHandler(void)
{
 8004228:	b538      	push	{r3, r4, r5, lr}
	// temp
	uint8_t temp = 0;
	static radioMsg_t usartMsgTemp;
	
	if(USART_GetITStatus(USART1, USART_IT_RXNE)!=RESET)
 800422a:	f240 5125 	movw	r1, #1317	; 0x525
 800422e:	4825      	ldr	r0, [pc, #148]	; (80042c4 <USART1_IRQHandler+0x9c>)
 8004230:	f005 fa16 	bl	8009660 <USART_GetITStatus>
 8004234:	b1a8      	cbz	r0, 8004262 <USART1_IRQHandler+0x3a>
	{
		temp = USART_ReceiveData(USART1);
 8004236:	4823      	ldr	r0, [pc, #140]	; (80042c4 <USART1_IRQHandler+0x9c>)
 8004238:	f005 fa08 	bl	800964c <USART_ReceiveData>
		
		if(usart1RecCount == 0)						// 
 800423c:	4d22      	ldr	r5, [pc, #136]	; (80042c8 <USART1_IRQHandler+0xa0>)
		temp = USART_ReceiveData(USART1);
 800423e:	b2c0      	uxtb	r0, r0
		if(usart1RecCount == 0)						// 
 8004240:	882b      	ldrh	r3, [r5, #0]
 8004242:	b923      	cbnz	r3, 800424e <USART1_IRQHandler+0x26>
		{
			if(temp == 0xAA)
 8004244:	28aa      	cmp	r0, #170	; 0xaa
 8004246:	d10c      	bne.n	8004262 <USART1_IRQHandler+0x3a>
			{
				usart1RecCount++;
 8004248:	2301      	movs	r3, #1
			}
		}
		else if(usart1RecCount < usartMsgTemp.dataLen - 2)		// 
		{
			usartMsgTemp.data[usart1RecCount - 4] = temp;
			usart1RecCount++;
 800424a:	802b      	strh	r3, [r5, #0]
 800424c:	e009      	b.n	8004262 <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == 1)			// 
 800424e:	2b01      	cmp	r3, #1
 8004250:	d10a      	bne.n	8004268 <USART1_IRQHandler+0x40>
			if(temp == 0xAA)
 8004252:	28aa      	cmp	r0, #170	; 0xaa
 8004254:	d106      	bne.n	8004264 <USART1_IRQHandler+0x3c>
				usart1RecCount++;
 8004256:	2302      	movs	r3, #2
				usartMsgTemp.head = 0xAAAA;
 8004258:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
				usart1RecCount++;
 800425c:	802b      	strh	r3, [r5, #0]
				usartMsgTemp.head = 0xAAAA;
 800425e:	4b1b      	ldr	r3, [pc, #108]	; (80042cc <USART1_IRQHandler+0xa4>)
 8004260:	801a      	strh	r2, [r3, #0]
			usartMsgTemp.dataLen = 0;
		}
		
		
	}
}
 8004262:	bd38      	pop	{r3, r4, r5, pc}
				usart1RecCount = 0;
 8004264:	2300      	movs	r3, #0
 8004266:	e7f0      	b.n	800424a <USART1_IRQHandler+0x22>
		else if(usart1RecCount == 2)			// 
 8004268:	2b02      	cmp	r3, #2
 800426a:	4c18      	ldr	r4, [pc, #96]	; (80042cc <USART1_IRQHandler+0xa4>)
 800426c:	d103      	bne.n	8004276 <USART1_IRQHandler+0x4e>
			usart1RecCount++;
 800426e:	2303      	movs	r3, #3
			usartMsgTemp.msgID = temp;
 8004270:	70a0      	strb	r0, [r4, #2]
			usart1RecCount++;
 8004272:	802b      	strh	r3, [r5, #0]
			usartMsgTemp.msgID = temp;
 8004274:	e7f5      	b.n	8004262 <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == 3)			// 
 8004276:	2b03      	cmp	r3, #3
 8004278:	d105      	bne.n	8004286 <USART1_IRQHandler+0x5e>
			usart1RecCount++;
 800427a:	2304      	movs	r3, #4
			if(temp <= 32)
 800427c:	2820      	cmp	r0, #32
			usart1RecCount++;
 800427e:	802b      	strh	r3, [r5, #0]
			if(temp <= 32)
 8004280:	d81b      	bhi.n	80042ba <USART1_IRQHandler+0x92>
				usartMsgTemp.dataLen = temp;
 8004282:	70e0      	strb	r0, [r4, #3]
 8004284:	e7ed      	b.n	8004262 <USART1_IRQHandler+0x3a>
		else if(usart1RecCount < usartMsgTemp.dataLen - 2)		// 
 8004286:	78e2      	ldrb	r2, [r4, #3]
 8004288:	1e91      	subs	r1, r2, #2
 800428a:	428b      	cmp	r3, r1
 800428c:	da02      	bge.n	8004294 <USART1_IRQHandler+0x6c>
			usartMsgTemp.data[usart1RecCount - 4] = temp;
 800428e:	54e0      	strb	r0, [r4, r3]
			usart1RecCount++;
 8004290:	3301      	adds	r3, #1
 8004292:	e7da      	b.n	800424a <USART1_IRQHandler+0x22>
		else if(usart1RecCount == usartMsgTemp.dataLen - 2)		// 
 8004294:	f102 32ff 	add.w	r2, r2, #4294967295
 8004298:	d102      	bne.n	80042a0 <USART1_IRQHandler+0x78>
			usartMsgTemp.checksum = temp;
 800429a:	84a0      	strh	r0, [r4, #36]	; 0x24
			usart1RecCount++;
 800429c:	802a      	strh	r2, [r5, #0]
 800429e:	e7e0      	b.n	8004262 <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == usartMsgTemp.dataLen - 1)		// 
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d10a      	bne.n	80042ba <USART1_IRQHandler+0x92>
			usartMsgTemp.checksum = usartMsgTemp.checksum | temp << 8;
 80042a4:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			xQueueSendFromISR(usart1RxQueue, &usartMsgTemp, 0);
 80042a6:	4621      	mov	r1, r4
			usartMsgTemp.checksum = usartMsgTemp.checksum | temp << 8;
 80042a8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
			xQueueSendFromISR(usart1RxQueue, &usartMsgTemp, 0);
 80042ac:	2300      	movs	r3, #0
			usartMsgTemp.checksum = usartMsgTemp.checksum | temp << 8;
 80042ae:	84a0      	strh	r0, [r4, #36]	; 0x24
			xQueueSendFromISR(usart1RxQueue, &usartMsgTemp, 0);
 80042b0:	4807      	ldr	r0, [pc, #28]	; (80042d0 <USART1_IRQHandler+0xa8>)
 80042b2:	461a      	mov	r2, r3
 80042b4:	6800      	ldr	r0, [r0, #0]
 80042b6:	f002 fd03 	bl	8006cc0 <xQueueGenericSendFromISR>
			usart1RecCount = 0;
 80042ba:	2300      	movs	r3, #0
 80042bc:	802b      	strh	r3, [r5, #0]
			usartMsgTemp.dataLen = 0;
 80042be:	70e3      	strb	r3, [r4, #3]
}
 80042c0:	e7cf      	b.n	8004262 <USART1_IRQHandler+0x3a>
 80042c2:	bf00      	nop
 80042c4:	40013800 	.word	0x40013800
 80042c8:	2000034a 	.word	0x2000034a
 80042cc:	20000350 	.word	0x20000350
 80042d0:	2000034c 	.word	0x2000034c

080042d4 <Usart1LinkStatus>:

/*USART1*/
bool Usart1LinkStatus(void)
{
	return usart1LinkStatus;
}
 80042d4:	4b01      	ldr	r3, [pc, #4]	; (80042dc <Usart1LinkStatus+0x8>)
 80042d6:	7818      	ldrb	r0, [r3, #0]
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000349 	.word	0x20000349

080042e0 <ProcessMsg>:
extern xQueueHandle  radioTxQueue;


// , radio.h
void ProcessMsg(radioMsg_t *msg)
{
 80042e0:	b570      	push	{r4, r5, r6, lr}
	radioMsg_t ackMsg;
	
	// 
	if(msg->msgID == CMD_APPTCB1)				// 1, 
 80042e2:	7883      	ldrb	r3, [r0, #2]
{
 80042e4:	4601      	mov	r1, r0
	if(msg->msgID == CMD_APPTCB1)				// 1, 
 80042e6:	2b11      	cmp	r3, #17
{
 80042e8:	b08a      	sub	sp, #40	; 0x28
	if(msg->msgID == CMD_APPTCB1)				// 1, 
 80042ea:	d14a      	bne.n	8004382 <ProcessMsg+0xa2>
	{
		ackMsg.head = 0xAAAA;
 80042ec:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 80042f0:	f8ad 3000 	strh.w	r3, [sp]
		ackMsg.msgID = RES_APPTCB1;				// APPTCB1, 
 80042f4:	f640 4319 	movw	r3, #3097	; 0xc19
 80042f8:	f8ad 3002 	strh.w	r3, [sp, #2]
		// 
		ackMsg.data[0] = configParam.radio.addr[0];
		ackMsg.data[1] = configParam.radio.addr[1];
		ackMsg.data[2] = configParam.radio.addr[2];
		ackMsg.data[3] = configParam.radio.addr[3];
		ackMsg.data[4] = configParam.radio.addr[4];
 80042fc:	4ba7      	ldr	r3, [pc, #668]	; (800459c <ProcessMsg+0x2bc>)
		
		// 
		ackMsg.data[5] = configParam.radio.channel;
		
		// CRC16
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80042fe:	4668      	mov	r0, sp
		ackMsg.data[0] = configParam.radio.addr[0];
 8004300:	8899      	ldrh	r1, [r3, #4]
		ackMsg.data[4] = configParam.radio.addr[4];
 8004302:	7a1a      	ldrb	r2, [r3, #8]
		ackMsg.data[0] = configParam.radio.addr[0];
 8004304:	f8ad 1004 	strh.w	r1, [sp, #4]
		ackMsg.data[2] = configParam.radio.addr[2];
 8004308:	88d9      	ldrh	r1, [r3, #6]
		ackMsg.data[5] = configParam.radio.channel;
 800430a:	789b      	ldrb	r3, [r3, #2]
		ackMsg.data[2] = configParam.radio.addr[2];
 800430c:	f8ad 1006 	strh.w	r1, [sp, #6]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004310:	210a      	movs	r1, #10
		ackMsg.data[4] = configParam.radio.addr[4];
 8004312:	f88d 2008 	strb.w	r2, [sp, #8]
		ackMsg.data[5] = configParam.radio.channel;
 8004316:	f88d 3009 	strb.w	r3, [sp, #9]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800431a:	f006 f8af 	bl	800a47c <CRC_Table>
 800431e:	466c      	mov	r4, sp
		
		// 
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004320:	2500      	movs	r5, #0
		{
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004322:	4e9f      	ldr	r6, [pc, #636]	; (80045a0 <ProcessMsg+0x2c0>)
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004324:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004328:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800432c:	3b02      	subs	r3, #2
 800432e:	42ab      	cmp	r3, r5
 8004330:	dc1a      	bgt.n	8004368 <ProcessMsg+0x88>
			}
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
		}
		
		// STM32, , 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004332:	4c9b      	ldr	r4, [pc, #620]	; (80045a0 <ProcessMsg+0x2c0>)
 8004334:	2180      	movs	r1, #128	; 0x80
 8004336:	4620      	mov	r0, r4
 8004338:	f005 f98c 	bl	8009654 <USART_GetFlagStatus>
 800433c:	2800      	cmp	r0, #0
 800433e:	d0f9      	beq.n	8004334 <ProcessMsg+0x54>
		{

		}
		USART_SendData(USART1, ackMsg.checksum);
 8004340:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8004344:	4896      	ldr	r0, [pc, #600]	; (80045a0 <ProcessMsg+0x2c0>)
 8004346:	f005 f97d 	bl	8009644 <USART_SendData>
		
		// 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800434a:	4c95      	ldr	r4, [pc, #596]	; (80045a0 <ProcessMsg+0x2c0>)
 800434c:	2180      	movs	r1, #128	; 0x80
 800434e:	4620      	mov	r0, r4
 8004350:	f005 f980 	bl	8009654 <USART_GetFlagStatus>
 8004354:	2800      	cmp	r0, #0
 8004356:	d0f9      	beq.n	800434c <ProcessMsg+0x6c>
		// 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
		{

		}
		USART_SendData(USART1, ackMsg.checksum >> 8);
 8004358:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800435c:	4890      	ldr	r0, [pc, #576]	; (80045a0 <ProcessMsg+0x2c0>)
 800435e:	0a09      	lsrs	r1, r1, #8
 8004360:	f005 f970 	bl	8009644 <USART_SendData>
	
	
	
	
	
}
 8004364:	b00a      	add	sp, #40	; 0x28
 8004366:	bd70      	pop	{r4, r5, r6, pc}
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004368:	2180      	movs	r1, #128	; 0x80
 800436a:	4630      	mov	r0, r6
 800436c:	f005 f972 	bl	8009654 <USART_GetFlagStatus>
 8004370:	2800      	cmp	r0, #0
 8004372:	d0f9      	beq.n	8004368 <ProcessMsg+0x88>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8004374:	4630      	mov	r0, r6
 8004376:	f814 1b01 	ldrb.w	r1, [r4], #1
 800437a:	f005 f963 	bl	8009644 <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800437e:	3501      	adds	r5, #1
 8004380:	e7d2      	b.n	8004328 <ProcessMsg+0x48>
	else if(msg->msgID == CMD_APPTCB2)				// 2, 
 8004382:	2b12      	cmp	r3, #18
 8004384:	d145      	bne.n	8004412 <ProcessMsg+0x132>
		configParam.radio.addr[0] = msg->data[0];
 8004386:	4b85      	ldr	r3, [pc, #532]	; (800459c <ProcessMsg+0x2bc>)
 8004388:	7902      	ldrb	r2, [r0, #4]
 800438a:	466c      	mov	r4, sp
 800438c:	711a      	strb	r2, [r3, #4]
		configParam.radio.addr[1] = msg->data[1];
 800438e:	7942      	ldrb	r2, [r0, #5]
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004390:	2500      	movs	r5, #0
		configParam.radio.addr[1] = msg->data[1];
 8004392:	715a      	strb	r2, [r3, #5]
		configParam.radio.addr[2] = msg->data[2];
 8004394:	7982      	ldrb	r2, [r0, #6]
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004396:	4e82      	ldr	r6, [pc, #520]	; (80045a0 <ProcessMsg+0x2c0>)
		configParam.radio.addr[2] = msg->data[2];
 8004398:	719a      	strb	r2, [r3, #6]
		configParam.radio.addr[3] = msg->data[3];
 800439a:	79c2      	ldrb	r2, [r0, #7]
 800439c:	71da      	strb	r2, [r3, #7]
		configParam.radio.addr[4] = msg->data[4];
 800439e:	7a02      	ldrb	r2, [r0, #8]
 80043a0:	721a      	strb	r2, [r3, #8]
		if(SaveConfigData())
 80043a2:	f7fd fa63 	bl	800186c <SaveConfigData>
		ackMsg.head = 0xAAAA;
 80043a6:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 80043aa:	f8ad 3000 	strh.w	r3, [sp]
		ackMsg.msgID = RES_APPTCB2;				// APPTCB2, 
 80043ae:	f240 731a 	movw	r3, #1818	; 0x71a
 80043b2:	f88d 0004 	strb.w	r0, [sp, #4]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80043b6:	2105      	movs	r1, #5
 80043b8:	4668      	mov	r0, sp
		ackMsg.msgID = RES_APPTCB2;				// APPTCB2, 
 80043ba:	f8ad 3002 	strh.w	r3, [sp, #2]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80043be:	f006 f85d 	bl	800a47c <CRC_Table>
 80043c2:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80043c6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80043ca:	3b02      	subs	r3, #2
 80043cc:	42ab      	cmp	r3, r5
 80043ce:	dc13      	bgt.n	80043f8 <ProcessMsg+0x118>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80043d0:	4c73      	ldr	r4, [pc, #460]	; (80045a0 <ProcessMsg+0x2c0>)
 80043d2:	2180      	movs	r1, #128	; 0x80
 80043d4:	4620      	mov	r0, r4
 80043d6:	f005 f93d 	bl	8009654 <USART_GetFlagStatus>
 80043da:	2800      	cmp	r0, #0
 80043dc:	d0f9      	beq.n	80043d2 <ProcessMsg+0xf2>
		USART_SendData(USART1, ackMsg.checksum);
 80043de:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80043e2:	486f      	ldr	r0, [pc, #444]	; (80045a0 <ProcessMsg+0x2c0>)
 80043e4:	f005 f92e 	bl	8009644 <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80043e8:	4c6d      	ldr	r4, [pc, #436]	; (80045a0 <ProcessMsg+0x2c0>)
 80043ea:	2180      	movs	r1, #128	; 0x80
 80043ec:	4620      	mov	r0, r4
 80043ee:	f005 f931 	bl	8009654 <USART_GetFlagStatus>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d0f9      	beq.n	80043ea <ProcessMsg+0x10a>
 80043f6:	e7af      	b.n	8004358 <ProcessMsg+0x78>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	4630      	mov	r0, r6
 80043fc:	f005 f92a 	bl	8009654 <USART_GetFlagStatus>
 8004400:	2800      	cmp	r0, #0
 8004402:	d0f9      	beq.n	80043f8 <ProcessMsg+0x118>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8004404:	4630      	mov	r0, r6
 8004406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800440a:	f005 f91b 	bl	8009644 <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800440e:	3501      	adds	r5, #1
 8004410:	e7d9      	b.n	80043c6 <ProcessMsg+0xe6>
	else if(msg->msgID == CMD_APPTCB3)				// 3, 
 8004412:	2b13      	cmp	r3, #19
 8004414:	d13d      	bne.n	8004492 <ProcessMsg+0x1b2>
		configParam.radio.channel = msg->data[0];
 8004416:	7902      	ldrb	r2, [r0, #4]
 8004418:	4b60      	ldr	r3, [pc, #384]	; (800459c <ProcessMsg+0x2bc>)
 800441a:	466c      	mov	r4, sp
 800441c:	709a      	strb	r2, [r3, #2]
		if(SaveConfigData())
 800441e:	f7fd fa25 	bl	800186c <SaveConfigData>
		ackMsg.head = 0xAAAA;
 8004422:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8004426:	f8ad 3000 	strh.w	r3, [sp]
		ackMsg.msgID = RES_APPTCB3;				// APPTCB3, 
 800442a:	f240 731b 	movw	r3, #1819	; 0x71b
 800442e:	f88d 0004 	strb.w	r0, [sp, #4]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004432:	2105      	movs	r1, #5
 8004434:	4668      	mov	r0, sp
		ackMsg.msgID = RES_APPTCB3;				// APPTCB3, 
 8004436:	f8ad 3002 	strh.w	r3, [sp, #2]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800443a:	f006 f81f 	bl	800a47c <CRC_Table>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800443e:	2500      	movs	r5, #0
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004440:	4e57      	ldr	r6, [pc, #348]	; (80045a0 <ProcessMsg+0x2c0>)
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004442:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004446:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800444a:	3b02      	subs	r3, #2
 800444c:	42ab      	cmp	r3, r5
 800444e:	dc13      	bgt.n	8004478 <ProcessMsg+0x198>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004450:	4c53      	ldr	r4, [pc, #332]	; (80045a0 <ProcessMsg+0x2c0>)
 8004452:	2180      	movs	r1, #128	; 0x80
 8004454:	4620      	mov	r0, r4
 8004456:	f005 f8fd 	bl	8009654 <USART_GetFlagStatus>
 800445a:	2800      	cmp	r0, #0
 800445c:	d0f9      	beq.n	8004452 <ProcessMsg+0x172>
		USART_SendData(USART1, ackMsg.checksum);
 800445e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8004462:	484f      	ldr	r0, [pc, #316]	; (80045a0 <ProcessMsg+0x2c0>)
 8004464:	f005 f8ee 	bl	8009644 <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004468:	4c4d      	ldr	r4, [pc, #308]	; (80045a0 <ProcessMsg+0x2c0>)
 800446a:	2180      	movs	r1, #128	; 0x80
 800446c:	4620      	mov	r0, r4
 800446e:	f005 f8f1 	bl	8009654 <USART_GetFlagStatus>
 8004472:	2800      	cmp	r0, #0
 8004474:	d0f9      	beq.n	800446a <ProcessMsg+0x18a>
 8004476:	e76f      	b.n	8004358 <ProcessMsg+0x78>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004478:	2180      	movs	r1, #128	; 0x80
 800447a:	4630      	mov	r0, r6
 800447c:	f005 f8ea 	bl	8009654 <USART_GetFlagStatus>
 8004480:	2800      	cmp	r0, #0
 8004482:	d0f9      	beq.n	8004478 <ProcessMsg+0x198>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8004484:	4630      	mov	r0, r6
 8004486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800448a:	f005 f8db 	bl	8009644 <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800448e:	3501      	adds	r5, #1
 8004490:	e7d9      	b.n	8004446 <ProcessMsg+0x166>
	else if(msg->msgID == CMD_APPTCB5) // 5, , 
 8004492:	2b15      	cmp	r3, #21
 8004494:	d104      	bne.n	80044a0 <ProcessMsg+0x1c0>
}
 8004496:	b00a      	add	sp, #40	; 0x28
 8004498:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ParseRadioMsg(msg);
 800449c:	f005 b9a0 	b.w	80097e0 <ParseRadioMsg>
	else if(msg->msgID == CMD_APPTCB6) // 6,8PWM,,2
 80044a0:	2b16      	cmp	r3, #22
 80044a2:	d15f      	bne.n	8004564 <ProcessMsg+0x284>
		servoPWM.servo1 = (msg->data[1] << 8) | msg->data[0];
 80044a4:	8882      	ldrh	r2, [r0, #4]
 80044a6:	4b3f      	ldr	r3, [pc, #252]	; (80045a4 <ProcessMsg+0x2c4>)
		powerStatus = msg->data[20];
 80044a8:	7e01      	ldrb	r1, [r0, #24]
		servoPWM.servo1 = (msg->data[1] << 8) | msg->data[0];
 80044aa:	801a      	strh	r2, [r3, #0]
		servoPWM.servo2 = (msg->data[3] << 8) | msg->data[2];
 80044ac:	88c2      	ldrh	r2, [r0, #6]
		ackMsg.data[0] = 0;
 80044ae:	2400      	movs	r4, #0
		servoPWM.servo2 = (msg->data[3] << 8) | msg->data[2];
 80044b0:	805a      	strh	r2, [r3, #2]
		servoPWM.servo3 = (msg->data[5] << 8) | msg->data[4];
 80044b2:	8902      	ldrh	r2, [r0, #8]
		ackMsg.data[0] = 0;
 80044b4:	f88d 4004 	strb.w	r4, [sp, #4]
		servoPWM.servo3 = (msg->data[5] << 8) | msg->data[4];
 80044b8:	809a      	strh	r2, [r3, #4]
		servoPWM.servo4 = (msg->data[7] << 8) | msg->data[6];
 80044ba:	8942      	ldrh	r2, [r0, #10]
 80044bc:	466d      	mov	r5, sp
 80044be:	80da      	strh	r2, [r3, #6]
		servoPWM.servo5 = (msg->data[9] << 8) | msg->data[8];
 80044c0:	8982      	ldrh	r2, [r0, #12]
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80044c2:	4e37      	ldr	r6, [pc, #220]	; (80045a0 <ProcessMsg+0x2c0>)
		servoPWM.servo5 = (msg->data[9] << 8) | msg->data[8];
 80044c4:	811a      	strh	r2, [r3, #8]
		servoPWM.servo6 = (msg->data[11] << 8) | msg->data[10];
 80044c6:	89c2      	ldrh	r2, [r0, #14]
 80044c8:	815a      	strh	r2, [r3, #10]
		servoPWM.servo7 = (msg->data[13] << 8) | msg->data[12];
 80044ca:	8a02      	ldrh	r2, [r0, #16]
 80044cc:	819a      	strh	r2, [r3, #12]
		servoPWM.servo8 = (msg->data[15] << 8) | msg->data[14];
 80044ce:	8a42      	ldrh	r2, [r0, #18]
 80044d0:	81da      	strh	r2, [r3, #14]
		motorStatus.target_speed1 = (msg->data[16] << 8) | msg->data[17];
 80044d2:	8a82      	ldrh	r2, [r0, #20]
 80044d4:	4b34      	ldr	r3, [pc, #208]	; (80045a8 <ProcessMsg+0x2c8>)
 80044d6:	ba52      	rev16	r2, r2
 80044d8:	809a      	strh	r2, [r3, #4]
		motorStatus.target_speed2 = (msg->data[18] << 8) | msg->data[19];
 80044da:	8ac2      	ldrh	r2, [r0, #22]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80044dc:	4668      	mov	r0, sp
		motorStatus.target_speed2 = (msg->data[18] << 8) | msg->data[19];
 80044de:	ba52      	rev16	r2, r2
 80044e0:	80da      	strh	r2, [r3, #6]
		powerStatus = msg->data[20];
 80044e2:	4a32      	ldr	r2, [pc, #200]	; (80045ac <ProcessMsg+0x2cc>)
 80044e4:	7011      	strb	r1, [r2, #0]
		ackMsg.head = 0xAAAA;
 80044e6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80044ea:	f8ad 2000 	strh.w	r2, [sp]
		ackMsg.msgID = RES_APPTCB6;				// APPTCB3, 
 80044ee:	f241 121e 	movw	r2, #4382	; 0x111e
 80044f2:	f8ad 2002 	strh.w	r2, [sp, #2]
		ackMsg.data[1] = motorStatus.current_speed1 >> 8;
 80044f6:	891a      	ldrh	r2, [r3, #8]
		ackMsg.data[3] = motorStatus.current_speed2 >> 8;
 80044f8:	895b      	ldrh	r3, [r3, #10]
		ackMsg.data[1] = motorStatus.current_speed1 >> 8;
 80044fa:	0a11      	lsrs	r1, r2, #8
 80044fc:	f88d 1005 	strb.w	r1, [sp, #5]
		ackMsg.data[2] = motorStatus.current_speed1;
 8004500:	f88d 2006 	strb.w	r2, [sp, #6]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004504:	210f      	movs	r1, #15
		ackMsg.data[3] = motorStatus.current_speed2 >> 8;
 8004506:	0a1a      	lsrs	r2, r3, #8
 8004508:	f88d 2007 	strb.w	r2, [sp, #7]
		ackMsg.data[4] = motorStatus.current_speed2;
 800450c:	f88d 3008 	strb.w	r3, [sp, #8]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004510:	f005 ffb4 	bl	800a47c <CRC_Table>
 8004514:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004518:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800451c:	3b02      	subs	r3, #2
 800451e:	42a3      	cmp	r3, r4
 8004520:	dc13      	bgt.n	800454a <ProcessMsg+0x26a>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004522:	4c1f      	ldr	r4, [pc, #124]	; (80045a0 <ProcessMsg+0x2c0>)
 8004524:	2180      	movs	r1, #128	; 0x80
 8004526:	4620      	mov	r0, r4
 8004528:	f005 f894 	bl	8009654 <USART_GetFlagStatus>
 800452c:	2800      	cmp	r0, #0
 800452e:	d0f9      	beq.n	8004524 <ProcessMsg+0x244>
		USART_SendData(USART1, ackMsg.checksum);
 8004530:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8004534:	481a      	ldr	r0, [pc, #104]	; (80045a0 <ProcessMsg+0x2c0>)
 8004536:	f005 f885 	bl	8009644 <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800453a:	4c19      	ldr	r4, [pc, #100]	; (80045a0 <ProcessMsg+0x2c0>)
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	4620      	mov	r0, r4
 8004540:	f005 f888 	bl	8009654 <USART_GetFlagStatus>
 8004544:	2800      	cmp	r0, #0
 8004546:	d0f9      	beq.n	800453c <ProcessMsg+0x25c>
 8004548:	e706      	b.n	8004358 <ProcessMsg+0x78>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800454a:	2180      	movs	r1, #128	; 0x80
 800454c:	4630      	mov	r0, r6
 800454e:	f005 f881 	bl	8009654 <USART_GetFlagStatus>
 8004552:	2800      	cmp	r0, #0
 8004554:	d0f9      	beq.n	800454a <ProcessMsg+0x26a>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8004556:	4630      	mov	r0, r6
 8004558:	f815 1b01 	ldrb.w	r1, [r5], #1
 800455c:	f005 f872 	bl	8009644 <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004560:	3401      	adds	r4, #1
 8004562:	e7d9      	b.n	8004518 <ProcessMsg+0x238>
	else if(msg->msgID == CMD_APPTCB9)	// ,,, 
 8004564:	2b21      	cmp	r3, #33	; 0x21
 8004566:	d10b      	bne.n	8004580 <ProcessMsg+0x2a0>
		if(msg->data[0] ==  1)
 8004568:	7903      	ldrb	r3, [r0, #4]
 800456a:	4a11      	ldr	r2, [pc, #68]	; (80045b0 <ProcessMsg+0x2d0>)
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <ProcessMsg+0x294>
			ak8963_CaliStage = 0;
 8004570:	7013      	strb	r3, [r2, #0]
 8004572:	e6f7      	b.n	8004364 <ProcessMsg+0x84>
		else if(msg->data[0] ==  2)
 8004574:	2b02      	cmp	r3, #2
 8004576:	d0fb      	beq.n	8004570 <ProcessMsg+0x290>
		else if(msg->data[0] == 3)
 8004578:	2b03      	cmp	r3, #3
			ak8963_CaliStage = 0;
 800457a:	bf18      	it	ne
 800457c:	2300      	movne	r3, #0
 800457e:	e7f7      	b.n	8004570 <ProcessMsg+0x290>
	else if((msg->msgID == RES_RTCB1) || (msg->msgID == RES_APPTCB5)) // , , 
 8004580:	2b09      	cmp	r3, #9
 8004582:	d002      	beq.n	800458a <ProcessMsg+0x2aa>
 8004584:	2b1d      	cmp	r3, #29
 8004586:	f47f aeed 	bne.w	8004364 <ProcessMsg+0x84>
		xQueueSend(radioTxQueue, msg, 0);
 800458a:	2300      	movs	r3, #0
 800458c:	461a      	mov	r2, r3
 800458e:	4809      	ldr	r0, [pc, #36]	; (80045b4 <ProcessMsg+0x2d4>)
 8004590:	6800      	ldr	r0, [r0, #0]
}
 8004592:	b00a      	add	sp, #40	; 0x28
 8004594:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		xQueueSend(radioTxQueue, msg, 0);
 8004598:	f002 bac6 	b.w	8006b28 <xQueueGenericSend>
 800459c:	200045b4 	.word	0x200045b4
 80045a0:	40013800 	.word	0x40013800
 80045a4:	20000082 	.word	0x20000082
 80045a8:	20000308 	.word	0x20000308
 80045ac:	2000033c 	.word	0x2000033c
 80045b0:	2000462c 	.word	0x2000462c
 80045b4:	200045d0 	.word	0x200045d0

080045b8 <Usart1Task>:
{
 80045b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 80045ba:	2200      	movs	r2, #0
 80045bc:	2126      	movs	r1, #38	; 0x26
 80045be:	200a      	movs	r0, #10
{
 80045c0:	b08b      	sub	sp, #44	; 0x2c
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 80045c2:	f002 fa89 	bl	8006ad8 <xQueueGenericCreate>
 80045c6:	4e12      	ldr	r6, [pc, #72]	; (8004610 <Usart1Task+0x58>)
			usart1LinkStatus = false;
 80045c8:	4d12      	ldr	r5, [pc, #72]	; (8004614 <Usart1Task+0x5c>)
				printf("USART1 Error: Received checksum: %x, and calculated checkSum: %x, are not mached!\n", usart_msg.checksum, checkSum);
 80045ca:	4f13      	ldr	r7, [pc, #76]	; (8004618 <Usart1Task+0x60>)
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 80045cc:	6030      	str	r0, [r6, #0]
		if(xQueueReceive(usart1RxQueue, &usart_msg, 200) == pdTRUE)
 80045ce:	2300      	movs	r3, #0
 80045d0:	22c8      	movs	r2, #200	; 0xc8
 80045d2:	4669      	mov	r1, sp
 80045d4:	6830      	ldr	r0, [r6, #0]
 80045d6:	f002 fc37 	bl	8006e48 <xQueueGenericReceive>
 80045da:	2801      	cmp	r0, #1
 80045dc:	4604      	mov	r4, r0
 80045de:	d114      	bne.n	800460a <Usart1Task+0x52>
			checkSum = CRC_Table((uint8_t *)&usart_msg, usart_msg.dataLen - 2);
 80045e0:	f89d 1003 	ldrb.w	r1, [sp, #3]
 80045e4:	4668      	mov	r0, sp
 80045e6:	3902      	subs	r1, #2
 80045e8:	b289      	uxth	r1, r1
 80045ea:	f005 ff47 	bl	800a47c <CRC_Table>
			if(usart_msg.checksum == checkSum)		// 
 80045ee:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
			checkSum = CRC_Table((uint8_t *)&usart_msg, usart_msg.dataLen - 2);
 80045f2:	4602      	mov	r2, r0
			if(usart_msg.checksum == checkSum)		// 
 80045f4:	4281      	cmp	r1, r0
 80045f6:	d104      	bne.n	8004602 <Usart1Task+0x4a>
				ProcessMsg(&usart_msg);
 80045f8:	4668      	mov	r0, sp
 80045fa:	f7ff fe71 	bl	80042e0 <ProcessMsg>
				usart1LinkStatus = true;
 80045fe:	702c      	strb	r4, [r5, #0]
 8004600:	e7e5      	b.n	80045ce <Usart1Task+0x16>
				printf("USART1 Error: Received checksum: %x, and calculated checkSum: %x, are not mached!\n", usart_msg.checksum, checkSum);
 8004602:	4638      	mov	r0, r7
 8004604:	f007 fea6 	bl	800c354 <iprintf>
 8004608:	e7e1      	b.n	80045ce <Usart1Task+0x16>
			usart1LinkStatus = false;
 800460a:	2300      	movs	r3, #0
 800460c:	702b      	strb	r3, [r5, #0]
 800460e:	e7de      	b.n	80045ce <Usart1Task+0x16>
 8004610:	2000034c 	.word	0x2000034c
 8004614:	20000349 	.word	0x20000349
 8004618:	08010ad6 	.word	0x08010ad6

0800461c <EKF_AHRSInit>:
	// normalize z axis
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
}

void EKF_AHRSInit(float *accel, float *mag)
{
 800461c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 8004620:	6845      	ldr	r5, [r0, #4]
	R[0] = mag[0]; R[3] = mag[1]; R[6] = mag[2];
 8004622:	f8d1 b008 	ldr.w	fp, [r1, #8]
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 8004626:	6806      	ldr	r6, [r0, #0]
 8004628:	6884      	ldr	r4, [r0, #8]
{
 800462a:	b08b      	sub	sp, #44	; 0x2c
	R[0] = mag[0]; R[3] = mag[1]; R[6] = mag[2];
 800462c:	f8d1 a000 	ldr.w	sl, [r1]
 8004630:	f8d1 9004 	ldr.w	r9, [r1, #4]
	R[1] = R[5] * R[6] - R[8] * R[3];
 8004634:	4628      	mov	r0, r5
 8004636:	4659      	mov	r1, fp
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 8004638:	9603      	str	r6, [sp, #12]
 800463a:	9506      	str	r5, [sp, #24]
 800463c:	9409      	str	r4, [sp, #36]	; 0x24
	R[1] = R[5] * R[6] - R[8] * R[3];
 800463e:	f7fc fc11 	bl	8000e64 <__aeabi_fmul>
 8004642:	4649      	mov	r1, r9
 8004644:	4607      	mov	r7, r0
 8004646:	4620      	mov	r0, r4
 8004648:	f7fc fc0c 	bl	8000e64 <__aeabi_fmul>
 800464c:	4601      	mov	r1, r0
 800464e:	4638      	mov	r0, r7
 8004650:	f7fc fafe 	bl	8000c50 <__aeabi_fsub>
	R[4] = R[8] * R[0] - R[2] * R[6];
 8004654:	4651      	mov	r1, sl
	R[1] = R[5] * R[6] - R[8] * R[3];
 8004656:	4680      	mov	r8, r0
 8004658:	9002      	str	r0, [sp, #8]
	R[4] = R[8] * R[0] - R[2] * R[6];
 800465a:	4620      	mov	r0, r4
 800465c:	f7fc fc02 	bl	8000e64 <__aeabi_fmul>
 8004660:	4659      	mov	r1, fp
 8004662:	4607      	mov	r7, r0
 8004664:	4630      	mov	r0, r6
 8004666:	f7fc fbfd 	bl	8000e64 <__aeabi_fmul>
 800466a:	4601      	mov	r1, r0
 800466c:	4638      	mov	r0, r7
 800466e:	f7fc faef 	bl	8000c50 <__aeabi_fsub>
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004672:	4649      	mov	r1, r9
	R[4] = R[8] * R[0] - R[2] * R[6];
 8004674:	4607      	mov	r7, r0
 8004676:	9005      	str	r0, [sp, #20]
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004678:	4630      	mov	r0, r6
 800467a:	f7fc fbf3 	bl	8000e64 <__aeabi_fmul>
 800467e:	4651      	mov	r1, sl
 8004680:	4681      	mov	r9, r0
 8004682:	4628      	mov	r0, r5
 8004684:	f7fc fbee 	bl	8000e64 <__aeabi_fmul>
 8004688:	4601      	mov	r1, r0
 800468a:	4648      	mov	r0, r9
 800468c:	f7fc fae0 	bl	8000c50 <__aeabi_fsub>
	R[0] = R[4] * R[8] - R[7] * R[5];
 8004690:	4639      	mov	r1, r7
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004692:	4681      	mov	r9, r0
 8004694:	9008      	str	r0, [sp, #32]
	R[0] = R[4] * R[8] - R[7] * R[5];
 8004696:	4620      	mov	r0, r4
 8004698:	f7fc fbe4 	bl	8000e64 <__aeabi_fmul>
 800469c:	4649      	mov	r1, r9
 800469e:	4682      	mov	sl, r0
 80046a0:	4628      	mov	r0, r5
 80046a2:	f7fc fbdf 	bl	8000e64 <__aeabi_fmul>
 80046a6:	4601      	mov	r1, r0
 80046a8:	4650      	mov	r0, sl
 80046aa:	f7fc fad1 	bl	8000c50 <__aeabi_fsub>
	R[3] = R[7] * R[2] - R[1] * R[8];
 80046ae:	4649      	mov	r1, r9
	R[0] = R[4] * R[8] - R[7] * R[5];
 80046b0:	9001      	str	r0, [sp, #4]
	R[3] = R[7] * R[2] - R[1] * R[8];
 80046b2:	4630      	mov	r0, r6
 80046b4:	f7fc fbd6 	bl	8000e64 <__aeabi_fmul>
 80046b8:	4641      	mov	r1, r8
 80046ba:	4681      	mov	r9, r0
 80046bc:	4620      	mov	r0, r4
 80046be:	f7fc fbd1 	bl	8000e64 <__aeabi_fmul>
 80046c2:	4601      	mov	r1, r0
 80046c4:	4648      	mov	r0, r9
 80046c6:	f7fc fac3 	bl	8000c50 <__aeabi_fsub>
	R[6] = R[1] * R[5] - R[4] * R[2];
 80046ca:	4641      	mov	r1, r8
	R[3] = R[7] * R[2] - R[1] * R[8];
 80046cc:	9004      	str	r0, [sp, #16]
	R[6] = R[1] * R[5] - R[4] * R[2];
 80046ce:	4628      	mov	r0, r5
 80046d0:	f7fc fbc8 	bl	8000e64 <__aeabi_fmul>
 80046d4:	4639      	mov	r1, r7
 80046d6:	4680      	mov	r8, r0
 80046d8:	4630      	mov	r0, r6
 80046da:	f7fc fbc3 	bl	8000e64 <__aeabi_fmul>
 80046de:	4601      	mov	r1, r0
 80046e0:	4640      	mov	r0, r8
 80046e2:	f7fc fab5 	bl	8000c50 <__aeabi_fsub>
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 80046e6:	4631      	mov	r1, r6
	R[6] = R[1] * R[5] - R[4] * R[2];
 80046e8:	9007      	str	r0, [sp, #28]
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 80046ea:	4630      	mov	r0, r6
 80046ec:	f7fc fbba 	bl	8000e64 <__aeabi_fmul>
 80046f0:	4629      	mov	r1, r5
 80046f2:	4606      	mov	r6, r0
 80046f4:	4628      	mov	r0, r5
 80046f6:	f7fc fbb5 	bl	8000e64 <__aeabi_fmul>
 80046fa:	4601      	mov	r1, r0
 80046fc:	4630      	mov	r0, r6
 80046fe:	f7fc faa9 	bl	8000c54 <__addsf3>
 8004702:	4621      	mov	r1, r4
 8004704:	4605      	mov	r5, r0
 8004706:	4620      	mov	r0, r4
 8004708:	f7fc fbac 	bl	8000e64 <__aeabi_fmul>
 800470c:	4601      	mov	r1, r0
 800470e:	4628      	mov	r0, r5
 8004710:	f7fc faa0 	bl	8000c54 <__addsf3>
 8004714:	f000 f86a 	bl	80047ec <FastSqrtI>
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 8004718:	9901      	ldr	r1, [sp, #4]
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 800471a:	4604      	mov	r4, r0
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 800471c:	4608      	mov	r0, r1
 800471e:	f7fc fba1 	bl	8000e64 <__aeabi_fmul>
 8004722:	9904      	ldr	r1, [sp, #16]
 8004724:	4605      	mov	r5, r0
 8004726:	4608      	mov	r0, r1
 8004728:	f7fc fb9c 	bl	8000e64 <__aeabi_fmul>
 800472c:	4601      	mov	r1, r0
 800472e:	4628      	mov	r0, r5
 8004730:	f7fc fa90 	bl	8000c54 <__addsf3>
 8004734:	9907      	ldr	r1, [sp, #28]
 8004736:	4605      	mov	r5, r0
 8004738:	4608      	mov	r0, r1
 800473a:	f7fc fb93 	bl	8000e64 <__aeabi_fmul>
 800473e:	4601      	mov	r1, r0
 8004740:	4628      	mov	r0, r5
 8004742:	f7fc fa87 	bl	8000c54 <__addsf3>
 8004746:	f000 f851 	bl	80047ec <FastSqrtI>
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 800474a:	9902      	ldr	r1, [sp, #8]
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 800474c:	4606      	mov	r6, r0
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 800474e:	4608      	mov	r0, r1
 8004750:	f7fc fb88 	bl	8000e64 <__aeabi_fmul>
 8004754:	9905      	ldr	r1, [sp, #20]
 8004756:	4605      	mov	r5, r0
 8004758:	4608      	mov	r0, r1
 800475a:	f7fc fb83 	bl	8000e64 <__aeabi_fmul>
 800475e:	4601      	mov	r1, r0
 8004760:	4628      	mov	r0, r5
 8004762:	f7fc fa77 	bl	8000c54 <__addsf3>
 8004766:	9908      	ldr	r1, [sp, #32]
 8004768:	4605      	mov	r5, r0
 800476a:	4608      	mov	r0, r1
 800476c:	f7fc fb7a 	bl	8000e64 <__aeabi_fmul>
 8004770:	4601      	mov	r1, r0
 8004772:	4628      	mov	r0, r5
 8004774:	f7fc fa6e 	bl	8000c54 <__addsf3>
 8004778:	f000 f838 	bl	80047ec <FastSqrtI>
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 800477c:	4631      	mov	r1, r6
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 800477e:	4605      	mov	r5, r0
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 8004780:	9801      	ldr	r0, [sp, #4]
 8004782:	f7fc fb6f 	bl	8000e64 <__aeabi_fmul>
 8004786:	4631      	mov	r1, r6
 8004788:	9001      	str	r0, [sp, #4]
 800478a:	9804      	ldr	r0, [sp, #16]
 800478c:	f7fc fb6a 	bl	8000e64 <__aeabi_fmul>
 8004790:	4631      	mov	r1, r6
 8004792:	9004      	str	r0, [sp, #16]
 8004794:	9807      	ldr	r0, [sp, #28]
 8004796:	f7fc fb65 	bl	8000e64 <__aeabi_fmul>
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 800479a:	4629      	mov	r1, r5
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 800479c:	9007      	str	r0, [sp, #28]
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 800479e:	9802      	ldr	r0, [sp, #8]
 80047a0:	f7fc fb60 	bl	8000e64 <__aeabi_fmul>
 80047a4:	4629      	mov	r1, r5
 80047a6:	9002      	str	r0, [sp, #8]
 80047a8:	9805      	ldr	r0, [sp, #20]
 80047aa:	f7fc fb5b 	bl	8000e64 <__aeabi_fmul>
 80047ae:	4629      	mov	r1, r5
 80047b0:	9005      	str	r0, [sp, #20]
 80047b2:	9808      	ldr	r0, [sp, #32]
 80047b4:	f7fc fb56 	bl	8000e64 <__aeabi_fmul>
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 80047b8:	4621      	mov	r1, r4
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 80047ba:	9008      	str	r0, [sp, #32]
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 80047bc:	9803      	ldr	r0, [sp, #12]
 80047be:	f7fc fb51 	bl	8000e64 <__aeabi_fmul>
 80047c2:	4621      	mov	r1, r4
 80047c4:	9003      	str	r0, [sp, #12]
 80047c6:	9806      	ldr	r0, [sp, #24]
 80047c8:	f7fc fb4c 	bl	8000e64 <__aeabi_fmul>
 80047cc:	4621      	mov	r1, r4
 80047ce:	9006      	str	r0, [sp, #24]
 80047d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047d2:	f7fc fb47 	bl	8000e64 <__aeabi_fmul>
	//3x3 rotation matrix
	float R[9];
	
	Calcultate_RotationMatrix(accel, mag, R);
	Quaternion_FromRotationMatrix(R, X);
 80047d6:	4904      	ldr	r1, [pc, #16]	; (80047e8 <EKF_AHRSInit+0x1cc>)
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 80047d8:	9009      	str	r0, [sp, #36]	; 0x24
	Quaternion_FromRotationMatrix(R, X);
 80047da:	a801      	add	r0, sp, #4
 80047dc:	f000 f82a 	bl	8004834 <Quaternion_FromRotationMatrix>
}
 80047e0:	b00b      	add	sp, #44	; 0x2c
 80047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e6:	bf00      	nop
 80047e8:	20000378 	.word	0x20000378

080047ec <FastSqrtI>:
	return result;
}

// Quake inverse square root
float FastSqrtI(float x)
{
 80047ec:	b510      	push	{r4, lr}
	*/
	//////////////////////////////////////////////////////////////////////////
	union { unsigned int i; float f;} l2f;
	l2f.f = x;
	l2f.i = 0x5F1F1412 - (l2f.i >> 1);
	return l2f.f * (1.69000231f - 0.714158168f * x * l2f.f * l2f.f);
 80047ee:	4c0a      	ldr	r4, [pc, #40]	; (8004818 <FastSqrtI+0x2c>)
 80047f0:	490a      	ldr	r1, [pc, #40]	; (800481c <FastSqrtI+0x30>)
 80047f2:	eba4 0450 	sub.w	r4, r4, r0, lsr #1
 80047f6:	f7fc fb35 	bl	8000e64 <__aeabi_fmul>
 80047fa:	4621      	mov	r1, r4
 80047fc:	f7fc fb32 	bl	8000e64 <__aeabi_fmul>
 8004800:	4621      	mov	r1, r4
 8004802:	f7fc fb2f 	bl	8000e64 <__aeabi_fmul>
 8004806:	4601      	mov	r1, r0
 8004808:	4805      	ldr	r0, [pc, #20]	; (8004820 <FastSqrtI+0x34>)
 800480a:	f7fc fa21 	bl	8000c50 <__aeabi_fsub>
 800480e:	4621      	mov	r1, r4
 8004810:	f7fc fb28 	bl	8000e64 <__aeabi_fmul>
}
 8004814:	bd10      	pop	{r4, pc}
 8004816:	bf00      	nop
 8004818:	5f1f1412 	.word	0x5f1f1412
 800481c:	3f36d312 	.word	0x3f36d312
 8004820:	3fd851ff 	.word	0x3fd851ff

08004824 <FastSqrt>:

float FastSqrt(float x)
{
 8004824:	b510      	push	{r4, lr}
 8004826:	4604      	mov	r4, r0
	return x * FastSqrtI(x);
 8004828:	f7ff ffe0 	bl	80047ec <FastSqrtI>
 800482c:	4621      	mov	r1, r4
 800482e:	f7fc fb19 	bl	8000e64 <__aeabi_fmul>
}
 8004832:	bd10      	pop	{r4, pc}

08004834 <Quaternion_FromRotationMatrix>:
	//rpy[1] = RADTODEG(rpy[1]);
	//rpy[2] = RADTODEG(rpy[2]);
}

void Quaternion_FromRotationMatrix(float *R, float *Q)
{
 8004834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004838:	4605      	mov	r5, r0
 800483a:	460c      	mov	r4, r1
	float fq0sq; // q0^2
	float recip4q0; // 1/4q0
	float fmag; // quaternion magnitude
#define SMALLQ0 0.01F // limit where rounding errors may appear
	// get q0^2 and q0
	fq0sq = 0.25f * (1.0f + R[0] + R[4] + R[8]);
 800483c:	6800      	ldr	r0, [r0, #0]
 800483e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004842:	f7fc fa07 	bl	8000c54 <__addsf3>
 8004846:	6929      	ldr	r1, [r5, #16]
 8004848:	f7fc fa04 	bl	8000c54 <__addsf3>
 800484c:	6a29      	ldr	r1, [r5, #32]
 800484e:	f7fc fa01 	bl	8000c54 <__addsf3>
 8004852:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8004856:	f7fc fb05 	bl	8000e64 <__aeabi_fmul>
 800485a:	4606      	mov	r6, r0
	Q[0] = (float)FastSqrt(FastAbs(fq0sq));
 800485c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004860:	f7ff ffe0 	bl	8004824 <FastSqrt>
	// normal case when q0 is not small meaning rotation angle not near 180 deg
	if (Q[0] > SMALLQ0){
 8004864:	4968      	ldr	r1, [pc, #416]	; (8004a08 <Quaternion_FromRotationMatrix+0x1d4>)
	Q[0] = (float)FastSqrt(FastAbs(fq0sq));
 8004866:	6020      	str	r0, [r4, #0]
 8004868:	4607      	mov	r7, r0
	if (Q[0] > SMALLQ0){
 800486a:	f7fc fcb7 	bl	80011dc <__aeabi_fcmpgt>
 800486e:	2800      	cmp	r0, #0
 8004870:	d059      	beq.n	8004926 <Quaternion_FromRotationMatrix+0xf2>
		// calculate q1 to q3
		recip4q0 = 0.25F / Q[0];
 8004872:	4639      	mov	r1, r7
 8004874:	f04f 507a 	mov.w	r0, #1048576000	; 0x3e800000
 8004878:	f7fc fba8 	bl	8000fcc <__aeabi_fdiv>
 800487c:	4606      	mov	r6, r0
		Q[1] = recip4q0 * (R[5] - R[7]);
 800487e:	69e9      	ldr	r1, [r5, #28]
 8004880:	6968      	ldr	r0, [r5, #20]
 8004882:	f7fc f9e5 	bl	8000c50 <__aeabi_fsub>
 8004886:	4631      	mov	r1, r6
 8004888:	f7fc faec 	bl	8000e64 <__aeabi_fmul>
 800488c:	6060      	str	r0, [r4, #4]
		Q[2] = recip4q0 * (R[6] - R[2]);
 800488e:	68a9      	ldr	r1, [r5, #8]
 8004890:	69a8      	ldr	r0, [r5, #24]
 8004892:	f7fc f9dd 	bl	8000c50 <__aeabi_fsub>
 8004896:	4631      	mov	r1, r6
 8004898:	f7fc fae4 	bl	8000e64 <__aeabi_fmul>
 800489c:	60a0      	str	r0, [r4, #8]
		Q[3] = recip4q0 * (R[1] - R[3]);
 800489e:	68e9      	ldr	r1, [r5, #12]
 80048a0:	6868      	ldr	r0, [r5, #4]
 80048a2:	f7fc f9d5 	bl	8000c50 <__aeabi_fsub>
 80048a6:	4631      	mov	r1, r6
 80048a8:	f7fc fadc 	bl	8000e64 <__aeabi_fmul>
 80048ac:	60e0      	str	r0, [r4, #12]
			Q[2] = -Q[2];
			Q[3] = -Q[3];
		}
	}
	// finally re-normalize
	fmag = FastSqrtI(Q[0] * Q[0] + Q[1] * Q[1] + Q[2] * Q[2] + Q[3] * Q[3]);
 80048ae:	6821      	ldr	r1, [r4, #0]
 80048b0:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80048b4:	4608      	mov	r0, r1
 80048b6:	f7fc fad5 	bl	8000e64 <__aeabi_fmul>
 80048ba:	4641      	mov	r1, r8
 80048bc:	4605      	mov	r5, r0
 80048be:	4640      	mov	r0, r8
 80048c0:	f7fc fad0 	bl	8000e64 <__aeabi_fmul>
 80048c4:	4601      	mov	r1, r0
 80048c6:	4628      	mov	r0, r5
 80048c8:	f7fc f9c4 	bl	8000c54 <__addsf3>
 80048cc:	68a7      	ldr	r7, [r4, #8]
 80048ce:	4605      	mov	r5, r0
 80048d0:	4639      	mov	r1, r7
 80048d2:	4638      	mov	r0, r7
 80048d4:	f7fc fac6 	bl	8000e64 <__aeabi_fmul>
 80048d8:	4601      	mov	r1, r0
 80048da:	4628      	mov	r0, r5
 80048dc:	f7fc f9ba 	bl	8000c54 <__addsf3>
 80048e0:	68e6      	ldr	r6, [r4, #12]
 80048e2:	4605      	mov	r5, r0
 80048e4:	4631      	mov	r1, r6
 80048e6:	4630      	mov	r0, r6
 80048e8:	f7fc fabc 	bl	8000e64 <__aeabi_fmul>
 80048ec:	4601      	mov	r1, r0
 80048ee:	4628      	mov	r0, r5
 80048f0:	f7fc f9b0 	bl	8000c54 <__addsf3>
 80048f4:	f7ff ff7a 	bl	80047ec <FastSqrtI>
 80048f8:	4605      	mov	r5, r0
	Q[0] *= fmag;
 80048fa:	4601      	mov	r1, r0
 80048fc:	6820      	ldr	r0, [r4, #0]
 80048fe:	f7fc fab1 	bl	8000e64 <__aeabi_fmul>
	Q[1] *= fmag;
 8004902:	4629      	mov	r1, r5
	Q[0] *= fmag;
 8004904:	6020      	str	r0, [r4, #0]
	Q[1] *= fmag;
 8004906:	6860      	ldr	r0, [r4, #4]
 8004908:	f7fc faac 	bl	8000e64 <__aeabi_fmul>
	Q[2] *= fmag;
 800490c:	4629      	mov	r1, r5
	Q[1] *= fmag;
 800490e:	6060      	str	r0, [r4, #4]
	Q[2] *= fmag;
 8004910:	68a0      	ldr	r0, [r4, #8]
 8004912:	f7fc faa7 	bl	8000e64 <__aeabi_fmul>
	Q[3] *= fmag;
 8004916:	4629      	mov	r1, r5
	Q[2] *= fmag;
 8004918:	60a0      	str	r0, [r4, #8]
	Q[3] *= fmag;
 800491a:	68e0      	ldr	r0, [r4, #12]
 800491c:	f7fc faa2 	bl	8000e64 <__aeabi_fmul>
 8004920:	60e0      	str	r0, [r4, #12]
#endif
}
 8004922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Q[1] = FastSqrt(FastAbs(0.5f * (1.0f + R[0]) - fq0sq));
 8004926:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800492a:	6828      	ldr	r0, [r5, #0]
 800492c:	f7fc f992 	bl	8000c54 <__addsf3>
 8004930:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004934:	f7fc fa96 	bl	8000e64 <__aeabi_fmul>
 8004938:	4631      	mov	r1, r6
 800493a:	f7fc f989 	bl	8000c50 <__aeabi_fsub>
 800493e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004942:	f7ff ff6f 	bl	8004824 <FastSqrt>
 8004946:	6060      	str	r0, [r4, #4]
		Q[2] = FastSqrt(FastAbs(0.5f * (1.0f + R[4]) - fq0sq));
 8004948:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800494c:	6928      	ldr	r0, [r5, #16]
 800494e:	f7fc f981 	bl	8000c54 <__addsf3>
 8004952:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004956:	f7fc fa85 	bl	8000e64 <__aeabi_fmul>
 800495a:	4631      	mov	r1, r6
 800495c:	f7fc f978 	bl	8000c50 <__aeabi_fsub>
 8004960:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004964:	f7ff ff5e 	bl	8004824 <FastSqrt>
 8004968:	60a0      	str	r0, [r4, #8]
		Q[3] = FastSqrt(FastAbs(0.5f * (1.0f + R[8]) - fq0sq));
 800496a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800496e:	6a28      	ldr	r0, [r5, #32]
 8004970:	f7fc f970 	bl	8000c54 <__addsf3>
 8004974:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004978:	f7fc fa74 	bl	8000e64 <__aeabi_fmul>
 800497c:	4631      	mov	r1, r6
 800497e:	f7fc f967 	bl	8000c50 <__aeabi_fsub>
 8004982:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004986:	f7ff ff4d 	bl	8004824 <FastSqrt>
 800498a:	60e0      	str	r0, [r4, #12]
		if ((R[1] + R[3]) < 0.0f){
 800498c:	68e9      	ldr	r1, [r5, #12]
		Q[3] = FastSqrt(FastAbs(0.5f * (1.0f + R[8]) - fq0sq));
 800498e:	4606      	mov	r6, r0
		if ((R[1] + R[3]) < 0.0f){
 8004990:	6868      	ldr	r0, [r5, #4]
 8004992:	f7fc f95f 	bl	8000c54 <__addsf3>
 8004996:	2100      	movs	r1, #0
 8004998:	4607      	mov	r7, r0
 800499a:	f7fc fc01 	bl	80011a0 <__aeabi_fcmplt>
 800499e:	b328      	cbz	r0, 80049ec <Quaternion_FromRotationMatrix+0x1b8>
			Q[2] = -Q[2];
 80049a0:	68a3      	ldr	r3, [r4, #8]
 80049a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80049a6:	60a3      	str	r3, [r4, #8]
			if ((R[5] + R[7]) > 0.0f){
 80049a8:	69e9      	ldr	r1, [r5, #28]
 80049aa:	6968      	ldr	r0, [r5, #20]
 80049ac:	f7fc f952 	bl	8000c54 <__addsf3>
 80049b0:	2100      	movs	r1, #0
 80049b2:	f7fc fc13 	bl	80011dc <__aeabi_fcmpgt>
			if ((R[5] + R[7]) < 0.0f){
 80049b6:	b110      	cbz	r0, 80049be <Quaternion_FromRotationMatrix+0x18a>
				Q[3] = -Q[3];
 80049b8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80049bc:	60e6      	str	r6, [r4, #12]
		if ((R[5] - R[7]) < 0.0f){
 80049be:	69e9      	ldr	r1, [r5, #28]
 80049c0:	6968      	ldr	r0, [r5, #20]
 80049c2:	f7fc f945 	bl	8000c50 <__aeabi_fsub>
 80049c6:	2100      	movs	r1, #0
 80049c8:	f7fc fbea 	bl	80011a0 <__aeabi_fcmplt>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	f43f af6e 	beq.w	80048ae <Quaternion_FromRotationMatrix+0x7a>
			Q[2] = -Q[2];
 80049d2:	68a2      	ldr	r2, [r4, #8]
			Q[3] = -Q[3];
 80049d4:	68e3      	ldr	r3, [r4, #12]
			Q[1] = -Q[1];
 80049d6:	6861      	ldr	r1, [r4, #4]
			Q[2] = -Q[2];
 80049d8:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
			Q[1] = -Q[1];
 80049dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
			Q[3] = -Q[3];
 80049e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
			Q[1] = -Q[1];
 80049e4:	6061      	str	r1, [r4, #4]
			Q[2] = -Q[2];
 80049e6:	60a2      	str	r2, [r4, #8]
			Q[3] = -Q[3];
 80049e8:	60e3      	str	r3, [r4, #12]
 80049ea:	e760      	b.n	80048ae <Quaternion_FromRotationMatrix+0x7a>
		else if ((R[1] + R[3]) > 0.0f){
 80049ec:	2100      	movs	r1, #0
 80049ee:	4638      	mov	r0, r7
 80049f0:	f7fc fbf4 	bl	80011dc <__aeabi_fcmpgt>
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d0e2      	beq.n	80049be <Quaternion_FromRotationMatrix+0x18a>
			if ((R[5] + R[7]) < 0.0f){
 80049f8:	69e9      	ldr	r1, [r5, #28]
 80049fa:	6968      	ldr	r0, [r5, #20]
 80049fc:	f7fc f92a 	bl	8000c54 <__addsf3>
 8004a00:	2100      	movs	r1, #0
 8004a02:	f7fc fbcd 	bl	80011a0 <__aeabi_fcmplt>
 8004a06:	e7d6      	b.n	80049b6 <Quaternion_FromRotationMatrix+0x182>
 8004a08:	3c23d70a 	.word	0x3c23d70a

08004a0c <disk_status>:
)
{

	DSTATUS status = STA_NOINIT;
	
	switch (pdrv) {
 8004a0c:	2801      	cmp	r0, #1
{
 8004a0e:	b508      	push	{r3, lr}
	switch (pdrv) {
 8004a10:	d106      	bne.n	8004a20 <disk_status+0x14>
		case ATA:	/* SD CARD */
			break;
    
		case SPI_FLASH:      
      /* SPI FlashSPI Flash ID */
      if(sFLASH_ID == SPI_FLASH_ReadID())
 8004a12:	f7ff f93d 	bl	8003c90 <SPI_FLASH_ReadID>
	DSTATUS status = STA_NOINIT;
 8004a16:	4b03      	ldr	r3, [pc, #12]	; (8004a24 <disk_status+0x18>)
 8004a18:	1ac0      	subs	r0, r0, r3
 8004a1a:	bf18      	it	ne
 8004a1c:	2001      	movne	r0, #1

		default:
			status = STA_NOINIT;
	}
	return status;
}
 8004a1e:	bd08      	pop	{r3, pc}
	DSTATUS status = STA_NOINIT;
 8004a20:	2001      	movs	r0, #1
 8004a22:	e7fc      	b.n	8004a1e <disk_status+0x12>
 8004a24:	00ef4017 	.word	0x00ef4017

08004a28 <disk_initialize>:
	BYTE pdrv				/*  */
)
{
  uint16_t i;
	DSTATUS status = STA_NOINIT;	
	switch (pdrv) {
 8004a28:	2801      	cmp	r0, #1
{
 8004a2a:	b508      	push	{r3, lr}
	switch (pdrv) {
 8004a2c:	d10a      	bne.n	8004a44 <disk_initialize+0x1c>
		case ATA:	         /* SD CARD */
			break;
    
		case SPI_FLASH:    /* SPI Flash */ 
      /* SPI Flash */
			SPI_FLASH_Init();
 8004a2e:	f7ff f86d 	bl	8003b0c <SPI_FLASH_Init>
      /*  */
      i=500;
	    while(--i);	
      /* SPI Flash */
	    SPI_Flash_WAKEUP();
 8004a32:	f7ff fa31 	bl	8003e98 <SPI_Flash_WAKEUP>
      if(sFLASH_ID == SPI_FLASH_ReadID())
 8004a36:	f7ff f92b 	bl	8003c90 <SPI_FLASH_ReadID>
	DSTATUS status = STA_NOINIT;	
 8004a3a:	4b03      	ldr	r3, [pc, #12]	; (8004a48 <disk_initialize+0x20>)
 8004a3c:	1ac0      	subs	r0, r0, r3
 8004a3e:	bf18      	it	ne
 8004a40:	2001      	movne	r0, #1
      
		default:
			status = STA_NOINIT;
	}
	return status;
}
 8004a42:	bd08      	pop	{r3, pc}
	DSTATUS status = STA_NOINIT;	
 8004a44:	2001      	movs	r0, #1
 8004a46:	e7fc      	b.n	8004a42 <disk_initialize+0x1a>
 8004a48:	00ef4017 	.word	0x00ef4017

08004a4c <disk_read>:
	BYTE pdrv,		/* (0..) */
	BYTE *buff,		/*  */
	DWORD sector,	/*  */
	UINT count		/* (1..128) */
)
{
 8004a4c:	b510      	push	{r4, lr}
 8004a4e:	4604      	mov	r4, r0
	DRESULT status = RES_PARERR;
	switch (pdrv) {
 8004a50:	2c01      	cmp	r4, #1
{
 8004a52:	4608      	mov	r0, r1
 8004a54:	4611      	mov	r1, r2
	switch (pdrv) {
 8004a56:	d107      	bne.n	8004a68 <disk_read+0x1c>
			break;
    
		case SPI_FLASH:
      /* 2MBFlashSPI Flash6MB */
//      sector+=770;      
      SPI_FLASH_BufferRead(buff, sector <<12, count<<12);
 8004a58:	031b      	lsls	r3, r3, #12
 8004a5a:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8004a5e:	0309      	lsls	r1, r1, #12
 8004a60:	f7ff f8ec 	bl	8003c3c <SPI_FLASH_BufferRead>
      status = RES_OK;
 8004a64:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 8004a66:	bd10      	pop	{r4, pc}
	DRESULT status = RES_PARERR;
 8004a68:	2004      	movs	r0, #4
 8004a6a:	e7fc      	b.n	8004a66 <disk_read+0x1a>

08004a6c <disk_write>:
	BYTE pdrv,			  /* (0..) */
	const BYTE *buff,	/*  */
	DWORD sector,		  /*  */
	UINT count			  /* (1..128) */
)
{
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	460e      	mov	r6, r1
  uint32_t write_addr; 
	DRESULT status = RES_PARERR;
	if (!count) {
 8004a70:	461d      	mov	r5, r3
 8004a72:	b173      	cbz	r3, 8004a92 <disk_write+0x26>
		return RES_PARERR;		/* Check parameter */
	}

	switch (pdrv) {
 8004a74:	2801      	cmp	r0, #1
 8004a76:	d10c      	bne.n	8004a92 <disk_write+0x26>
		break;

		case SPI_FLASH:
      /* 2MBFlashSPI Flash6MB */
//			sector+=770;
      write_addr = sector<<12;    
 8004a78:	0314      	lsls	r4, r2, #12
      SPI_FLASH_SectorErase(write_addr);
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	f7ff f958 	bl	8003d30 <SPI_FLASH_SectorErase>
      SPI_FLASH_BufferWrite((u8 *)buff,write_addr,count<<12);
 8004a80:	032a      	lsls	r2, r5, #12
 8004a82:	4630      	mov	r0, r6
 8004a84:	4621      	mov	r1, r4
 8004a86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a8a:	f7ff f9ad 	bl	8003de8 <SPI_FLASH_BufferWrite>
      status = RES_OK;
 8004a8e:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
		return RES_PARERR;		/* Check parameter */
 8004a92:	2004      	movs	r0, #4
 8004a94:	e7fc      	b.n	8004a90 <disk_write+0x24>

08004a96 <disk_ioctl>:
	BYTE cmd,		  /*  */
	void *buff		/*  */
)
{
	DRESULT status = RES_PARERR;
	switch (pdrv) {
 8004a96:	2801      	cmp	r0, #1
 8004a98:	d110      	bne.n	8004abc <disk_ioctl+0x26>
		case ATA:	/* SD CARD */
			break;
    
		case SPI_FLASH:
			switch (cmd) {
 8004a9a:	2902      	cmp	r1, #2
 8004a9c:	d008      	beq.n	8004ab0 <disk_ioctl+0x1a>
 8004a9e:	2903      	cmp	r1, #3
 8004aa0:	d00a      	beq.n	8004ab8 <disk_ioctl+0x22>
 8004aa2:	2901      	cmp	r1, #1
 8004aa4:	d102      	bne.n	8004aac <disk_ioctl+0x16>
        /* 1280*4096/1024/1024=5(MB) */
        case GET_SECTOR_COUNT:
          *(DWORD * )buff = 2048;		
 8004aa6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004aaa:	6013      	str	r3, [r2, #0]
        break;
 8004aac:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 8004aae:	4770      	bx	lr
          *(WORD * )buff = 4096;
 8004ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ab4:	8013      	strh	r3, [r2, #0]
        break;
 8004ab6:	e7f9      	b.n	8004aac <disk_ioctl+0x16>
          *(DWORD * )buff = 1;
 8004ab8:	6010      	str	r0, [r2, #0]
        break;        
 8004aba:	e7f7      	b.n	8004aac <disk_ioctl+0x16>
	DRESULT status = RES_PARERR;
 8004abc:	2004      	movs	r0, #4
 8004abe:	4770      	bx	lr

08004ac0 <get_fattime>:
			| ((DWORD)1 << 21)				/* Month 1 */
			| ((DWORD)1 << 16)				/* Mday 1 */
			| ((DWORD)0 << 11)				/* Hour 0 */
			| ((DWORD)0 << 5)				  /* Min 0 */
			| ((DWORD)0 >> 1);				/* Sec 0 */
}
 8004ac0:	4800      	ldr	r0, [pc, #0]	; (8004ac4 <get_fattime+0x4>)
 8004ac2:	4770      	bx	lr
 8004ac4:	46210000 	.word	0x46210000

08004ac8 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8004ac8:	3801      	subs	r0, #1
 8004aca:	440a      	add	r2, r1
 8004acc:	4291      	cmp	r1, r2
 8004ace:	d100      	bne.n	8004ad2 <mem_cpy+0xa>
		*d++ = *s++;
}
 8004ad0:	4770      	bx	lr
		*d++ = *s++;
 8004ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ad6:	f800 3f01 	strb.w	r3, [r0, #1]!
 8004ada:	e7f7      	b.n	8004acc <mem_cpy+0x4>

08004adc <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8004adc:	4402      	add	r2, r0
 8004ade:	4290      	cmp	r0, r2
 8004ae0:	d100      	bne.n	8004ae4 <mem_set+0x8>
		*d++ = (BYTE)val;
}
 8004ae2:	4770      	bx	lr
		*d++ = (BYTE)val;
 8004ae4:	f800 1b01 	strb.w	r1, [r0], #1
 8004ae8:	e7f9      	b.n	8004ade <mem_set+0x2>

08004aea <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8004aea:	4603      	mov	r3, r0
 8004aec:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 8004af0:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8004af2:	01c2      	lsls	r2, r0, #7
 8004af4:	ea42 0050 	orr.w	r0, r2, r0, lsr #1
 8004af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004afc:	4410      	add	r0, r2
 8004afe:	428b      	cmp	r3, r1
 8004b00:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8004b04:	d1f5      	bne.n	8004af2 <sum_sfn+0x8>
	return sum;
}
 8004b06:	4770      	bx	lr

08004b08 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8004b08:	6802      	ldr	r2, [r0, #0]
{
 8004b0a:	4601      	mov	r1, r0
 8004b0c:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8004b0e:	b152      	cbz	r2, 8004b26 <get_ldnumber+0x1e>
 8004b10:	4610      	mov	r0, r2
 8004b12:	4603      	mov	r3, r0
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8004b14:	f810 4b01 	ldrb.w	r4, [r0], #1
 8004b18:	2c1f      	cmp	r4, #31
 8004b1a:	d90f      	bls.n	8004b3c <get_ldnumber+0x34>
 8004b1c:	2c3a      	cmp	r4, #58	; 0x3a
 8004b1e:	d1f8      	bne.n	8004b12 <get_ldnumber+0xa>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8004b20:	1c50      	adds	r0, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8004b22:	4283      	cmp	r3, r0
 8004b24:	d002      	beq.n	8004b2c <get_ldnumber+0x24>
	int vol = -1;
 8004b26:	f04f 30ff 	mov.w	r0, #4294967295
 8004b2a:	e006      	b.n	8004b3a <get_ldnumber+0x32>
			i = *tp++ - '0'; 
 8004b2c:	7810      	ldrb	r0, [r2, #0]
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8004b2e:	3830      	subs	r0, #48	; 0x30
 8004b30:	b2c2      	uxtb	r2, r0
 8004b32:	2a01      	cmp	r2, #1
 8004b34:	d8f7      	bhi.n	8004b26 <get_ldnumber+0x1e>
					vol = (int)i;
					*path = ++tt;
 8004b36:	3301      	adds	r3, #1
 8004b38:	600b      	str	r3, [r1, #0]
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8004b3a:	bd10      	pop	{r4, pc}
		vol = 0;		/* Drive 0 */
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e7fc      	b.n	8004b3a <get_ldnumber+0x32>

08004b40 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8004b40:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8004b42:	b168      	cbz	r0, 8004b60 <validate+0x20>
 8004b44:	6803      	ldr	r3, [r0, #0]
 8004b46:	b15b      	cbz	r3, 8004b60 <validate+0x20>
 8004b48:	781a      	ldrb	r2, [r3, #0]
 8004b4a:	b14a      	cbz	r2, 8004b60 <validate+0x20>
 8004b4c:	88d9      	ldrh	r1, [r3, #6]
 8004b4e:	8882      	ldrh	r2, [r0, #4]
 8004b50:	4291      	cmp	r1, r2
 8004b52:	d105      	bne.n	8004b60 <validate+0x20>
 8004b54:	7858      	ldrb	r0, [r3, #1]
 8004b56:	f7ff ff59 	bl	8004a0c <disk_status>
 8004b5a:	f010 0001 	ands.w	r0, r0, #1
 8004b5e:	d000      	beq.n	8004b62 <validate+0x22>
		return FR_INVALID_OBJECT;
 8004b60:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 8004b62:	bd08      	pop	{r3, pc}

08004b64 <get_fileinfo>:
	if (dp->sect) {		/* Get SFN */
 8004b64:	6902      	ldr	r2, [r0, #16]
{
 8004b66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b68:	460d      	mov	r5, r1
	p = fno->fname;
 8004b6a:	f101 0309 	add.w	r3, r1, #9
	if (dp->sect) {		/* Get SFN */
 8004b6e:	b362      	cbz	r2, 8004bca <get_fileinfo+0x66>
		i = 0;
 8004b70:	2400      	movs	r4, #0
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8004b72:	272e      	movs	r7, #46	; 0x2e
		dir = dp->dir;
 8004b74:	6941      	ldr	r1, [r0, #20]
		while (i < 11) {		/* Copy name body and extension */
 8004b76:	1e4e      	subs	r6, r1, #1
			c = (TCHAR)dir[i++];
 8004b78:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8004b7c:	3401      	adds	r4, #1
			if (c == ' ') continue;				/* Skip padding spaces */
 8004b7e:	2a20      	cmp	r2, #32
 8004b80:	d019      	beq.n	8004bb6 <get_fileinfo+0x52>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8004b82:	2a05      	cmp	r2, #5
 8004b84:	d04a      	beq.n	8004c1c <get_fileinfo+0xb8>
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8004b86:	2c09      	cmp	r4, #9
 8004b88:	d101      	bne.n	8004b8e <get_fileinfo+0x2a>
 8004b8a:	f803 7b01 	strb.w	r7, [r3], #1
			if (IsUpper(c) && (dir[DIR_NTres] & (i >= 9 ? NS_EXT : NS_BODY)))
 8004b8e:	f1a2 0c41 	sub.w	ip, r2, #65	; 0x41
 8004b92:	f1bc 0f19 	cmp.w	ip, #25
 8004b96:	d80c      	bhi.n	8004bb2 <get_fileinfo+0x4e>
 8004b98:	2c08      	cmp	r4, #8
 8004b9a:	bf8c      	ite	hi
 8004b9c:	f04f 0c10 	movhi.w	ip, #16
 8004ba0:	f04f 0c08 	movls.w	ip, #8
 8004ba4:	f891 e00c 	ldrb.w	lr, [r1, #12]
 8004ba8:	ea1e 0f0c 	tst.w	lr, ip
				c += 0x20;			/* To lower */
 8004bac:	bf1c      	itt	ne
 8004bae:	3220      	addne	r2, #32
 8004bb0:	b2d2      	uxtbne	r2, r2
			*p++ = c;
 8004bb2:	f803 2b01 	strb.w	r2, [r3], #1
		while (i < 11) {		/* Copy name body and extension */
 8004bb6:	2c0b      	cmp	r4, #11
 8004bb8:	d1de      	bne.n	8004b78 <get_fileinfo+0x14>
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8004bba:	7aca      	ldrb	r2, [r1, #11]
 8004bbc:	722a      	strb	r2, [r5, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8004bbe:	69ca      	ldr	r2, [r1, #28]
 8004bc0:	602a      	str	r2, [r5, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 8004bc2:	8b0a      	ldrh	r2, [r1, #24]
 8004bc4:	80aa      	strh	r2, [r5, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8004bc6:	8aca      	ldrh	r2, [r1, #22]
 8004bc8:	80ea      	strh	r2, [r5, #6]
	*p = 0;		/* Terminate SFN string by a \0 */
 8004bca:	2400      	movs	r4, #0
 8004bcc:	701c      	strb	r4, [r3, #0]
	if (fno->lfname) {
 8004bce:	69ae      	ldr	r6, [r5, #24]
 8004bd0:	b126      	cbz	r6, 8004bdc <get_fileinfo+0x78>
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 8004bd2:	6903      	ldr	r3, [r0, #16]
 8004bd4:	b91b      	cbnz	r3, 8004bde <get_fileinfo+0x7a>
		i = 0; p = fno->lfname;
 8004bd6:	2400      	movs	r4, #0
		p[i] = 0;	/* Terminate LFN string by a \0 */
 8004bd8:	2300      	movs	r3, #0
 8004bda:	5533      	strb	r3, [r6, r4]
}
 8004bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 8004bde:	69eb      	ldr	r3, [r5, #28]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0f8      	beq.n	8004bd6 <get_fileinfo+0x72>
 8004be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004be8:	8c02      	ldrh	r2, [r0, #32]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d0f3      	beq.n	8004bd6 <get_fileinfo+0x72>
			lfn = dp->lfn;
 8004bee:	69c7      	ldr	r7, [r0, #28]
			while ((w = *lfn++) != 0) {		/* Get an LFN character */
 8004bf0:	f837 0b02 	ldrh.w	r0, [r7], #2
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d0ef      	beq.n	8004bd8 <get_fileinfo+0x74>
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	f001 fddd 	bl	80067b8 <ff_convert>
				if (!w) { i = 0; break; }	/* No LFN if it could not be converted */
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	d0e9      	beq.n	8004bd6 <get_fileinfo+0x72>
				if (_DF1S && w >= 0x100)	/* Put 1st byte if it is a DBC (always false on SBCS cfg) */
 8004c02:	28ff      	cmp	r0, #255	; 0xff
					p[i++] = (TCHAR)(w >> 8);
 8004c04:	bf84      	itt	hi
 8004c06:	0a03      	lsrhi	r3, r0, #8
 8004c08:	5533      	strbhi	r3, [r6, r4]
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* No LFN if buffer overflow */
 8004c0a:	69eb      	ldr	r3, [r5, #28]
					p[i++] = (TCHAR)(w >> 8);
 8004c0c:	bf88      	it	hi
 8004c0e:	3401      	addhi	r4, #1
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* No LFN if buffer overflow */
 8004c10:	3b01      	subs	r3, #1
 8004c12:	42a3      	cmp	r3, r4
 8004c14:	d9df      	bls.n	8004bd6 <get_fileinfo+0x72>
				p[i++] = (TCHAR)w;
 8004c16:	5530      	strb	r0, [r6, r4]
 8004c18:	3401      	adds	r4, #1
 8004c1a:	e7e9      	b.n	8004bf0 <get_fileinfo+0x8c>
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8004c1c:	2c09      	cmp	r4, #9
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8004c1e:	f04f 02e5 	mov.w	r2, #229	; 0xe5
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8004c22:	d1c6      	bne.n	8004bb2 <get_fileinfo+0x4e>
 8004c24:	e7b1      	b.n	8004b8a <get_fileinfo+0x26>

08004c26 <sync_window.part.0>:
FRESULT sync_window (	/* FR_OK:succeeded, !=0:error */
 8004c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		wsect = fs->winsect;	/* Current sector number */
 8004c2a:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004c2c:	f100 0830 	add.w	r8, r0, #48	; 0x30
FRESULT sync_window (	/* FR_OK:succeeded, !=0:error */
 8004c30:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004c32:	2301      	movs	r3, #1
 8004c34:	4632      	mov	r2, r6
 8004c36:	4641      	mov	r1, r8
 8004c38:	7840      	ldrb	r0, [r0, #1]
 8004c3a:	f7ff ff17 	bl	8004a6c <disk_write>
 8004c3e:	4605      	mov	r5, r0
 8004c40:	b9a8      	cbnz	r0, 8004c6e <sync_window.part.0+0x48>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004c42:	6a23      	ldr	r3, [r4, #32]
 8004c44:	69a2      	ldr	r2, [r4, #24]
 8004c46:	1af3      	subs	r3, r6, r3
 8004c48:	4293      	cmp	r3, r2
			fs->wflag = 0;
 8004c4a:	7120      	strb	r0, [r4, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004c4c:	d202      	bcs.n	8004c54 <sync_window.part.0+0x2e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004c4e:	78e7      	ldrb	r7, [r4, #3]
 8004c50:	2f01      	cmp	r7, #1
 8004c52:	d802      	bhi.n	8004c5a <sync_window.part.0+0x34>
}
 8004c54:	4628      	mov	r0, r5
 8004c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					wsect += fs->fsize;
 8004c5a:	69a3      	ldr	r3, [r4, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004c5c:	4641      	mov	r1, r8
					wsect += fs->fsize;
 8004c5e:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8004c60:	4632      	mov	r2, r6
 8004c62:	2301      	movs	r3, #1
 8004c64:	7860      	ldrb	r0, [r4, #1]
 8004c66:	f7ff ff01 	bl	8004a6c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004c6a:	3f01      	subs	r7, #1
 8004c6c:	e7f0      	b.n	8004c50 <sync_window.part.0+0x2a>
			res = FR_DISK_ERR;
 8004c6e:	2501      	movs	r5, #1
 8004c70:	e7f0      	b.n	8004c54 <sync_window.part.0+0x2e>

08004c72 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004c72:	7903      	ldrb	r3, [r0, #4]
 8004c74:	b10b      	cbz	r3, 8004c7a <sync_window+0x8>
 8004c76:	f7ff bfd6 	b.w	8004c26 <sync_window.part.0>
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	4770      	bx	lr

08004c7e <move_window>:
{
 8004c7e:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004c80:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
 8004c82:	4605      	mov	r5, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004c84:	428b      	cmp	r3, r1
{
 8004c86:	460c      	mov	r4, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004c88:	d010      	beq.n	8004cac <move_window+0x2e>
		res = sync_window(fs);		/* Write-back changes */
 8004c8a:	f7ff fff2 	bl	8004c72 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004c8e:	b960      	cbnz	r0, 8004caa <move_window+0x2c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004c90:	4622      	mov	r2, r4
 8004c92:	2301      	movs	r3, #1
 8004c94:	7868      	ldrb	r0, [r5, #1]
 8004c96:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8004c9a:	f7ff fed7 	bl	8004a4c <disk_read>
				res = FR_DISK_ERR;
 8004c9e:	2800      	cmp	r0, #0
 8004ca0:	bf1c      	itt	ne
 8004ca2:	f04f 34ff 	movne.w	r4, #4294967295
 8004ca6:	2001      	movne	r0, #1
			fs->winsect = sector;
 8004ca8:	62ec      	str	r4, [r5, #44]	; 0x2c
}
 8004caa:	bd38      	pop	{r3, r4, r5, pc}
	FRESULT res = FR_OK;
 8004cac:	2000      	movs	r0, #0
 8004cae:	e7fc      	b.n	8004caa <move_window+0x2c>

08004cb0 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004cb0:	2300      	movs	r3, #0
{
 8004cb2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004cb4:	7103      	strb	r3, [r0, #4]
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cba:	62c3      	str	r3, [r0, #44]	; 0x2c
{
 8004cbc:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8004cbe:	f7ff ffde 	bl	8004c7e <move_window>
 8004cc2:	b9a0      	cbnz	r0, 8004cee <check_fs+0x3e>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8004cc4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004cc8:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d110      	bne.n	8004cf2 <check_fs+0x42>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8004cd0:	f8d4 3066 	ldr.w	r3, [r4, #102]	; 0x66
 8004cd4:	4a08      	ldr	r2, [pc, #32]	; (8004cf8 <check_fs+0x48>)
 8004cd6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d006      	beq.n	8004cec <check_fs+0x3c>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8004cde:	f8d4 0082 	ldr.w	r0, [r4, #130]	; 0x82
 8004ce2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8004ce6:	1a80      	subs	r0, r0, r2
 8004ce8:	bf18      	it	ne
 8004cea:	2001      	movne	r0, #1
}
 8004cec:	bd10      	pop	{r4, pc}
		return 3;
 8004cee:	2003      	movs	r0, #3
 8004cf0:	e7fc      	b.n	8004cec <check_fs+0x3c>
		return 2;
 8004cf2:	2002      	movs	r0, #2
 8004cf4:	e7fa      	b.n	8004cec <check_fs+0x3c>
 8004cf6:	bf00      	nop
 8004cf8:	00544146 	.word	0x00544146

08004cfc <find_volume>:
	*rfs = 0;
 8004cfc:	2300      	movs	r3, #0
{
 8004cfe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 8004d02:	6003      	str	r3, [r0, #0]
{
 8004d04:	4607      	mov	r7, r0
 8004d06:	b085      	sub	sp, #20
	vol = get_ldnumber(path);
 8004d08:	4608      	mov	r0, r1
{
 8004d0a:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8004d0c:	f7ff fefc 	bl	8004b08 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004d10:	1e06      	subs	r6, r0, #0
 8004d12:	f2c0 810b 	blt.w	8004f2c <find_volume+0x230>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004d16:	4b88      	ldr	r3, [pc, #544]	; (8004f38 <find_volume+0x23c>)
 8004d18:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004d1c:	2c00      	cmp	r4, #0
 8004d1e:	f000 8107 	beq.w	8004f30 <find_volume+0x234>
	*rfs = fs;							/* Return pointer to the file system object */
 8004d22:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004d24:	7823      	ldrb	r3, [r4, #0]
 8004d26:	b16b      	cbz	r3, 8004d44 <find_volume+0x48>
		stat = disk_status(fs->drv);
 8004d28:	7860      	ldrb	r0, [r4, #1]
 8004d2a:	f7ff fe6f 	bl	8004a0c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004d2e:	07c1      	lsls	r1, r0, #31
 8004d30:	d408      	bmi.n	8004d44 <find_volume+0x48>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004d32:	b11d      	cbz	r5, 8004d3c <find_volume+0x40>
 8004d34:	f010 0504 	ands.w	r5, r0, #4
 8004d38:	d000      	beq.n	8004d3c <find_volume+0x40>
				return FR_WRITE_PROTECTED;
 8004d3a:	250a      	movs	r5, #10
}
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	b005      	add	sp, #20
 8004d40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8004d44:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004d46:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8004d48:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004d4a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004d4c:	f7ff fe6c 	bl	8004a28 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004d50:	07c2      	lsls	r2, r0, #31
 8004d52:	f100 80ef 	bmi.w	8004f34 <find_volume+0x238>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8004d56:	b10d      	cbz	r5, 8004d5c <find_volume+0x60>
 8004d58:	0743      	lsls	r3, r0, #29
 8004d5a:	d4ee      	bmi.n	8004d3a <find_volume+0x3e>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8004d5c:	2102      	movs	r1, #2
 8004d5e:	7860      	ldrb	r0, [r4, #1]
 8004d60:	f104 020a 	add.w	r2, r4, #10
 8004d64:	f7ff fe97 	bl	8004a96 <disk_ioctl>
 8004d68:	4605      	mov	r5, r0
 8004d6a:	b108      	cbz	r0, 8004d70 <find_volume+0x74>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8004d6c:	2501      	movs	r5, #1
 8004d6e:	e7e5      	b.n	8004d3c <find_volume+0x40>
 8004d70:	8963      	ldrh	r3, [r4, #10]
 8004d72:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8004d7c:	d8f6      	bhi.n	8004d6c <find_volume+0x70>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004d7e:	4601      	mov	r1, r0
 8004d80:	4620      	mov	r0, r4
 8004d82:	f7ff ff95 	bl	8004cb0 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004d86:	2801      	cmp	r0, #1
 8004d88:	f040 80b4 	bne.w	8004ef4 <find_volume+0x1f8>
 8004d8c:	46e8      	mov	r8, sp
 8004d8e:	4641      	mov	r1, r8
 8004d90:	f504 73f7 	add.w	r3, r4, #494	; 0x1ee
 8004d94:	f204 202e 	addw	r0, r4, #558	; 0x22e
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004d98:	791a      	ldrb	r2, [r3, #4]
 8004d9a:	b102      	cbz	r2, 8004d9e <find_volume+0xa2>
 8004d9c:	689a      	ldr	r2, [r3, #8]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004d9e:	3310      	adds	r3, #16
 8004da0:	4283      	cmp	r3, r0
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004da2:	f841 2b04 	str.w	r2, [r1], #4
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004da6:	d1f7      	bne.n	8004d98 <find_volume+0x9c>
 8004da8:	2600      	movs	r6, #0
			bsect = br[i];
 8004daa:	f858 7b04 	ldr.w	r7, [r8], #4
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004dae:	2f00      	cmp	r7, #0
 8004db0:	f000 8098 	beq.w	8004ee4 <find_volume+0x1e8>
 8004db4:	4639      	mov	r1, r7
 8004db6:	4620      	mov	r0, r4
 8004db8:	f7ff ff7a 	bl	8004cb0 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	f040 8092 	bne.w	8004ee6 <find_volume+0x1ea>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004dc2:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
 8004dc6:	f8b4 303b 	ldrh.w	r3, [r4, #59]	; 0x3b
 8004dca:	4563      	cmp	r3, ip
 8004dcc:	f040 8096 	bne.w	8004efc <find_volume+0x200>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 8004dd0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 8004dd4:	b901      	cbnz	r1, 8004dd8 <find_volume+0xdc>
 8004dd6:	6d61      	ldr	r1, [r4, #84]	; 0x54
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004dd8:	f894 e040 	ldrb.w	lr, [r4, #64]	; 0x40
	fs->fsize = fasize;
 8004ddc:	61a1      	str	r1, [r4, #24]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004dde:	f10e 33ff 	add.w	r3, lr, #4294967295
 8004de2:	2b01      	cmp	r3, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004de4:	f884 e003 	strb.w	lr, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004de8:	f200 8088 	bhi.w	8004efc <find_volume+0x200>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 8004dec:	f894 603d 	ldrb.w	r6, [r4, #61]	; 0x3d
 8004df0:	70a6      	strb	r6, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8004df2:	2e00      	cmp	r6, #0
 8004df4:	f000 8082 	beq.w	8004efc <find_volume+0x200>
 8004df8:	1e73      	subs	r3, r6, #1
 8004dfa:	4233      	tst	r3, r6
 8004dfc:	d17e      	bne.n	8004efc <find_volume+0x200>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004dfe:	f8b4 8041 	ldrh.w	r8, [r4, #65]	; 0x41
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8004e02:	ea4f 135c 	mov.w	r3, ip, lsr #5
 8004e06:	fbb8 f2f3 	udiv	r2, r8, r3
 8004e0a:	fb03 8312 	mls	r3, r3, r2, r8
 8004e0e:	b29b      	uxth	r3, r3
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004e10:	f8a4 8008 	strh.w	r8, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d171      	bne.n	8004efc <find_volume+0x200>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8004e18:	f8b4 3043 	ldrh.w	r3, [r4, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 8004e1c:	b903      	cbnz	r3, 8004e20 <find_volume+0x124>
 8004e1e:	6d23      	ldr	r3, [r4, #80]	; 0x50
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8004e20:	8fe0      	ldrh	r0, [r4, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d06a      	beq.n	8004efc <find_volume+0x200>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8004e26:	fb01 fe0e 	mul.w	lr, r1, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8004e2a:	4402      	add	r2, r0
 8004e2c:	4472      	add	r2, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d364      	bcc.n	8004efc <find_volume+0x200>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004e32:	1a9b      	subs	r3, r3, r2
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004e34:	42b3      	cmp	r3, r6
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004e36:	fbb3 f9f6 	udiv	r9, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004e3a:	d35f      	bcc.n	8004efc <find_volume+0x200>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8004e3c:	f640 73f5 	movw	r3, #4085	; 0xff5
 8004e40:	4599      	cmp	r9, r3
 8004e42:	d95f      	bls.n	8004f04 <find_volume+0x208>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8004e44:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 8004e48:	45b1      	cmp	r9, r6
 8004e4a:	bf94      	ite	ls
 8004e4c:	2602      	movls	r6, #2
 8004e4e:	2603      	movhi	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004e50:	f109 0302 	add.w	r3, r9, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004e54:	4438      	add	r0, r7
	fs->database = bsect + sysect;						/* Data start sector */
 8004e56:	443a      	add	r2, r7
	if (fmt == FS_FAT32) {
 8004e58:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004e5a:	6163      	str	r3, [r4, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8004e5c:	61e7      	str	r7, [r4, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004e5e:	6220      	str	r0, [r4, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8004e60:	62a2      	str	r2, [r4, #40]	; 0x28
	if (fmt == FS_FAT32) {
 8004e62:	d151      	bne.n	8004f08 <find_volume+0x20c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8004e64:	f1b8 0f00 	cmp.w	r8, #0
 8004e68:	d148      	bne.n	8004efc <find_volume+0x200>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004e6a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8004e6c:	009b      	lsls	r3, r3, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004e6e:	6262      	str	r2, [r4, #36]	; 0x24
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004e70:	f10c 32ff 	add.w	r2, ip, #4294967295
 8004e74:	4413      	add	r3, r2
 8004e76:	fbb3 fcfc 	udiv	ip, r3, ip
 8004e7a:	458c      	cmp	ip, r1
 8004e7c:	d83e      	bhi.n	8004efc <find_volume+0x200>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8004e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e82:	e9c4 3303 	strd	r3, r3, [r4, #12]
	fs->fsi_flag = 0x80;
 8004e86:	2380      	movs	r3, #128	; 0x80
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo == 1 */
 8004e88:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8004e8a:	7163      	strb	r3, [r4, #5]
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo == 1 */
 8004e8c:	d122      	bne.n	8004ed4 <find_volume+0x1d8>
		&& LD_WORD(fs->win + BPB_FSInfo) == 1
 8004e8e:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d11e      	bne.n	8004ed4 <find_volume+0x1d8>
		&& move_window(fs, bsect + 1) == FR_OK)
 8004e96:	4620      	mov	r0, r4
 8004e98:	1c79      	adds	r1, r7, #1
 8004e9a:	f7ff fef0 	bl	8004c7e <move_window>
 8004e9e:	b9c8      	cbnz	r0, 8004ed4 <find_volume+0x1d8>
		if (LD_WORD(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004ea0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004ea4:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
		fs->fsi_flag = 0;
 8004ea8:	7160      	strb	r0, [r4, #5]
		if (LD_WORD(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d112      	bne.n	8004ed4 <find_volume+0x1d8>
			&& LD_DWORD(fs->win + FSI_LeadSig) == 0x41615252
 8004eae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004eb0:	4b22      	ldr	r3, [pc, #136]	; (8004f3c <find_volume+0x240>)
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d10e      	bne.n	8004ed4 <find_volume+0x1d8>
			&& LD_DWORD(fs->win + FSI_StrucSig) == 0x61417272)
 8004eb6:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 8004eba:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8004ebe:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004ec2:	3320      	adds	r3, #32
 8004ec4:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win + FSI_Free_Count);
 8004ec6:	bf01      	itttt	eq
 8004ec8:	f8d4 3218 	ldreq.w	r3, [r4, #536]	; 0x218
 8004ecc:	6123      	streq	r3, [r4, #16]
			fs->last_clust = LD_DWORD(fs->win + FSI_Nxt_Free);
 8004ece:	f8d4 321c 	ldreq.w	r3, [r4, #540]	; 0x21c
 8004ed2:	60e3      	streq	r3, [r4, #12]
	fs->id = ++Fsid;	/* File system mount ID */
 8004ed4:	4a1a      	ldr	r2, [pc, #104]	; (8004f40 <find_volume+0x244>)
	fs->fs_type = fmt;	/* FAT sub-type */
 8004ed6:	7026      	strb	r6, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8004ed8:	8813      	ldrh	r3, [r2, #0]
 8004eda:	3301      	adds	r3, #1
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	8013      	strh	r3, [r2, #0]
 8004ee0:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 8004ee2:	e72b      	b.n	8004d3c <find_volume+0x40>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004ee4:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004ee6:	3601      	adds	r6, #1
 8004ee8:	2e04      	cmp	r6, #4
 8004eea:	f47f af5e 	bne.w	8004daa <find_volume+0xae>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004eee:	2803      	cmp	r0, #3
 8004ef0:	d104      	bne.n	8004efc <find_volume+0x200>
 8004ef2:	e73b      	b.n	8004d6c <find_volume+0x70>
 8004ef4:	2803      	cmp	r0, #3
 8004ef6:	f43f af39 	beq.w	8004d6c <find_volume+0x70>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004efa:	b108      	cbz	r0, 8004f00 <find_volume+0x204>
 8004efc:	250d      	movs	r5, #13
 8004efe:	e71d      	b.n	8004d3c <find_volume+0x40>
	bsect = 0;
 8004f00:	462f      	mov	r7, r5
 8004f02:	e75e      	b.n	8004dc2 <find_volume+0xc6>
	fmt = FS_FAT12;
 8004f04:	2601      	movs	r6, #1
 8004f06:	e7a3      	b.n	8004e50 <find_volume+0x154>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004f08:	f1b8 0f00 	cmp.w	r8, #0
 8004f0c:	d0f6      	beq.n	8004efc <find_volume+0x200>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004f0e:	2e02      	cmp	r6, #2
 8004f10:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8004f14:	bf18      	it	ne
 8004f16:	18d2      	addne	r2, r2, r3
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8004f18:	4470      	add	r0, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004f1a:	bf14      	ite	ne
 8004f1c:	f003 0301 	andne.w	r3, r3, #1
 8004f20:	4613      	moveq	r3, r2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8004f22:	6260      	str	r0, [r4, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004f24:	bf18      	it	ne
 8004f26:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 8004f2a:	e7a1      	b.n	8004e70 <find_volume+0x174>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004f2c:	250b      	movs	r5, #11
 8004f2e:	e705      	b.n	8004d3c <find_volume+0x40>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004f30:	250c      	movs	r5, #12
 8004f32:	e703      	b.n	8004d3c <find_volume+0x40>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004f34:	2503      	movs	r5, #3
 8004f36:	e701      	b.n	8004d3c <find_volume+0x40>
 8004f38:	20000394 	.word	0x20000394
 8004f3c:	41615252 	.word	0x41615252
 8004f40:	2000039c 	.word	0x2000039c

08004f44 <sync_fs>:
{
 8004f44:	b570      	push	{r4, r5, r6, lr}
 8004f46:	4604      	mov	r4, r0
	res = sync_window(fs);
 8004f48:	f7ff fe93 	bl	8004c72 <sync_window>
 8004f4c:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8004f4e:	bb78      	cbnz	r0, 8004fb0 <sync_fs+0x6c>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004f50:	7823      	ldrb	r3, [r4, #0]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d124      	bne.n	8004fa0 <sync_fs+0x5c>
 8004f56:	7963      	ldrb	r3, [r4, #5]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d121      	bne.n	8004fa0 <sync_fs+0x5c>
			mem_set(fs->win, 0, SS(fs));
 8004f5c:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004f60:	4601      	mov	r1, r0
 8004f62:	8962      	ldrh	r2, [r4, #10]
 8004f64:	4630      	mov	r0, r6
 8004f66:	f7ff fdb9 	bl	8004adc <mem_set>
			ST_WORD(fs->win + BS_55AA, 0xAA55);
 8004f6a:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004f6e:	f8a4 222e 	strh.w	r2, [r4, #558]	; 0x22e
			ST_DWORD(fs->win + FSI_LeadSig, 0x41615252);
 8004f72:	4a10      	ldr	r2, [pc, #64]	; (8004fb4 <sync_fs+0x70>)
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004f74:	4631      	mov	r1, r6
			ST_DWORD(fs->win + FSI_LeadSig, 0x41615252);
 8004f76:	6322      	str	r2, [r4, #48]	; 0x30
			ST_DWORD(fs->win + FSI_StrucSig, 0x61417272);
 8004f78:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 8004f7c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8004f80:	3220      	adds	r2, #32
 8004f82:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
			ST_DWORD(fs->win + FSI_Free_Count, fs->free_clust);
 8004f86:	6922      	ldr	r2, [r4, #16]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004f88:	7860      	ldrb	r0, [r4, #1]
			ST_DWORD(fs->win + FSI_Free_Count, fs->free_clust);
 8004f8a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
			ST_DWORD(fs->win + FSI_Nxt_Free, fs->last_clust);
 8004f8e:	68e2      	ldr	r2, [r4, #12]
 8004f90:	f8c4 221c 	str.w	r2, [r4, #540]	; 0x21c
			fs->winsect = fs->volbase + 1;
 8004f94:	69e2      	ldr	r2, [r4, #28]
 8004f96:	3201      	adds	r2, #1
 8004f98:	62e2      	str	r2, [r4, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004f9a:	f7ff fd67 	bl	8004a6c <disk_write>
			fs->fsi_flag = 0;
 8004f9e:	7165      	strb	r5, [r4, #5]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	7860      	ldrb	r0, [r4, #1]
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	f7ff fd76 	bl	8004a96 <disk_ioctl>
	res = sync_window(fs);
 8004faa:	3800      	subs	r0, #0
 8004fac:	bf18      	it	ne
 8004fae:	2001      	movne	r0, #1
}
 8004fb0:	bd70      	pop	{r4, r5, r6, pc}
 8004fb2:	bf00      	nop
 8004fb4:	41615252 	.word	0x41615252

08004fb8 <ld_clust.isra.0>:
	if (fs->fs_type == FS_FAT32)
 8004fb8:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 8004fba:	8b4b      	ldrh	r3, [r1, #26]
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8004fbc:	bf04      	itt	eq
 8004fbe:	8a8a      	ldrheq	r2, [r1, #20]
 8004fc0:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	4770      	bx	lr

08004fc8 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004fc8:	6943      	ldr	r3, [r0, #20]
	clst -= 2;
 8004fca:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004fcc:	3b02      	subs	r3, #2
 8004fce:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 8004fd0:	bf83      	ittte	hi
 8004fd2:	7883      	ldrbhi	r3, [r0, #2]
 8004fd4:	6a80      	ldrhi	r0, [r0, #40]	; 0x28
 8004fd6:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004fda:	2000      	movls	r0, #0
}
 8004fdc:	4770      	bx	lr

08004fde <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004fde:	2901      	cmp	r1, #1
{
 8004fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe2:	4606      	mov	r6, r0
 8004fe4:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004fe6:	d972      	bls.n	80050ce <get_fat+0xf0>
 8004fe8:	6943      	ldr	r3, [r0, #20]
 8004fea:	428b      	cmp	r3, r1
 8004fec:	d96f      	bls.n	80050ce <get_fat+0xf0>
		switch (fs->fs_type) {
 8004fee:	7803      	ldrb	r3, [r0, #0]
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d032      	beq.n	800505a <get_fat+0x7c>
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d048      	beq.n	800508a <get_fat+0xac>
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d168      	bne.n	80050ce <get_fat+0xf0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ffc:	8943      	ldrh	r3, [r0, #10]
			bc = (UINT)clst; bc += bc / 2;
 8004ffe:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005002:	fbb4 f3f3 	udiv	r3, r4, r3
 8005006:	6a01      	ldr	r1, [r0, #32]
 8005008:	4419      	add	r1, r3
 800500a:	f7ff fe38 	bl	8004c7e <move_window>
 800500e:	b110      	cbz	r0, 8005016 <get_fat+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005010:	f04f 30ff 	mov.w	r0, #4294967295
}
 8005014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8005016:	8971      	ldrh	r1, [r6, #10]
 8005018:	1c67      	adds	r7, r4, #1
 800501a:	fbb4 f3f1 	udiv	r3, r4, r1
 800501e:	fb01 4413 	mls	r4, r1, r3, r4
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005022:	fbb7 f1f1 	udiv	r1, r7, r1
 8005026:	6a33      	ldr	r3, [r6, #32]
			wc = fs->win[bc++ % SS(fs)];
 8005028:	4434      	add	r4, r6
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800502a:	4630      	mov	r0, r6
 800502c:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 800502e:	f894 4030 	ldrb.w	r4, [r4, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005032:	f7ff fe24 	bl	8004c7e <move_window>
 8005036:	2800      	cmp	r0, #0
 8005038:	d1ea      	bne.n	8005010 <get_fat+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 800503a:	8970      	ldrh	r0, [r6, #10]
 800503c:	fbb7 f3f0 	udiv	r3, r7, r0
 8005040:	fb00 7713 	mls	r7, r0, r3, r7
 8005044:	443e      	add	r6, r7
 8005046:	f896 0030 	ldrb.w	r0, [r6, #48]	; 0x30
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800504a:	07eb      	lsls	r3, r5, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800504c:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005050:	bf4c      	ite	mi
 8005052:	0900      	lsrmi	r0, r0, #4
 8005054:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8005058:	e7dc      	b.n	8005014 <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800505a:	8943      	ldrh	r3, [r0, #10]
 800505c:	085b      	lsrs	r3, r3, #1
 800505e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005062:	6a01      	ldr	r1, [r0, #32]
 8005064:	4419      	add	r1, r3
 8005066:	f7ff fe0a 	bl	8004c7e <move_window>
 800506a:	2800      	cmp	r0, #0
 800506c:	d1d0      	bne.n	8005010 <get_fat+0x32>
			p = &fs->win[clst * 2 % SS(fs)];
 800506e:	8971      	ldrh	r1, [r6, #10]
 8005070:	006d      	lsls	r5, r5, #1
 8005072:	fbb5 f0f1 	udiv	r0, r5, r1
 8005076:	fb01 5510 	mls	r5, r1, r0, r5
			val = LD_WORD(p);
 800507a:	4435      	add	r5, r6
 800507c:	f895 3031 	ldrb.w	r3, [r5, #49]	; 0x31
 8005080:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 8005084:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			break;
 8005088:	e7c4      	b.n	8005014 <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800508a:	8943      	ldrh	r3, [r0, #10]
 800508c:	089b      	lsrs	r3, r3, #2
 800508e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005092:	6a01      	ldr	r1, [r0, #32]
 8005094:	4419      	add	r1, r3
 8005096:	f7ff fdf2 	bl	8004c7e <move_window>
 800509a:	2800      	cmp	r0, #0
 800509c:	d1b8      	bne.n	8005010 <get_fat+0x32>
			p = &fs->win[clst * 4 % SS(fs)];
 800509e:	00a9      	lsls	r1, r5, #2
 80050a0:	8975      	ldrh	r5, [r6, #10]
 80050a2:	fbb1 f0f5 	udiv	r0, r1, r5
 80050a6:	fb05 1110 	mls	r1, r5, r0, r1
 80050aa:	f101 0330 	add.w	r3, r1, #48	; 0x30
 80050ae:	4433      	add	r3, r6
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80050b0:	7898      	ldrb	r0, [r3, #2]
 80050b2:	78da      	ldrb	r2, [r3, #3]
 80050b4:	0400      	lsls	r0, r0, #16
 80050b6:	1875      	adds	r5, r6, r1
 80050b8:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80050bc:	f895 2030 	ldrb.w	r2, [r5, #48]	; 0x30
 80050c0:	785b      	ldrb	r3, [r3, #1]
 80050c2:	4310      	orrs	r0, r2
 80050c4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80050c8:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 80050cc:	e7a2      	b.n	8005014 <get_fat+0x36>
		switch (fs->fs_type) {
 80050ce:	2001      	movs	r0, #1
	return val;
 80050d0:	e7a0      	b.n	8005014 <get_fat+0x36>

080050d2 <dir_sdi>:
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80050d2:	6882      	ldr	r2, [r0, #8]
{
 80050d4:	b570      	push	{r4, r5, r6, lr}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80050d6:	2a01      	cmp	r2, #1
{
 80050d8:	4604      	mov	r4, r0
 80050da:	460d      	mov	r5, r1
	dp->index = (WORD)idx;	/* Current index */
 80050dc:	80c1      	strh	r1, [r0, #6]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80050de:	d101      	bne.n	80050e4 <dir_sdi+0x12>
		return FR_INT_ERR;
 80050e0:	2002      	movs	r0, #2
}
 80050e2:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80050e4:	6803      	ldr	r3, [r0, #0]
 80050e6:	6959      	ldr	r1, [r3, #20]
 80050e8:	4291      	cmp	r1, r2
 80050ea:	d9f9      	bls.n	80050e0 <dir_sdi+0xe>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80050ec:	b9da      	cbnz	r2, 8005126 <dir_sdi+0x54>
 80050ee:	7819      	ldrb	r1, [r3, #0]
 80050f0:	2903      	cmp	r1, #3
 80050f2:	d101      	bne.n	80050f8 <dir_sdi+0x26>
		clst = dp->fs->dirbase;
 80050f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80050f6:	b9a9      	cbnz	r1, 8005124 <dir_sdi+0x52>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80050f8:	8919      	ldrh	r1, [r3, #8]
 80050fa:	42a9      	cmp	r1, r5
 80050fc:	d9f0      	bls.n	80050e0 <dir_sdi+0xe>
		sect = dp->fs->dirbase;
 80050fe:	6a58      	ldr	r0, [r3, #36]	; 0x24
	dp->clust = clst;	/* Current cluster# */
 8005100:	60e2      	str	r2, [r4, #12]
	if (!sect) return FR_INT_ERR;
 8005102:	2800      	cmp	r0, #0
 8005104:	d0ec      	beq.n	80050e0 <dir_sdi+0xe>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	8959      	ldrh	r1, [r3, #10]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800510a:	3330      	adds	r3, #48	; 0x30
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800510c:	0949      	lsrs	r1, r1, #5
 800510e:	fbb5 f2f1 	udiv	r2, r5, r1
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8005112:	fb01 5512 	mls	r5, r1, r2, r5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8005116:	4410      	add	r0, r2
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8005118:	eb03 1545 	add.w	r5, r3, r5, lsl #5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800511c:	6120      	str	r0, [r4, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800511e:	6165      	str	r5, [r4, #20]
	return FR_OK;
 8005120:	2000      	movs	r0, #0
 8005122:	e7de      	b.n	80050e2 <dir_sdi+0x10>
 8005124:	460a      	mov	r2, r1
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8005126:	895e      	ldrh	r6, [r3, #10]
 8005128:	789b      	ldrb	r3, [r3, #2]
 800512a:	0976      	lsrs	r6, r6, #5
 800512c:	435e      	muls	r6, r3
		while (idx >= ic) {	/* Follow cluster chain */
 800512e:	42b5      	cmp	r5, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8005130:	4611      	mov	r1, r2
 8005132:	6820      	ldr	r0, [r4, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8005134:	d202      	bcs.n	800513c <dir_sdi+0x6a>
		sect = clust2sect(dp->fs, clst);
 8005136:	f7ff ff47 	bl	8004fc8 <clust2sect>
 800513a:	e7e1      	b.n	8005100 <dir_sdi+0x2e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800513c:	f7ff ff4f 	bl	8004fde <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005140:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8005142:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005144:	d007      	beq.n	8005156 <dir_sdi+0x84>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8005146:	2801      	cmp	r0, #1
 8005148:	d9ca      	bls.n	80050e0 <dir_sdi+0xe>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	4283      	cmp	r3, r0
 8005150:	d9c6      	bls.n	80050e0 <dir_sdi+0xe>
			idx -= ic;
 8005152:	1bad      	subs	r5, r5, r6
 8005154:	e7eb      	b.n	800512e <dir_sdi+0x5c>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005156:	2001      	movs	r0, #1
 8005158:	e7c3      	b.n	80050e2 <dir_sdi+0x10>

0800515a <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800515a:	2901      	cmp	r1, #1
{
 800515c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005160:	4605      	mov	r5, r0
 8005162:	460c      	mov	r4, r1
 8005164:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005166:	f240 8088 	bls.w	800527a <put_fat+0x120>
 800516a:	6943      	ldr	r3, [r0, #20]
 800516c:	428b      	cmp	r3, r1
 800516e:	f240 8084 	bls.w	800527a <put_fat+0x120>
		switch (fs->fs_type) {
 8005172:	7803      	ldrb	r3, [r0, #0]
 8005174:	2b02      	cmp	r3, #2
 8005176:	d045      	beq.n	8005204 <put_fat+0xaa>
 8005178:	2b03      	cmp	r3, #3
 800517a:	d05b      	beq.n	8005234 <put_fat+0xda>
 800517c:	2b01      	cmp	r3, #1
 800517e:	d17c      	bne.n	800527a <put_fat+0x120>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005180:	8943      	ldrh	r3, [r0, #10]
			bc = (UINT)clst; bc += bc / 2;
 8005182:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005186:	fbb7 f3f3 	udiv	r3, r7, r3
 800518a:	6a01      	ldr	r1, [r0, #32]
 800518c:	4419      	add	r1, r3
 800518e:	f7ff fd76 	bl	8004c7e <move_window>
			if (res != FR_OK) break;
 8005192:	bb68      	cbnz	r0, 80051f0 <put_fat+0x96>
			p = &fs->win[bc++ % SS(fs)];
 8005194:	8969      	ldrh	r1, [r5, #10]
 8005196:	f107 0801 	add.w	r8, r7, #1
 800519a:	fbb7 f3f1 	udiv	r3, r7, r1
 800519e:	fb01 7713 	mls	r7, r1, r3, r7
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80051a2:	f014 0401 	ands.w	r4, r4, #1
 80051a6:	442f      	add	r7, r5
 80051a8:	bf17      	itett	ne
 80051aa:	f897 3030 	ldrbne.w	r3, [r7, #48]	; 0x30
 80051ae:	b2f3      	uxtbeq	r3, r6
 80051b0:	f003 020f 	andne.w	r2, r3, #15
 80051b4:	0133      	lslne	r3, r6, #4
 80051b6:	bf1c      	itt	ne
 80051b8:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 80051bc:	4313      	orrne	r3, r2
 80051be:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
			fs->wflag = 1;
 80051c2:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80051c4:	fbb8 f1f1 	udiv	r1, r8, r1
			fs->wflag = 1;
 80051c8:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80051ca:	6a2b      	ldr	r3, [r5, #32]
 80051cc:	4628      	mov	r0, r5
 80051ce:	4419      	add	r1, r3
 80051d0:	f7ff fd55 	bl	8004c7e <move_window>
			if (res != FR_OK) break;
 80051d4:	b960      	cbnz	r0, 80051f0 <put_fat+0x96>
			p = &fs->win[bc % SS(fs)];
 80051d6:	896b      	ldrh	r3, [r5, #10]
 80051d8:	fbb8 f2f3 	udiv	r2, r8, r3
 80051dc:	fb03 8312 	mls	r3, r3, r2, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80051e0:	442b      	add	r3, r5
 80051e2:	b13c      	cbz	r4, 80051f4 <put_fat+0x9a>
 80051e4:	f3c6 1607 	ubfx	r6, r6, #4, #8
 80051e8:	f883 6030 	strb.w	r6, [r3, #48]	; 0x30
			fs->wflag = 1;
 80051ec:	2301      	movs	r3, #1
 80051ee:	712b      	strb	r3, [r5, #4]
}
 80051f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80051f4:	f893 1030 	ldrb.w	r1, [r3, #48]	; 0x30
 80051f8:	f3c6 2603 	ubfx	r6, r6, #8, #4
 80051fc:	f021 010f 	bic.w	r1, r1, #15
 8005200:	430e      	orrs	r6, r1
 8005202:	e7f1      	b.n	80051e8 <put_fat+0x8e>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005204:	8943      	ldrh	r3, [r0, #10]
 8005206:	085b      	lsrs	r3, r3, #1
 8005208:	fbb1 f3f3 	udiv	r3, r1, r3
 800520c:	6a01      	ldr	r1, [r0, #32]
 800520e:	4419      	add	r1, r3
 8005210:	f7ff fd35 	bl	8004c7e <move_window>
			if (res != FR_OK) break;
 8005214:	2800      	cmp	r0, #0
 8005216:	d1eb      	bne.n	80051f0 <put_fat+0x96>
			p = &fs->win[clst * 2 % SS(fs)];
 8005218:	8969      	ldrh	r1, [r5, #10]
 800521a:	0064      	lsls	r4, r4, #1
 800521c:	fbb4 f3f1 	udiv	r3, r4, r1
 8005220:	fb01 4413 	mls	r4, r1, r3, r4
			ST_WORD(p, (WORD)val);
 8005224:	442c      	add	r4, r5
 8005226:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
 800522a:	f3c6 2607 	ubfx	r6, r6, #8, #8
 800522e:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
			fs->wflag = 1;
 8005232:	e7db      	b.n	80051ec <put_fat+0x92>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005234:	8943      	ldrh	r3, [r0, #10]
 8005236:	089b      	lsrs	r3, r3, #2
 8005238:	fbb1 f3f3 	udiv	r3, r1, r3
 800523c:	6a01      	ldr	r1, [r0, #32]
 800523e:	4419      	add	r1, r3
 8005240:	f7ff fd1d 	bl	8004c7e <move_window>
			if (res != FR_OK) break;
 8005244:	2800      	cmp	r0, #0
 8005246:	d1d3      	bne.n	80051f0 <put_fat+0x96>
			p = &fs->win[clst * 4 % SS(fs)];
 8005248:	8969      	ldrh	r1, [r5, #10]
 800524a:	00a4      	lsls	r4, r4, #2
 800524c:	fbb4 f3f1 	udiv	r3, r4, r1
 8005250:	fb01 4413 	mls	r4, r1, r3, r4
 8005254:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8005258:	442b      	add	r3, r5
			val |= LD_DWORD(p) & 0xF0000000;
 800525a:	78da      	ldrb	r2, [r3, #3]
 800525c:	442c      	add	r4, r5
 800525e:	0612      	lsls	r2, r2, #24
 8005260:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8005264:	4316      	orrs	r6, r2
			ST_DWORD(p, val);
 8005266:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800526a:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
 800526e:	705a      	strb	r2, [r3, #1]
 8005270:	0c32      	lsrs	r2, r6, #16
 8005272:	0e36      	lsrs	r6, r6, #24
 8005274:	709a      	strb	r2, [r3, #2]
 8005276:	70de      	strb	r6, [r3, #3]
 8005278:	e7b8      	b.n	80051ec <put_fat+0x92>
		switch (fs->fs_type) {
 800527a:	2002      	movs	r0, #2
 800527c:	e7b8      	b.n	80051f0 <put_fat+0x96>

0800527e <create_chain>:
{
 800527e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005280:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 8005282:	460f      	mov	r7, r1
 8005284:	b971      	cbnz	r1, 80052a4 <create_chain+0x26>
		scl = fs->last_clust;			/* Get suggested start point */
 8005286:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8005288:	b1de      	cbz	r6, 80052c2 <create_chain+0x44>
 800528a:	6943      	ldr	r3, [r0, #20]
 800528c:	429e      	cmp	r6, r3
 800528e:	bf28      	it	cs
 8005290:	2601      	movcs	r6, #1
	ncl = scl;				/* Start cluster */
 8005292:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8005294:	696b      	ldr	r3, [r5, #20]
		ncl++;							/* Next cluster */
 8005296:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8005298:	42a3      	cmp	r3, r4
 800529a:	d815      	bhi.n	80052c8 <create_chain+0x4a>
			if (ncl > scl) return 0;	/* No free cluster */
 800529c:	2e01      	cmp	r6, #1
 800529e:	d812      	bhi.n	80052c6 <create_chain+0x48>
 80052a0:	2400      	movs	r4, #0
 80052a2:	e005      	b.n	80052b0 <create_chain+0x32>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80052a4:	f7ff fe9b 	bl	8004fde <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 80052a8:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80052aa:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 80052ac:	d802      	bhi.n	80052b4 <create_chain+0x36>
 80052ae:	2401      	movs	r4, #1
}
 80052b0:	4620      	mov	r0, r4
 80052b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80052b4:	1c60      	adds	r0, r4, #1
 80052b6:	d02f      	beq.n	8005318 <create_chain+0x9a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80052b8:	696b      	ldr	r3, [r5, #20]
 80052ba:	42a3      	cmp	r3, r4
 80052bc:	d8f8      	bhi.n	80052b0 <create_chain+0x32>
 80052be:	463e      	mov	r6, r7
 80052c0:	e7e7      	b.n	8005292 <create_chain+0x14>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80052c2:	2601      	movs	r6, #1
 80052c4:	e7e5      	b.n	8005292 <create_chain+0x14>
			ncl = 2;
 80052c6:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80052c8:	4621      	mov	r1, r4
 80052ca:	4628      	mov	r0, r5
 80052cc:	f7ff fe87 	bl	8004fde <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 80052d0:	b130      	cbz	r0, 80052e0 <create_chain+0x62>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80052d2:	1c41      	adds	r1, r0, #1
 80052d4:	d020      	beq.n	8005318 <create_chain+0x9a>
 80052d6:	2801      	cmp	r0, #1
 80052d8:	d0e9      	beq.n	80052ae <create_chain+0x30>
		if (ncl == scl) return 0;		/* No free cluster */
 80052da:	42b4      	cmp	r4, r6
 80052dc:	d1da      	bne.n	8005294 <create_chain+0x16>
 80052de:	e7df      	b.n	80052a0 <create_chain+0x22>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80052e0:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80052e4:	4621      	mov	r1, r4
 80052e6:	4628      	mov	r0, r5
 80052e8:	f7ff ff37 	bl	800515a <put_fat>
	if (res == FR_OK && clst != 0) {
 80052ec:	b990      	cbnz	r0, 8005314 <create_chain+0x96>
 80052ee:	b957      	cbnz	r7, 8005306 <create_chain+0x88>
		if (fs->free_clust != 0xFFFFFFFF) {
 80052f0:	692b      	ldr	r3, [r5, #16]
		fs->last_clust = ncl;			/* Update FSINFO */
 80052f2:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	d0db      	beq.n	80052b0 <create_chain+0x32>
			fs->free_clust--;
 80052f8:	3b01      	subs	r3, #1
 80052fa:	612b      	str	r3, [r5, #16]
			fs->fsi_flag |= 1;
 80052fc:	796b      	ldrb	r3, [r5, #5]
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	716b      	strb	r3, [r5, #5]
 8005304:	e7d4      	b.n	80052b0 <create_chain+0x32>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8005306:	4622      	mov	r2, r4
 8005308:	4639      	mov	r1, r7
 800530a:	4628      	mov	r0, r5
 800530c:	f7ff ff25 	bl	800515a <put_fat>
	if (res == FR_OK) {
 8005310:	2800      	cmp	r0, #0
 8005312:	d0ed      	beq.n	80052f0 <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8005314:	2801      	cmp	r0, #1
 8005316:	d1ca      	bne.n	80052ae <create_chain+0x30>
 8005318:	f04f 34ff 	mov.w	r4, #4294967295
 800531c:	e7c8      	b.n	80052b0 <create_chain+0x32>

0800531e <dir_next>:
{
 800531e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	i = dp->index + 1;
 8005322:	88c6      	ldrh	r6, [r0, #6]
{
 8005324:	4604      	mov	r4, r0
	i = dp->index + 1;
 8005326:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8005328:	b2b3      	uxth	r3, r6
{
 800532a:	4688      	mov	r8, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800532c:	b913      	cbnz	r3, 8005334 <dir_next+0x16>
		return FR_NO_FILE;
 800532e:	2004      	movs	r0, #4
}
 8005330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8005334:	6902      	ldr	r2, [r0, #16]
 8005336:	2a00      	cmp	r2, #0
 8005338:	d0f9      	beq.n	800532e <dir_next+0x10>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800533a:	6800      	ldr	r0, [r0, #0]
 800533c:	8943      	ldrh	r3, [r0, #10]
 800533e:	095b      	lsrs	r3, r3, #5
 8005340:	fbb6 f5f3 	udiv	r5, r6, r3
 8005344:	fb03 6315 	mls	r3, r3, r5, r6
 8005348:	b933      	cbnz	r3, 8005358 <dir_next+0x3a>
		if (!dp->clust) {		/* Static table */
 800534a:	68e1      	ldr	r1, [r4, #12]
		dp->sect++;					/* Next sector */
 800534c:	3201      	adds	r2, #1
 800534e:	6122      	str	r2, [r4, #16]
		if (!dp->clust) {		/* Static table */
 8005350:	b989      	cbnz	r1, 8005376 <dir_next+0x58>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8005352:	8903      	ldrh	r3, [r0, #8]
 8005354:	42b3      	cmp	r3, r6
 8005356:	d9ea      	bls.n	800532e <dir_next+0x10>
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005358:	6823      	ldr	r3, [r4, #0]
	dp->index = (WORD)i;	/* Current index */
 800535a:	80e6      	strh	r6, [r4, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800535c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005360:	895b      	ldrh	r3, [r3, #10]
	return FR_OK;
 8005362:	2000      	movs	r0, #0
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005364:	095b      	lsrs	r3, r3, #5
 8005366:	fbb6 f1f3 	udiv	r1, r6, r3
 800536a:	fb03 6611 	mls	r6, r3, r1, r6
 800536e:	eb02 1646 	add.w	r6, r2, r6, lsl #5
 8005372:	6166      	str	r6, [r4, #20]
	return FR_OK;
 8005374:	e7dc      	b.n	8005330 <dir_next+0x12>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8005376:	7887      	ldrb	r7, [r0, #2]
 8005378:	3f01      	subs	r7, #1
 800537a:	402f      	ands	r7, r5
 800537c:	d1ec      	bne.n	8005358 <dir_next+0x3a>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800537e:	f7ff fe2e 	bl	8004fde <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 8005382:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8005384:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 8005386:	d801      	bhi.n	800538c <dir_next+0x6e>
 8005388:	2002      	movs	r0, #2
 800538a:	e7d1      	b.n	8005330 <dir_next+0x12>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800538c:	1c42      	adds	r2, r0, #1
 800538e:	d101      	bne.n	8005394 <dir_next+0x76>
 8005390:	2001      	movs	r0, #1
 8005392:	e7cd      	b.n	8005330 <dir_next+0x12>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	6943      	ldr	r3, [r0, #20]
 8005398:	42ab      	cmp	r3, r5
 800539a:	d826      	bhi.n	80053ea <dir_next+0xcc>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800539c:	f1b8 0f00 	cmp.w	r8, #0
 80053a0:	d0c5      	beq.n	800532e <dir_next+0x10>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80053a2:	68e1      	ldr	r1, [r4, #12]
 80053a4:	f7ff ff6b 	bl	800527e <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80053a8:	4605      	mov	r5, r0
 80053aa:	2800      	cmp	r0, #0
 80053ac:	d030      	beq.n	8005410 <dir_next+0xf2>
					if (clst == 1) return FR_INT_ERR;
 80053ae:	2801      	cmp	r0, #1
 80053b0:	d0ea      	beq.n	8005388 <dir_next+0x6a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80053b2:	1c43      	adds	r3, r0, #1
 80053b4:	d0ec      	beq.n	8005390 <dir_next+0x72>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80053b6:	6820      	ldr	r0, [r4, #0]
 80053b8:	f7ff fc5b 	bl	8004c72 <sync_window>
 80053bc:	4601      	mov	r1, r0
 80053be:	2800      	cmp	r0, #0
 80053c0:	d1e6      	bne.n	8005390 <dir_next+0x72>
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 80053c2:	6820      	ldr	r0, [r4, #0]
						dp->fs->wflag = 1;
 80053c4:	f04f 0801 	mov.w	r8, #1
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 80053c8:	8942      	ldrh	r2, [r0, #10]
 80053ca:	3030      	adds	r0, #48	; 0x30
 80053cc:	f7ff fb86 	bl	8004adc <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80053d0:	6822      	ldr	r2, [r4, #0]
 80053d2:	4629      	mov	r1, r5
 80053d4:	4610      	mov	r0, r2
 80053d6:	f7ff fdf7 	bl	8004fc8 <clust2sect>
 80053da:	62d0      	str	r0, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80053dc:	6820      	ldr	r0, [r4, #0]
 80053de:	7883      	ldrb	r3, [r0, #2]
 80053e0:	42bb      	cmp	r3, r7
 80053e2:	d809      	bhi.n	80053f8 <dir_next+0xda>
					dp->fs->winsect -= c;						/* Rewind window offset */
 80053e4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80053e6:	1bdb      	subs	r3, r3, r7
 80053e8:	62c3      	str	r3, [r0, #44]	; 0x2c
				dp->sect = clust2sect(dp->fs, clst);
 80053ea:	4629      	mov	r1, r5
 80053ec:	6820      	ldr	r0, [r4, #0]
				dp->clust = clst;				/* Initialize data for new cluster */
 80053ee:	60e5      	str	r5, [r4, #12]
				dp->sect = clust2sect(dp->fs, clst);
 80053f0:	f7ff fdea 	bl	8004fc8 <clust2sect>
 80053f4:	6120      	str	r0, [r4, #16]
 80053f6:	e7af      	b.n	8005358 <dir_next+0x3a>
						dp->fs->wflag = 1;
 80053f8:	f880 8004 	strb.w	r8, [r0, #4]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80053fc:	f7ff fc13 	bl	8004c26 <sync_window.part.0>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8005400:	2800      	cmp	r0, #0
 8005402:	d1c5      	bne.n	8005390 <dir_next+0x72>
						dp->fs->winsect++;
 8005404:	6822      	ldr	r2, [r4, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8005406:	3701      	adds	r7, #1
						dp->fs->winsect++;
 8005408:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800540a:	3301      	adds	r3, #1
 800540c:	62d3      	str	r3, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800540e:	e7e5      	b.n	80053dc <dir_next+0xbe>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005410:	2007      	movs	r0, #7
 8005412:	e78d      	b.n	8005330 <dir_next+0x12>

08005414 <dir_find>:
{
 8005414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005418:	2100      	movs	r1, #0
{
 800541a:	b085      	sub	sp, #20
 800541c:	4606      	mov	r6, r0
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800541e:	f7ff fe58 	bl	80050d2 <dir_sdi>
	if (res != FR_OK) return res;
 8005422:	4607      	mov	r7, r0
 8005424:	2800      	cmp	r0, #0
 8005426:	d16a      	bne.n	80054fe <dir_find+0xea>
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8005428:	f04f 09ff 	mov.w	r9, #255	; 0xff
 800542c:	f64f 7aff 	movw	sl, #65535	; 0xffff
 8005430:	464c      	mov	r4, r9
 8005432:	f8a6 a020 	strh.w	sl, [r6, #32]
		res = move_window(dp->fs, dp->sect);
 8005436:	6931      	ldr	r1, [r6, #16]
 8005438:	6830      	ldr	r0, [r6, #0]
 800543a:	f7ff fc20 	bl	8004c7e <move_window>
		if (res != FR_OK) break;
 800543e:	4607      	mov	r7, r0
 8005440:	2800      	cmp	r0, #0
 8005442:	d15c      	bne.n	80054fe <dir_find+0xea>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8005444:	6975      	ldr	r5, [r6, #20]
		c = dir[DIR_Name];
 8005446:	782a      	ldrb	r2, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005448:	2a00      	cmp	r2, #0
 800544a:	d079      	beq.n	8005540 <dir_find+0x12c>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800544c:	2ae5      	cmp	r2, #229	; 0xe5
 800544e:	d006      	beq.n	800545e <dir_find+0x4a>
		a = dir[DIR_Attr] & AM_MASK;
 8005450:	7ae9      	ldrb	r1, [r5, #11]
 8005452:	f001 033f 	and.w	r3, r1, #63	; 0x3f
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005456:	0709      	lsls	r1, r1, #28
 8005458:	d504      	bpl.n	8005464 <dir_find+0x50>
 800545a:	2b0f      	cmp	r3, #15
 800545c:	d004      	beq.n	8005468 <dir_find+0x54>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800545e:	f8a6 a020 	strh.w	sl, [r6, #32]
 8005462:	e052      	b.n	800550a <dir_find+0xf6>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005464:	2b0f      	cmp	r3, #15
 8005466:	d155      	bne.n	8005514 <dir_find+0x100>
				if (dp->lfn) {
 8005468:	69f3      	ldr	r3, [r6, #28]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d040      	beq.n	80054f0 <dir_find+0xdc>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800546e:	0650      	lsls	r0, r2, #25
 8005470:	d549      	bpl.n	8005506 <dir_find+0xf2>
						c &= ~LLEF; ord = c;	/* LFN start order */
 8005472:	f002 04bf 	and.w	r4, r2, #191	; 0xbf
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8005476:	88f2      	ldrh	r2, [r6, #6]
						sum = dir[LDIR_Chksum];
 8005478:	f895 900d 	ldrb.w	r9, [r5, #13]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800547c:	8432      	strh	r2, [r6, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800547e:	7b6a      	ldrb	r2, [r5, #13]
 8005480:	454a      	cmp	r2, r9
 8005482:	d142      	bne.n	800550a <dir_find+0xf6>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005484:	8b6a      	ldrh	r2, [r5, #26]
 8005486:	2a00      	cmp	r2, #0
 8005488:	d13f      	bne.n	800550a <dir_find+0xf6>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800548a:	220d      	movs	r2, #13
 800548c:	782f      	ldrb	r7, [r5, #0]
 800548e:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8005544 <dir_find+0x130>
 8005492:	f007 073f 	and.w	r7, r7, #63	; 0x3f
 8005496:	3f01      	subs	r7, #1
 8005498:	4357      	muls	r7, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800549a:	2201      	movs	r2, #1
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 800549c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80054a0:	1868      	adds	r0, r5, r1
 80054a2:	7840      	ldrb	r0, [r0, #1]
 80054a4:	f815 8001 	ldrb.w	r8, [r5, r1]
 80054a8:	ea48 2800 	orr.w	r8, r8, r0, lsl #8
		if (wc) {
 80054ac:	b37a      	cbz	r2, 800550e <dir_find+0xfa>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80054ae:	2ffe      	cmp	r7, #254	; 0xfe
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	d82a      	bhi.n	800550a <dir_find+0xf6>
 80054b4:	4640      	mov	r0, r8
 80054b6:	f001 f9a3 	bl	8006800 <ff_wtoupper>
 80054ba:	9b01      	ldr	r3, [sp, #4]
 80054bc:	9003      	str	r0, [sp, #12]
 80054be:	1c79      	adds	r1, r7, #1
 80054c0:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 80054c4:	9102      	str	r1, [sp, #8]
 80054c6:	f001 f99b 	bl	8006800 <ff_wtoupper>
 80054ca:	9a03      	ldr	r2, [sp, #12]
 80054cc:	4282      	cmp	r2, r0
 80054ce:	d11c      	bne.n	800550a <dir_find+0xf6>
 80054d0:	9902      	ldr	r1, [sp, #8]
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 80054d2:	4642      	mov	r2, r8
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80054d4:	460f      	mov	r7, r1
 80054d6:	9b01      	ldr	r3, [sp, #4]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80054d8:	491b      	ldr	r1, [pc, #108]	; (8005548 <dir_find+0x134>)
 80054da:	4559      	cmp	r1, fp
 80054dc:	d1de      	bne.n	800549c <dir_find+0x88>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 80054de:	7829      	ldrb	r1, [r5, #0]
 80054e0:	0649      	lsls	r1, r1, #25
 80054e2:	d503      	bpl.n	80054ec <dir_find+0xd8>
 80054e4:	b112      	cbz	r2, 80054ec <dir_find+0xd8>
 80054e6:	f833 3017 	ldrh.w	r3, [r3, r7, lsl #1]
 80054ea:	b973      	cbnz	r3, 800550a <dir_find+0xf6>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80054ec:	3c01      	subs	r4, #1
 80054ee:	b2e4      	uxtb	r4, r4
		res = dir_next(dp, 0);		/* Next entry */
 80054f0:	2100      	movs	r1, #0
 80054f2:	4630      	mov	r0, r6
 80054f4:	f7ff ff13 	bl	800531e <dir_next>
	} while (res == FR_OK);
 80054f8:	4607      	mov	r7, r0
 80054fa:	2800      	cmp	r0, #0
 80054fc:	d09b      	beq.n	8005436 <dir_find+0x22>
}
 80054fe:	4638      	mov	r0, r7
 8005500:	b005      	add	sp, #20
 8005502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005506:	42a2      	cmp	r2, r4
 8005508:	d0b9      	beq.n	800547e <dir_find+0x6a>
 800550a:	24ff      	movs	r4, #255	; 0xff
 800550c:	e7f0      	b.n	80054f0 <dir_find+0xdc>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800550e:	45d0      	cmp	r8, sl
 8005510:	d0e2      	beq.n	80054d8 <dir_find+0xc4>
 8005512:	e7fa      	b.n	800550a <dir_find+0xf6>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8005514:	b924      	cbnz	r4, 8005520 <dir_find+0x10c>
 8005516:	4628      	mov	r0, r5
 8005518:	f7ff fae7 	bl	8004aea <sum_sfn>
 800551c:	4548      	cmp	r0, r9
 800551e:	d0ee      	beq.n	80054fe <dir_find+0xea>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8005520:	69b3      	ldr	r3, [r6, #24]
 8005522:	7adf      	ldrb	r7, [r3, #11]
 8005524:	f017 0701 	ands.w	r7, r7, #1
 8005528:	d199      	bne.n	800545e <dir_find+0x4a>
 800552a:	f105 000b 	add.w	r0, r5, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800552e:	4285      	cmp	r5, r0
 8005530:	d0e5      	beq.n	80054fe <dir_find+0xea>
 8005532:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005536:	f813 2b01 	ldrb.w	r2, [r3], #1
 800553a:	4291      	cmp	r1, r2
 800553c:	d0f7      	beq.n	800552e <dir_find+0x11a>
 800553e:	e78e      	b.n	800545e <dir_find+0x4a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005540:	2704      	movs	r7, #4
 8005542:	e7dc      	b.n	80054fe <dir_find+0xea>
 8005544:	08010b6d 	.word	0x08010b6d
 8005548:	08010b7a 	.word	0x08010b7a

0800554c <follow_path>:
{
 800554c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005550:	780b      	ldrb	r3, [r1, #0]
{
 8005552:	4607      	mov	r7, r0
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005554:	2b2f      	cmp	r3, #47	; 0x2f
{
 8005556:	4688      	mov	r8, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005558:	d001      	beq.n	800555e <follow_path+0x12>
 800555a:	2b5c      	cmp	r3, #92	; 0x5c
 800555c:	d101      	bne.n	8005562 <follow_path+0x16>
		path++;
 800555e:	f108 0801 	add.w	r8, r8, #1
	dp->sclust = 0;							/* Always start from the root directory */
 8005562:	2300      	movs	r3, #0
 8005564:	60bb      	str	r3, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005566:	f898 3000 	ldrb.w	r3, [r8]
 800556a:	2b1f      	cmp	r3, #31
 800556c:	f200 80df 	bhi.w	800572e <follow_path+0x1e2>
		res = dir_sdi(dp, 0);
 8005570:	2100      	movs	r1, #0
 8005572:	4638      	mov	r0, r7
 8005574:	f7ff fdad 	bl	80050d2 <dir_sdi>
		dp->dir = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	617b      	str	r3, [r7, #20]
}
 800557c:	b003      	add	sp, #12
 800557e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		w = p[si++];					/* Get a character */
 8005582:	4646      	mov	r6, r8
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8005584:	2101      	movs	r1, #1
 8005586:	f001 f917 	bl	80067b8 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800558a:	2800      	cmp	r0, #0
 800558c:	f000 8100 	beq.w	8005790 <follow_path+0x244>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8005590:	287f      	cmp	r0, #127	; 0x7f
 8005592:	d806      	bhi.n	80055a2 <follow_path+0x56>
 8005594:	498d      	ldr	r1, [pc, #564]	; (80057cc <follow_path+0x280>)
	while (*str && *str != chr) str++;
 8005596:	f811 2b01 	ldrb.w	r2, [r1], #1
 800559a:	b112      	cbz	r2, 80055a2 <follow_path+0x56>
 800559c:	4282      	cmp	r2, r0
 800559e:	d1fa      	bne.n	8005596 <follow_path+0x4a>
 80055a0:	e0f6      	b.n	8005790 <follow_path+0x244>
		lfn[di++] = w;					/* Store the Unicode character */
 80055a2:	f82b 0015 	strh.w	r0, [fp, r5, lsl #1]
	for (;;) {
 80055a6:	3501      	adds	r5, #1
		w = p[si++];					/* Get a character */
 80055a8:	e0ce      	b.n	8005748 <follow_path+0x1fc>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80055aa:	2820      	cmp	r0, #32
	*path = &p[si];						/* Return pointer to the next segment */
 80055ac:	44a0      	add	r8, r4
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80055ae:	bf34      	ite	cc
 80055b0:	2404      	movcc	r4, #4
 80055b2:	2400      	movcs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80055b4:	f1ab 0602 	sub.w	r6, fp, #2
 80055b8:	2d00      	cmp	r5, #0
 80055ba:	f000 80e9 	beq.w	8005790 <follow_path+0x244>
		w = lfn[di - 1];
 80055be:	f836 2015 	ldrh.w	r2, [r6, r5, lsl #1]
		if (w != ' ' && w != '.') break;
 80055c2:	2a20      	cmp	r2, #32
 80055c4:	d002      	beq.n	80055cc <follow_path+0x80>
 80055c6:	2a2e      	cmp	r2, #46	; 0x2e
 80055c8:	f040 80e6 	bne.w	8005798 <follow_path+0x24c>
		di--;
 80055cc:	3d01      	subs	r5, #1
 80055ce:	e7f3      	b.n	80055b8 <follow_path+0x6c>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80055d0:	3101      	adds	r1, #1
 80055d2:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 80055d6:	2a20      	cmp	r2, #32
 80055d8:	d0fa      	beq.n	80055d0 <follow_path+0x84>
 80055da:	2a2e      	cmp	r2, #46	; 0x2e
 80055dc:	d0f8      	beq.n	80055d0 <follow_path+0x84>
	if (si) cf |= NS_LOSS | NS_LFN;
 80055de:	b109      	cbz	r1, 80055e4 <follow_path+0x98>
 80055e0:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80055e4:	f836 2015 	ldrh.w	r2, [r6, r5, lsl #1]
 80055e8:	2a2e      	cmp	r2, #46	; 0x2e
 80055ea:	d001      	beq.n	80055f0 <follow_path+0xa4>
 80055ec:	3d01      	subs	r5, #1
 80055ee:	d1f9      	bne.n	80055e4 <follow_path+0x98>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 80055f0:	f04f 0900 	mov.w	r9, #0
 80055f4:	f04f 0a08 	mov.w	sl, #8
 80055f8:	464e      	mov	r6, r9
		w = lfn[si++];					/* Get an LFN character */
 80055fa:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 80055fe:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 8005600:	b1c0      	cbz	r0, 8005634 <follow_path+0xe8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8005602:	2820      	cmp	r0, #32
 8005604:	d003      	beq.n	800560e <follow_path+0xc2>
 8005606:	282e      	cmp	r0, #46	; 0x2e
 8005608:	d105      	bne.n	8005616 <follow_path+0xca>
 800560a:	4295      	cmp	r5, r2
 800560c:	d007      	beq.n	800561e <follow_path+0xd2>
			cf |= NS_LOSS | NS_LFN; continue;
 800560e:	f044 0403 	orr.w	r4, r4, #3
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 8005612:	4611      	mov	r1, r2
 8005614:	e7f1      	b.n	80055fa <follow_path+0xae>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8005616:	45d1      	cmp	r9, sl
 8005618:	d205      	bcs.n	8005626 <follow_path+0xda>
 800561a:	4295      	cmp	r5, r2
 800561c:	d149      	bne.n	80056b2 <follow_path+0x166>
			if (ni == 11) {				/* Long extension */
 800561e:	f1ba 0f0b 	cmp.w	sl, #11
 8005622:	d13e      	bne.n	80056a2 <follow_path+0x156>
 8005624:	e002      	b.n	800562c <follow_path+0xe0>
 8005626:	f1ba 0f0b 	cmp.w	sl, #11
 800562a:	d135      	bne.n	8005698 <follow_path+0x14c>
				cf |= NS_LOSS | NS_LFN; break;
 800562c:	f04f 0a0b 	mov.w	sl, #11
 8005630:	f044 0403 	orr.w	r4, r4, #3
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	781a      	ldrb	r2, [r3, #0]
 8005638:	2ae5      	cmp	r2, #229	; 0xe5
 800563a:	bf04      	itt	eq
 800563c:	2205      	moveq	r2, #5
 800563e:	701a      	strbeq	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 8005640:	f1ba 0f08 	cmp.w	sl, #8
 8005644:	bf04      	itt	eq
 8005646:	00b6      	lsleq	r6, r6, #2
 8005648:	b2f6      	uxtbeq	r6, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800564a:	f006 030c 	and.w	r3, r6, #12
 800564e:	2b0c      	cmp	r3, #12
 8005650:	d003      	beq.n	800565a <follow_path+0x10e>
 8005652:	f006 0203 	and.w	r2, r6, #3
 8005656:	2a03      	cmp	r2, #3
 8005658:	d101      	bne.n	800565e <follow_path+0x112>
		cf |= NS_LFN;
 800565a:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800565e:	07a1      	lsls	r1, r4, #30
 8005660:	d409      	bmi.n	8005676 <follow_path+0x12a>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8005662:	f006 0603 	and.w	r6, r6, #3
 8005666:	2e01      	cmp	r6, #1
 8005668:	bf08      	it	eq
 800566a:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800566e:	2b04      	cmp	r3, #4
 8005670:	bf08      	it	eq
 8005672:	f044 0408 	orreq.w	r4, r4, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005676:	69bb      	ldr	r3, [r7, #24]
			res = dir_find(dp);				/* Find an object with the sagment name */
 8005678:	4638      	mov	r0, r7
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800567a:	72dc      	strb	r4, [r3, #11]
			res = dir_find(dp);				/* Find an object with the sagment name */
 800567c:	f7ff feca 	bl	8005414 <dir_find>
			ns = dp->fn[NSFLAG];
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005684:	2800      	cmp	r0, #0
 8005686:	d046      	beq.n	8005716 <follow_path+0x1ca>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8005688:	2804      	cmp	r0, #4
 800568a:	f47f af77 	bne.w	800557c <follow_path+0x30>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800568e:	f013 0f04 	tst.w	r3, #4
 8005692:	bf08      	it	eq
 8005694:	2005      	moveq	r0, #5
 8005696:	e771      	b.n	800557c <follow_path+0x30>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8005698:	4295      	cmp	r5, r2
 800569a:	d002      	beq.n	80056a2 <follow_path+0x156>
 800569c:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 80056a0:	d3c8      	bcc.n	8005634 <follow_path+0xe8>
			b <<= 2; continue;
 80056a2:	00b6      	lsls	r6, r6, #2
 80056a4:	462a      	mov	r2, r5
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80056a6:	f04f 0a0b 	mov.w	sl, #11
 80056aa:	f04f 0908 	mov.w	r9, #8
			b <<= 2; continue;
 80056ae:	b2f6      	uxtb	r6, r6
 80056b0:	e7af      	b.n	8005612 <follow_path+0xc6>
		if (w >= 0x80) {				/* Non ASCII character */
 80056b2:	287f      	cmp	r0, #127	; 0x7f
 80056b4:	d921      	bls.n	80056fa <follow_path+0x1ae>
 80056b6:	9201      	str	r2, [sp, #4]
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 80056b8:	f001 f8a2 	bl	8006800 <ff_wtoupper>
 80056bc:	2100      	movs	r1, #0
 80056be:	f001 f87b 	bl	80067b8 <ff_convert>
		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 80056c2:	28ff      	cmp	r0, #255	; 0xff
 80056c4:	9a01      	ldr	r2, [sp, #4]
			cf |= NS_LFN;				/* Force create LFN entry */
 80056c6:	f044 0c02 	orr.w	ip, r4, #2
		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 80056ca:	d914      	bls.n	80056f6 <follow_path+0x1aa>
			if (i >= ni - 1) {
 80056cc:	f10a 31ff 	add.w	r1, sl, #4294967295
 80056d0:	4589      	cmp	r9, r1
 80056d2:	d303      	bcc.n	80056dc <follow_path+0x190>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 80056d4:	46d1      	mov	r9, sl
 80056d6:	f044 0403 	orr.w	r4, r4, #3
 80056da:	e79a      	b.n	8005612 <follow_path+0xc6>
			dp->fn[i++] = (BYTE)(w >> 8);
 80056dc:	69b9      	ldr	r1, [r7, #24]
 80056de:	0a04      	lsrs	r4, r0, #8
 80056e0:	f801 4009 	strb.w	r4, [r1, r9]
 80056e4:	4664      	mov	r4, ip
 80056e6:	f109 0901 	add.w	r9, r9, #1
		dp->fn[i++] = (BYTE)w;
 80056ea:	69b9      	ldr	r1, [r7, #24]
 80056ec:	f801 0009 	strb.w	r0, [r1, r9]
 80056f0:	f109 0901 	add.w	r9, r9, #1
 80056f4:	e78d      	b.n	8005612 <follow_path+0xc6>
			cf |= NS_LFN;				/* Force create LFN entry */
 80056f6:	4664      	mov	r4, ip
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80056f8:	b130      	cbz	r0, 8005708 <follow_path+0x1bc>
	while (*str && *str != chr) str++;
 80056fa:	4b35      	ldr	r3, [pc, #212]	; (80057d0 <follow_path+0x284>)
 80056fc:	f813 1b01 	ldrb.w	r1, [r3], #1
 8005700:	2900      	cmp	r1, #0
 8005702:	d054      	beq.n	80057ae <follow_path+0x262>
 8005704:	4281      	cmp	r1, r0
 8005706:	d1f9      	bne.n	80056fc <follow_path+0x1b0>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8005708:	205f      	movs	r0, #95	; 0x5f
 800570a:	f044 0403 	orr.w	r4, r4, #3
 800570e:	e7ec      	b.n	80056ea <follow_path+0x19e>
					b |= 2;
 8005710:	f046 0602 	orr.w	r6, r6, #2
 8005714:	e7e9      	b.n	80056ea <follow_path+0x19e>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005716:	075a      	lsls	r2, r3, #29
 8005718:	f53f af30 	bmi.w	800557c <follow_path+0x30>
			dir = dp->dir;						/* Follow the sub-directory */
 800571c:	6979      	ldr	r1, [r7, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800571e:	7acb      	ldrb	r3, [r1, #11]
 8005720:	06db      	lsls	r3, r3, #27
 8005722:	d537      	bpl.n	8005794 <follow_path+0x248>
			dp->sclust = ld_clust(dp->fs, dir);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	7818      	ldrb	r0, [r3, #0]
 8005728:	f7ff fc46 	bl	8004fb8 <ld_clust.isra.0>
 800572c:	60b8      	str	r0, [r7, #8]
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800572e:	f898 3000 	ldrb.w	r3, [r8]
 8005732:	4644      	mov	r4, r8
 8005734:	2b2f      	cmp	r3, #47	; 0x2f
 8005736:	f108 0801 	add.w	r8, r8, #1
 800573a:	d0f8      	beq.n	800572e <follow_path+0x1e2>
 800573c:	2b5c      	cmp	r3, #92	; 0x5c
 800573e:	d0f6      	beq.n	800572e <follow_path+0x1e2>
	lfn = dp->lfn;
 8005740:	2500      	movs	r5, #0
	si = di = 0;
 8005742:	462e      	mov	r6, r5
	lfn = dp->lfn;
 8005744:	f8d7 b01c 	ldr.w	fp, [r7, #28]
		w = p[si++];					/* Get a character */
 8005748:	5da2      	ldrb	r2, [r4, r6]
 800574a:	f106 0801 	add.w	r8, r6, #1
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800574e:	2a1f      	cmp	r2, #31
		w = p[si++];					/* Get a character */
 8005750:	4610      	mov	r0, r2
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8005752:	f67f af2a 	bls.w	80055aa <follow_path+0x5e>
 8005756:	2a2f      	cmp	r2, #47	; 0x2f
 8005758:	f43f af27 	beq.w	80055aa <follow_path+0x5e>
 800575c:	2a5c      	cmp	r2, #92	; 0x5c
 800575e:	f43f af24 	beq.w	80055aa <follow_path+0x5e>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8005762:	2dff      	cmp	r5, #255	; 0xff
 8005764:	d014      	beq.n	8005790 <follow_path+0x244>
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8005766:	327f      	adds	r2, #127	; 0x7f
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	2a7d      	cmp	r2, #125	; 0x7d
 800576c:	f63f af09 	bhi.w	8005582 <follow_path+0x36>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 8005770:	f814 2008 	ldrb.w	r2, [r4, r8]
 8005774:	3602      	adds	r6, #2
			if (!IsDBCS2(b))
 8005776:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
			w = (w << 8) + b;			/* Create a DBC */
 800577a:	eb02 2000 	add.w	r0, r2, r0, lsl #8
			if (!IsDBCS2(b))
 800577e:	293e      	cmp	r1, #62	; 0x3e
			w = (w << 8) + b;			/* Create a DBC */
 8005780:	b280      	uxth	r0, r0
			if (!IsDBCS2(b))
 8005782:	f67f aeff 	bls.w	8005584 <follow_path+0x38>
 8005786:	f082 0280 	eor.w	r2, r2, #128	; 0x80
 800578a:	2a7e      	cmp	r2, #126	; 0x7e
 800578c:	f67f aefa 	bls.w	8005584 <follow_path+0x38>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005790:	2006      	movs	r0, #6
	return res;
 8005792:	e6f3      	b.n	800557c <follow_path+0x30>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005794:	2005      	movs	r0, #5
 8005796:	e6f1      	b.n	800557c <follow_path+0x30>
	lfn[di] = 0;						/* LFN is created */
 8005798:	f04f 0300 	mov.w	r3, #0
	mem_set(dp->fn, ' ', 11);
 800579c:	2120      	movs	r1, #32
 800579e:	220b      	movs	r2, #11
 80057a0:	69b8      	ldr	r0, [r7, #24]
	lfn[di] = 0;						/* LFN is created */
 80057a2:	f82b 3015 	strh.w	r3, [fp, r5, lsl #1]
	mem_set(dp->fn, ' ', 11);
 80057a6:	f7ff f999 	bl	8004adc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80057aa:	2100      	movs	r1, #0
 80057ac:	e711      	b.n	80055d2 <follow_path+0x86>
				if (IsUpper(w)) {		/* ASCII large capital */
 80057ae:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 80057b2:	b289      	uxth	r1, r1
 80057b4:	2919      	cmp	r1, #25
 80057b6:	d9ab      	bls.n	8005710 <follow_path+0x1c4>
					if (IsLower(w)) {	/* ASCII small capital */
 80057b8:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 80057bc:	b289      	uxth	r1, r1
 80057be:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 80057c0:	bf9e      	ittt	ls
 80057c2:	3820      	subls	r0, #32
 80057c4:	f046 0601 	orrls.w	r6, r6, #1
 80057c8:	b280      	uxthls	r0, r0
 80057ca:	e78e      	b.n	80056ea <follow_path+0x19e>
 80057cc:	08010b29 	.word	0x08010b29
 80057d0:	08010b32 	.word	0x08010b32

080057d4 <dir_register>:
	mem_cpy(sn, fn, 12);
 80057d4:	220c      	movs	r2, #12
{
 80057d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	fn = dp->fn; lfn = dp->lfn;
 80057da:	e9d0 6706 	ldrd	r6, r7, [r0, #24]
{
 80057de:	b087      	sub	sp, #28
 80057e0:	4605      	mov	r5, r0
	mem_cpy(sn, fn, 12);
 80057e2:	4631      	mov	r1, r6
 80057e4:	eb0d 0002 	add.w	r0, sp, r2
 80057e8:	f7ff f96e 	bl	8004ac8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80057ec:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80057f0:	07db      	lsls	r3, r3, #31
 80057f2:	f140 808f 	bpl.w	8005914 <dir_register+0x140>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 80057f6:	2300      	movs	r3, #0
		for (n = 1; n < 100; n++) {
 80057f8:	f04f 0901 	mov.w	r9, #1
				if (sr & 0x10000) sr ^= 0x11021;
 80057fc:	f8df 8230 	ldr.w	r8, [pc, #560]	; 8005a30 <dir_register+0x25c>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8005800:	72f3      	strb	r3, [r6, #11]
 8005802:	61eb      	str	r3, [r5, #28]
	mem_cpy(dst, src, 11);
 8005804:	220b      	movs	r2, #11
 8005806:	4630      	mov	r0, r6
 8005808:	a903      	add	r1, sp, #12
 800580a:	f7ff f95d 	bl	8004ac8 <mem_cpy>
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800580e:	f1b9 0f05 	cmp.w	r9, #5
 8005812:	d955      	bls.n	80058c0 <dir_register+0xec>
 8005814:	464b      	mov	r3, r9
 8005816:	1eb8      	subs	r0, r7, #2
		while (*lfn) {	/* Create a CRC */
 8005818:	f830 2f02 	ldrh.w	r2, [r0, #2]!
 800581c:	2a00      	cmp	r2, #0
 800581e:	d141      	bne.n	80058a4 <dir_register+0xd0>
 8005820:	2107      	movs	r1, #7
 8005822:	f10d 040b 	add.w	r4, sp, #11
		c = (seq % 16) + '0';
 8005826:	f003 020f 	and.w	r2, r3, #15
 800582a:	f102 0030 	add.w	r0, r2, #48	; 0x30
		if (c > '9') c += 7;
 800582e:	2839      	cmp	r0, #57	; 0x39
 8005830:	bf88      	it	hi
 8005832:	f102 0037 	addhi.w	r0, r2, #55	; 0x37
	} while (seq);
 8005836:	2b0f      	cmp	r3, #15
		ns[i--] = c;
 8005838:	f804 0901 	strb.w	r0, [r4], #-1
 800583c:	f101 32ff 	add.w	r2, r1, #4294967295
		seq /= 16;
 8005840:	ea4f 1013 	mov.w	r0, r3, lsr #4
	} while (seq);
 8005844:	d83e      	bhi.n	80058c4 <dir_register+0xf0>
	ns[i] = '~';
 8005846:	207e      	movs	r0, #126	; 0x7e
 8005848:	f102 0318 	add.w	r3, r2, #24
 800584c:	446b      	add	r3, sp
 800584e:	f803 0c14 	strb.w	r0, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005852:	2300      	movs	r3, #0
			if (j == i - 1) break;
 8005854:	1e8c      	subs	r4, r1, #2
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005856:	429a      	cmp	r2, r3
 8005858:	eb06 0003 	add.w	r0, r6, r3
 800585c:	d902      	bls.n	8005864 <dir_register+0x90>
 800585e:	5cf1      	ldrb	r1, [r6, r3]
 8005860:	2920      	cmp	r1, #32
 8005862:	d132      	bne.n	80058ca <dir_register+0xf6>
 8005864:	4603      	mov	r3, r0
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005866:	2a07      	cmp	r2, #7
 8005868:	bf8f      	iteee	hi
 800586a:	2120      	movhi	r1, #32
 800586c:	f102 0118 	addls.w	r1, r2, #24
 8005870:	4469      	addls	r1, sp
 8005872:	f811 1c14 	ldrbls.w	r1, [r1, #-20]
 8005876:	bf98      	it	ls
 8005878:	3201      	addls	r2, #1
 800587a:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
 800587e:	1b99      	subs	r1, r3, r6
 8005880:	2907      	cmp	r1, #7
 8005882:	d9f0      	bls.n	8005866 <dir_register+0x92>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005884:	4628      	mov	r0, r5
 8005886:	f7ff fdc5 	bl	8005414 <dir_find>
 800588a:	4604      	mov	r4, r0
			if (res != FR_OK) break;
 800588c:	2800      	cmp	r0, #0
 800588e:	d13b      	bne.n	8005908 <dir_register+0x134>
		for (n = 1; n < 100; n++) {
 8005890:	f109 0901 	add.w	r9, r9, #1
 8005894:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 8005898:	d1b4      	bne.n	8005804 <dir_register+0x30>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800589a:	2407      	movs	r4, #7
}
 800589c:	4620      	mov	r0, r4
 800589e:	b007      	add	sp, #28
 80058a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a4:	2110      	movs	r1, #16
				sr = (sr << 1) + (wc & 1);
 80058a6:	f002 0401 	and.w	r4, r2, #1
 80058aa:	eb04 0343 	add.w	r3, r4, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 80058ae:	03dc      	lsls	r4, r3, #15
 80058b0:	bf48      	it	mi
 80058b2:	ea83 0308 	eormi.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 80058b6:	3901      	subs	r1, #1
				wc >>= 1;
 80058b8:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 80058bc:	d1f3      	bne.n	80058a6 <dir_register+0xd2>
 80058be:	e7ab      	b.n	8005818 <dir_register+0x44>
 80058c0:	464b      	mov	r3, r9
 80058c2:	e7ad      	b.n	8005820 <dir_register+0x4c>
		ns[i--] = c;
 80058c4:	4611      	mov	r1, r2
		seq /= 16;
 80058c6:	4603      	mov	r3, r0
 80058c8:	e7ad      	b.n	8005826 <dir_register+0x52>
		if (IsDBCS1(dst[j])) {
 80058ca:	317f      	adds	r1, #127	; 0x7f
 80058cc:	b2c9      	uxtb	r1, r1
 80058ce:	297d      	cmp	r1, #125	; 0x7d
 80058d0:	d802      	bhi.n	80058d8 <dir_register+0x104>
			if (j == i - 1) break;
 80058d2:	429c      	cmp	r4, r3
 80058d4:	d0c6      	beq.n	8005864 <dir_register+0x90>
			j++;
 80058d6:	3301      	adds	r3, #1
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80058d8:	3301      	adds	r3, #1
 80058da:	e7bc      	b.n	8005856 <dir_register+0x82>
		for (n = 0; lfn[n]; n++) ;
 80058dc:	3601      	adds	r6, #1
 80058de:	f837 3016 	ldrh.w	r3, [r7, r6, lsl #1]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1fa      	bne.n	80058dc <dir_register+0x108>
		nent = (n + 25) / 13;
 80058e6:	230d      	movs	r3, #13
 80058e8:	3619      	adds	r6, #25
 80058ea:	fbb6 f6f3 	udiv	r6, r6, r3
 80058ee:	e016      	b.n	800591e <dir_register+0x14a>
		for (n = 0; lfn[n]; n++) ;
 80058f0:	2600      	movs	r6, #0
 80058f2:	e7f4      	b.n	80058de <dir_register+0x10a>
				n = 0;					/* Not a blank entry. Restart to search */
 80058f4:	4607      	mov	r7, r0
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80058f6:	2101      	movs	r1, #1
 80058f8:	4628      	mov	r0, r5
 80058fa:	f7ff fd10 	bl	800531e <dir_next>
		} while (res == FR_OK);
 80058fe:	4604      	mov	r4, r0
 8005900:	b1a8      	cbz	r0, 800592e <dir_register+0x15a>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005902:	2c04      	cmp	r4, #4
 8005904:	d0c9      	beq.n	800589a <dir_register+0xc6>
 8005906:	e7c9      	b.n	800589c <dir_register+0xc8>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005908:	2804      	cmp	r0, #4
 800590a:	d1c7      	bne.n	800589c <dir_register+0xc8>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800590c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005910:	72f3      	strb	r3, [r6, #11]
 8005912:	61ef      	str	r7, [r5, #28]
	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8005914:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005918:	079b      	lsls	r3, r3, #30
 800591a:	d4e9      	bmi.n	80058f0 <dir_register+0x11c>
		nent = 1;
 800591c:	2601      	movs	r6, #1
	res = dir_sdi(dp, 0);
 800591e:	2100      	movs	r1, #0
 8005920:	4628      	mov	r0, r5
 8005922:	f7ff fbd6 	bl	80050d2 <dir_sdi>
	if (res == FR_OK) {
 8005926:	4604      	mov	r4, r0
 8005928:	2800      	cmp	r0, #0
 800592a:	d1ea      	bne.n	8005902 <dir_register+0x12e>
		n = 0;
 800592c:	4607      	mov	r7, r0
			res = move_window(dp->fs, dp->sect);
 800592e:	6929      	ldr	r1, [r5, #16]
 8005930:	6828      	ldr	r0, [r5, #0]
 8005932:	f7ff f9a4 	bl	8004c7e <move_window>
			if (res != FR_OK) break;
 8005936:	4604      	mov	r4, r0
 8005938:	2800      	cmp	r0, #0
 800593a:	d1e2      	bne.n	8005902 <dir_register+0x12e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800593c:	696b      	ldr	r3, [r5, #20]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	2be5      	cmp	r3, #229	; 0xe5
 8005942:	d001      	beq.n	8005948 <dir_register+0x174>
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1d5      	bne.n	80058f4 <dir_register+0x120>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005948:	3701      	adds	r7, #1
 800594a:	42be      	cmp	r6, r7
 800594c:	d1d3      	bne.n	80058f6 <dir_register+0x122>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800594e:	3e01      	subs	r6, #1
 8005950:	d052      	beq.n	80059f8 <dir_register+0x224>
		res = dir_sdi(dp, dp->index - nent);
 8005952:	88e9      	ldrh	r1, [r5, #6]
 8005954:	4628      	mov	r0, r5
 8005956:	1b89      	subs	r1, r1, r6
 8005958:	f7ff fbbb 	bl	80050d2 <dir_sdi>
		if (res == FR_OK) {
 800595c:	4604      	mov	r4, r0
 800595e:	2800      	cmp	r0, #0
 8005960:	d19c      	bne.n	800589c <dir_register+0xc8>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005962:	69a8      	ldr	r0, [r5, #24]
 8005964:	f7ff f8c1 	bl	8004aea <sum_sfn>
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005968:	f04f 080f 	mov.w	r8, #15
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800596c:	4607      	mov	r7, r0
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800596e:	f64f 79ff 	movw	r9, #65535	; 0xffff
				res = move_window(dp->fs, dp->sect);
 8005972:	6929      	ldr	r1, [r5, #16]
 8005974:	6828      	ldr	r0, [r5, #0]
 8005976:	f7ff f982 	bl	8004c7e <move_window>
 800597a:	4603      	mov	r3, r0
 800597c:	4604      	mov	r4, r0
				if (res != FR_OK) break;
 800597e:	2800      	cmp	r0, #0
 8005980:	d18c      	bne.n	800589c <dir_register+0xc8>
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005982:	240d      	movs	r4, #13
	s = wc = 0;
 8005984:	469a      	mov	sl, r3
 8005986:	b2f0      	uxtb	r0, r6
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005988:	1e41      	subs	r1, r0, #1
 800598a:	4361      	muls	r1, r4
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800598c:	696a      	ldr	r2, [r5, #20]
 800598e:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 8005a34 <dir_register+0x260>
 8005992:	f8d5 c01c 	ldr.w	ip, [r5, #28]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8005996:	7357      	strb	r7, [r2, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005998:	f882 800b 	strb.w	r8, [r2, #11]
	dir[LDIR_Type] = 0;
 800599c:	7313      	strb	r3, [r2, #12]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800599e:	7693      	strb	r3, [r2, #26]
 80059a0:	76d3      	strb	r3, [r2, #27]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 80059a2:	454b      	cmp	r3, r9
 80059a4:	bf18      	it	ne
 80059a6:	f83c 3011 	ldrhne.w	r3, [ip, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80059aa:	f81e 4b01 	ldrb.w	r4, [lr], #1
	} while (++s < 13);
 80059ae:	f10a 0a01 	add.w	sl, sl, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80059b2:	5513      	strb	r3, [r2, r4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 80059b4:	bf18      	it	ne
 80059b6:	3101      	addne	r1, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80059b8:	ea4f 2b13 	mov.w	fp, r3, lsr #8
 80059bc:	4414      	add	r4, r2
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 80059be:	2b00      	cmp	r3, #0
 80059c0:	bf08      	it	eq
 80059c2:	464b      	moveq	r3, r9
	} while (++s < 13);
 80059c4:	f1ba 0f0d 	cmp.w	sl, #13
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80059c8:	f884 b001 	strb.w	fp, [r4, #1]
	} while (++s < 13);
 80059cc:	d1e9      	bne.n	80059a2 <dir_register+0x1ce>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 80059ce:	454b      	cmp	r3, r9
 80059d0:	d002      	beq.n	80059d8 <dir_register+0x204>
 80059d2:	f83c 3011 	ldrh.w	r3, [ip, r1, lsl #1]
 80059d6:	b90b      	cbnz	r3, 80059dc <dir_register+0x208>
 80059d8:	f040 0040 	orr.w	r0, r0, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80059dc:	7010      	strb	r0, [r2, #0]
				dp->fs->wflag = 1;
 80059de:	2201      	movs	r2, #1
 80059e0:	682b      	ldr	r3, [r5, #0]
				res = dir_next(dp, 0);	/* Next entry */
 80059e2:	2100      	movs	r1, #0
 80059e4:	4628      	mov	r0, r5
				dp->fs->wflag = 1;
 80059e6:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 80059e8:	f7ff fc99 	bl	800531e <dir_next>
			} while (res == FR_OK && --nent);
 80059ec:	4604      	mov	r4, r0
 80059ee:	2800      	cmp	r0, #0
 80059f0:	f47f af54 	bne.w	800589c <dir_register+0xc8>
 80059f4:	3e01      	subs	r6, #1
 80059f6:	d1bc      	bne.n	8005972 <dir_register+0x19e>
		res = move_window(dp->fs, dp->sect);
 80059f8:	6929      	ldr	r1, [r5, #16]
 80059fa:	6828      	ldr	r0, [r5, #0]
 80059fc:	f7ff f93f 	bl	8004c7e <move_window>
		if (res == FR_OK) {
 8005a00:	4604      	mov	r4, r0
 8005a02:	2800      	cmp	r0, #0
 8005a04:	f47f af4a 	bne.w	800589c <dir_register+0xc8>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8005a08:	4601      	mov	r1, r0
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	6968      	ldr	r0, [r5, #20]
 8005a0e:	f7ff f865 	bl	8004adc <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8005a12:	e9d5 0105 	ldrd	r0, r1, [r5, #20]
 8005a16:	220b      	movs	r2, #11
 8005a18:	f7ff f856 	bl	8004ac8 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8005a1c:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
 8005a20:	7adb      	ldrb	r3, [r3, #11]
 8005a22:	f003 0318 	and.w	r3, r3, #24
 8005a26:	7313      	strb	r3, [r2, #12]
			dp->fs->wflag = 1;
 8005a28:	2201      	movs	r2, #1
 8005a2a:	682b      	ldr	r3, [r5, #0]
 8005a2c:	711a      	strb	r2, [r3, #4]
 8005a2e:	e735      	b.n	800589c <dir_register+0xc8>
 8005a30:	00011021 	.word	0x00011021
 8005a34:	08010b6d 	.word	0x08010b6d

08005a38 <dir_read.constprop.0>:
FRESULT dir_read (
 8005a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	BYTE ord = 0xFF, sum = 0xFF;
 8005a3c:	27ff      	movs	r7, #255	; 0xff
FRESULT dir_read (
 8005a3e:	4606      	mov	r6, r0
	BYTE ord = 0xFF, sum = 0xFF;
 8005a40:	463c      	mov	r4, r7
	res = FR_NO_FILE;
 8005a42:	2504      	movs	r5, #4
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005a44:	f64f 78ff 	movw	r8, #65535	; 0xffff
	while (dp->sect) {
 8005a48:	6931      	ldr	r1, [r6, #16]
 8005a4a:	b911      	cbnz	r1, 8005a52 <dir_read.constprop.0+0x1a>
	if (res != FR_OK) dp->sect = 0;
 8005a4c:	2d00      	cmp	r5, #0
 8005a4e:	d064      	beq.n	8005b1a <dir_read.constprop.0+0xe2>
 8005a50:	e054      	b.n	8005afc <dir_read.constprop.0+0xc4>
		res = move_window(dp->fs, dp->sect);
 8005a52:	6830      	ldr	r0, [r6, #0]
 8005a54:	f7ff f913 	bl	8004c7e <move_window>
		if (res != FR_OK) break;
 8005a58:	4605      	mov	r5, r0
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	d14e      	bne.n	8005afc <dir_read.constprop.0+0xc4>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8005a5e:	6970      	ldr	r0, [r6, #20]
		c = dir[DIR_Name];
 8005a60:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d061      	beq.n	8005b2a <dir_read.constprop.0+0xf2>
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8005a66:	2be5      	cmp	r3, #229	; 0xe5
 8005a68:	d04d      	beq.n	8005b06 <dir_read.constprop.0+0xce>
 8005a6a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a6c:	d04b      	beq.n	8005b06 <dir_read.constprop.0+0xce>
		a = dir[DIR_Attr] & AM_MASK;
 8005a6e:	7ac2      	ldrb	r2, [r0, #11]
 8005a70:	f002 013f 	and.w	r1, r2, #63	; 0x3f
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8005a74:	f002 021f 	and.w	r2, r2, #31
 8005a78:	2a08      	cmp	r2, #8
 8005a7a:	d044      	beq.n	8005b06 <dir_read.constprop.0+0xce>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005a7c:	290f      	cmp	r1, #15
 8005a7e:	d147      	bne.n	8005b10 <dir_read.constprop.0+0xd8>
				if (c & LLEF) {			/* Is it start of LFN sequence? */
 8005a80:	0659      	lsls	r1, r3, #25
 8005a82:	d53e      	bpl.n	8005b02 <dir_read.constprop.0+0xca>
					c &= ~LLEF; ord = c;
 8005a84:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
					dp->lfn_idx = dp->index;
 8005a88:	88f3      	ldrh	r3, [r6, #6]
					sum = dir[LDIR_Chksum];
 8005a8a:	7b47      	ldrb	r7, [r0, #13]
					dp->lfn_idx = dp->index;
 8005a8c:	8433      	strh	r3, [r6, #32]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005a8e:	7b43      	ldrb	r3, [r0, #13]
 8005a90:	42bb      	cmp	r3, r7
 8005a92:	d138      	bne.n	8005b06 <dir_read.constprop.0+0xce>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005a94:	8b42      	ldrh	r2, [r0, #26]
 8005a96:	bbb2      	cbnz	r2, 8005b06 <dir_read.constprop.0+0xce>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005a98:	210d      	movs	r1, #13
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005a9a:	f04f 0e01 	mov.w	lr, #1
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005a9e:	7803      	ldrb	r3, [r0, #0]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005aa0:	69f5      	ldr	r5, [r6, #28]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005aa2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	434b      	muls	r3, r1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005aaa:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8005b30 <dir_read.constprop.0+0xf8>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005aae:	f819 cb01 	ldrb.w	ip, [r9], #1
 8005ab2:	eb00 010c 	add.w	r1, r0, ip
 8005ab6:	f891 a001 	ldrb.w	sl, [r1, #1]
 8005aba:	f810 100c 	ldrb.w	r1, [r0, ip]
 8005abe:	ea41 210a 	orr.w	r1, r1, sl, lsl #8
		if (wc) {
 8005ac2:	f1be 0f00 	cmp.w	lr, #0
 8005ac6:	d020      	beq.n	8005b0a <dir_read.constprop.0+0xd2>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8005ac8:	2bfe      	cmp	r3, #254	; 0xfe
 8005aca:	d81c      	bhi.n	8005b06 <dir_read.constprop.0+0xce>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005acc:	468e      	mov	lr, r1
			lfnbuf[i++] = wc = uc;			/* Store it */
 8005ace:	f825 1013 	strh.w	r1, [r5, r3, lsl #1]
 8005ad2:	3301      	adds	r3, #1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005ad4:	3201      	adds	r2, #1
 8005ad6:	2a0d      	cmp	r2, #13
 8005ad8:	d1e9      	bne.n	8005aae <dir_read.constprop.0+0x76>
	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8005ada:	7802      	ldrb	r2, [r0, #0]
 8005adc:	0652      	lsls	r2, r2, #25
 8005ade:	d504      	bpl.n	8005aea <dir_read.constprop.0+0xb2>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8005ae0:	2bfe      	cmp	r3, #254	; 0xfe
 8005ae2:	d810      	bhi.n	8005b06 <dir_read.constprop.0+0xce>
		lfnbuf[i] = 0;
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005aea:	3c01      	subs	r4, #1
 8005aec:	b2e4      	uxtb	r4, r4
		res = dir_next(dp, 0);				/* Next entry */
 8005aee:	2100      	movs	r1, #0
 8005af0:	4630      	mov	r0, r6
 8005af2:	f7ff fc14 	bl	800531e <dir_next>
		if (res != FR_OK) break;
 8005af6:	4605      	mov	r5, r0
 8005af8:	2800      	cmp	r0, #0
 8005afa:	d0a5      	beq.n	8005a48 <dir_read.constprop.0+0x10>
	if (res != FR_OK) dp->sect = 0;
 8005afc:	2300      	movs	r3, #0
 8005afe:	6133      	str	r3, [r6, #16]
 8005b00:	e00c      	b.n	8005b1c <dir_read.constprop.0+0xe4>
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005b02:	42a3      	cmp	r3, r4
 8005b04:	d0c3      	beq.n	8005a8e <dir_read.constprop.0+0x56>
 8005b06:	24ff      	movs	r4, #255	; 0xff
 8005b08:	e7f1      	b.n	8005aee <dir_read.constprop.0+0xb6>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005b0a:	4541      	cmp	r1, r8
 8005b0c:	d0e2      	beq.n	8005ad4 <dir_read.constprop.0+0x9c>
 8005b0e:	e7fa      	b.n	8005b06 <dir_read.constprop.0+0xce>
				if (ord || sum != sum_sfn(dir))	/* Is there a valid LFN? */
 8005b10:	b93c      	cbnz	r4, 8005b22 <dir_read.constprop.0+0xea>
 8005b12:	f7fe ffea 	bl	8004aea <sum_sfn>
 8005b16:	42b8      	cmp	r0, r7
 8005b18:	d103      	bne.n	8005b22 <dir_read.constprop.0+0xea>
		res = move_window(dp->fs, dp->sect);
 8005b1a:	2500      	movs	r5, #0
}
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
 8005b22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b26:	8433      	strh	r3, [r6, #32]
	if (res != FR_OK) dp->sect = 0;
 8005b28:	e7f8      	b.n	8005b1c <dir_read.constprop.0+0xe4>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005b2a:	2504      	movs	r5, #4
 8005b2c:	e7e6      	b.n	8005afc <dir_read.constprop.0+0xc4>
 8005b2e:	bf00      	nop
 8005b30:	08010b6d 	.word	0x08010b6d

08005b34 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005b34:	2901      	cmp	r1, #1
{
 8005b36:	b570      	push	{r4, r5, r6, lr}
 8005b38:	4605      	mov	r5, r0
 8005b3a:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005b3c:	d923      	bls.n	8005b86 <remove_chain+0x52>
 8005b3e:	6943      	ldr	r3, [r0, #20]
 8005b40:	428b      	cmp	r3, r1
 8005b42:	d920      	bls.n	8005b86 <remove_chain+0x52>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8005b44:	4621      	mov	r1, r4
 8005b46:	4628      	mov	r0, r5
 8005b48:	f7ff fa49 	bl	8004fde <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8005b4c:	4626      	mov	r6, r4
 8005b4e:	4604      	mov	r4, r0
 8005b50:	b908      	cbnz	r0, 8005b56 <remove_chain+0x22>
		res = FR_INT_ERR;
 8005b52:	2000      	movs	r0, #0
}
 8005b54:	bd70      	pop	{r4, r5, r6, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8005b56:	2801      	cmp	r0, #1
 8005b58:	d015      	beq.n	8005b86 <remove_chain+0x52>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005b5a:	1c41      	adds	r1, r0, #1
 8005b5c:	d015      	beq.n	8005b8a <remove_chain+0x56>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8005b5e:	2200      	movs	r2, #0
 8005b60:	4631      	mov	r1, r6
 8005b62:	4628      	mov	r0, r5
 8005b64:	f7ff faf9 	bl	800515a <put_fat>
			if (res != FR_OK) break;
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	d1f3      	bne.n	8005b54 <remove_chain+0x20>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8005b6c:	692b      	ldr	r3, [r5, #16]
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	d005      	beq.n	8005b7e <remove_chain+0x4a>
				fs->free_clust++;
 8005b72:	3301      	adds	r3, #1
 8005b74:	612b      	str	r3, [r5, #16]
				fs->fsi_flag |= 1;
 8005b76:	796b      	ldrb	r3, [r5, #5]
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	716b      	strb	r3, [r5, #5]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005b7e:	696b      	ldr	r3, [r5, #20]
 8005b80:	429c      	cmp	r4, r3
 8005b82:	d3df      	bcc.n	8005b44 <remove_chain+0x10>
 8005b84:	e7e5      	b.n	8005b52 <remove_chain+0x1e>
		res = FR_INT_ERR;
 8005b86:	2002      	movs	r0, #2
 8005b88:	e7e4      	b.n	8005b54 <remove_chain+0x20>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	e7e2      	b.n	8005b54 <remove_chain+0x20>
	...

08005b90 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b92:	e9cd 1000 	strd	r1, r0, [sp]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8005b96:	a803      	add	r0, sp, #12
{
 8005b98:	4614      	mov	r4, r2
	const TCHAR *rp = path;
 8005b9a:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8005b9c:	f7fe ffb4 	bl	8004b08 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005ba0:	1e03      	subs	r3, r0, #0
 8005ba2:	db15      	blt.n	8005bd0 <f_mount+0x40>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005ba4:	4a0c      	ldr	r2, [pc, #48]	; (8005bd8 <f_mount+0x48>)
 8005ba6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]

	if (cfs) {
 8005baa:	b109      	cbz	r1, 8005bb0 <f_mount+0x20>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005bac:	2000      	movs	r0, #0
 8005bae:	7008      	strb	r0, [r1, #0]
	}

	if (fs) {
 8005bb0:	9801      	ldr	r0, [sp, #4]
 8005bb2:	b108      	cbz	r0, 8005bb8 <f_mount+0x28>
		fs->fs_type = 0;				/* Clear new fs object */
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	7001      	strb	r1, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005bb8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005bbc:	b130      	cbz	r0, 8005bcc <f_mount+0x3c>
 8005bbe:	2c01      	cmp	r4, #1
 8005bc0:	d108      	bne.n	8005bd4 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	4669      	mov	r1, sp
 8005bc6:	a801      	add	r0, sp, #4
 8005bc8:	f7ff f898 	bl	8004cfc <find_volume>
	LEAVE_FF(fs, res);
}
 8005bcc:	b004      	add	sp, #16
 8005bce:	bd10      	pop	{r4, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8005bd0:	200b      	movs	r0, #11
 8005bd2:	e7fb      	b.n	8005bcc <f_mount+0x3c>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	e7f9      	b.n	8005bcc <f_mount+0x3c>
 8005bd8:	20000394 	.word	0x20000394

08005bdc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005be0:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8005be4:	4614      	mov	r4, r2
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8005be6:	4605      	mov	r5, r0
{
 8005be8:	9101      	str	r1, [sp, #4]
	if (!fp) return FR_INVALID_OBJECT;
 8005bea:	2800      	cmp	r0, #0
 8005bec:	f000 8091 	beq.w	8005d12 <f_open+0x136>
	fp->fs = 0;			/* Clear file object */
 8005bf0:	2300      	movs	r3, #0

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8005bf2:	f002 021e 	and.w	r2, r2, #30
	fp->fs = 0;			/* Clear file object */
 8005bf6:	6003      	str	r3, [r0, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8005bf8:	a901      	add	r1, sp, #4
 8005bfa:	a805      	add	r0, sp, #20
 8005bfc:	f7ff f87e 	bl	8004cfc <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8005c00:	b9c0      	cbnz	r0, 8005c34 <f_open+0x58>
		INIT_BUF(dj);
 8005c02:	ab02      	add	r3, sp, #8
 8005c04:	930b      	str	r3, [sp, #44]	; 0x2c
		res = follow_path(&dj, path);	/* Follow the file path */
 8005c06:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 8005c08:	ab0e      	add	r3, sp, #56	; 0x38
		res = follow_path(&dj, path);	/* Follow the file path */
 8005c0a:	a805      	add	r0, sp, #20
		INIT_BUF(dj);
 8005c0c:	930c      	str	r3, [sp, #48]	; 0x30
		res = follow_path(&dj, path);	/* Follow the file path */
 8005c0e:	f7ff fc9d 	bl	800554c <follow_path>
		dir = dj.dir;
 8005c12:	9e0a      	ldr	r6, [sp, #40]	; 0x28
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8005c14:	b910      	cbnz	r0, 8005c1c <f_open+0x40>
			if (!dir)	/* Default directory itself */
				res = FR_INVALID_NAME;
 8005c16:	2e00      	cmp	r6, #0
 8005c18:	bf08      	it	eq
 8005c1a:	2006      	moveq	r0, #6
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005c1c:	f014 0f1c 	tst.w	r4, #28
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8005c20:	f004 071f 	and.w	r7, r4, #31
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005c24:	d06a      	beq.n	8005cfc <f_open+0x120>
			if (res != FR_OK) {					/* No file, create new */
 8005c26:	b148      	cbz	r0, 8005c3c <f_open+0x60>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8005c28:	2804      	cmp	r0, #4
 8005c2a:	d103      	bne.n	8005c34 <f_open+0x58>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8005c2c:	a805      	add	r0, sp, #20
 8005c2e:	f7ff fdd1 	bl	80057d4 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005c32:	b160      	cbz	r0, 8005c4e <f_open+0x72>
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8005c34:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8005c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005c3c:	7af3      	ldrb	r3, [r6, #11]
 8005c3e:	f013 0f11 	tst.w	r3, #17
 8005c42:	d164      	bne.n	8005d0e <f_open+0x132>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8005c44:	0761      	lsls	r1, r4, #29
 8005c46:	d466      	bmi.n	8005d16 <f_open+0x13a>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005c48:	0723      	lsls	r3, r4, #28
 8005c4a:	d539      	bpl.n	8005cc0 <f_open+0xe4>
 8005c4c:	e002      	b.n	8005c54 <f_open+0x78>
				dir = dj.dir;					/* New entry */
 8005c4e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8005c50:	f047 0708 	orr.w	r7, r7, #8
				dw = GET_FATTIME();
 8005c54:	f7fe ff34 	bl	8004ac0 <get_fattime>
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8005c58:	2400      	movs	r4, #0
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005c5a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8005c5e:	b2c1      	uxtb	r1, r0
 8005c60:	f3c0 2207 	ubfx	r2, r0, #8, #8
				cl = ld_clust(dj.fs, dir);		/* Get cluster chain */
 8005c64:	f8dd 8014 	ldr.w	r8, [sp, #20]
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005c68:	0e00      	lsrs	r0, r0, #24
 8005c6a:	73b1      	strb	r1, [r6, #14]
 8005c6c:	7433      	strb	r3, [r6, #16]
				ST_DWORD(dir + DIR_WrtTime, dw);/* Set modified time */
 8005c6e:	75b1      	strb	r1, [r6, #22]
 8005c70:	7633      	strb	r3, [r6, #24]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8005c72:	72f4      	strb	r4, [r6, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* Reset file size */
 8005c74:	7734      	strb	r4, [r6, #28]
 8005c76:	7774      	strb	r4, [r6, #29]
 8005c78:	77b4      	strb	r4, [r6, #30]
 8005c7a:	77f4      	strb	r4, [r6, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005c7c:	73f2      	strb	r2, [r6, #15]
 8005c7e:	7470      	strb	r0, [r6, #17]
				ST_DWORD(dir + DIR_WrtTime, dw);/* Set modified time */
 8005c80:	75f2      	strb	r2, [r6, #23]
 8005c82:	7670      	strb	r0, [r6, #25]
				cl = ld_clust(dj.fs, dir);		/* Get cluster chain */
 8005c84:	f898 0000 	ldrb.w	r0, [r8]
 8005c88:	4631      	mov	r1, r6
 8005c8a:	f7ff f995 	bl	8004fb8 <ld_clust.isra.0>
				dj.fs->wflag = 1;
 8005c8e:	2301      	movs	r3, #1
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005c90:	76b4      	strb	r4, [r6, #26]
 8005c92:	76f4      	strb	r4, [r6, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8005c94:	7534      	strb	r4, [r6, #20]
 8005c96:	7574      	strb	r4, [r6, #21]
				if (cl) {						/* Remove the cluster chain if exist */
 8005c98:	4604      	mov	r4, r0
				dj.fs->wflag = 1;
 8005c9a:	f888 3004 	strb.w	r3, [r8, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8005c9e:	b178      	cbz	r0, 8005cc0 <f_open+0xe4>
					res = remove_chain(dj.fs, cl);
 8005ca0:	4601      	mov	r1, r0
 8005ca2:	4640      	mov	r0, r8
					dw = dj.fs->winsect;
 8005ca4:	f8d8 902c 	ldr.w	r9, [r8, #44]	; 0x2c
					res = remove_chain(dj.fs, cl);
 8005ca8:	f7ff ff44 	bl	8005b34 <remove_chain>
					if (res == FR_OK) {
 8005cac:	2800      	cmp	r0, #0
 8005cae:	d1c1      	bne.n	8005c34 <f_open+0x58>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8005cb0:	9805      	ldr	r0, [sp, #20]
 8005cb2:	3c01      	subs	r4, #1
						res = move_window(dj.fs, dw);
 8005cb4:	4649      	mov	r1, r9
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8005cb6:	60c4      	str	r4, [r0, #12]
						res = move_window(dj.fs, dw);
 8005cb8:	f7fe ffe1 	bl	8004c7e <move_window>
		if (res == FR_OK) {
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	d1b9      	bne.n	8005c34 <f_open+0x58>
			fp->err = 0;						/* Clear error flag */
 8005cc0:	2400      	movs	r4, #0
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8005cc2:	f8dd 8014 	ldr.w	r8, [sp, #20]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8005cc6:	073a      	lsls	r2, r7, #28
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8005cc8:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
				mode |= FA__WRITTEN;
 8005ccc:	bf48      	it	mi
 8005cce:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_ptr = dir;
 8005cd2:	e9c5 3607 	strd	r3, r6, [r5, #28]
			fp->flag = mode;					/* File access mode */
 8005cd6:	71af      	strb	r7, [r5, #6]
			fp->err = 0;						/* Clear error flag */
 8005cd8:	71ec      	strb	r4, [r5, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8005cda:	f898 0000 	ldrb.w	r0, [r8]
 8005cde:	4631      	mov	r1, r6
 8005ce0:	f7ff f96a 	bl	8004fb8 <ld_clust.isra.0>
 8005ce4:	6128      	str	r0, [r5, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8005ce6:	69f3      	ldr	r3, [r6, #28]
			fp->id = fp->fs->id;
 8005ce8:	4620      	mov	r0, r4
			fp->fptr = 0;						/* File pointer */
 8005cea:	e9c5 4302 	strd	r4, r3, [r5, #8]
			fp->id = fp->fs->id;
 8005cee:	f8b8 3006 	ldrh.w	r3, [r8, #6]
			fp->dsect = 0;
 8005cf2:	61ac      	str	r4, [r5, #24]
			fp->fs = dj.fs;	 					/* Validate file object */
 8005cf4:	f8c5 8000 	str.w	r8, [r5]
			fp->id = fp->fs->id;
 8005cf8:	80ab      	strh	r3, [r5, #4]
 8005cfa:	e79b      	b.n	8005c34 <f_open+0x58>
			if (res == FR_OK) {					/* Following succeeded */
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	d199      	bne.n	8005c34 <f_open+0x58>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8005d00:	7af3      	ldrb	r3, [r6, #11]
 8005d02:	06da      	lsls	r2, r3, #27
 8005d04:	d409      	bmi.n	8005d1a <f_open+0x13e>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8005d06:	07a0      	lsls	r0, r4, #30
 8005d08:	d5da      	bpl.n	8005cc0 <f_open+0xe4>
 8005d0a:	07d9      	lsls	r1, r3, #31
 8005d0c:	d5d8      	bpl.n	8005cc0 <f_open+0xe4>
					res = FR_DENIED;
 8005d0e:	2007      	movs	r0, #7
 8005d10:	e790      	b.n	8005c34 <f_open+0x58>
	if (!fp) return FR_INVALID_OBJECT;
 8005d12:	2009      	movs	r0, #9
 8005d14:	e78e      	b.n	8005c34 <f_open+0x58>
						res = FR_EXIST;
 8005d16:	2008      	movs	r0, #8
 8005d18:	e78c      	b.n	8005c34 <f_open+0x58>
					res = FR_NO_FILE;
 8005d1a:	2004      	movs	r0, #4
 8005d1c:	e78a      	b.n	8005c34 <f_open+0x58>

08005d1e <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8005d1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d22:	4699      	mov	r9, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8005d24:	2300      	movs	r3, #0
 8005d26:	f8c9 3000 	str.w	r3, [r9]
{
 8005d2a:	4604      	mov	r4, r0
 8005d2c:	4688      	mov	r8, r1
 8005d2e:	4617      	mov	r7, r2

	res = validate(fp);							/* Check validity */
 8005d30:	f7fe ff06 	bl	8004b40 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005d34:	4605      	mov	r5, r0
 8005d36:	bb30      	cbnz	r0, 8005d86 <f_read+0x68>
	if (fp->err)								/* Check error */
 8005d38:	79e5      	ldrb	r5, [r4, #7]
 8005d3a:	bb25      	cbnz	r5, 8005d86 <f_read+0x68>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8005d3c:	79a3      	ldrb	r3, [r4, #6]
 8005d3e:	f013 0301 	ands.w	r3, r3, #1
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	f000 809d 	beq.w	8005e82 <f_read+0x164>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 8005d48:	e9d4 2602 	ldrd	r2, r6, [r4, #8]
 8005d4c:	1ab6      	subs	r6, r6, r2
 8005d4e:	42be      	cmp	r6, r7
 8005d50:	bf28      	it	cs
 8005d52:	463e      	movcs	r6, r7
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8005d54:	f104 0b24 	add.w	fp, r4, #36	; 0x24
	for ( ;  btr;								/* Repeat until all data read */
 8005d58:	b1ae      	cbz	r6, 8005d86 <f_read+0x68>
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8005d5a:	6820      	ldr	r0, [r4, #0]
 8005d5c:	68a1      	ldr	r1, [r4, #8]
 8005d5e:	8942      	ldrh	r2, [r0, #10]
 8005d60:	fbb1 f7f2 	udiv	r7, r1, r2
 8005d64:	fb02 1217 	mls	r2, r2, r7, r1
 8005d68:	2a00      	cmp	r2, #0
 8005d6a:	d178      	bne.n	8005e5e <f_read+0x140>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8005d6c:	7883      	ldrb	r3, [r0, #2]
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	403b      	ands	r3, r7
			if (!csect) {						/* On the cluster boundary? */
 8005d72:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8005d76:	9300      	str	r3, [sp, #0]
 8005d78:	d114      	bne.n	8005da4 <f_read+0x86>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8005d7a:	b941      	cbnz	r1, 8005d8e <f_read+0x70>
					clst = fp->sclust;			/* Follow from the origin */
 8005d7c:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8005d7e:	2801      	cmp	r0, #1
 8005d80:	d809      	bhi.n	8005d96 <f_read+0x78>
 8005d82:	2502      	movs	r5, #2
 8005d84:	71e5      	strb	r5, [r4, #7]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 8005d86:	4628      	mov	r0, r5
 8005d88:	b003      	add	sp, #12
 8005d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8005d8e:	6961      	ldr	r1, [r4, #20]
 8005d90:	f7ff f925 	bl	8004fde <get_fat>
 8005d94:	e7f3      	b.n	8005d7e <f_read+0x60>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005d96:	1c42      	adds	r2, r0, #1
 8005d98:	d103      	bne.n	8005da2 <f_read+0x84>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	9d01      	ldr	r5, [sp, #4]
 8005d9e:	71e3      	strb	r3, [r4, #7]
 8005da0:	e7f1      	b.n	8005d86 <f_read+0x68>
				fp->clust = clst;				/* Update current cluster */
 8005da2:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8005da4:	f8d4 a000 	ldr.w	sl, [r4]
 8005da8:	6961      	ldr	r1, [r4, #20]
 8005daa:	4650      	mov	r0, sl
 8005dac:	f7ff f90c 	bl	8004fc8 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8005db0:	2800      	cmp	r0, #0
 8005db2:	d0e6      	beq.n	8005d82 <f_read+0x64>
			sect += csect;
 8005db4:	9b00      	ldr	r3, [sp, #0]
 8005db6:	18c7      	adds	r7, r0, r3
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8005db8:	f8ba 300a 	ldrh.w	r3, [sl, #10]
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005dbc:	42b3      	cmp	r3, r6
 8005dbe:	d832      	bhi.n	8005e26 <f_read+0x108>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8005dc0:	fbb6 f3f3 	udiv	r3, r6, r3
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8005dc4:	9900      	ldr	r1, [sp, #0]
 8005dc6:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8005dca:	4419      	add	r1, r3
 8005dcc:	4291      	cmp	r1, r2
					cc = fp->fs->csize - csect;
 8005dce:	bf88      	it	hi
 8005dd0:	9b00      	ldrhi	r3, [sp, #0]
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8005dd2:	4641      	mov	r1, r8
					cc = fp->fs->csize - csect;
 8005dd4:	bf88      	it	hi
 8005dd6:	1ad3      	subhi	r3, r2, r3
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8005dd8:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8005ddc:	463a      	mov	r2, r7
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	f7fe fe34 	bl	8004a4c <disk_read>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	d1d8      	bne.n	8005d9a <f_read+0x7c>
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8005de8:	79a2      	ldrb	r2, [r4, #6]
 8005dea:	9b00      	ldr	r3, [sp, #0]
 8005dec:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005df0:	d00b      	beq.n	8005e0a <f_read+0xec>
 8005df2:	69a0      	ldr	r0, [r4, #24]
 8005df4:	1bc0      	subs	r0, r0, r7
 8005df6:	4283      	cmp	r3, r0
 8005df8:	d907      	bls.n	8005e0a <f_read+0xec>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8005dfa:	6822      	ldr	r2, [r4, #0]
 8005dfc:	4659      	mov	r1, fp
 8005dfe:	8952      	ldrh	r2, [r2, #10]
 8005e00:	fb02 8000 	mla	r0, r2, r0, r8
 8005e04:	f7fe fe60 	bl	8004ac8 <mem_cpy>
 8005e08:	9b00      	ldr	r3, [sp, #0]
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8005e0a:	6822      	ldr	r2, [r4, #0]
 8005e0c:	8957      	ldrh	r7, [r2, #10]
 8005e0e:	435f      	muls	r7, r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8005e10:	68a3      	ldr	r3, [r4, #8]
 8005e12:	44b8      	add	r8, r7
 8005e14:	443b      	add	r3, r7
 8005e16:	60a3      	str	r3, [r4, #8]
 8005e18:	f8d9 3000 	ldr.w	r3, [r9]
 8005e1c:	1bf6      	subs	r6, r6, r7
 8005e1e:	443b      	add	r3, r7
 8005e20:	f8c9 3000 	str.w	r3, [r9]
 8005e24:	e798      	b.n	8005d58 <f_read+0x3a>
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8005e26:	69a2      	ldr	r2, [r4, #24]
 8005e28:	4297      	cmp	r7, r2
 8005e2a:	d017      	beq.n	8005e5c <f_read+0x13e>
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8005e2c:	79a3      	ldrb	r3, [r4, #6]
 8005e2e:	065b      	lsls	r3, r3, #25
 8005e30:	d50b      	bpl.n	8005e4a <f_read+0x12c>
					if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005e32:	2301      	movs	r3, #1
 8005e34:	4659      	mov	r1, fp
 8005e36:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8005e3a:	f7fe fe17 	bl	8004a6c <disk_write>
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	d1ab      	bne.n	8005d9a <f_read+0x7c>
					fp->flag &= ~FA__DIRTY;
 8005e42:	79a3      	ldrb	r3, [r4, #6]
 8005e44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e48:	71a3      	strb	r3, [r4, #6]
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
 8005e4a:	6820      	ldr	r0, [r4, #0]
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	463a      	mov	r2, r7
 8005e50:	4659      	mov	r1, fp
 8005e52:	7840      	ldrb	r0, [r0, #1]
 8005e54:	f7fe fdfa 	bl	8004a4c <disk_read>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d19e      	bne.n	8005d9a <f_read+0x7c>
			fp->dsect = sect;
 8005e5c:	61a7      	str	r7, [r4, #24]
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	68a1      	ldr	r1, [r4, #8]
 8005e62:	895f      	ldrh	r7, [r3, #10]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005e64:	4640      	mov	r0, r8
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005e66:	fbb1 f3f7 	udiv	r3, r1, r7
 8005e6a:	fb07 1113 	mls	r1, r7, r3, r1
 8005e6e:	1a7f      	subs	r7, r7, r1
		if (rcnt > btr) rcnt = btr;
 8005e70:	42b7      	cmp	r7, r6
 8005e72:	bf28      	it	cs
 8005e74:	4637      	movcs	r7, r6
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005e76:	3124      	adds	r1, #36	; 0x24
 8005e78:	463a      	mov	r2, r7
 8005e7a:	4421      	add	r1, r4
 8005e7c:	f7fe fe24 	bl	8004ac8 <mem_cpy>
 8005e80:	e7c6      	b.n	8005e10 <f_read+0xf2>
		LEAVE_FF(fp->fs, FR_DENIED);
 8005e82:	2507      	movs	r5, #7
 8005e84:	e77f      	b.n	8005d86 <f_read+0x68>

08005e86 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8005e86:	b570      	push	{r4, r5, r6, lr}
 8005e88:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8005e8a:	f7fe fe59 	bl	8004b40 <validate>
	if (res == FR_OK) {
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	d148      	bne.n	8005f24 <f_sync+0x9e>
		if (fp->flag & FA__WRITTEN) {	/* Is there any change to the file? */
 8005e92:	79a3      	ldrb	r3, [r4, #6]
 8005e94:	f013 0020 	ands.w	r0, r3, #32
 8005e98:	d044      	beq.n	8005f24 <f_sync+0x9e>
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {	/* Write-back cached data if needed */
 8005e9a:	065b      	lsls	r3, r3, #25
 8005e9c:	d50d      	bpl.n	8005eba <f_sync+0x34>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	f851 0b24 	ldr.w	r0, [r1], #36
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	69a2      	ldr	r2, [r4, #24]
 8005ea8:	7840      	ldrb	r0, [r0, #1]
 8005eaa:	f7fe fddf 	bl	8004a6c <disk_write>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d137      	bne.n	8005f22 <f_sync+0x9c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8005eb2:	79a3      	ldrb	r3, [r4, #6]
 8005eb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eb8:	71a3      	strb	r3, [r4, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8005eba:	69e1      	ldr	r1, [r4, #28]
 8005ebc:	6820      	ldr	r0, [r4, #0]
 8005ebe:	f7fe fede 	bl	8004c7e <move_window>
 8005ec2:	4606      	mov	r6, r0
			if (res == FR_OK) {
 8005ec4:	bb70      	cbnz	r0, 8005f24 <f_sync+0x9e>
				dir = fp->dir_ptr;
 8005ec6:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8005ec8:	7aeb      	ldrb	r3, [r5, #11]
 8005eca:	f043 0320 	orr.w	r3, r3, #32
 8005ece:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8005ed0:	68e3      	ldr	r3, [r4, #12]
 8005ed2:	772b      	strb	r3, [r5, #28]
 8005ed4:	89a3      	ldrh	r3, [r4, #12]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	776b      	strb	r3, [r5, #29]
 8005eda:	89e3      	ldrh	r3, [r4, #14]
 8005edc:	77ab      	strb	r3, [r5, #30]
 8005ede:	7be3      	ldrb	r3, [r4, #15]
 8005ee0:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8005ee2:	6923      	ldr	r3, [r4, #16]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005ee4:	76ab      	strb	r3, [r5, #26]
 8005ee6:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8005eea:	0c1b      	lsrs	r3, r3, #16
 8005eec:	752b      	strb	r3, [r5, #20]
 8005eee:	0a1b      	lsrs	r3, r3, #8
 8005ef0:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005ef2:	76ea      	strb	r2, [r5, #27]
				tm = GET_FATTIME();							/* Update modified time */
 8005ef4:	f7fe fde4 	bl	8004ac0 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 8005ef8:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8005efc:	75eb      	strb	r3, [r5, #23]
 8005efe:	0c03      	lsrs	r3, r0, #16
 8005f00:	762b      	strb	r3, [r5, #24]
 8005f02:	0e03      	lsrs	r3, r0, #24
 8005f04:	75a8      	strb	r0, [r5, #22]
 8005f06:	766b      	strb	r3, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8005f08:	74ae      	strb	r6, [r5, #18]
 8005f0a:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8005f0c:	79a3      	ldrb	r3, [r4, #6]
				fp->fs->wflag = 1;
 8005f0e:	6820      	ldr	r0, [r4, #0]
				fp->flag &= ~FA__WRITTEN;
 8005f10:	f023 0320 	bic.w	r3, r3, #32
 8005f14:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
 8005f16:	2301      	movs	r3, #1
 8005f18:	7103      	strb	r3, [r0, #4]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8005f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 8005f1e:	f7ff b811 	b.w	8004f44 <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8005f22:	2001      	movs	r0, #1
}
 8005f24:	bd70      	pop	{r4, r5, r6, pc}

08005f26 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8005f26:	b510      	push	{r4, lr}
 8005f28:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005f2a:	f7ff ffac 	bl	8005e86 <f_sync>
	if (res == FR_OK)
 8005f2e:	b920      	cbnz	r0, 8005f3a <f_close+0x14>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8005f30:	4620      	mov	r0, r4
 8005f32:	f7fe fe05 	bl	8004b40 <validate>
		if (res == FR_OK) {
 8005f36:	b900      	cbnz	r0, 8005f3a <f_close+0x14>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 8005f38:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8005f3a:	bd10      	pop	{r4, pc}

08005f3c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8005f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3e:	4604      	mov	r4, r0
 8005f40:	460d      	mov	r5, r1
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8005f42:	f7fe fdfd 	bl	8004b40 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005f46:	4606      	mov	r6, r0
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	d16f      	bne.n	800602c <f_lseek+0xf0>
	if (fp->err)						/* Check error */
 8005f4c:	79e6      	ldrb	r6, [r4, #7]
 8005f4e:	2e00      	cmp	r6, #0
 8005f50:	d16c      	bne.n	800602c <f_lseek+0xf0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8005f52:	68e3      	ldr	r3, [r4, #12]
 8005f54:	42ab      	cmp	r3, r5
 8005f56:	d204      	bcs.n	8005f62 <f_lseek+0x26>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8005f58:	79a2      	ldrb	r2, [r4, #6]
 8005f5a:	f012 0f02 	tst.w	r2, #2
 8005f5e:	bf08      	it	eq
 8005f60:	461d      	moveq	r5, r3
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8005f62:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 8005f64:	68a3      	ldr	r3, [r4, #8]
		fp->fptr = nsect = 0;
 8005f66:	60a2      	str	r2, [r4, #8]
		if (ofs) {
 8005f68:	2d00      	cmp	r5, #0
 8005f6a:	d12f      	bne.n	8005fcc <f_lseek+0x90>
		fp->fptr = nsect = 0;
 8005f6c:	2500      	movs	r5, #0
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
					nsect += ofs / SS(fp->fs);
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8005f6e:	6820      	ldr	r0, [r4, #0]
 8005f70:	68a3      	ldr	r3, [r4, #8]
 8005f72:	8942      	ldrh	r2, [r0, #10]
 8005f74:	fbb3 f1f2 	udiv	r1, r3, r2
 8005f78:	fb02 3311 	mls	r3, r2, r1, r3
 8005f7c:	b1e3      	cbz	r3, 8005fb8 <f_lseek+0x7c>
 8005f7e:	69a2      	ldr	r2, [r4, #24]
 8005f80:	42aa      	cmp	r2, r5
 8005f82:	d019      	beq.n	8005fb8 <f_lseek+0x7c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005f84:	79a3      	ldrb	r3, [r4, #6]
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005f86:	f104 0724 	add.w	r7, r4, #36	; 0x24
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005f8a:	065b      	lsls	r3, r3, #25
 8005f8c:	d50a      	bpl.n	8005fa4 <f_lseek+0x68>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005f8e:	2301      	movs	r3, #1
 8005f90:	4639      	mov	r1, r7
 8005f92:	7840      	ldrb	r0, [r0, #1]
 8005f94:	f7fe fd6a 	bl	8004a6c <disk_write>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d14b      	bne.n	8006034 <f_lseek+0xf8>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8005f9c:	79a3      	ldrb	r3, [r4, #6]
 8005f9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fa2:	71a3      	strb	r3, [r4, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8005fa4:	6820      	ldr	r0, [r4, #0]
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	462a      	mov	r2, r5
 8005faa:	4639      	mov	r1, r7
 8005fac:	7840      	ldrb	r0, [r0, #1]
 8005fae:	f7fe fd4d 	bl	8004a4c <disk_read>
 8005fb2:	2800      	cmp	r0, #0
 8005fb4:	d13e      	bne.n	8006034 <f_lseek+0xf8>
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
 8005fb6:	61a5      	str	r5, [r4, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8005fb8:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 8005fbc:	4293      	cmp	r3, r2
			fp->fsize = fp->fptr;
 8005fbe:	bf81      	itttt	hi
 8005fc0:	60e3      	strhi	r3, [r4, #12]
			fp->flag |= FA__WRITTEN;
 8005fc2:	79a3      	ldrbhi	r3, [r4, #6]
 8005fc4:	f043 0320 	orrhi.w	r3, r3, #32
 8005fc8:	71a3      	strbhi	r3, [r4, #6]
 8005fca:	e02f      	b.n	800602c <f_lseek+0xf0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8005fcc:	6820      	ldr	r0, [r4, #0]
 8005fce:	7887      	ldrb	r7, [r0, #2]
 8005fd0:	8942      	ldrh	r2, [r0, #10]
 8005fd2:	4357      	muls	r7, r2
			if (ifptr > 0 &&
 8005fd4:	b30b      	cbz	r3, 800601a <f_lseek+0xde>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	1e6a      	subs	r2, r5, #1
 8005fda:	fbb2 f2f7 	udiv	r2, r2, r7
 8005fde:	fbb3 f1f7 	udiv	r1, r3, r7
			if (ifptr > 0 &&
 8005fe2:	428a      	cmp	r2, r1
 8005fe4:	d319      	bcc.n	800601a <f_lseek+0xde>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8005fe6:	427a      	negs	r2, r7
 8005fe8:	4013      	ands	r3, r2
				clst = fp->clust;
 8005fea:	6961      	ldr	r1, [r4, #20]
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8005fec:	60a3      	str	r3, [r4, #8]
				ofs -= fp->fptr;
 8005fee:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 8005ff0:	2900      	cmp	r1, #0
 8005ff2:	d0bb      	beq.n	8005f6c <f_lseek+0x30>
				while (ofs > bcs) {						/* Cluster following loop */
 8005ff4:	42bd      	cmp	r5, r7
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8005ff6:	6820      	ldr	r0, [r4, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8005ff8:	d821      	bhi.n	800603e <f_lseek+0x102>
				fp->fptr += ofs;
 8005ffa:	68a3      	ldr	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8005ffc:	6820      	ldr	r0, [r4, #0]
				fp->fptr += ofs;
 8005ffe:	442b      	add	r3, r5
 8006000:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8006002:	8943      	ldrh	r3, [r0, #10]
 8006004:	fbb5 f2f3 	udiv	r2, r5, r3
 8006008:	fb03 5512 	mls	r5, r3, r2, r5
 800600c:	2d00      	cmp	r5, #0
 800600e:	d0ad      	beq.n	8005f6c <f_lseek+0x30>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8006010:	f7fe ffda 	bl	8004fc8 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8006014:	b140      	cbz	r0, 8006028 <f_lseek+0xec>
					nsect += ofs / SS(fp->fs);
 8006016:	1815      	adds	r5, r2, r0
 8006018:	e7a9      	b.n	8005f6e <f_lseek+0x32>
				clst = fp->sclust;						/* start from the first cluster */
 800601a:	6921      	ldr	r1, [r4, #16]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800601c:	b969      	cbnz	r1, 800603a <f_lseek+0xfe>
					clst = create_chain(fp->fs, 0);
 800601e:	f7ff f92e 	bl	800527e <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8006022:	2801      	cmp	r0, #1
					clst = create_chain(fp->fs, 0);
 8006024:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8006026:	d103      	bne.n	8006030 <f_lseek+0xf4>
 8006028:	2602      	movs	r6, #2
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800602a:	71e6      	strb	r6, [r4, #7]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 800602c:	4630      	mov	r0, r6
 800602e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8006030:	1c42      	adds	r2, r0, #1
 8006032:	d101      	bne.n	8006038 <f_lseek+0xfc>
 8006034:	2601      	movs	r6, #1
 8006036:	e7f8      	b.n	800602a <f_lseek+0xee>
					fp->sclust = clst;
 8006038:	6120      	str	r0, [r4, #16]
				fp->clust = clst;
 800603a:	6161      	str	r1, [r4, #20]
 800603c:	e7d8      	b.n	8005ff0 <f_lseek+0xb4>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800603e:	79a3      	ldrb	r3, [r4, #6]
 8006040:	079b      	lsls	r3, r3, #30
 8006042:	d505      	bpl.n	8006050 <f_lseek+0x114>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8006044:	f7ff f91b 	bl	800527e <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 8006048:	4601      	mov	r1, r0
 800604a:	b920      	cbnz	r0, 8006056 <f_lseek+0x11a>
 800604c:	463d      	mov	r5, r7
 800604e:	e7d4      	b.n	8005ffa <f_lseek+0xbe>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8006050:	f7fe ffc5 	bl	8004fde <get_fat>
 8006054:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8006056:	1c4a      	adds	r2, r1, #1
 8006058:	d0ec      	beq.n	8006034 <f_lseek+0xf8>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800605a:	2901      	cmp	r1, #1
 800605c:	d9e4      	bls.n	8006028 <f_lseek+0xec>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	428b      	cmp	r3, r1
 8006064:	d9e0      	bls.n	8006028 <f_lseek+0xec>
					fp->fptr += bcs;
 8006066:	68a3      	ldr	r3, [r4, #8]
					fp->clust = clst;
 8006068:	6161      	str	r1, [r4, #20]
					fp->fptr += bcs;
 800606a:	443b      	add	r3, r7
 800606c:	60a3      	str	r3, [r4, #8]
					ofs -= bcs;
 800606e:	1bed      	subs	r5, r5, r7
 8006070:	e7c0      	b.n	8005ff4 <f_lseek+0xb8>

08006072 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8006072:	b510      	push	{r4, lr}
 8006074:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 8006078:	4604      	mov	r4, r0
{
 800607a:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 800607c:	2800      	cmp	r0, #0
 800607e:	d02c      	beq.n	80060da <f_opendir+0x68>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8006080:	2200      	movs	r2, #0
 8006082:	a901      	add	r1, sp, #4
 8006084:	a802      	add	r0, sp, #8
 8006086:	f7fe fe39 	bl	8004cfc <find_volume>
	if (res == FR_OK) {
 800608a:	b980      	cbnz	r0, 80060ae <f_opendir+0x3c>
		dp->fs = fs;
 800608c:	9b02      	ldr	r3, [sp, #8]
		INIT_BUF(*dp);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800608e:	4620      	mov	r0, r4
		dp->fs = fs;
 8006090:	6023      	str	r3, [r4, #0]
		INIT_BUF(*dp);
 8006092:	ab03      	add	r3, sp, #12
 8006094:	61a3      	str	r3, [r4, #24]
 8006096:	ab06      	add	r3, sp, #24
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006098:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(*dp);
 800609a:	61e3      	str	r3, [r4, #28]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800609c:	f7ff fa56 	bl	800554c <follow_path>
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 80060a0:	b9e8      	cbnz	r0, 80060de <f_opendir+0x6c>
			if (dp->dir) {						/* It is not the origin directory itself */
 80060a2:	6961      	ldr	r1, [r4, #20]
 80060a4:	b159      	cbz	r1, 80060be <f_opendir+0x4c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 80060a6:	7acb      	ldrb	r3, [r1, #11]
 80060a8:	06db      	lsls	r3, r3, #27
 80060aa:	d403      	bmi.n	80060b4 <f_opendir+0x42>
					dp->sclust = ld_clust(fs, dp->dir);
				else							/* The object is a file */
					res = FR_NO_PATH;
 80060ac:	2005      	movs	r0, #5
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 80060ae:	2300      	movs	r3, #0
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	e00f      	b.n	80060d4 <f_opendir+0x62>
					dp->sclust = ld_clust(fs, dp->dir);
 80060b4:	9b02      	ldr	r3, [sp, #8]
 80060b6:	7818      	ldrb	r0, [r3, #0]
 80060b8:	f7fe ff7e 	bl	8004fb8 <ld_clust.isra.0>
 80060bc:	60a0      	str	r0, [r4, #8]
				dp->id = fs->id;
 80060be:	9b02      	ldr	r3, [sp, #8]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80060c0:	2100      	movs	r1, #0
				dp->id = fs->id;
 80060c2:	88db      	ldrh	r3, [r3, #6]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80060c4:	4620      	mov	r0, r4
				dp->id = fs->id;
 80060c6:	80a3      	strh	r3, [r4, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80060c8:	f7ff f803 	bl	80050d2 <dir_sdi>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80060cc:	2804      	cmp	r0, #4
 80060ce:	d0ed      	beq.n	80060ac <f_opendir+0x3a>
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d1ec      	bne.n	80060ae <f_opendir+0x3c>

	LEAVE_FF(fs, res);
}
 80060d4:	f50d 7d06 	add.w	sp, sp, #536	; 0x218
 80060d8:	bd10      	pop	{r4, pc}
	if (!dp) return FR_INVALID_OBJECT;
 80060da:	2009      	movs	r0, #9
 80060dc:	e7fa      	b.n	80060d4 <f_opendir+0x62>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80060de:	2804      	cmp	r0, #4
 80060e0:	d0e4      	beq.n	80060ac <f_opendir+0x3a>
 80060e2:	e7e4      	b.n	80060ae <f_opendir+0x3c>

080060e4 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80060ea:	4604      	mov	r4, r0
 80060ec:	460e      	mov	r6, r1
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 80060ee:	f7fe fd27 	bl	8004b40 <validate>
	if (res == FR_OK) {
 80060f2:	4605      	mov	r5, r0
 80060f4:	b9f0      	cbnz	r0, 8006134 <f_readdir+0x50>
		if (!fno) {
 80060f6:	b93e      	cbnz	r6, 8006108 <f_readdir+0x24>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80060f8:	4631      	mov	r1, r6
 80060fa:	4620      	mov	r0, r4
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
}
 80060fc:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 8006100:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8006104:	f7fe bfe5 	b.w	80050d2 <dir_sdi>
			INIT_BUF(*dp);
 8006108:	ab01      	add	r3, sp, #4
 800610a:	61a3      	str	r3, [r4, #24]
 800610c:	ab04      	add	r3, sp, #16
			res = dir_read(dp, 0);			/* Read an item */
 800610e:	4620      	mov	r0, r4
			INIT_BUF(*dp);
 8006110:	61e3      	str	r3, [r4, #28]
			res = dir_read(dp, 0);			/* Read an item */
 8006112:	f7ff fc91 	bl	8005a38 <dir_read.constprop.0>
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 8006116:	2804      	cmp	r0, #4
 8006118:	d110      	bne.n	800613c <f_readdir+0x58>
				dp->sect = 0;
 800611a:	6125      	str	r5, [r4, #16]
				get_fileinfo(dp, fno);		/* Get the object information */
 800611c:	4631      	mov	r1, r6
 800611e:	4620      	mov	r0, r4
 8006120:	f7fe fd20 	bl	8004b64 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8006124:	2100      	movs	r1, #0
 8006126:	4620      	mov	r0, r4
 8006128:	f7ff f8f9 	bl	800531e <dir_next>
				if (res == FR_NO_FILE) {
 800612c:	2804      	cmp	r0, #4
 800612e:	d107      	bne.n	8006140 <f_readdir+0x5c>
					dp->sect = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	6123      	str	r3, [r4, #16]
}
 8006134:	4628      	mov	r0, r5
 8006136:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 800613a:	bd70      	pop	{r4, r5, r6, pc}
			if (res == FR_OK) {				/* A valid entry is found */
 800613c:	2800      	cmp	r0, #0
 800613e:	d0ed      	beq.n	800611c <f_readdir+0x38>
 8006140:	4605      	mov	r5, r0
 8006142:	e7f7      	b.n	8006134 <f_readdir+0x50>

08006144 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006144:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006148:	4614      	mov	r4, r2
 800614a:	9001      	str	r0, [sp, #4]
 800614c:	460f      	mov	r7, r1
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800614e:	2200      	movs	r2, #0
 8006150:	4620      	mov	r0, r4
 8006152:	a901      	add	r1, sp, #4
 8006154:	f7fe fdd2 	bl	8004cfc <find_volume>
	fs = *fatfs;
	if (res == FR_OK) {
 8006158:	4605      	mov	r5, r0
 800615a:	b938      	cbnz	r0, 800616c <f_getfree+0x28>
	fs = *fatfs;
 800615c:	6824      	ldr	r4, [r4, #0]
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800615e:	e9d4 3804 	ldrd	r3, r8, [r4, #16]
 8006162:	f1a8 0202 	sub.w	r2, r8, #2
 8006166:	4293      	cmp	r3, r2
 8006168:	d804      	bhi.n	8006174 <f_getfree+0x30>
			*nclst = fs->free_clust;
 800616a:	603b      	str	r3, [r7, #0]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
			*nclst = nfree;			/* Return the free clusters */
		}
	}
	LEAVE_FF(fs, res);
}
 800616c:	4628      	mov	r0, r5
 800616e:	b002      	add	sp, #8
 8006170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			fat = fs->fs_type;
 8006174:	f894 9000 	ldrb.w	r9, [r4]
			if (fat == FS_FAT12) {	/* Sector unalighed entries: Search FAT via regular routine. */
 8006178:	f1b9 0f01 	cmp.w	r9, #1
 800617c:	d118      	bne.n	80061b0 <f_getfree+0x6c>
				clst = 2;
 800617e:	f04f 0802 	mov.w	r8, #2
			nfree = 0;
 8006182:	4606      	mov	r6, r0
					stat = get_fat(fs, clst);
 8006184:	4641      	mov	r1, r8
 8006186:	4620      	mov	r0, r4
 8006188:	f7fe ff29 	bl	8004fde <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800618c:	1c43      	adds	r3, r0, #1
 800618e:	d032      	beq.n	80061f6 <f_getfree+0xb2>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006190:	2801      	cmp	r0, #1
 8006192:	d032      	beq.n	80061fa <f_getfree+0xb6>
					if (stat == 0) nfree++;
 8006194:	b900      	cbnz	r0, 8006198 <f_getfree+0x54>
 8006196:	3601      	adds	r6, #1
				} while (++clst < fs->n_fatent);
 8006198:	6963      	ldr	r3, [r4, #20]
 800619a:	f108 0801 	add.w	r8, r8, #1
 800619e:	4543      	cmp	r3, r8
 80061a0:	d8f0      	bhi.n	8006184 <f_getfree+0x40>
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80061a2:	7963      	ldrb	r3, [r4, #5]
			fs->free_clust = nfree;	/* free_clust is valid */
 80061a4:	6126      	str	r6, [r4, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80061a6:	f043 0301 	orr.w	r3, r3, #1
 80061aa:	7163      	strb	r3, [r4, #5]
			*nclst = nfree;			/* Return the free clusters */
 80061ac:	603e      	str	r6, [r7, #0]
 80061ae:	e7dd      	b.n	800616c <f_getfree+0x28>
				i = 0; p = 0;
 80061b0:	4603      	mov	r3, r0
 80061b2:	4602      	mov	r2, r0
			nfree = 0;
 80061b4:	4606      	mov	r6, r0
				clst = fs->n_fatent; sect = fs->fatbase;
 80061b6:	6a21      	ldr	r1, [r4, #32]
					if (!i) {
 80061b8:	b94a      	cbnz	r2, 80061ce <f_getfree+0x8a>
						res = move_window(fs, sect++);
 80061ba:	4620      	mov	r0, r4
 80061bc:	f101 0a01 	add.w	sl, r1, #1
 80061c0:	f7fe fd5d 	bl	8004c7e <move_window>
						if (res != FR_OK) break;
 80061c4:	b9d8      	cbnz	r0, 80061fe <f_getfree+0xba>
						res = move_window(fs, sect++);
 80061c6:	4651      	mov	r1, sl
						i = SS(fs);
 80061c8:	8962      	ldrh	r2, [r4, #10]
						p = fs->win;
 80061ca:	f104 0330 	add.w	r3, r4, #48	; 0x30
					if (fat == FS_FAT16) {
 80061ce:	f1b9 0f02 	cmp.w	r9, #2
 80061d2:	d108      	bne.n	80061e6 <f_getfree+0xa2>
						if (LD_WORD(p) == 0) nfree++;
 80061d4:	8818      	ldrh	r0, [r3, #0]
 80061d6:	b900      	cbnz	r0, 80061da <f_getfree+0x96>
 80061d8:	3601      	adds	r6, #1
						p += 2; i -= 2;
 80061da:	3302      	adds	r3, #2
 80061dc:	3a02      	subs	r2, #2
				} while (--clst);
 80061de:	f1b8 0801 	subs.w	r8, r8, #1
 80061e2:	d1e9      	bne.n	80061b8 <f_getfree+0x74>
 80061e4:	e7dd      	b.n	80061a2 <f_getfree+0x5e>
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) nfree++;
 80061e6:	6818      	ldr	r0, [r3, #0]
						p += 4; i -= 4;
 80061e8:	3a04      	subs	r2, #4
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) nfree++;
 80061ea:	f030 4070 	bics.w	r0, r0, #4026531840	; 0xf0000000
 80061ee:	bf08      	it	eq
 80061f0:	3601      	addeq	r6, #1
						p += 4; i -= 4;
 80061f2:	3304      	adds	r3, #4
 80061f4:	e7f3      	b.n	80061de <f_getfree+0x9a>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80061f6:	2501      	movs	r5, #1
 80061f8:	e7d3      	b.n	80061a2 <f_getfree+0x5e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80061fa:	2502      	movs	r5, #2
 80061fc:	e7d1      	b.n	80061a2 <f_getfree+0x5e>
 80061fe:	4605      	mov	r5, r0
 8006200:	e7cf      	b.n	80061a2 <f_getfree+0x5e>
	...

08006204 <f_mkfs>:
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 8006204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8006208:	2901      	cmp	r1, #1
{
 800620a:	b089      	sub	sp, #36	; 0x24
 800620c:	468b      	mov	fp, r1
 800620e:	4615      	mov	r5, r2
 8006210:	9005      	str	r0, [sp, #20]
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8006212:	f200 82b5 	bhi.w	8006780 <f_mkfs+0x57c>
	vol = get_ldnumber(&path);
 8006216:	a805      	add	r0, sp, #20
 8006218:	f7fe fc76 	bl	8004b08 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800621c:	1e06      	subs	r6, r0, #0
 800621e:	f2c0 82b1 	blt.w	8006784 <f_mkfs+0x580>
	fs = FatFs[vol];
 8006222:	4b63      	ldr	r3, [pc, #396]	; (80063b0 <f_mkfs+0x1ac>)
 8006224:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;
 8006228:	2c00      	cmp	r4, #0
 800622a:	f000 82ad 	beq.w	8006788 <f_mkfs+0x584>
	fs->fs_type = 0;
 800622e:	2300      	movs	r3, #0
	pdrv = LD2PD(vol);	/* Physical drive */
 8006230:	b2f6      	uxtb	r6, r6
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/

	/* Get disk statics */
	stat = disk_initialize(pdrv);
 8006232:	4630      	mov	r0, r6
	fs->fs_type = 0;
 8006234:	7023      	strb	r3, [r4, #0]
	stat = disk_initialize(pdrv);
 8006236:	f7fe fbf7 	bl	8004a28 <disk_initialize>
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800623a:	07c2      	lsls	r2, r0, #31
 800623c:	f100 82a6 	bmi.w	800678c <f_mkfs+0x588>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8006240:	0743      	lsls	r3, r0, #29
 8006242:	f100 82a5 	bmi.w	8006790 <f_mkfs+0x58c>
#if _MAX_SS != _MIN_SS		/* Get disk sector size */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK || SS(fs) > _MAX_SS || SS(fs) < _MIN_SS)
 8006246:	2102      	movs	r1, #2
 8006248:	4630      	mov	r0, r6
 800624a:	f104 020a 	add.w	r2, r4, #10
 800624e:	f7fe fc22 	bl	8004a96 <disk_ioctl>
 8006252:	b118      	cbz	r0, 800625c <f_mkfs+0x58>
		return FR_DISK_ERR;
 8006254:	2001      	movs	r0, #1
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
}
 8006256:	b009      	add	sp, #36	; 0x24
 8006258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK || SS(fs) > _MAX_SS || SS(fs) < _MIN_SS)
 800625c:	8963      	ldrh	r3, [r4, #10]
 800625e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8006262:	b29b      	uxth	r3, r3
 8006264:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8006268:	d8f4      	bhi.n	8006254 <f_mkfs+0x50>
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 800626a:	2101      	movs	r1, #1
 800626c:	4630      	mov	r0, r6
 800626e:	aa07      	add	r2, sp, #28
 8006270:	f7fe fc11 	bl	8004a96 <disk_ioctl>
 8006274:	2800      	cmp	r0, #0
 8006276:	d1ed      	bne.n	8006254 <f_mkfs+0x50>
 8006278:	9907      	ldr	r1, [sp, #28]
 800627a:	297f      	cmp	r1, #127	; 0x7f
 800627c:	d9ea      	bls.n	8006254 <f_mkfs+0x50>
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
 800627e:	f1bb 0f00 	cmp.w	fp, #0
 8006282:	bf14      	ite	ne
 8006284:	f04f 0a00 	movne.w	sl, #0
 8006288:	f04f 0a3f 	moveq.w	sl, #63	; 0x3f
	if (au & (au - 1)) au = 0;
 800628c:	1e6b      	subs	r3, r5, #1
		n_vol -= b_vol;				/* Volume size */
 800628e:	eba1 010a 	sub.w	r1, r1, sl
	if (au & (au - 1)) au = 0;
 8006292:	422b      	tst	r3, r5
 8006294:	8960      	ldrh	r0, [r4, #10]
		n_vol -= b_vol;				/* Volume size */
 8006296:	9107      	str	r1, [sp, #28]
	if (au & (au - 1)) au = 0;
 8006298:	d100      	bne.n	800629c <f_mkfs+0x98>
	if (!au) {						/* AU auto selection */
 800629a:	b97d      	cbnz	r5, 80062bc <f_mkfs+0xb8>
		vs = n_vol / (2000 / (SS(fs) / 512));
 800629c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80062a0:	0a42      	lsrs	r2, r0, #9
 80062a2:	fbb3 f3f2 	udiv	r3, r3, r2
		for (i = 0; vs < vst[i]; i++) ;
 80062a6:	2200      	movs	r2, #0
		vs = n_vol / (2000 / (SS(fs) / 512));
 80062a8:	fbb1 f3f3 	udiv	r3, r1, r3
		for (i = 0; vs < vst[i]; i++) ;
 80062ac:	4d41      	ldr	r5, [pc, #260]	; (80063b4 <f_mkfs+0x1b0>)
 80062ae:	f835 7b02 	ldrh.w	r7, [r5], #2
 80062b2:	42bb      	cmp	r3, r7
 80062b4:	d328      	bcc.n	8006308 <f_mkfs+0x104>
		au = cst[i];
 80062b6:	4b40      	ldr	r3, [pc, #256]	; (80063b8 <f_mkfs+0x1b4>)
 80062b8:	f833 5012 	ldrh.w	r5, [r3, r2, lsl #1]
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 80062bc:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80062c0:	bf28      	it	cs
 80062c2:	fbb5 f5f0 	udivcs	r5, r5, r0
	if (!au) au = 1;
 80062c6:	2d80      	cmp	r5, #128	; 0x80
 80062c8:	bf28      	it	cs
 80062ca:	2580      	movcs	r5, #128	; 0x80
 80062cc:	2d01      	cmp	r5, #1
 80062ce:	bf38      	it	cc
 80062d0:	2501      	movcc	r5, #1
	n_clst = n_vol / au;
 80062d2:	fbb1 f3f5 	udiv	r3, r1, r5
 80062d6:	9501      	str	r5, [sp, #4]
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 80062d8:	f640 75f5 	movw	r5, #4085	; 0xff5
 80062dc:	42ab      	cmp	r3, r5
 80062de:	f100 32ff 	add.w	r2, r0, #4294967295
 80062e2:	f200 8257 	bhi.w	8006794 <f_mkfs+0x590>
	fmt = FS_FAT12;
 80062e6:	2701      	movs	r7, #1
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 80062e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80062ec:	3301      	adds	r3, #1
 80062ee:	085b      	lsrs	r3, r3, #1
 80062f0:	1cdd      	adds	r5, r3, #3
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 80062f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80062f6:	fbb3 f3f0 	udiv	r3, r3, r0
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 80062fa:	4415      	add	r5, r2
 80062fc:	fbb5 f5f0 	udiv	r5, r5, r0
		n_rsv = 1;
 8006300:	f04f 0901 	mov.w	r9, #1
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 8006304:	9303      	str	r3, [sp, #12]
 8006306:	e00a      	b.n	800631e <f_mkfs+0x11a>
		for (i = 0; vs < vst[i]; i++) ;
 8006308:	3201      	adds	r2, #1
 800630a:	e7d0      	b.n	80062ae <f_mkfs+0xaa>
		n_dir = 0;
 800630c:	2300      	movs	r3, #0
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 800630e:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8006312:	fbb5 f5f0 	udiv	r5, r5, r0
		n_dir = 0;
 8006316:	2703      	movs	r7, #3
		n_rsv = 32;
 8006318:	f04f 0920 	mov.w	r9, #32
		n_dir = 0;
 800631c:	9303      	str	r3, [sp, #12]
	b_fat = b_vol + n_rsv;				/* FAT area start sector */
 800631e:	eb09 030a 	add.w	r3, r9, sl
 8006322:	9302      	str	r3, [sp, #8]
	b_data = b_dir + n_dir;				/* Data area start sector */
 8006324:	9b03      	ldr	r3, [sp, #12]
 8006326:	eb09 020a 	add.w	r2, r9, sl
 800632a:	18eb      	adds	r3, r5, r3
 800632c:	eb03 0802 	add.w	r8, r3, r2
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8006330:	9b01      	ldr	r3, [sp, #4]
 8006332:	eba3 030a 	sub.w	r3, r3, sl
 8006336:	4443      	add	r3, r8
 8006338:	4299      	cmp	r1, r3
 800633a:	d201      	bcs.n	8006340 <f_mkfs+0x13c>
 800633c:	200e      	movs	r0, #14
 800633e:	e78a      	b.n	8006256 <f_mkfs+0x52>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
 8006340:	2103      	movs	r1, #3
 8006342:	4630      	mov	r0, r6
 8006344:	aa06      	add	r2, sp, #24
 8006346:	f7fe fba6 	bl	8004a96 <disk_ioctl>
 800634a:	b920      	cbnz	r0, 8006356 <f_mkfs+0x152>
 800634c:	9b06      	ldr	r3, [sp, #24]
 800634e:	3b01      	subs	r3, #1
 8006350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006354:	d301      	bcc.n	800635a <f_mkfs+0x156>
 8006356:	2301      	movs	r3, #1
 8006358:	9306      	str	r3, [sp, #24]
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 800635a:	9a06      	ldr	r2, [sp, #24]
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
 800635c:	2f03      	cmp	r7, #3
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 800635e:	f102 33ff 	add.w	r3, r2, #4294967295
 8006362:	4443      	add	r3, r8
 8006364:	f1c2 0200 	rsb	r2, r2, #0
 8006368:	ea03 0302 	and.w	r3, r3, r2
		b_fat += n;
 800636c:	bf08      	it	eq
 800636e:	9a02      	ldreq	r2, [sp, #8]
	n = (n - b_data) / N_FATS;
 8006370:	eba3 0308 	sub.w	r3, r3, r8
		b_fat += n;
 8006374:	bf05      	ittet	eq
 8006376:	18d2      	addeq	r2, r2, r3
		n_rsv += n;
 8006378:	4499      	addeq	r9, r3
		n_fat += n;
 800637a:	18ed      	addne	r5, r5, r3
		b_fat += n;
 800637c:	9202      	streq	r2, [sp, #8]
	n = (n - b_data) / N_FATS;
 800637e:	9306      	str	r3, [sp, #24]
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 8006380:	9a07      	ldr	r2, [sp, #28]
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	9901      	ldr	r1, [sp, #4]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	eba3 0309 	sub.w	r3, r3, r9
 800638c:	1b5b      	subs	r3, r3, r5
 800638e:	fbb3 f3f1 	udiv	r3, r3, r1
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 8006392:	2f02      	cmp	r7, #2
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 8006394:	9304      	str	r3, [sp, #16]
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 8006396:	d111      	bne.n	80063bc <f_mkfs+0x1b8>
 8006398:	f640 73f5 	movw	r3, #4085	; 0xff5
 800639c:	9904      	ldr	r1, [sp, #16]
 800639e:	4299      	cmp	r1, r3
 80063a0:	d9cc      	bls.n	800633c <f_mkfs+0x138>
			sys = (n_vol < 0x10000) ? 0x04 : 0x06;	/* FAT16(<65536) : FAT12/16(>=65536) */
 80063a2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80063a6:	bf2c      	ite	cs
 80063a8:	2306      	movcs	r3, #6
 80063aa:	2304      	movcc	r3, #4
 80063ac:	e00f      	b.n	80063ce <f_mkfs+0x1ca>
 80063ae:	bf00      	nop
 80063b0:	20000394 	.word	0x20000394
 80063b4:	08010b90 	.word	0x08010b90
 80063b8:	08010b7a 	.word	0x08010b7a
		|| (fmt == FS_FAT32 && n_clst < MIN_FAT32))
 80063bc:	2f03      	cmp	r7, #3
 80063be:	f040 8122 	bne.w	8006606 <f_mkfs+0x402>
 80063c2:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 80063c6:	9a04      	ldr	r2, [sp, #16]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d9b7      	bls.n	800633c <f_mkfs+0x138>
		sys = 0x0C;		/* FAT32X */
 80063cc:	230c      	movs	r3, #12
			mem_set(fs->win, 0, SS(fs));
 80063ce:	f104 0830 	add.w	r8, r4, #48	; 0x30
		if (sfd) {	/* No partition table (SFD) */
 80063d2:	f1bb 0f00 	cmp.w	fp, #0
 80063d6:	f040 811f 	bne.w	8006618 <f_mkfs+0x414>
			mem_set(fs->win, 0, SS(fs));
 80063da:	4659      	mov	r1, fp
 80063dc:	4640      	mov	r0, r8
 80063de:	8962      	ldrh	r2, [r4, #10]
 80063e0:	f7fe fb7c 	bl	8004adc <mem_set>
			tbl[4] = sys;					/* System type */
 80063e4:	f884 31f2 	strb.w	r3, [r4, #498]	; 0x1f2
			tbl[5] = 254;					/* Partition end head */
 80063e8:	23fe      	movs	r3, #254	; 0xfe
 80063ea:	f884 31f3 	strb.w	r3, [r4, #499]	; 0x1f3
			n = (b_vol + n_vol) / 63 / 255;
 80063ee:	f643 63c1 	movw	r3, #16065	; 0x3ec1
 80063f2:	9a07      	ldr	r2, [sp, #28]
			tbl[1] = 1;						/* Partition start head */
 80063f4:	f04f 0c01 	mov.w	ip, #1
			n = (b_vol + n_vol) / 63 / 255;
 80063f8:	eb0a 0002 	add.w	r0, sl, r2
 80063fc:	fbb0 f0f3 	udiv	r0, r0, r3
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
 8006400:	0883      	lsrs	r3, r0, #2
 8006402:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8006406:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 800640a:	233f      	movs	r3, #63	; 0x3f
 800640c:	f884 31f6 	strb.w	r3, [r4, #502]	; 0x1f6
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 8006410:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006414:	f884 31fb 	strb.w	r3, [r4, #507]	; 0x1fb
 8006418:	0c13      	lsrs	r3, r2, #16
 800641a:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
			ST_WORD(fs->win + BS_55AA, 0xAA55);	/* MBR signature */
 800641e:	f64a 2355 	movw	r3, #43605	; 0xaa55
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 8006422:	f884 21fa 	strb.w	r2, [r4, #506]	; 0x1fa
 8006426:	0e12      	lsrs	r2, r2, #24
			n = (b_vol + n_vol) / 63 / 255;
 8006428:	9006      	str	r0, [sp, #24]
			tbl[7] = (BYTE)n;				/* End cylinder */
 800642a:	f884 01f5 	strb.w	r0, [r4, #501]	; 0x1f5
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 800642e:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
			ST_WORD(fs->win + BS_55AA, 0xAA55);	/* MBR signature */
 8006432:	f8a4 322e 	strh.w	r3, [r4, #558]	; 0x22e
			if (disk_write(pdrv, fs->win, 0, 1) != RES_OK)	/* Write it to the MBR */
 8006436:	465a      	mov	r2, fp
 8006438:	4663      	mov	r3, ip
 800643a:	4641      	mov	r1, r8
 800643c:	4630      	mov	r0, r6
			tbl[1] = 1;						/* Partition start head */
 800643e:	f884 c1ef 	strb.w	ip, [r4, #495]	; 0x1ef
			tbl[2] = 1;						/* Partition start sector */
 8006442:	f884 c1f0 	strb.w	ip, [r4, #496]	; 0x1f0
			tbl[3] = 0;						/* Partition start cylinder */
 8006446:	f884 b1f1 	strb.w	fp, [r4, #497]	; 0x1f1
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 800644a:	f884 b1f7 	strb.w	fp, [r4, #503]	; 0x1f7
 800644e:	f884 b1f8 	strb.w	fp, [r4, #504]	; 0x1f8
 8006452:	f884 b1f9 	strb.w	fp, [r4, #505]	; 0x1f9
			if (disk_write(pdrv, fs->win, 0, 1) != RES_OK)	/* Write it to the MBR */
 8006456:	f7fe fb09 	bl	8004a6c <disk_write>
 800645a:	2800      	cmp	r0, #0
 800645c:	f47f aefa 	bne.w	8006254 <f_mkfs+0x50>
			md = 0xF8;
 8006460:	f04f 0bf8 	mov.w	fp, #248	; 0xf8
	mem_set(tbl, 0, SS(fs));
 8006464:	2100      	movs	r1, #0
 8006466:	4640      	mov	r0, r8
 8006468:	8962      	ldrh	r2, [r4, #10]
 800646a:	f7fe fb37 	bl	8004adc <mem_set>
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
 800646e:	220b      	movs	r2, #11
 8006470:	4640      	mov	r0, r8
 8006472:	49cd      	ldr	r1, [pc, #820]	; (80067a8 <f_mkfs+0x5a4>)
 8006474:	f7fe fb28 	bl	8004ac8 <mem_cpy>
	i = SS(fs);								/* Sector size */
 8006478:	8963      	ldrh	r3, [r4, #10]
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
 800647a:	2f03      	cmp	r7, #3
	ST_WORD(tbl + BPB_BytsPerSec, i);
 800647c:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
 8006480:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8006484:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 8006488:	9b01      	ldr	r3, [sp, #4]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 800648a:	f884 903e 	strb.w	r9, [r4, #62]	; 0x3e
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 800648e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 8006492:	f04f 0301 	mov.w	r3, #1
 8006496:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	ST_WORD(tbl + BPB_RootEntCnt, i);
 800649a:	f04f 0300 	mov.w	r3, #0
 800649e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80064a2:	bf18      	it	ne
 80064a4:	f44f 7300 	movne.w	r3, #512	; 0x200
 80064a8:	0a1b      	lsrs	r3, r3, #8
 80064aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	if (n_vol < 0x10000) {					/* Number of total sectors */
 80064ae:	9b07      	ldr	r3, [sp, #28]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 80064b0:	f3c9 2907 	ubfx	r9, r9, #8, #8
	if (n_vol < 0x10000) {					/* Number of total sectors */
 80064b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 80064b8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80064bc:	b2d9      	uxtb	r1, r3
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 80064be:	bf21      	itttt	cs
 80064c0:	f884 2051 	strbcs.w	r2, [r4, #81]	; 0x51
 80064c4:	0c1a      	lsrcs	r2, r3, #16
 80064c6:	0e1b      	lsrcs	r3, r3, #24
 80064c8:	f884 3053 	strbcs.w	r3, [r4, #83]	; 0x53
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 80064cc:	f04f 033f 	mov.w	r3, #63	; 0x3f
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 80064d0:	f884 903f 	strb.w	r9, [r4, #63]	; 0x3f
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 80064d4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
 80064d8:	f04f 0900 	mov.w	r9, #0
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 80064dc:	f04f 03ff 	mov.w	r3, #255	; 0xff
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 80064e0:	bf39      	ittee	cc
 80064e2:	f884 1043 	strbcc.w	r1, [r4, #67]	; 0x43
 80064e6:	f884 2044 	strbcc.w	r2, [r4, #68]	; 0x44
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 80064ea:	f884 1050 	strbcs.w	r1, [r4, #80]	; 0x50
 80064ee:	f884 2052 	strbcs.w	r2, [r4, #82]	; 0x52
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 80064f2:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
	tbl[BPB_Media] = md;					/* Media descriptor */
 80064f6:	f884 b045 	strb.w	fp, [r4, #69]	; 0x45
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 80064fa:	f884 9049 	strb.w	r9, [r4, #73]	; 0x49
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 80064fe:	f884 904b 	strb.w	r9, [r4, #75]	; 0x4b
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
 8006502:	f884 a04c 	strb.w	sl, [r4, #76]	; 0x4c
 8006506:	f884 904d 	strb.w	r9, [r4, #77]	; 0x4d
 800650a:	f884 904e 	strb.w	r9, [r4, #78]	; 0x4e
 800650e:	f884 904f 	strb.w	r9, [r4, #79]	; 0x4f
	n = GET_FATTIME();						/* Use current time as VSN */
 8006512:	f7fe fad5 	bl	8004ac0 <get_fattime>
	if (fmt == FS_FAT32) {
 8006516:	2f03      	cmp	r7, #3
	n = GET_FATTIME();						/* Use current time as VSN */
 8006518:	9006      	str	r0, [sp, #24]
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 800651a:	b2e9      	uxtb	r1, r5
 800651c:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8006520:	b283      	uxth	r3, r0
	if (fmt == FS_FAT32) {
 8006522:	d17c      	bne.n	800661e <f_mkfs+0x41a>
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8006524:	0a1b      	lsrs	r3, r3, #8
 8006526:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
 800652a:	0c03      	lsrs	r3, r0, #16
 800652c:	f884 3075 	strb.w	r3, [r4, #117]	; 0x75
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8006530:	0c2b      	lsrs	r3, r5, #16
 8006532:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
 8006536:	0e2b      	lsrs	r3, r5, #24
 8006538:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 800653c:	2302      	movs	r3, #2
 800653e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 8006542:	2301      	movs	r3, #1
 8006544:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 8006548:	2306      	movs	r3, #6
 800654a:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 800654e:	2380      	movs	r3, #128	; 0x80
 8006550:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 8006554:	2329      	movs	r3, #41	; 0x29
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8006556:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800655a:	2213      	movs	r2, #19
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 800655c:	f884 0073 	strb.w	r0, [r4, #115]	; 0x73
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8006560:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8006564:	0e00      	lsrs	r0, r0, #24
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8006566:	4991      	ldr	r1, [pc, #580]	; (80067ac <f_mkfs+0x5a8>)
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8006568:	f884 0076 	strb.w	r0, [r4, #118]	; 0x76
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 800656c:	f884 905d 	strb.w	r9, [r4, #93]	; 0x5d
 8006570:	f884 905e 	strb.w	r9, [r4, #94]	; 0x5e
 8006574:	f884 905f 	strb.w	r9, [r4, #95]	; 0x5f
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 8006578:	f884 9061 	strb.w	r9, [r4, #97]	; 0x61
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 800657c:	f884 9063 	strb.w	r9, [r4, #99]	; 0x63
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 8006580:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8006584:	f104 0077 	add.w	r0, r4, #119	; 0x77
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8006588:	f7fe fa9e 	bl	8004ac8 <mem_cpy>
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 800658c:	2355      	movs	r3, #85	; 0x55
 800658e:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
 8006592:	23aa      	movs	r3, #170	; 0xaa
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 8006594:	4652      	mov	r2, sl
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 8006596:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 800659a:	4641      	mov	r1, r8
 800659c:	2301      	movs	r3, #1
 800659e:	4630      	mov	r0, r6
 80065a0:	f7fe fa64 	bl	8004a6c <disk_write>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f47f ae55 	bne.w	8006254 <f_mkfs+0x50>
	if (fmt == FS_FAT32)					/* Write it to the backup VBR if needed (VBR + 6) */
 80065aa:	2f03      	cmp	r7, #3
 80065ac:	d106      	bne.n	80065bc <f_mkfs+0x3b8>
		disk_write(pdrv, tbl, b_vol + 6, 1);
 80065ae:	2301      	movs	r3, #1
 80065b0:	4641      	mov	r1, r8
 80065b2:	4630      	mov	r0, r6
 80065b4:	f10a 0206 	add.w	r2, sl, #6
 80065b8:	f7fe fa58 	bl	8004a6c <disk_write>
		mem_set(tbl, 0, SS(fs));			/* 1st sector of the FAT  */
 80065bc:	2100      	movs	r1, #0
 80065be:	4640      	mov	r0, r8
 80065c0:	8962      	ldrh	r2, [r4, #10]
 80065c2:	f7fe fa8b 	bl	8004adc <mem_set>
		if (fmt != FS_FAT32) {
 80065c6:	2f03      	cmp	r7, #3
 80065c8:	d143      	bne.n	8006652 <f_mkfs+0x44e>
			n |= 0xFFFFFF00;
 80065ca:	f06b 03ff 	orn	r3, fp, #255	; 0xff
 80065ce:	9306      	str	r3, [sp, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT32) */
 80065d0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 80065d4:	23ff      	movs	r3, #255	; 0xff
 80065d6:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
 80065da:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
 80065de:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
			ST_DWORD(tbl + 4, 0xFFFFFFFF);
 80065e2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80065e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80065ea:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 80065ee:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
 80065f2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80065f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 80065fa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
 80065fe:	230f      	movs	r3, #15
 8006600:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
 8006604:	e038      	b.n	8006678 <f_mkfs+0x474>
		if (fmt == FS_FAT12 && n_vol < 0x10000) {
 8006606:	2f01      	cmp	r7, #1
 8006608:	f47f aecb 	bne.w	80063a2 <f_mkfs+0x19e>
			sys = 0x01;	/* FAT12(<65536) */
 800660c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006610:	bf2c      	ite	cs
 8006612:	2306      	movcs	r3, #6
 8006614:	2301      	movcc	r3, #1
 8006616:	e6da      	b.n	80063ce <f_mkfs+0x1ca>
			md = 0xF0;
 8006618:	f04f 0bf0 	mov.w	fp, #240	; 0xf0
 800661c:	e722      	b.n	8006464 <f_mkfs+0x260>
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8006624:	0c03      	lsrs	r3, r0, #16
 8006626:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 800662a:	2380      	movs	r3, #128	; 0x80
 800662c:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 8006630:	2329      	movs	r3, #41	; 0x29
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 8006632:	f884 0057 	strb.w	r0, [r4, #87]	; 0x57
 8006636:	0e00      	lsrs	r0, r0, #24
 8006638:	f884 005a 	strb.w	r0, [r4, #90]	; 0x5a
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 800663c:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 8006640:	f884 2047 	strb.w	r2, [r4, #71]	; 0x47
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8006644:	495a      	ldr	r1, [pc, #360]	; (80067b0 <f_mkfs+0x5ac>)
 8006646:	2213      	movs	r2, #19
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 8006648:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800664c:	f104 005b 	add.w	r0, r4, #91	; 0x5b
 8006650:	e79a      	b.n	8006588 <f_mkfs+0x384>
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 8006652:	2f01      	cmp	r7, #1
 8006654:	4b57      	ldr	r3, [pc, #348]	; (80067b4 <f_mkfs+0x5b0>)
 8006656:	bf18      	it	ne
 8006658:	f06f 03ff 	mvnne.w	r3, #255	; 0xff
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 800665c:	22ff      	movs	r2, #255	; 0xff
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 800665e:	ea43 030b 	orr.w	r3, r3, fp
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8006662:	ea4f 6b13 	mov.w	fp, r3, lsr #24
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 8006666:	9306      	str	r3, [sp, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8006668:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 800666c:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
 8006670:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
 8006674:	f884 b033 	strb.w	fp, [r4, #51]	; 0x33
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006678:	9b02      	ldr	r3, [sp, #8]
 800667a:	4641      	mov	r1, r8
 800667c:	4630      	mov	r0, r6
 800667e:	9a02      	ldr	r2, [sp, #8]
 8006680:	f103 0901 	add.w	r9, r3, #1
 8006684:	2301      	movs	r3, #1
 8006686:	f7fe f9f1 	bl	8004a6c <disk_write>
 800668a:	4601      	mov	r1, r0
 800668c:	2800      	cmp	r0, #0
 800668e:	f47f ade1 	bne.w	8006254 <f_mkfs+0x50>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8006692:	2301      	movs	r3, #1
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
 8006694:	4640      	mov	r0, r8
 8006696:	8962      	ldrh	r2, [r4, #10]
 8006698:	f7fe fa20 	bl	8004adc <mem_set>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800669c:	9306      	str	r3, [sp, #24]
 800669e:	9b06      	ldr	r3, [sp, #24]
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 80066a0:	f109 0b01 	add.w	fp, r9, #1
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 80066a4:	429d      	cmp	r5, r3
 80066a6:	d85d      	bhi.n	8006764 <f_mkfs+0x560>
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
 80066a8:	9b01      	ldr	r3, [sp, #4]
 80066aa:	9a03      	ldr	r2, [sp, #12]
 80066ac:	2f03      	cmp	r7, #3
 80066ae:	bf18      	it	ne
 80066b0:	4613      	movne	r3, r2
 80066b2:	9301      	str	r3, [sp, #4]
	} while (--i);
 80066b4:	eb09 0503 	add.w	r5, r9, r3
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 80066b8:	2301      	movs	r3, #1
 80066ba:	464a      	mov	r2, r9
 80066bc:	4641      	mov	r1, r8
 80066be:	4630      	mov	r0, r6
 80066c0:	4499      	add	r9, r3
 80066c2:	f7fe f9d3 	bl	8004a6c <disk_write>
 80066c6:	2800      	cmp	r0, #0
 80066c8:	f47f adc4 	bne.w	8006254 <f_mkfs+0x50>
	} while (--i);
 80066cc:	45a9      	cmp	r9, r5
 80066ce:	d1f3      	bne.n	80066b8 <f_mkfs+0x4b4>
	if (fmt == FS_FAT32) {
 80066d0:	2f03      	cmp	r7, #3
 80066d2:	d13e      	bne.n	8006752 <f_mkfs+0x54e>
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 80066d4:	2352      	movs	r3, #82	; 0x52
 80066d6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 80066da:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
 80066de:	2361      	movs	r3, #97	; 0x61
 80066e0:	2241      	movs	r2, #65	; 0x41
 80066e2:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80066e6:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80066ea:	9b04      	ldr	r3, [sp, #16]
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 80066ec:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80066f0:	3b01      	subs	r3, #1
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80066f2:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80066f6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80066fa:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
 80066fe:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
 8006702:	0c1a      	lsrs	r2, r3, #16
 8006704:	0e1b      	lsrs	r3, r3, #24
 8006706:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800670a:	2302      	movs	r3, #2
 800670c:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
		ST_WORD(tbl + BS_55AA, 0xAA55);
 8006710:	2355      	movs	r3, #85	; 0x55
 8006712:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
 8006716:	23aa      	movs	r3, #170	; 0xaa
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 8006718:	2172      	movs	r1, #114	; 0x72
		ST_WORD(tbl + BS_55AA, 0xAA55);
 800671a:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 800671e:	2301      	movs	r3, #1
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 8006720:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
 8006724:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8006728:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 800672c:	4641      	mov	r1, r8
 800672e:	eb0a 0203 	add.w	r2, sl, r3
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8006732:	f884 021d 	strb.w	r0, [r4, #541]	; 0x21d
 8006736:	f884 021e 	strb.w	r0, [r4, #542]	; 0x21e
 800673a:	f884 021f 	strb.w	r0, [r4, #543]	; 0x21f
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 800673e:	4630      	mov	r0, r6
 8006740:	f7fe f994 	bl	8004a6c <disk_write>
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
 8006744:	2301      	movs	r3, #1
 8006746:	4641      	mov	r1, r8
 8006748:	4630      	mov	r0, r6
 800674a:	f10a 0207 	add.w	r2, sl, #7
 800674e:	f7fe f98d 	bl	8004a6c <disk_write>
	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
 8006752:	2200      	movs	r2, #0
 8006754:	4630      	mov	r0, r6
 8006756:	4611      	mov	r1, r2
 8006758:	f7fe f99d 	bl	8004a96 <disk_ioctl>
 800675c:	3800      	subs	r0, #0
 800675e:	bf18      	it	ne
 8006760:	2001      	movne	r0, #1
 8006762:	e578      	b.n	8006256 <f_mkfs+0x52>
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006764:	2301      	movs	r3, #1
 8006766:	464a      	mov	r2, r9
 8006768:	4641      	mov	r1, r8
 800676a:	4630      	mov	r0, r6
 800676c:	f7fe f97e 	bl	8004a6c <disk_write>
 8006770:	2800      	cmp	r0, #0
 8006772:	f47f ad6f 	bne.w	8006254 <f_mkfs+0x50>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8006776:	9b06      	ldr	r3, [sp, #24]
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006778:	46d9      	mov	r9, fp
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800677a:	3301      	adds	r3, #1
 800677c:	9306      	str	r3, [sp, #24]
 800677e:	e78e      	b.n	800669e <f_mkfs+0x49a>
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8006780:	2013      	movs	r0, #19
 8006782:	e568      	b.n	8006256 <f_mkfs+0x52>
	if (vol < 0) return FR_INVALID_DRIVE;
 8006784:	200b      	movs	r0, #11
 8006786:	e566      	b.n	8006256 <f_mkfs+0x52>
	if (!fs) return FR_NOT_ENABLED;
 8006788:	200c      	movs	r0, #12
 800678a:	e564      	b.n	8006256 <f_mkfs+0x52>
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800678c:	2003      	movs	r0, #3
 800678e:	e562      	b.n	8006256 <f_mkfs+0x52>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8006790:	200a      	movs	r0, #10
 8006792:	e560      	b.n	8006256 <f_mkfs+0x52>
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 8006794:	f64f 77f5 	movw	r7, #65525	; 0xfff5
 8006798:	42bb      	cmp	r3, r7
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 800679a:	f103 0502 	add.w	r5, r3, #2
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 800679e:	f63f adb5 	bhi.w	800630c <f_mkfs+0x108>
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 80067a2:	2702      	movs	r7, #2
 80067a4:	006d      	lsls	r5, r5, #1
 80067a6:	e5a4      	b.n	80062f2 <f_mkfs+0xee>
 80067a8:	08010b39 	.word	0x08010b39
 80067ac:	08010b45 	.word	0x08010b45
 80067b0:	08010b59 	.word	0x08010b59
 80067b4:	00ffff00 	.word	0x00ffff00

080067b8 <ff_convert>:
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 80067b8:	287f      	cmp	r0, #127	; 0x7f
{
 80067ba:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (chr < 0x80) {	/* ASCII */
 80067bc:	d918      	bls.n	80067f0 <ff_convert+0x38>
	} else {
		if (dir) {		/* OEM code to unicode */
			p = oem2uni;
			hi = sizeof oem2uni / 4 - 1;
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 80067be:	4a0e      	ldr	r2, [pc, #56]	; (80067f8 <ff_convert+0x40>)
 80067c0:	4b0e      	ldr	r3, [pc, #56]	; (80067fc <ff_convert+0x44>)
 80067c2:	f245 5520 	movw	r5, #21792	; 0x5520
 80067c6:	2900      	cmp	r1, #0
 80067c8:	bf08      	it	eq
 80067ca:	461a      	moveq	r2, r3
			hi = sizeof uni2oem / 4 - 1;
		}
		li = 0;
 80067cc:	2400      	movs	r4, #0
			p = uni2oem;
 80067ce:	2110      	movs	r1, #16
		for (n = 16; n; n--) {
			i = li + (hi - li) / 2;
 80067d0:	1b2b      	subs	r3, r5, r4
 80067d2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80067d6:	eb04 0363 	add.w	r3, r4, r3, asr #1
			if (chr == p[i * 2]) break;
 80067da:	f832 7023 	ldrh.w	r7, [r2, r3, lsl #2]
 80067de:	009e      	lsls	r6, r3, #2
 80067e0:	4287      	cmp	r7, r0
 80067e2:	d006      	beq.n	80067f2 <ff_convert+0x3a>
			if (chr > p[i * 2])
				li = i;
 80067e4:	bf34      	ite	cc
 80067e6:	461c      	movcc	r4, r3
			else
				hi = i;
 80067e8:	461d      	movcs	r5, r3
		for (n = 16; n; n--) {
 80067ea:	3901      	subs	r1, #1
 80067ec:	d1f0      	bne.n	80067d0 <ff_convert+0x18>
		}
		c = n ? p[i * 2 + 1] : 0;
 80067ee:	4608      	mov	r0, r1
	}

	return c;
}
 80067f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		c = n ? p[i * 2 + 1] : 0;
 80067f2:	4432      	add	r2, r6
 80067f4:	8850      	ldrh	r0, [r2, #2]
	return c;
 80067f6:	e7fb      	b.n	80067f0 <ff_convert+0x38>
 80067f8:	08010f82 	.word	0x08010f82
 80067fc:	08026406 	.word	0x08026406

08006800 <ff_wtoupper>:
									0xFF21,0xFF22,0xFF23,0xFF24,0xFF25,0xFF26,0xFF27,0xFF28,0xFF29,0xFF2A,0xFF2B,0xFF2C,0xFF2D,0xFF2E,0xFF2F,0xFF30,0xFF31,0xFF32,0xFF33,0xFF34,0xFF35,0xFF36,0xFF37,0xFF38,0xFF39,0xFF3A
	};
	UINT i, n, hi, li;


	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 8006800:	287f      	cmp	r0, #127	; 0x7f
{
 8006802:	b570      	push	{r4, r5, r6, lr}
	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 8006804:	d806      	bhi.n	8006814 <ff_wtoupper+0x14>
		if (chr >= 0x61 && chr <= 0x7A) chr -= 0x20;
 8006806:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800680a:	2b19      	cmp	r3, #25
 800680c:	d801      	bhi.n	8006812 <ff_wtoupper+0x12>
 800680e:	3820      	subs	r0, #32
 8006810:	b280      	uxth	r0, r0
		} while (--n);
		if (n) chr = upper[i];
	}

	return chr;
}
 8006812:	bd70      	pop	{r4, r5, r6, pc}
 8006814:	220c      	movs	r2, #12
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 8006816:	2100      	movs	r1, #0
 8006818:	f44f 74f7 	mov.w	r4, #494	; 0x1ee
			if (chr == lower[i]) break;
 800681c:	4d08      	ldr	r5, [pc, #32]	; (8006840 <ff_wtoupper+0x40>)
			i = li + (hi - li) / 2;
 800681e:	1a63      	subs	r3, r4, r1
 8006820:	eb01 0353 	add.w	r3, r1, r3, lsr #1
			if (chr == lower[i]) break;
 8006824:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8006828:	4286      	cmp	r6, r0
 800682a:	d005      	beq.n	8006838 <ff_wtoupper+0x38>
			i = li + (hi - li) / 2;
 800682c:	bf2c      	ite	cs
 800682e:	461c      	movcs	r4, r3
 8006830:	4619      	movcc	r1, r3
		} while (--n);
 8006832:	3a01      	subs	r2, #1
 8006834:	d1f3      	bne.n	800681e <ff_wtoupper+0x1e>
 8006836:	e7ec      	b.n	8006812 <ff_wtoupper+0x12>
		if (n) chr = upper[i];
 8006838:	4a02      	ldr	r2, [pc, #8]	; (8006844 <ff_wtoupper+0x44>)
 800683a:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
	return chr;
 800683e:	e7e8      	b.n	8006812 <ff_wtoupper+0x12>
 8006840:	08010ba6 	.word	0x08010ba6
 8006844:	0803b88a 	.word	0x0803b88a

08006848 <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006848:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800684c:	f100 0308 	add.w	r3, r0, #8

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006850:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006854:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006856:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800685c:	4770      	bx	lr

0800685e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800685e:	2300      	movs	r3, #0
 8006860:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006862:	4770      	bx	lr

08006864 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8006864:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006866:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8006868:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800686a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006870:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8006872:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006874:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8006876:	3301      	adds	r3, #1
 8006878:	6003      	str	r3, [r0, #0]
}
 800687a:	4770      	bx	lr

0800687c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800687c:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800687e:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006880:	1c63      	adds	r3, r4, #1
 8006882:	d10a      	bne.n	800689a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006884:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800688a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800688c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800688e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8006890:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006892:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8006894:	3301      	adds	r3, #1
 8006896:	6003      	str	r3, [r0, #0]
}
 8006898:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800689a:	f100 0208 	add.w	r2, r0, #8
 800689e:	4613      	mov	r3, r2
 80068a0:	6852      	ldr	r2, [r2, #4]
 80068a2:	6815      	ldr	r5, [r2, #0]
 80068a4:	42a5      	cmp	r5, r4
 80068a6:	d9fa      	bls.n	800689e <vListInsert+0x22>
 80068a8:	e7ed      	b.n	8006886 <vListInsert+0xa>

080068aa <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80068aa:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80068ac:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 80068b0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80068b2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80068b4:	6859      	ldr	r1, [r3, #4]
 80068b6:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068b8:	bf08      	it	eq
 80068ba:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80068bc:	2200      	movs	r2, #0
 80068be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	3801      	subs	r0, #1
 80068c4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80068c6:	4770      	bx	lr

080068c8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80068c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ca:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068cc:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80068ce:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068d0:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068d2:	b952      	cbnz	r2, 80068ea <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068d4:	6807      	ldr	r7, [r0, #0]
 80068d6:	bb47      	cbnz	r7, 800692a <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80068d8:	6840      	ldr	r0, [r0, #4]
 80068da:	f001 f873 	bl	80079c4 <xTaskPriorityDisinherit>
 80068de:	4605      	mov	r5, r0
				pxQueue->pxMutexHolder = NULL;
 80068e0:	6067      	str	r7, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80068e2:	3601      	adds	r6, #1

	return xReturn;
}
 80068e4:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80068e6:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80068e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80068ea:	b965      	cbnz	r5, 8006906 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80068ec:	6880      	ldr	r0, [r0, #8]
 80068ee:	f004 fead 	bl	800b64c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80068f2:	68a3      	ldr	r3, [r4, #8]
 80068f4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80068f6:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068f8:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80068fa:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d3f0      	bcc.n	80068e2 <prvCopyDataToQueue+0x1a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	60a3      	str	r3, [r4, #8]
 8006904:	e7ed      	b.n	80068e2 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006906:	68c0      	ldr	r0, [r0, #12]
 8006908:	f004 fea0 	bl	800b64c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800690c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800690e:	68e3      	ldr	r3, [r4, #12]
 8006910:	4251      	negs	r1, r2
 8006912:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006914:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006916:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006918:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800691a:	bf3e      	ittt	cc
 800691c:	6863      	ldrcc	r3, [r4, #4]
 800691e:	185b      	addcc	r3, r3, r1
 8006920:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8006922:	2d02      	cmp	r5, #2
 8006924:	d101      	bne.n	800692a <prvCopyDataToQueue+0x62>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006926:	b116      	cbz	r6, 800692e <prvCopyDataToQueue+0x66>
				--uxMessagesWaiting;
 8006928:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800692a:	2500      	movs	r5, #0
 800692c:	e7d9      	b.n	80068e2 <prvCopyDataToQueue+0x1a>
 800692e:	4635      	mov	r5, r6
 8006930:	e7d7      	b.n	80068e2 <prvCopyDataToQueue+0x1a>
	...

08006934 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8006934:	b573      	push	{r0, r1, r4, r5, r6, lr}
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8006936:	6c84      	ldr	r4, [r0, #72]	; 0x48
	{
 8006938:	460e      	mov	r6, r1
 800693a:	9001      	str	r0, [sp, #4]
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 800693c:	b92c      	cbnz	r4, 800694a <prvNotifyQueueSetContainer+0x16>
 800693e:	f640 12ce 	movw	r2, #2510	; 0x9ce
 8006942:	4918      	ldr	r1, [pc, #96]	; (80069a4 <prvNotifyQueueSetContainer+0x70>)
 8006944:	4818      	ldr	r0, [pc, #96]	; (80069a8 <prvNotifyQueueSetContainer+0x74>)
 8006946:	f003 fd81 	bl	800a44c <assertFail>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800694a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800694c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800694e:	429a      	cmp	r2, r3
 8006950:	d305      	bcc.n	800695e <prvNotifyQueueSetContainer+0x2a>
 8006952:	f640 12cf 	movw	r2, #2511	; 0x9cf
 8006956:	4913      	ldr	r1, [pc, #76]	; (80069a4 <prvNotifyQueueSetContainer+0x70>)
 8006958:	4814      	ldr	r0, [pc, #80]	; (80069ac <prvNotifyQueueSetContainer+0x78>)
 800695a:	f003 fd77 	bl	800a44c <assertFail>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800695e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006960:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006962:	429a      	cmp	r2, r3
 8006964:	d21b      	bcs.n	800699e <prvNotifyQueueSetContainer+0x6a>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8006966:	4632      	mov	r2, r6
 8006968:	4620      	mov	r0, r4
 800696a:	a901      	add	r1, sp, #4
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800696c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8006970:	f7ff ffaa 	bl	80068c8 <prvCopyDataToQueue>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8006974:	b26d      	sxtb	r5, r5

			if( cTxLock == queueUNLOCKED )
 8006976:	1c6b      	adds	r3, r5, #1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8006978:	4606      	mov	r6, r0
			if( cTxLock == queueUNLOCKED )
 800697a:	d10b      	bne.n	8006994 <prvNotifyQueueSetContainer+0x60>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800697c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800697e:	b133      	cbz	r3, 800698e <prvNotifyQueueSetContainer+0x5a>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8006980:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006984:	f000 ff2a 	bl	80077dc <xTaskRemoveFromEventList>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8006988:	2800      	cmp	r0, #0
 800698a:	bf18      	it	ne
 800698c:	2601      	movne	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 800698e:	4630      	mov	r0, r6
 8006990:	b002      	add	sp, #8
 8006992:	bd70      	pop	{r4, r5, r6, pc}
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006994:	3501      	adds	r5, #1
 8006996:	b26d      	sxtb	r5, r5
 8006998:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 800699c:	e7f7      	b.n	800698e <prvNotifyQueueSetContainer+0x5a>
	BaseType_t xReturn = pdFALSE;
 800699e:	2600      	movs	r6, #0
		return xReturn;
 80069a0:	e7f5      	b.n	800698e <prvNotifyQueueSetContainer+0x5a>
 80069a2:	bf00      	nop
 80069a4:	0803bc66 	.word	0x0803bc66
 80069a8:	0803bc7e 	.word	0x0803bc7e
 80069ac:	0803bc92 	.word	0x0803bc92

080069b0 <prvCopyDataFromQueue>:
{
 80069b0:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80069b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80069b4:	4608      	mov	r0, r1
 80069b6:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80069b8:	b162      	cbz	r2, 80069d4 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80069ba:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069bc:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80069be:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069c0:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80069c2:	bf28      	it	cs
 80069c4:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80069c6:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80069c8:	bf28      	it	cs
 80069ca:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80069cc:	68d9      	ldr	r1, [r3, #12]
}
 80069ce:	bc10      	pop	{r4}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80069d0:	f004 be3c 	b.w	800b64c <memcpy>
}
 80069d4:	bc10      	pop	{r4}
 80069d6:	4770      	bx	lr

080069d8 <prvUnlockQueue>:
{
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80069dc:	f001 fa7a 	bl	8007ed4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80069e0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069e4:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80069e8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80069ea:	2d00      	cmp	r5, #0
 80069ec:	dc14      	bgt.n	8006a18 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80069ee:	23ff      	movs	r3, #255	; 0xff
 80069f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80069f4:	f001 fa90 	bl	8007f18 <vPortExitCritical>
	taskENTER_CRITICAL();
 80069f8:	f001 fa6c 	bl	8007ed4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80069fc:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a00:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8006a04:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a06:	2d00      	cmp	r5, #0
 8006a08:	dc19      	bgt.n	8006a3e <prvUnlockQueue+0x66>
		pxQueue->cRxLock = queueUNLOCKED;
 8006a0a:	23ff      	movs	r3, #255	; 0xff
 8006a0c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8006a10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8006a14:	f001 ba80 	b.w	8007f18 <vPortExitCritical>
				if( pxQueue->pxQueueSetContainer != NULL )
 8006a18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006a1a:	b14b      	cbz	r3, 8006a30 <prvUnlockQueue+0x58>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	4620      	mov	r0, r4
 8006a20:	f7ff ff88 	bl	8006934 <prvNotifyQueueSetContainer>
 8006a24:	b108      	cbz	r0, 8006a2a <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8006a26:	f000 ff6d 	bl	8007904 <vTaskMissedYield>
			--cTxLock;
 8006a2a:	3d01      	subs	r5, #1
 8006a2c:	b26d      	sxtb	r5, r5
 8006a2e:	e7dc      	b.n	80069ea <prvUnlockQueue+0x12>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0db      	beq.n	80069ee <prvUnlockQueue+0x16>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a36:	4630      	mov	r0, r6
 8006a38:	f000 fed0 	bl	80077dc <xTaskRemoveFromEventList>
 8006a3c:	e7f2      	b.n	8006a24 <prvUnlockQueue+0x4c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0e2      	beq.n	8006a0a <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a44:	4630      	mov	r0, r6
 8006a46:	f000 fec9 	bl	80077dc <xTaskRemoveFromEventList>
 8006a4a:	b108      	cbz	r0, 8006a50 <prvUnlockQueue+0x78>
					vTaskMissedYield();
 8006a4c:	f000 ff5a 	bl	8007904 <vTaskMissedYield>
				--cRxLock;
 8006a50:	3d01      	subs	r5, #1
 8006a52:	b26d      	sxtb	r5, r5
 8006a54:	e7d7      	b.n	8006a06 <prvUnlockQueue+0x2e>
	...

08006a58 <xQueueGenericReset>:
{
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8006a5c:	4604      	mov	r4, r0
 8006a5e:	b928      	cbnz	r0, 8006a6c <xQueueGenericReset+0x14>
 8006a60:	f240 121b 	movw	r2, #283	; 0x11b
 8006a64:	491a      	ldr	r1, [pc, #104]	; (8006ad0 <xQueueGenericReset+0x78>)
 8006a66:	481b      	ldr	r0, [pc, #108]	; (8006ad4 <xQueueGenericReset+0x7c>)
 8006a68:	f003 fcf0 	bl	800a44c <assertFail>
	taskENTER_CRITICAL();
 8006a6c:	f001 fa32 	bl	8007ed4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006a70:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 8006a74:	434b      	muls	r3, r1
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006a7a:	1a5b      	subs	r3, r3, r1
 8006a7c:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006a7e:	6060      	str	r0, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006a80:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a82:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8006a84:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a86:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a88:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a8a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006a8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8006a92:	b9a5      	cbnz	r5, 8006abe <xQueueGenericReset+0x66>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	b173      	cbz	r3, 8006ab6 <xQueueGenericReset+0x5e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a98:	f104 0010 	add.w	r0, r4, #16
 8006a9c:	f000 fe9e 	bl	80077dc <xTaskRemoveFromEventList>
 8006aa0:	b148      	cbz	r0, 8006ab6 <xQueueGenericReset+0x5e>
					queueYIELD_IF_USING_PREEMPTION();
 8006aa2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aaa:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006aae:	f3bf 8f4f 	dsb	sy
 8006ab2:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8006ab6:	f001 fa2f 	bl	8007f18 <vPortExitCritical>
}
 8006aba:	2001      	movs	r0, #1
 8006abc:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006abe:	f104 0010 	add.w	r0, r4, #16
 8006ac2:	f7ff fec1 	bl	8006848 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ac6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006aca:	f7ff febd 	bl	8006848 <vListInitialise>
 8006ace:	e7f2      	b.n	8006ab6 <xQueueGenericReset+0x5e>
 8006ad0:	0803bc66 	.word	0x0803bc66
 8006ad4:	0803bcd9 	.word	0x0803bcd9

08006ad8 <xQueueGenericCreate>:
	{
 8006ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ada:	460d      	mov	r5, r1
 8006adc:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006ade:	4606      	mov	r6, r0
 8006ae0:	b928      	cbnz	r0, 8006aee <xQueueGenericCreate+0x16>
 8006ae2:	f44f 72c4 	mov.w	r2, #392	; 0x188
 8006ae6:	490e      	ldr	r1, [pc, #56]	; (8006b20 <xQueueGenericCreate+0x48>)
 8006ae8:	480e      	ldr	r0, [pc, #56]	; (8006b24 <xQueueGenericCreate+0x4c>)
 8006aea:	f003 fcaf 	bl	800a44c <assertFail>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aee:	fb05 f006 	mul.w	r0, r5, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006af2:	3054      	adds	r0, #84	; 0x54
 8006af4:	f001 fb2e 	bl	8008154 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006af8:	4604      	mov	r4, r0
 8006afa:	b168      	cbz	r0, 8006b18 <xQueueGenericCreate+0x40>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8006afc:	b175      	cbz	r5, 8006b1c <xQueueGenericCreate+0x44>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006afe:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b02:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b04:	2101      	movs	r1, #1
 8006b06:	4620      	mov	r0, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8006b08:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b0c:	f7ff ffa4 	bl	8006a58 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
 8006b10:	2300      	movs	r3, #0
		pxNewQueue->ucQueueType = ucQueueType;
 8006b12:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
 8006b16:	64a3      	str	r3, [r4, #72]	; 0x48
	}
 8006b18:	4620      	mov	r0, r4
 8006b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	e7f0      	b.n	8006b02 <xQueueGenericCreate+0x2a>
 8006b20:	0803bc66 	.word	0x0803bc66
 8006b24:	0803bce1 	.word	0x0803bce1

08006b28 <xQueueGenericSend>:
{
 8006b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b2c:	b085      	sub	sp, #20
 8006b2e:	460f      	mov	r7, r1
 8006b30:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8006b32:	4604      	mov	r4, r0
{
 8006b34:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006b36:	b928      	cbnz	r0, 8006b44 <xQueueGenericSend+0x1c>
 8006b38:	f240 22d9 	movw	r2, #729	; 0x2d9
 8006b3c:	4952      	ldr	r1, [pc, #328]	; (8006c88 <xQueueGenericSend+0x160>)
 8006b3e:	4853      	ldr	r0, [pc, #332]	; (8006c8c <xQueueGenericSend+0x164>)
 8006b40:	f003 fc84 	bl	800a44c <assertFail>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b44:	b93f      	cbnz	r7, 8006b56 <xQueueGenericSend+0x2e>
 8006b46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b48:	b12b      	cbz	r3, 8006b56 <xQueueGenericSend+0x2e>
 8006b4a:	f240 22da 	movw	r2, #730	; 0x2da
 8006b4e:	494e      	ldr	r1, [pc, #312]	; (8006c88 <xQueueGenericSend+0x160>)
 8006b50:	484f      	ldr	r0, [pc, #316]	; (8006c90 <xQueueGenericSend+0x168>)
 8006b52:	f003 fc7b 	bl	800a44c <assertFail>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b56:	2e02      	cmp	r6, #2
 8006b58:	d108      	bne.n	8006b6c <xQueueGenericSend+0x44>
 8006b5a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d005      	beq.n	8006b6c <xQueueGenericSend+0x44>
 8006b60:	f240 22db 	movw	r2, #731	; 0x2db
 8006b64:	4948      	ldr	r1, [pc, #288]	; (8006c88 <xQueueGenericSend+0x160>)
 8006b66:	484b      	ldr	r0, [pc, #300]	; (8006c94 <xQueueGenericSend+0x16c>)
 8006b68:	f003 fc70 	bl	800a44c <assertFail>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b6c:	f000 fed0 	bl	8007910 <xTaskGetSchedulerState>
 8006b70:	b938      	cbnz	r0, 8006b82 <xQueueGenericSend+0x5a>
 8006b72:	9b01      	ldr	r3, [sp, #4]
 8006b74:	b12b      	cbz	r3, 8006b82 <xQueueGenericSend+0x5a>
 8006b76:	f240 22de 	movw	r2, #734	; 0x2de
 8006b7a:	4943      	ldr	r1, [pc, #268]	; (8006c88 <xQueueGenericSend+0x160>)
 8006b7c:	4846      	ldr	r0, [pc, #280]	; (8006c98 <xQueueGenericSend+0x170>)
 8006b7e:	f003 fc65 	bl	800a44c <assertFail>
{
 8006b82:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8006b86:	46c1      	mov	r9, r8
		taskENTER_CRITICAL();
 8006b88:	f001 f9a4 	bl	8007ed4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b8c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006b8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d301      	bcc.n	8006b98 <xQueueGenericSend+0x70>
 8006b94:	2e02      	cmp	r6, #2
 8006b96:	d123      	bne.n	8006be0 <xQueueGenericSend+0xb8>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b98:	4632      	mov	r2, r6
 8006b9a:	4639      	mov	r1, r7
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f7ff fe93 	bl	80068c8 <prvCopyDataToQueue>
					if( pxQueue->pxQueueSetContainer != NULL )
 8006ba2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006ba4:	b1a3      	cbz	r3, 8006bd0 <xQueueGenericSend+0xa8>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4620      	mov	r0, r4
 8006baa:	f7ff fec3 	bl	8006934 <prvNotifyQueueSetContainer>
						else if( xYieldRequired != pdFALSE )
 8006bae:	b148      	cbz	r0, 8006bc4 <xQueueGenericSend+0x9c>
							queueYIELD_IF_USING_PREEMPTION();
 8006bb0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006bb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006bc4:	f001 f9a8 	bl	8007f18 <vPortExitCritical>
				return pdPASS;
 8006bc8:	2001      	movs	r0, #1
}
 8006bca:	b005      	add	sp, #20
 8006bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0eb      	beq.n	8006bae <xQueueGenericSend+0x86>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bd6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006bda:	f000 fdff 	bl	80077dc <xTaskRemoveFromEventList>
 8006bde:	e7e6      	b.n	8006bae <xQueueGenericSend+0x86>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006be0:	9d01      	ldr	r5, [sp, #4]
 8006be2:	b91d      	cbnz	r5, 8006bec <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
 8006be4:	f001 f998 	bl	8007f18 <vPortExitCritical>
			return errQUEUE_FULL;
 8006be8:	2000      	movs	r0, #0
 8006bea:	e7ee      	b.n	8006bca <xQueueGenericSend+0xa2>
				else if( xEntryTimeSet == pdFALSE )
 8006bec:	f1b8 0f00 	cmp.w	r8, #0
 8006bf0:	d102      	bne.n	8006bf8 <xQueueGenericSend+0xd0>
					vTaskSetTimeOutState( &xTimeOut );
 8006bf2:	a802      	add	r0, sp, #8
 8006bf4:	f000 fe34 	bl	8007860 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8006bf8:	f001 f98e 	bl	8007f18 <vPortExitCritical>
		vTaskSuspendAll();
 8006bfc:	f000 fbfa 	bl	80073f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c00:	f001 f968 	bl	8007ed4 <vPortEnterCritical>
 8006c04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006c08:	2bff      	cmp	r3, #255	; 0xff
 8006c0a:	bf08      	it	eq
 8006c0c:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8006c10:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006c14:	2bff      	cmp	r3, #255	; 0xff
 8006c16:	bf08      	it	eq
 8006c18:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8006c1c:	f001 f97c 	bl	8007f18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c20:	a901      	add	r1, sp, #4
 8006c22:	a802      	add	r0, sp, #8
 8006c24:	f000 fe34 	bl	8007890 <xTaskCheckForTimeOut>
 8006c28:	bb40      	cbnz	r0, 8006c7c <xQueueGenericSend+0x154>
	taskENTER_CRITICAL();
 8006c2a:	f001 f953 	bl	8007ed4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c2e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006c30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d10f      	bne.n	8006c56 <xQueueGenericSend+0x12e>
	taskEXIT_CRITICAL();
 8006c36:	f001 f96f 	bl	8007f18 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c3a:	9901      	ldr	r1, [sp, #4]
 8006c3c:	f104 0010 	add.w	r0, r4, #16
 8006c40:	f000 fd8e 	bl	8007760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c44:	4620      	mov	r0, r4
 8006c46:	f7ff fec7 	bl	80069d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c4a:	f000 fc73 	bl	8007534 <xTaskResumeAll>
 8006c4e:	b150      	cbz	r0, 8006c66 <xQueueGenericSend+0x13e>
{
 8006c50:	f04f 0801 	mov.w	r8, #1
 8006c54:	e798      	b.n	8006b88 <xQueueGenericSend+0x60>
	taskEXIT_CRITICAL();
 8006c56:	f001 f95f 	bl	8007f18 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f7ff febc 	bl	80069d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c60:	f000 fc68 	bl	8007534 <xTaskResumeAll>
 8006c64:	e7f4      	b.n	8006c50 <xQueueGenericSend+0x128>
					portYIELD_WITHIN_API();
 8006c66:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c6e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	e7e9      	b.n	8006c50 <xQueueGenericSend+0x128>
			prvUnlockQueue( pxQueue );
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f7ff feab 	bl	80069d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c82:	f000 fc57 	bl	8007534 <xTaskResumeAll>
 8006c86:	e7af      	b.n	8006be8 <xQueueGenericSend+0xc0>
 8006c88:	0803bc66 	.word	0x0803bc66
 8006c8c:	0803bcd9 	.word	0x0803bcd9
 8006c90:	0803bd03 	.word	0x0803bd03
 8006c94:	0803bd53 	.word	0x0803bd53
 8006c98:	0803bd9a 	.word	0x0803bd9a

08006c9c <xQueueCreateMutex>:
	{
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	f7ff ff18 	bl	8006ad8 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8006ca8:	4604      	mov	r4, r0
 8006caa:	b138      	cbz	r0, 8006cbc <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8006cac:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006cae:	461a      	mov	r2, r3
 8006cb0:	4619      	mov	r1, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006cb2:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8006cb6:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006cb8:	f7ff ff36 	bl	8006b28 <xQueueGenericSend>
	}
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	bd10      	pop	{r4, pc}

08006cc0 <xQueueGenericSendFromISR>:
{
 8006cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc4:	4689      	mov	r9, r1
 8006cc6:	4690      	mov	r8, r2
 8006cc8:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8006cca:	4604      	mov	r4, r0
 8006ccc:	b928      	cbnz	r0, 8006cda <xQueueGenericSendFromISR+0x1a>
 8006cce:	f240 329f 	movw	r2, #927	; 0x39f
 8006cd2:	492c      	ldr	r1, [pc, #176]	; (8006d84 <xQueueGenericSendFromISR+0xc4>)
 8006cd4:	482c      	ldr	r0, [pc, #176]	; (8006d88 <xQueueGenericSendFromISR+0xc8>)
 8006cd6:	f003 fbb9 	bl	800a44c <assertFail>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cda:	f1b9 0f00 	cmp.w	r9, #0
 8006cde:	d107      	bne.n	8006cf0 <xQueueGenericSendFromISR+0x30>
 8006ce0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ce2:	b12b      	cbz	r3, 8006cf0 <xQueueGenericSendFromISR+0x30>
 8006ce4:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8006ce8:	4926      	ldr	r1, [pc, #152]	; (8006d84 <xQueueGenericSendFromISR+0xc4>)
 8006cea:	4828      	ldr	r0, [pc, #160]	; (8006d8c <xQueueGenericSendFromISR+0xcc>)
 8006cec:	f003 fbae 	bl	800a44c <assertFail>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cf0:	2f02      	cmp	r7, #2
 8006cf2:	d108      	bne.n	8006d06 <xQueueGenericSendFromISR+0x46>
 8006cf4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d005      	beq.n	8006d06 <xQueueGenericSendFromISR+0x46>
 8006cfa:	f240 32a1 	movw	r2, #929	; 0x3a1
 8006cfe:	4921      	ldr	r1, [pc, #132]	; (8006d84 <xQueueGenericSendFromISR+0xc4>)
 8006d00:	4823      	ldr	r0, [pc, #140]	; (8006d90 <xQueueGenericSendFromISR+0xd0>)
 8006d02:	f003 fba3 	bl	800a44c <assertFail>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d06:	f001 f9d1 	bl	80080ac <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8006d0a:	f3ef 8611 	mrs	r6, BASEPRI
 8006d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d1e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006d20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d301      	bcc.n	8006d2a <xQueueGenericSendFromISR+0x6a>
 8006d26:	2f02      	cmp	r7, #2
 8006d28:	d129      	bne.n	8006d7e <xQueueGenericSendFromISR+0xbe>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d2a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d2e:	463a      	mov	r2, r7
 8006d30:	4649      	mov	r1, r9
 8006d32:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d34:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d36:	f7ff fdc7 	bl	80068c8 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8006d3a:	1c6b      	adds	r3, r5, #1
 8006d3c:	d11a      	bne.n	8006d74 <xQueueGenericSendFromISR+0xb4>
					if( pxQueue->pxQueueSetContainer != NULL )
 8006d3e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006d40:	b183      	cbz	r3, 8006d64 <xQueueGenericSendFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8006d42:	4639      	mov	r1, r7
 8006d44:	4620      	mov	r0, r4
 8006d46:	f7ff fdf5 	bl	8006934 <prvNotifyQueueSetContainer>
 8006d4a:	b908      	cbnz	r0, 8006d50 <xQueueGenericSendFromISR+0x90>
			xReturn = pdPASS;
 8006d4c:	2001      	movs	r0, #1
 8006d4e:	e005      	b.n	8006d5c <xQueueGenericSendFromISR+0x9c>
							if( pxHigherPriorityTaskWoken != NULL )
 8006d50:	f1b8 0f00 	cmp.w	r8, #0
 8006d54:	d0fa      	beq.n	8006d4c <xQueueGenericSendFromISR+0x8c>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d56:	2001      	movs	r0, #1
 8006d58:	f8c8 0000 	str.w	r0, [r8]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006d5c:	f386 8811 	msr	BASEPRI, r6
}
 8006d60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d0f0      	beq.n	8006d4c <xQueueGenericSendFromISR+0x8c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d6a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006d6e:	f000 fd35 	bl	80077dc <xTaskRemoveFromEventList>
 8006d72:	e7ea      	b.n	8006d4a <xQueueGenericSendFromISR+0x8a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d74:	3501      	adds	r5, #1
 8006d76:	b26d      	sxtb	r5, r5
 8006d78:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8006d7c:	e7e6      	b.n	8006d4c <xQueueGenericSendFromISR+0x8c>
			xReturn = errQUEUE_FULL;
 8006d7e:	2000      	movs	r0, #0
 8006d80:	e7ec      	b.n	8006d5c <xQueueGenericSendFromISR+0x9c>
 8006d82:	bf00      	nop
 8006d84:	0803bc66 	.word	0x0803bc66
 8006d88:	0803bcd9 	.word	0x0803bcd9
 8006d8c:	0803bd03 	.word	0x0803bd03
 8006d90:	0803bd53 	.word	0x0803bd53

08006d94 <xQueueGiveFromISR>:
{
 8006d94:	b570      	push	{r4, r5, r6, lr}
 8006d96:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8006d98:	4604      	mov	r4, r0
 8006d9a:	b928      	cbnz	r0, 8006da8 <xQueueGiveFromISR+0x14>
 8006d9c:	f240 423c 	movw	r2, #1084	; 0x43c
 8006da0:	4925      	ldr	r1, [pc, #148]	; (8006e38 <xQueueGiveFromISR+0xa4>)
 8006da2:	4826      	ldr	r0, [pc, #152]	; (8006e3c <xQueueGiveFromISR+0xa8>)
 8006da4:	f003 fb52 	bl	800a44c <assertFail>
	configASSERT( pxQueue->uxItemSize == 0 );
 8006da8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006daa:	b12b      	cbz	r3, 8006db8 <xQueueGiveFromISR+0x24>
 8006dac:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8006db0:	4921      	ldr	r1, [pc, #132]	; (8006e38 <xQueueGiveFromISR+0xa4>)
 8006db2:	4823      	ldr	r0, [pc, #140]	; (8006e40 <xQueueGiveFromISR+0xac>)
 8006db4:	f003 fb4a 	bl	800a44c <assertFail>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006db8:	6823      	ldr	r3, [r4, #0]
 8006dba:	b93b      	cbnz	r3, 8006dcc <xQueueGiveFromISR+0x38>
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	b12b      	cbz	r3, 8006dcc <xQueueGiveFromISR+0x38>
 8006dc0:	f240 4245 	movw	r2, #1093	; 0x445
 8006dc4:	491c      	ldr	r1, [pc, #112]	; (8006e38 <xQueueGiveFromISR+0xa4>)
 8006dc6:	481f      	ldr	r0, [pc, #124]	; (8006e44 <xQueueGiveFromISR+0xb0>)
 8006dc8:	f003 fb40 	bl	800a44c <assertFail>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dcc:	f001 f96e 	bl	80080ac <vPortValidateInterruptPriority>
        __asm volatile
 8006dd0:	f3ef 8611 	mrs	r6, BASEPRI
 8006dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd8:	f383 8811 	msr	BASEPRI, r3
 8006ddc:	f3bf 8f6f 	isb	sy
 8006de0:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006de4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006de6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d923      	bls.n	8006e34 <xQueueGiveFromISR+0xa0>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006dec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8006df0:	3201      	adds	r2, #1
			if( cTxLock == queueUNLOCKED )
 8006df2:	29ff      	cmp	r1, #255	; 0xff
			const int8_t cTxLock = pxQueue->cTxLock;
 8006df4:	b24b      	sxtb	r3, r1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8006df6:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8006df8:	d117      	bne.n	8006e2a <xQueueGiveFromISR+0x96>
					if( pxQueue->pxQueueSetContainer != NULL )
 8006dfa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006dfc:	b16b      	cbz	r3, 8006e1a <xQueueGiveFromISR+0x86>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8006dfe:	2100      	movs	r1, #0
 8006e00:	4620      	mov	r0, r4
 8006e02:	f7ff fd97 	bl	8006934 <prvNotifyQueueSetContainer>
 8006e06:	b908      	cbnz	r0, 8006e0c <xQueueGiveFromISR+0x78>
			xReturn = pdPASS;
 8006e08:	2001      	movs	r0, #1
 8006e0a:	e003      	b.n	8006e14 <xQueueGiveFromISR+0x80>
							if( pxHigherPriorityTaskWoken != NULL )
 8006e0c:	2d00      	cmp	r5, #0
 8006e0e:	d0fb      	beq.n	8006e08 <xQueueGiveFromISR+0x74>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e10:	2001      	movs	r0, #1
 8006e12:	6028      	str	r0, [r5, #0]
        __asm volatile
 8006e14:	f386 8811 	msr	BASEPRI, r6
}
 8006e18:	bd70      	pop	{r4, r5, r6, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0f3      	beq.n	8006e08 <xQueueGiveFromISR+0x74>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e20:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006e24:	f000 fcda 	bl	80077dc <xTaskRemoveFromEventList>
 8006e28:	e7ed      	b.n	8006e06 <xQueueGiveFromISR+0x72>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	b25b      	sxtb	r3, r3
 8006e2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e32:	e7e9      	b.n	8006e08 <xQueueGiveFromISR+0x74>
			xReturn = errQUEUE_FULL;
 8006e34:	2000      	movs	r0, #0
 8006e36:	e7ed      	b.n	8006e14 <xQueueGiveFromISR+0x80>
 8006e38:	0803bc66 	.word	0x0803bc66
 8006e3c:	0803bcd9 	.word	0x0803bcd9
 8006e40:	0803bdf0 	.word	0x0803bdf0
 8006e44:	0803be09 	.word	0x0803be09

08006e48 <xQueueGenericReceive>:
{
 8006e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e4c:	b085      	sub	sp, #20
 8006e4e:	460d      	mov	r5, r1
 8006e50:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8006e52:	4604      	mov	r4, r0
{
 8006e54:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006e56:	b928      	cbnz	r0, 8006e64 <xQueueGenericReceive+0x1c>
 8006e58:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8006e5c:	4956      	ldr	r1, [pc, #344]	; (8006fb8 <xQueueGenericReceive+0x170>)
 8006e5e:	4857      	ldr	r0, [pc, #348]	; (8006fbc <xQueueGenericReceive+0x174>)
 8006e60:	f003 faf4 	bl	800a44c <assertFail>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e64:	b93d      	cbnz	r5, 8006e76 <xQueueGenericReceive+0x2e>
 8006e66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e68:	b12b      	cbz	r3, 8006e76 <xQueueGenericReceive+0x2e>
 8006e6a:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8006e6e:	4952      	ldr	r1, [pc, #328]	; (8006fb8 <xQueueGenericReceive+0x170>)
 8006e70:	4853      	ldr	r0, [pc, #332]	; (8006fc0 <xQueueGenericReceive+0x178>)
 8006e72:	f003 faeb 	bl	800a44c <assertFail>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e76:	f000 fd4b 	bl	8007910 <xTaskGetSchedulerState>
 8006e7a:	b938      	cbnz	r0, 8006e8c <xQueueGenericReceive+0x44>
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	b12b      	cbz	r3, 8006e8c <xQueueGenericReceive+0x44>
 8006e80:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8006e84:	494c      	ldr	r1, [pc, #304]	; (8006fb8 <xQueueGenericReceive+0x170>)
 8006e86:	484f      	ldr	r0, [pc, #316]	; (8006fc4 <xQueueGenericReceive+0x17c>)
 8006e88:	f003 fae0 	bl	800a44c <assertFail>
{
 8006e8c:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8006e90:	46c1      	mov	r9, r8
		taskENTER_CRITICAL();
 8006e92:	f001 f81f 	bl	8007ed4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e96:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e98:	b366      	cbz	r6, 8006ef4 <xQueueGenericReceive+0xac>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8006e9e:	f8d4 800c 	ldr.w	r8, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ea2:	f7ff fd85 	bl	80069b0 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8006ea6:	b9ef      	cbnz	r7, 8006ee4 <xQueueGenericReceive+0x9c>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ea8:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8006eaa:	3e01      	subs	r6, #1
 8006eac:	63a6      	str	r6, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006eae:	b913      	cbnz	r3, 8006eb6 <xQueueGenericReceive+0x6e>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006eb0:	f000 fdda 	bl	8007a68 <pvTaskIncrementMutexHeldCount>
 8006eb4:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006eb6:	6923      	ldr	r3, [r4, #16]
 8006eb8:	b173      	cbz	r3, 8006ed8 <xQueueGenericReceive+0x90>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eba:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ebe:	f000 fc8d 	bl	80077dc <xTaskRemoveFromEventList>
 8006ec2:	b148      	cbz	r0, 8006ed8 <xQueueGenericReceive+0x90>
							queueYIELD_IF_USING_PREEMPTION();
 8006ec4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006ec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ecc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006ed8:	f001 f81e 	bl	8007f18 <vPortExitCritical>
				return pdPASS;
 8006edc:	2001      	movs	r0, #1
}
 8006ede:	b005      	add	sp, #20
 8006ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8006ee6:	f8c4 800c 	str.w	r8, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d0f4      	beq.n	8006ed8 <xQueueGenericReceive+0x90>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006ef2:	e7e4      	b.n	8006ebe <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ef4:	9b01      	ldr	r3, [sp, #4]
 8006ef6:	b91b      	cbnz	r3, 8006f00 <xQueueGenericReceive+0xb8>
					taskEXIT_CRITICAL();
 8006ef8:	f001 f80e 	bl	8007f18 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8006efc:	2000      	movs	r0, #0
 8006efe:	e7ee      	b.n	8006ede <xQueueGenericReceive+0x96>
				else if( xEntryTimeSet == pdFALSE )
 8006f00:	f1b8 0f00 	cmp.w	r8, #0
 8006f04:	d102      	bne.n	8006f0c <xQueueGenericReceive+0xc4>
					vTaskSetTimeOutState( &xTimeOut );
 8006f06:	a802      	add	r0, sp, #8
 8006f08:	f000 fcaa 	bl	8007860 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8006f0c:	f001 f804 	bl	8007f18 <vPortExitCritical>
		vTaskSuspendAll();
 8006f10:	f000 fa70 	bl	80073f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f14:	f000 ffde 	bl	8007ed4 <vPortEnterCritical>
 8006f18:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006f1c:	2bff      	cmp	r3, #255	; 0xff
 8006f1e:	bf08      	it	eq
 8006f20:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8006f24:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006f28:	2bff      	cmp	r3, #255	; 0xff
 8006f2a:	bf08      	it	eq
 8006f2c:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8006f30:	f000 fff2 	bl	8007f18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f34:	a901      	add	r1, sp, #4
 8006f36:	a802      	add	r0, sp, #8
 8006f38:	f000 fcaa 	bl	8007890 <xTaskCheckForTimeOut>
 8006f3c:	bb70      	cbnz	r0, 8006f9c <xQueueGenericReceive+0x154>
	taskENTER_CRITICAL();
 8006f3e:	f000 ffc9 	bl	8007ed4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006f42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006f44:	bb03      	cbnz	r3, 8006f88 <xQueueGenericReceive+0x140>
	taskEXIT_CRITICAL();
 8006f46:	f000 ffe7 	bl	8007f18 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	b933      	cbnz	r3, 8006f5c <xQueueGenericReceive+0x114>
						taskENTER_CRITICAL();
 8006f4e:	f000 ffc1 	bl	8007ed4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006f52:	6860      	ldr	r0, [r4, #4]
 8006f54:	f000 fcec 	bl	8007930 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8006f58:	f000 ffde 	bl	8007f18 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f5c:	9901      	ldr	r1, [sp, #4]
 8006f5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006f62:	f000 fbfd 	bl	8007760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f66:	4620      	mov	r0, r4
 8006f68:	f7ff fd36 	bl	80069d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f6c:	f000 fae2 	bl	8007534 <xTaskResumeAll>
 8006f70:	b988      	cbnz	r0, 8006f96 <xQueueGenericReceive+0x14e>
					portYIELD_WITHIN_API();
 8006f72:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f7a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	e006      	b.n	8006f96 <xQueueGenericReceive+0x14e>
	taskEXIT_CRITICAL();
 8006f88:	f000 ffc6 	bl	8007f18 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f7ff fd23 	bl	80069d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f92:	f000 facf 	bl	8007534 <xTaskResumeAll>
{
 8006f96:	f04f 0801 	mov.w	r8, #1
 8006f9a:	e77a      	b.n	8006e92 <xQueueGenericReceive+0x4a>
			prvUnlockQueue( pxQueue );
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	f7ff fd1b 	bl	80069d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fa2:	f000 fac7 	bl	8007534 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8006fa6:	f000 ff95 	bl	8007ed4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006faa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d0a3      	beq.n	8006ef8 <xQueueGenericReceive+0xb0>
	taskEXIT_CRITICAL();
 8006fb0:	f000 ffb2 	bl	8007f18 <vPortExitCritical>
	return xReturn;
 8006fb4:	e7ef      	b.n	8006f96 <xQueueGenericReceive+0x14e>
 8006fb6:	bf00      	nop
 8006fb8:	0803bc66 	.word	0x0803bc66
 8006fbc:	0803bcd9 	.word	0x0803bcd9
 8006fc0:	0803be64 	.word	0x0803be64
 8006fc4:	0803bd9a 	.word	0x0803bd9a

08006fc8 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fc8:	2300      	movs	r3, #0
	{
 8006fca:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006fcc:	4a06      	ldr	r2, [pc, #24]	; (8006fe8 <vQueueAddToRegistry+0x20>)
 8006fce:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8006fd2:	b92c      	cbnz	r4, 8006fe0 <vQueueAddToRegistry+0x18>
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006fd4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fdc:	6058      	str	r0, [r3, #4]
	}
 8006fde:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	2b0a      	cmp	r3, #10
 8006fe4:	d1f3      	bne.n	8006fce <vQueueAddToRegistry+0x6>
 8006fe6:	e7fa      	b.n	8006fde <vQueueAddToRegistry+0x16>
 8006fe8:	200003a0 	.word	0x200003a0

08006fec <vQueueWaitForMessageRestricted>:
	{
 8006fec:	b570      	push	{r4, r5, r6, lr}
 8006fee:	4604      	mov	r4, r0
 8006ff0:	460d      	mov	r5, r1
 8006ff2:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
 8006ff4:	f000 ff6e 	bl	8007ed4 <vPortEnterCritical>
 8006ff8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006ffc:	2bff      	cmp	r3, #255	; 0xff
 8006ffe:	bf04      	itt	eq
 8007000:	2300      	moveq	r3, #0
 8007002:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8007006:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800700a:	2bff      	cmp	r3, #255	; 0xff
 800700c:	bf04      	itt	eq
 800700e:	2300      	moveq	r3, #0
 8007010:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8007014:	f000 ff80 	bl	8007f18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007018:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800701a:	b92b      	cbnz	r3, 8007028 <vQueueWaitForMessageRestricted+0x3c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800701c:	4632      	mov	r2, r6
 800701e:	4629      	mov	r1, r5
 8007020:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007024:	f000 fbb8 	bl	8007798 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 8007028:	4620      	mov	r0, r4
	}
 800702a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 800702e:	f7ff bcd3 	b.w	80069d8 <prvUnlockQueue>
	...

08007034 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007036:	4b1a      	ldr	r3, [pc, #104]	; (80070a0 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007038:	4d1a      	ldr	r5, [pc, #104]	; (80070a4 <prvAddCurrentTaskToDelayedList+0x70>)
{
 800703a:	4606      	mov	r6, r0
const TickType_t xConstTickCount = xTickCount;
 800703c:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800703e:	6828      	ldr	r0, [r5, #0]
{
 8007040:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007042:	3004      	adds	r0, #4
 8007044:	f7ff fc31 	bl	80068aa <uxListRemove>
 8007048:	b940      	cbnz	r0, 800705c <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800704a:	682a      	ldr	r2, [r5, #0]
 800704c:	4916      	ldr	r1, [pc, #88]	; (80070a8 <prvAddCurrentTaskToDelayedList+0x74>)
 800704e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8007050:	2201      	movs	r2, #1
 8007052:	680b      	ldr	r3, [r1, #0]
 8007054:	4082      	lsls	r2, r0
 8007056:	ea23 0302 	bic.w	r3, r3, r2
 800705a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800705c:	1c73      	adds	r3, r6, #1
 800705e:	d107      	bne.n	8007070 <prvAddCurrentTaskToDelayedList+0x3c>
 8007060:	b137      	cbz	r7, 8007070 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007062:	6829      	ldr	r1, [r5, #0]
 8007064:	4811      	ldr	r0, [pc, #68]	; (80070ac <prvAddCurrentTaskToDelayedList+0x78>)
 8007066:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007068:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800706c:	f7ff bbfa 	b.w	8006864 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	19a4      	adds	r4, r4, r6
 8007074:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007076:	d307      	bcc.n	8007088 <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007078:	4b0d      	ldr	r3, [pc, #52]	; (80070b0 <prvAddCurrentTaskToDelayedList+0x7c>)
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	6829      	ldr	r1, [r5, #0]
}
 800707e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007082:	3104      	adds	r1, #4
 8007084:	f7ff bbfa 	b.w	800687c <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007088:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <prvAddCurrentTaskToDelayedList+0x80>)
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	6829      	ldr	r1, [r5, #0]
 800708e:	3104      	adds	r1, #4
 8007090:	f7ff fbf4 	bl	800687c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007094:	4b08      	ldr	r3, [pc, #32]	; (80070b8 <prvAddCurrentTaskToDelayedList+0x84>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 800709a:	bf88      	it	hi
 800709c:	601c      	strhi	r4, [r3, #0]
}
 800709e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070a0:	20000550 	.word	0x20000550
 80070a4:	200003f0 	.word	0x200003f0
 80070a8:	200004d8 	.word	0x200004d8
 80070ac:	20000528 	.word	0x20000528
 80070b0:	200003f8 	.word	0x200003f8
 80070b4:	200003f4 	.word	0x200003f4
 80070b8:	20000508 	.word	0x20000508

080070bc <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070bc:	4a06      	ldr	r2, [pc, #24]	; (80070d8 <prvResetNextTaskUnblockTime+0x1c>)
 80070be:	6813      	ldr	r3, [r2, #0]
 80070c0:	6819      	ldr	r1, [r3, #0]
 80070c2:	4b06      	ldr	r3, [pc, #24]	; (80070dc <prvResetNextTaskUnblockTime+0x20>)
 80070c4:	b919      	cbnz	r1, 80070ce <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 80070c6:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070ca:	601a      	str	r2, [r3, #0]
}
 80070cc:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80070ce:	6812      	ldr	r2, [r2, #0]
 80070d0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070d2:	68d2      	ldr	r2, [r2, #12]
 80070d4:	6852      	ldr	r2, [r2, #4]
 80070d6:	e7f8      	b.n	80070ca <prvResetNextTaskUnblockTime+0xe>
 80070d8:	200003f4 	.word	0x200003f4
 80070dc:	20000508 	.word	0x20000508

080070e0 <xTaskCreate>:
	{
 80070e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070e4:	0095      	lsls	r5, r2, #2
	{
 80070e6:	4607      	mov	r7, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070e8:	4628      	mov	r0, r5
	{
 80070ea:	460e      	mov	r6, r1
 80070ec:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070ee:	f001 f831 	bl	8008154 <pvPortMalloc>
			if( pxStack != NULL )
 80070f2:	4681      	mov	r9, r0
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f000 80a2 	beq.w	800723e <xTaskCreate+0x15e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80070fa:	2060      	movs	r0, #96	; 0x60
 80070fc:	f001 f82a 	bl	8008154 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8007100:	4604      	mov	r4, r0
 8007102:	2800      	cmp	r0, #0
 8007104:	f000 8098 	beq.w	8007238 <xTaskCreate+0x158>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007108:	462a      	mov	r2, r5
					pxNewTCB->pxStack = pxStack;
 800710a:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800710e:	21a5      	movs	r1, #165	; 0xa5
 8007110:	4648      	mov	r0, r9
 8007112:	f004 faa9 	bl	800b668 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007116:	f8d4 b030 	ldr.w	fp, [r4, #48]	; 0x30
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800711a:	1e73      	subs	r3, r6, #1
 800711c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8007120:	360f      	adds	r6, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007122:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8007126:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800712a:	b109      	cbz	r1, 8007130 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800712c:	42b3      	cmp	r3, r6
 800712e:	d1f8      	bne.n	8007122 <xTaskCreate+0x42>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007130:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007132:	f04f 0a00 	mov.w	sl, #0
 8007136:	2e09      	cmp	r6, #9
 8007138:	bf28      	it	cs
 800713a:	2609      	movcs	r6, #9
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800713c:	f104 0904 	add.w	r9, r4, #4
 8007140:	4648      	mov	r0, r9
		pxNewTCB->uxMutexesHeld = 0;
 8007142:	e9c4 6a13 	strd	r6, sl, [r4, #76]	; 0x4c
	pxNewTCB->uxPriority = uxPriority;
 8007146:	62e6      	str	r6, [r4, #44]	; 0x2c
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007148:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800714c:	3d04      	subs	r5, #4
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800714e:	f7ff fb86 	bl	800685e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007152:	f1c6 060a 	rsb	r6, r6, #10
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007156:	f104 0018 	add.w	r0, r4, #24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800715a:	445d      	add	r5, fp
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800715c:	f7ff fb7f 	bl	800685e <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8007160:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007164:	4642      	mov	r2, r8
 8007166:	4639      	mov	r1, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007168:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800716a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800716c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTaskTag = NULL;
 800716e:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007172:	f884 a05c 	strb.w	sl, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007176:	f025 0007 	bic.w	r0, r5, #7
 800717a:	f000 fe81 	bl	8007e80 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 800717e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007180:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8007182:	b103      	cbz	r3, 8007186 <xTaskCreate+0xa6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007184:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8007186:	f000 fea5 	bl	8007ed4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800718a:	4b34      	ldr	r3, [pc, #208]	; (800725c <xTaskCreate+0x17c>)
		if( pxCurrentTCB == NULL )
 800718c:	4e34      	ldr	r6, [pc, #208]	; (8007260 <xTaskCreate+0x180>)
		uxCurrentNumberOfTasks++;
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	4f34      	ldr	r7, [pc, #208]	; (8007264 <xTaskCreate+0x184>)
 8007192:	3201      	adds	r2, #1
 8007194:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007196:	6835      	ldr	r5, [r6, #0]
 8007198:	2d00      	cmp	r5, #0
 800719a:	d153      	bne.n	8007244 <xTaskCreate+0x164>
			pxCurrentTCB = pxNewTCB;
 800719c:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d11f      	bne.n	80071e4 <xTaskCreate+0x104>
 80071a4:	46b8      	mov	r8, r7
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071a6:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071a8:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071aa:	f7ff fb4d 	bl	8006848 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071ae:	2d0a      	cmp	r5, #10
 80071b0:	f108 0814 	add.w	r8, r8, #20
 80071b4:	d1f7      	bne.n	80071a6 <xTaskCreate+0xc6>
	vListInitialise( &xDelayedTaskList1 );
 80071b6:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8007268 <xTaskCreate+0x188>
	vListInitialise( &xDelayedTaskList2 );
 80071ba:	4d2c      	ldr	r5, [pc, #176]	; (800726c <xTaskCreate+0x18c>)
	vListInitialise( &xDelayedTaskList1 );
 80071bc:	4640      	mov	r0, r8
 80071be:	f7ff fb43 	bl	8006848 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80071c2:	4628      	mov	r0, r5
 80071c4:	f7ff fb40 	bl	8006848 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80071c8:	4829      	ldr	r0, [pc, #164]	; (8007270 <xTaskCreate+0x190>)
 80071ca:	f7ff fb3d 	bl	8006848 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80071ce:	4829      	ldr	r0, [pc, #164]	; (8007274 <xTaskCreate+0x194>)
 80071d0:	f7ff fb3a 	bl	8006848 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80071d4:	4828      	ldr	r0, [pc, #160]	; (8007278 <xTaskCreate+0x198>)
 80071d6:	f7ff fb37 	bl	8006848 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80071da:	4b28      	ldr	r3, [pc, #160]	; (800727c <xTaskCreate+0x19c>)
 80071dc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071e0:	4b27      	ldr	r3, [pc, #156]	; (8007280 <xTaskCreate+0x1a0>)
 80071e2:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80071e4:	2501      	movs	r5, #1
		uxTaskNumber++;
 80071e6:	4a27      	ldr	r2, [pc, #156]	; (8007284 <xTaskCreate+0x1a4>)
		prvAddTaskToReadyList( pxNewTCB );
 80071e8:	4927      	ldr	r1, [pc, #156]	; (8007288 <xTaskCreate+0x1a8>)
		uxTaskNumber++;
 80071ea:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80071ec:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80071ee:	3301      	adds	r3, #1
 80071f0:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80071f2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80071f4:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80071f6:	fa05 f302 	lsl.w	r3, r5, r2
 80071fa:	4303      	orrs	r3, r0
 80071fc:	2014      	movs	r0, #20
 80071fe:	600b      	str	r3, [r1, #0]
 8007200:	fb00 7002 	mla	r0, r0, r2, r7
 8007204:	4649      	mov	r1, r9
 8007206:	f7ff fb2d 	bl	8006864 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800720a:	f000 fe85 	bl	8007f18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800720e:	4b1f      	ldr	r3, [pc, #124]	; (800728c <xTaskCreate+0x1ac>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	b173      	cbz	r3, 8007232 <xTaskCreate+0x152>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007214:	6833      	ldr	r3, [r6, #0]
 8007216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007218:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800721a:	429a      	cmp	r2, r3
 800721c:	d209      	bcs.n	8007232 <xTaskCreate+0x152>
			taskYIELD_IF_USING_PREEMPTION();
 800721e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007222:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007226:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	f3bf 8f6f 	isb	sy
	}
 8007232:	4628      	mov	r0, r5
 8007234:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8007238:	4648      	mov	r0, r9
 800723a:	f001 f827 	bl	800828c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800723e:	f04f 35ff 	mov.w	r5, #4294967295
 8007242:	e7f6      	b.n	8007232 <xTaskCreate+0x152>
			if( xSchedulerRunning == pdFALSE )
 8007244:	4b11      	ldr	r3, [pc, #68]	; (800728c <xTaskCreate+0x1ac>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1cb      	bne.n	80071e4 <xTaskCreate+0x104>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800724c:	6833      	ldr	r3, [r6, #0]
 800724e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007252:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8007254:	bf28      	it	cs
 8007256:	6034      	strcs	r4, [r6, #0]
 8007258:	e7c4      	b.n	80071e4 <xTaskCreate+0x104>
 800725a:	bf00      	nop
 800725c:	200004c4 	.word	0x200004c4
 8007260:	200003f0 	.word	0x200003f0
 8007264:	200003fc 	.word	0x200003fc
 8007268:	200004dc 	.word	0x200004dc
 800726c:	200004f0 	.word	0x200004f0
 8007270:	20000510 	.word	0x20000510
 8007274:	2000053c 	.word	0x2000053c
 8007278:	20000528 	.word	0x20000528
 800727c:	200003f4 	.word	0x200003f4
 8007280:	200003f8 	.word	0x200003f8
 8007284:	200004d4 	.word	0x200004d4
 8007288:	200004d8 	.word	0x200004d8
 800728c:	20000524 	.word	0x20000524

08007290 <vTaskDelete>:
	{
 8007290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007292:	4604      	mov	r4, r0
 8007294:	4d2a      	ldr	r5, [pc, #168]	; (8007340 <vTaskDelete+0xb0>)
		taskENTER_CRITICAL();
 8007296:	f000 fe1d 	bl	8007ed4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800729a:	b904      	cbnz	r4, 800729e <vTaskDelete+0xe>
 800729c:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800729e:	1d26      	adds	r6, r4, #4
 80072a0:	4630      	mov	r0, r6
 80072a2:	f7ff fb02 	bl	80068aa <uxListRemove>
 80072a6:	b960      	cbnz	r0, 80072c2 <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80072a8:	2014      	movs	r0, #20
 80072aa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80072ac:	4b25      	ldr	r3, [pc, #148]	; (8007344 <vTaskDelete+0xb4>)
 80072ae:	4378      	muls	r0, r7
 80072b0:	581b      	ldr	r3, [r3, r0]
 80072b2:	b933      	cbnz	r3, 80072c2 <vTaskDelete+0x32>
 80072b4:	2201      	movs	r2, #1
 80072b6:	4924      	ldr	r1, [pc, #144]	; (8007348 <vTaskDelete+0xb8>)
 80072b8:	40ba      	lsls	r2, r7
 80072ba:	680b      	ldr	r3, [r1, #0]
 80072bc:	ea23 0302 	bic.w	r3, r3, r2
 80072c0:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80072c4:	b11b      	cbz	r3, 80072ce <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072c6:	f104 0018 	add.w	r0, r4, #24
 80072ca:	f7ff faee 	bl	80068aa <uxListRemove>
			uxTaskNumber++;
 80072ce:	4a1f      	ldr	r2, [pc, #124]	; (800734c <vTaskDelete+0xbc>)
 80072d0:	6813      	ldr	r3, [r2, #0]
 80072d2:	3301      	adds	r3, #1
 80072d4:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 80072d6:	682b      	ldr	r3, [r5, #0]
 80072d8:	42a3      	cmp	r3, r4
 80072da:	d123      	bne.n	8007324 <vTaskDelete+0x94>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80072dc:	4631      	mov	r1, r6
 80072de:	481c      	ldr	r0, [pc, #112]	; (8007350 <vTaskDelete+0xc0>)
 80072e0:	f7ff fac0 	bl	8006864 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 80072e4:	4a1b      	ldr	r2, [pc, #108]	; (8007354 <vTaskDelete+0xc4>)
 80072e6:	6813      	ldr	r3, [r2, #0]
 80072e8:	3301      	adds	r3, #1
 80072ea:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80072ec:	f000 fe14 	bl	8007f18 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80072f0:	4b19      	ldr	r3, [pc, #100]	; (8007358 <vTaskDelete+0xc8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	b1ab      	cbz	r3, 8007322 <vTaskDelete+0x92>
			if( pxTCB == pxCurrentTCB )
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	42a3      	cmp	r3, r4
 80072fa:	d112      	bne.n	8007322 <vTaskDelete+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 80072fc:	4b17      	ldr	r3, [pc, #92]	; (800735c <vTaskDelete+0xcc>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	b12b      	cbz	r3, 800730e <vTaskDelete+0x7e>
 8007302:	f240 4265 	movw	r2, #1125	; 0x465
 8007306:	4916      	ldr	r1, [pc, #88]	; (8007360 <vTaskDelete+0xd0>)
 8007308:	4816      	ldr	r0, [pc, #88]	; (8007364 <vTaskDelete+0xd4>)
 800730a:	f003 f89f 	bl	800a44c <assertFail>
				portYIELD_WITHIN_API();
 800730e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007316:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	f3bf 8f6f 	isb	sy
	}
 8007322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				--uxCurrentNumberOfTasks;
 8007324:	4a10      	ldr	r2, [pc, #64]	; (8007368 <vTaskDelete+0xd8>)
			vPortFree( pxTCB->pxStack );
 8007326:	6b20      	ldr	r0, [r4, #48]	; 0x30
				--uxCurrentNumberOfTasks;
 8007328:	6813      	ldr	r3, [r2, #0]
 800732a:	3b01      	subs	r3, #1
 800732c:	6013      	str	r3, [r2, #0]
			vPortFree( pxTCB->pxStack );
 800732e:	f000 ffad 	bl	800828c <vPortFree>
			vPortFree( pxTCB );
 8007332:	4620      	mov	r0, r4
 8007334:	f000 ffaa 	bl	800828c <vPortFree>
				prvResetNextTaskUnblockTime();
 8007338:	f7ff fec0 	bl	80070bc <prvResetNextTaskUnblockTime>
 800733c:	e7d6      	b.n	80072ec <vTaskDelete+0x5c>
 800733e:	bf00      	nop
 8007340:	200003f0 	.word	0x200003f0
 8007344:	200003fc 	.word	0x200003fc
 8007348:	200004d8 	.word	0x200004d8
 800734c:	200004d4 	.word	0x200004d4
 8007350:	2000053c 	.word	0x2000053c
 8007354:	200004c8 	.word	0x200004c8
 8007358:	20000524 	.word	0x20000524
 800735c:	200004d0 	.word	0x200004d0
 8007360:	0803beaf 	.word	0x0803beaf
 8007364:	0803becd 	.word	0x0803becd
 8007368:	200004c4 	.word	0x200004c4

0800736c <vTaskStartScheduler>:
{
 800736c:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800736e:	2400      	movs	r4, #0
 8007370:	4b18      	ldr	r3, [pc, #96]	; (80073d4 <vTaskStartScheduler+0x68>)
 8007372:	2296      	movs	r2, #150	; 0x96
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	4918      	ldr	r1, [pc, #96]	; (80073d8 <vTaskStartScheduler+0x6c>)
 8007378:	4623      	mov	r3, r4
 800737a:	4818      	ldr	r0, [pc, #96]	; (80073dc <vTaskStartScheduler+0x70>)
 800737c:	9400      	str	r4, [sp, #0]
 800737e:	f7ff feaf 	bl	80070e0 <xTaskCreate>
		if( xReturn == pdPASS )
 8007382:	2801      	cmp	r0, #1
 8007384:	d118      	bne.n	80073b8 <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 8007386:	f000 fbc5 	bl	8007b14 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800738a:	2801      	cmp	r0, #1
 800738c:	d114      	bne.n	80073b8 <vTaskStartScheduler+0x4c>
        __asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800739e:	f04f 32ff 	mov.w	r2, #4294967295
 80073a2:	4b0f      	ldr	r3, [pc, #60]	; (80073e0 <vTaskStartScheduler+0x74>)
 80073a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073a6:	4b0f      	ldr	r3, [pc, #60]	; (80073e4 <vTaskStartScheduler+0x78>)
 80073a8:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80073aa:	4b0f      	ldr	r3, [pc, #60]	; (80073e8 <vTaskStartScheduler+0x7c>)
 80073ac:	601c      	str	r4, [r3, #0]
}
 80073ae:	b002      	add	sp, #8
 80073b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80073b4:	f000 be10 	b.w	8007fd8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073b8:	3001      	adds	r0, #1
 80073ba:	d108      	bne.n	80073ce <vTaskStartScheduler+0x62>
 80073bc:	f240 7284 	movw	r2, #1924	; 0x784
 80073c0:	490a      	ldr	r1, [pc, #40]	; (80073ec <vTaskStartScheduler+0x80>)
 80073c2:	480b      	ldr	r0, [pc, #44]	; (80073f0 <vTaskStartScheduler+0x84>)
}
 80073c4:	b002      	add	sp, #8
 80073c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073ca:	f003 b83f 	b.w	800a44c <assertFail>
}
 80073ce:	b002      	add	sp, #8
 80073d0:	bd10      	pop	{r4, pc}
 80073d2:	bf00      	nop
 80073d4:	20000504 	.word	0x20000504
 80073d8:	0803bee7 	.word	0x0803bee7
 80073dc:	08007675 	.word	0x08007675
 80073e0:	20000508 	.word	0x20000508
 80073e4:	20000524 	.word	0x20000524
 80073e8:	20000550 	.word	0x20000550
 80073ec:	0803beaf 	.word	0x0803beaf
 80073f0:	0803beec 	.word	0x0803beec

080073f4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80073f4:	4a02      	ldr	r2, [pc, #8]	; (8007400 <vTaskSuspendAll+0xc>)
 80073f6:	6813      	ldr	r3, [r2, #0]
 80073f8:	3301      	adds	r3, #1
 80073fa:	6013      	str	r3, [r2, #0]
}
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	200004d0 	.word	0x200004d0

08007404 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8007404:	4b01      	ldr	r3, [pc, #4]	; (800740c <xTaskGetTickCount+0x8>)
 8007406:	6818      	ldr	r0, [r3, #0]
}
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	20000550 	.word	0x20000550

08007410 <xTaskIncrementTick>:
{
 8007410:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007414:	4b3a      	ldr	r3, [pc, #232]	; (8007500 <xTaskIncrementTick+0xf0>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d16b      	bne.n	80074f4 <xTaskIncrementTick+0xe4>
		const TickType_t xConstTickCount = xTickCount + 1;
 800741c:	4b39      	ldr	r3, [pc, #228]	; (8007504 <xTaskIncrementTick+0xf4>)
 800741e:	681d      	ldr	r5, [r3, #0]
 8007420:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8007422:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8007424:	b9a5      	cbnz	r5, 8007450 <xTaskIncrementTick+0x40>
			taskSWITCH_DELAYED_LISTS();
 8007426:	4c38      	ldr	r4, [pc, #224]	; (8007508 <xTaskIncrementTick+0xf8>)
 8007428:	6823      	ldr	r3, [r4, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	b12b      	cbz	r3, 800743a <xTaskIncrementTick+0x2a>
 800742e:	f640 12d9 	movw	r2, #2521	; 0x9d9
 8007432:	4936      	ldr	r1, [pc, #216]	; (800750c <xTaskIncrementTick+0xfc>)
 8007434:	4836      	ldr	r0, [pc, #216]	; (8007510 <xTaskIncrementTick+0x100>)
 8007436:	f003 f809 	bl	800a44c <assertFail>
 800743a:	4b36      	ldr	r3, [pc, #216]	; (8007514 <xTaskIncrementTick+0x104>)
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	6819      	ldr	r1, [r3, #0]
 8007440:	6021      	str	r1, [r4, #0]
 8007442:	601a      	str	r2, [r3, #0]
 8007444:	4a34      	ldr	r2, [pc, #208]	; (8007518 <xTaskIncrementTick+0x108>)
 8007446:	6813      	ldr	r3, [r2, #0]
 8007448:	3301      	adds	r3, #1
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	f7ff fe36 	bl	80070bc <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007450:	4e32      	ldr	r6, [pc, #200]	; (800751c <xTaskIncrementTick+0x10c>)
BaseType_t xSwitchRequired = pdFALSE;
 8007452:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007454:	6833      	ldr	r3, [r6, #0]
 8007456:	4f32      	ldr	r7, [pc, #200]	; (8007520 <xTaskIncrementTick+0x110>)
 8007458:	42ab      	cmp	r3, r5
 800745a:	d910      	bls.n	800747e <xTaskIncrementTick+0x6e>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800745c:	2214      	movs	r2, #20
 800745e:	4b31      	ldr	r3, [pc, #196]	; (8007524 <xTaskIncrementTick+0x114>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007464:	4353      	muls	r3, r2
 8007466:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8007468:	2b02      	cmp	r3, #2
 800746a:	bf28      	it	cs
 800746c:	2401      	movcs	r4, #1
		if( xYieldPending != pdFALSE )
 800746e:	4b2e      	ldr	r3, [pc, #184]	; (8007528 <xTaskIncrementTick+0x118>)
 8007470:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8007472:	2b00      	cmp	r3, #0
}
 8007474:	bf0c      	ite	eq
 8007476:	4620      	moveq	r0, r4
 8007478:	2001      	movne	r0, #1
 800747a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800747e:	f8df a088 	ldr.w	sl, [pc, #136]	; 8007508 <xTaskIncrementTick+0xf8>
					prvAddTaskToReadyList( pxTCB );
 8007482:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 800752c <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007486:	f8da 3000 	ldr.w	r3, [sl]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	b91b      	cbnz	r3, 8007496 <xTaskIncrementTick+0x86>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800748e:	f04f 33ff 	mov.w	r3, #4294967295
 8007492:	6033      	str	r3, [r6, #0]
					break;
 8007494:	e7e2      	b.n	800745c <xTaskIncrementTick+0x4c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007496:	f8da 3000 	ldr.w	r3, [sl]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80074a0:	f8db 2004 	ldr.w	r2, [fp, #4]
					if( xConstTickCount < xItemValue )
 80074a4:	4295      	cmp	r5, r2
 80074a6:	d201      	bcs.n	80074ac <xTaskIncrementTick+0x9c>
						xNextTaskUnblockTime = xItemValue;
 80074a8:	6032      	str	r2, [r6, #0]
						break;
 80074aa:	e7d7      	b.n	800745c <xTaskIncrementTick+0x4c>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ac:	f10b 0804 	add.w	r8, fp, #4
 80074b0:	4640      	mov	r0, r8
 80074b2:	f7ff f9fa 	bl	80068aa <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80074b6:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 80074ba:	b11a      	cbz	r2, 80074c4 <xTaskIncrementTick+0xb4>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074bc:	f10b 0018 	add.w	r0, fp, #24
 80074c0:	f7ff f9f3 	bl	80068aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074c4:	2201      	movs	r2, #1
 80074c6:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 80074ca:	f8d9 3000 	ldr.w	r3, [r9]
 80074ce:	4082      	lsls	r2, r0
 80074d0:	431a      	orrs	r2, r3
 80074d2:	f8c9 2000 	str.w	r2, [r9]
 80074d6:	2214      	movs	r2, #20
 80074d8:	4641      	mov	r1, r8
 80074da:	fb02 7000 	mla	r0, r2, r0, r7
 80074de:	f7ff f9c1 	bl	8006864 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074e2:	4b10      	ldr	r3, [pc, #64]	; (8007524 <xTaskIncrementTick+0x114>)
 80074e4:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 80074e8:	6819      	ldr	r1, [r3, #0]
 80074ea:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80074ec:	429a      	cmp	r2, r3
 80074ee:	bf28      	it	cs
 80074f0:	2401      	movcs	r4, #1
 80074f2:	e7c8      	b.n	8007486 <xTaskIncrementTick+0x76>
		++uxPendedTicks;
 80074f4:	4a0e      	ldr	r2, [pc, #56]	; (8007530 <xTaskIncrementTick+0x120>)
BaseType_t xSwitchRequired = pdFALSE;
 80074f6:	2400      	movs	r4, #0
		++uxPendedTicks;
 80074f8:	6813      	ldr	r3, [r2, #0]
 80074fa:	3301      	adds	r3, #1
 80074fc:	6013      	str	r3, [r2, #0]
 80074fe:	e7b6      	b.n	800746e <xTaskIncrementTick+0x5e>
 8007500:	200004d0 	.word	0x200004d0
 8007504:	20000550 	.word	0x20000550
 8007508:	200003f4 	.word	0x200003f4
 800750c:	0803beaf 	.word	0x0803beaf
 8007510:	0803bf1d 	.word	0x0803bf1d
 8007514:	200003f8 	.word	0x200003f8
 8007518:	2000050c 	.word	0x2000050c
 800751c:	20000508 	.word	0x20000508
 8007520:	200003fc 	.word	0x200003fc
 8007524:	200003f0 	.word	0x200003f0
 8007528:	20000554 	.word	0x20000554
 800752c:	200004d8 	.word	0x200004d8
 8007530:	200004cc 	.word	0x200004cc

08007534 <xTaskResumeAll>:
{
 8007534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8007538:	4c30      	ldr	r4, [pc, #192]	; (80075fc <xTaskResumeAll+0xc8>)
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	b92b      	cbnz	r3, 800754a <xTaskResumeAll+0x16>
 800753e:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8007542:	492f      	ldr	r1, [pc, #188]	; (8007600 <xTaskResumeAll+0xcc>)
 8007544:	482f      	ldr	r0, [pc, #188]	; (8007604 <xTaskResumeAll+0xd0>)
 8007546:	f002 ff81 	bl	800a44c <assertFail>
	taskENTER_CRITICAL();
 800754a:	f000 fcc3 	bl	8007ed4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	3b01      	subs	r3, #1
 8007552:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007554:	6824      	ldr	r4, [r4, #0]
 8007556:	b12c      	cbz	r4, 8007564 <xTaskResumeAll+0x30>
BaseType_t xAlreadyYielded = pdFALSE;
 8007558:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800755a:	f000 fcdd 	bl	8007f18 <vPortExitCritical>
}
 800755e:	4620      	mov	r0, r4
 8007560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007564:	4b28      	ldr	r3, [pc, #160]	; (8007608 <xTaskResumeAll+0xd4>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d0f5      	beq.n	8007558 <xTaskResumeAll+0x24>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800756c:	4d27      	ldr	r5, [pc, #156]	; (800760c <xTaskResumeAll+0xd8>)
					prvAddTaskToReadyList( pxTCB );
 800756e:	4e28      	ldr	r6, [pc, #160]	; (8007610 <xTaskResumeAll+0xdc>)
 8007570:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007614 <xTaskResumeAll+0xe0>
 8007574:	e01f      	b.n	80075b6 <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007576:	68eb      	ldr	r3, [r5, #12]
					prvAddTaskToReadyList( pxTCB );
 8007578:	2701      	movs	r7, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800757a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800757c:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007580:	f104 0018 	add.w	r0, r4, #24
 8007584:	f7ff f991 	bl	80068aa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007588:	4648      	mov	r0, r9
 800758a:	f7ff f98e 	bl	80068aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800758e:	2014      	movs	r0, #20
 8007590:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007592:	6831      	ldr	r1, [r6, #0]
 8007594:	fa07 f302 	lsl.w	r3, r7, r2
 8007598:	430b      	orrs	r3, r1
 800759a:	fb00 8002 	mla	r0, r0, r2, r8
 800759e:	4649      	mov	r1, r9
 80075a0:	6033      	str	r3, [r6, #0]
 80075a2:	f7ff f95f 	bl	8006864 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075a6:	4b1c      	ldr	r3, [pc, #112]	; (8007618 <xTaskResumeAll+0xe4>)
 80075a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d301      	bcc.n	80075b6 <xTaskResumeAll+0x82>
						xYieldPending = pdTRUE;
 80075b2:	4b1a      	ldr	r3, [pc, #104]	; (800761c <xTaskResumeAll+0xe8>)
 80075b4:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075b6:	682b      	ldr	r3, [r5, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d1dc      	bne.n	8007576 <xTaskResumeAll+0x42>
				if( pxTCB != NULL )
 80075bc:	b10c      	cbz	r4, 80075c2 <xTaskResumeAll+0x8e>
					prvResetNextTaskUnblockTime();
 80075be:	f7ff fd7d 	bl	80070bc <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80075c2:	4d17      	ldr	r5, [pc, #92]	; (8007620 <xTaskResumeAll+0xec>)
 80075c4:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80075c6:	b144      	cbz	r4, 80075da <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 80075c8:	2701      	movs	r7, #1
 80075ca:	4e14      	ldr	r6, [pc, #80]	; (800761c <xTaskResumeAll+0xe8>)
							if( xTaskIncrementTick() != pdFALSE )
 80075cc:	f7ff ff20 	bl	8007410 <xTaskIncrementTick>
 80075d0:	b100      	cbz	r0, 80075d4 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 80075d2:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80075d4:	3c01      	subs	r4, #1
 80075d6:	d1f9      	bne.n	80075cc <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 80075d8:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80075da:	4b10      	ldr	r3, [pc, #64]	; (800761c <xTaskResumeAll+0xe8>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d0ba      	beq.n	8007558 <xTaskResumeAll+0x24>
					taskYIELD_IF_USING_PREEMPTION();
 80075e2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80075e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80075f6:	2401      	movs	r4, #1
 80075f8:	e7af      	b.n	800755a <xTaskResumeAll+0x26>
 80075fa:	bf00      	nop
 80075fc:	200004d0 	.word	0x200004d0
 8007600:	0803beaf 	.word	0x0803beaf
 8007604:	0803bf48 	.word	0x0803bf48
 8007608:	200004c4 	.word	0x200004c4
 800760c:	20000510 	.word	0x20000510
 8007610:	200004d8 	.word	0x200004d8
 8007614:	200003fc 	.word	0x200003fc
 8007618:	200003f0 	.word	0x200003f0
 800761c:	20000554 	.word	0x20000554
 8007620:	200004cc 	.word	0x200004cc

08007624 <vTaskDelay>:
	{
 8007624:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007626:	4604      	mov	r4, r0
 8007628:	b950      	cbnz	r0, 8007640 <vTaskDelay+0x1c>
			portYIELD_WITHIN_API();
 800762a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800762e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007632:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	f3bf 8f6f 	isb	sy
	}
 800763e:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8007640:	4b09      	ldr	r3, [pc, #36]	; (8007668 <vTaskDelay+0x44>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	b12b      	cbz	r3, 8007652 <vTaskDelay+0x2e>
 8007646:	f240 42cf 	movw	r2, #1231	; 0x4cf
 800764a:	4908      	ldr	r1, [pc, #32]	; (800766c <vTaskDelay+0x48>)
 800764c:	4808      	ldr	r0, [pc, #32]	; (8007670 <vTaskDelay+0x4c>)
 800764e:	f002 fefd 	bl	800a44c <assertFail>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007652:	2100      	movs	r1, #0
 8007654:	4620      	mov	r0, r4
			vTaskSuspendAll();
 8007656:	f7ff fecd 	bl	80073f4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800765a:	f7ff fceb 	bl	8007034 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800765e:	f7ff ff69 	bl	8007534 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8007662:	2800      	cmp	r0, #0
 8007664:	d0e1      	beq.n	800762a <vTaskDelay+0x6>
 8007666:	e7ea      	b.n	800763e <vTaskDelay+0x1a>
 8007668:	200004d0 	.word	0x200004d0
 800766c:	0803beaf 	.word	0x0803beaf
 8007670:	0803becd 	.word	0x0803becd

08007674 <prvIdleTask>:
{
 8007674:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8007676:	4e12      	ldr	r6, [pc, #72]	; (80076c0 <prvIdleTask+0x4c>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007678:	4c12      	ldr	r4, [pc, #72]	; (80076c4 <prvIdleTask+0x50>)
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	b913      	cbnz	r3, 8007684 <prvIdleTask+0x10>
			vApplicationIdleHook();
 800767e:	f002 fffb 	bl	800a678 <vApplicationIdleHook>
	for( ;; )
 8007682:	e7f9      	b.n	8007678 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8007684:	f7ff feb6 	bl	80073f4 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8007688:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800768a:	f7ff ff53 	bl	8007534 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800768e:	2d00      	cmp	r5, #0
 8007690:	d0f3      	beq.n	800767a <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8007692:	f000 fc1f 	bl	8007ed4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007696:	68f3      	ldr	r3, [r6, #12]
 8007698:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800769a:	1d28      	adds	r0, r5, #4
 800769c:	f7ff f905 	bl	80068aa <uxListRemove>
					--uxCurrentNumberOfTasks;
 80076a0:	4a09      	ldr	r2, [pc, #36]	; (80076c8 <prvIdleTask+0x54>)
 80076a2:	6813      	ldr	r3, [r2, #0]
 80076a4:	3b01      	subs	r3, #1
 80076a6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	3b01      	subs	r3, #1
 80076ac:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80076ae:	f000 fc33 	bl	8007f18 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80076b2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80076b4:	f000 fdea 	bl	800828c <vPortFree>
			vPortFree( pxTCB );
 80076b8:	4628      	mov	r0, r5
 80076ba:	f000 fde7 	bl	800828c <vPortFree>
	}
 80076be:	e7dc      	b.n	800767a <prvIdleTask+0x6>
 80076c0:	2000053c 	.word	0x2000053c
 80076c4:	200004c8 	.word	0x200004c8
 80076c8:	200004c4 	.word	0x200004c4

080076cc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076cc:	4b1d      	ldr	r3, [pc, #116]	; (8007744 <vTaskSwitchContext+0x78>)
{
 80076ce:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	4b1d      	ldr	r3, [pc, #116]	; (8007748 <vTaskSwitchContext+0x7c>)
 80076d4:	b112      	cbz	r2, 80076dc <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80076d6:	2201      	movs	r2, #1
 80076d8:	601a      	str	r2, [r3, #0]
}
 80076da:	bd70      	pop	{r4, r5, r6, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 80076dc:	4e1b      	ldr	r6, [pc, #108]	; (800774c <vTaskSwitchContext+0x80>)
		xYieldPending = pdFALSE;
 80076de:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80076e0:	6832      	ldr	r2, [r6, #0]
 80076e2:	6833      	ldr	r3, [r6, #0]
 80076e4:	6812      	ldr	r2, [r2, #0]
 80076e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d804      	bhi.n	80076f6 <vTaskSwitchContext+0x2a>
 80076ec:	6830      	ldr	r0, [r6, #0]
 80076ee:	6831      	ldr	r1, [r6, #0]
 80076f0:	3134      	adds	r1, #52	; 0x34
 80076f2:	f002 ffe5 	bl	800a6c0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80076f6:	4b16      	ldr	r3, [pc, #88]	; (8007750 <vTaskSwitchContext+0x84>)
 80076f8:	681c      	ldr	r4, [r3, #0]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80076fa:	fab4 f484 	clz	r4, r4
 80076fe:	2314      	movs	r3, #20
 8007700:	b2e4      	uxtb	r4, r4
 8007702:	f1c4 041f 	rsb	r4, r4, #31
 8007706:	4363      	muls	r3, r4
 8007708:	4d12      	ldr	r5, [pc, #72]	; (8007754 <vTaskSwitchContext+0x88>)
 800770a:	58eb      	ldr	r3, [r5, r3]
 800770c:	b92b      	cbnz	r3, 800771a <vTaskSwitchContext+0x4e>
 800770e:	f640 22f6 	movw	r2, #2806	; 0xaf6
 8007712:	4911      	ldr	r1, [pc, #68]	; (8007758 <vTaskSwitchContext+0x8c>)
 8007714:	4811      	ldr	r0, [pc, #68]	; (800775c <vTaskSwitchContext+0x90>)
 8007716:	f002 fe99 	bl	800a44c <assertFail>
 800771a:	2014      	movs	r0, #20
 800771c:	fb00 f304 	mul.w	r3, r0, r4
 8007720:	18ea      	adds	r2, r5, r3
 8007722:	6851      	ldr	r1, [r2, #4]
 8007724:	3308      	adds	r3, #8
 8007726:	6849      	ldr	r1, [r1, #4]
 8007728:	442b      	add	r3, r5
 800772a:	4299      	cmp	r1, r3
 800772c:	fb00 5404 	mla	r4, r0, r4, r5
 8007730:	bf08      	it	eq
 8007732:	684b      	ldreq	r3, [r1, #4]
 8007734:	6051      	str	r1, [r2, #4]
 8007736:	bf08      	it	eq
 8007738:	6053      	streq	r3, [r2, #4]
 800773a:	6863      	ldr	r3, [r4, #4]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	6033      	str	r3, [r6, #0]
}
 8007740:	e7cb      	b.n	80076da <vTaskSwitchContext+0xe>
 8007742:	bf00      	nop
 8007744:	200004d0 	.word	0x200004d0
 8007748:	20000554 	.word	0x20000554
 800774c:	200003f0 	.word	0x200003f0
 8007750:	200004d8 	.word	0x200004d8
 8007754:	200003fc 	.word	0x200003fc
 8007758:	0803beaf 	.word	0x0803beaf
 800775c:	0803bf5d 	.word	0x0803bf5d

08007760 <vTaskPlaceOnEventList>:
{
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	460d      	mov	r5, r1
	configASSERT( pxEventList );
 8007764:	4604      	mov	r4, r0
 8007766:	b928      	cbnz	r0, 8007774 <vTaskPlaceOnEventList+0x14>
 8007768:	f640 3206 	movw	r2, #2822	; 0xb06
 800776c:	4907      	ldr	r1, [pc, #28]	; (800778c <vTaskPlaceOnEventList+0x2c>)
 800776e:	4808      	ldr	r0, [pc, #32]	; (8007790 <vTaskPlaceOnEventList+0x30>)
 8007770:	f002 fe6c 	bl	800a44c <assertFail>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007774:	4b07      	ldr	r3, [pc, #28]	; (8007794 <vTaskPlaceOnEventList+0x34>)
 8007776:	4620      	mov	r0, r4
 8007778:	6819      	ldr	r1, [r3, #0]
 800777a:	3118      	adds	r1, #24
 800777c:	f7ff f87e 	bl	800687c <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007780:	4628      	mov	r0, r5
}
 8007782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007786:	2101      	movs	r1, #1
 8007788:	f7ff bc54 	b.w	8007034 <prvAddCurrentTaskToDelayedList>
 800778c:	0803beaf 	.word	0x0803beaf
 8007790:	0803bfa4 	.word	0x0803bfa4
 8007794:	200003f0 	.word	0x200003f0

08007798 <vTaskPlaceOnEventListRestricted>:
	{
 8007798:	b570      	push	{r4, r5, r6, lr}
 800779a:	460e      	mov	r6, r1
 800779c:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 800779e:	4605      	mov	r5, r0
 80077a0:	b928      	cbnz	r0, 80077ae <vTaskPlaceOnEventListRestricted+0x16>
 80077a2:	f640 3231 	movw	r2, #2865	; 0xb31
 80077a6:	490a      	ldr	r1, [pc, #40]	; (80077d0 <vTaskPlaceOnEventListRestricted+0x38>)
 80077a8:	480a      	ldr	r0, [pc, #40]	; (80077d4 <vTaskPlaceOnEventListRestricted+0x3c>)
 80077aa:	f002 fe4f 	bl	800a44c <assertFail>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077ae:	4b0a      	ldr	r3, [pc, #40]	; (80077d8 <vTaskPlaceOnEventListRestricted+0x40>)
 80077b0:	4628      	mov	r0, r5
 80077b2:	6819      	ldr	r1, [r3, #0]
 80077b4:	3118      	adds	r1, #24
 80077b6:	f7ff f855 	bl	8006864 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 80077ba:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80077bc:	4621      	mov	r1, r4
 80077be:	bf08      	it	eq
 80077c0:	4630      	moveq	r0, r6
	}
 80077c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80077c6:	bf18      	it	ne
 80077c8:	f04f 30ff 	movne.w	r0, #4294967295
 80077cc:	f7ff bc32 	b.w	8007034 <prvAddCurrentTaskToDelayedList>
 80077d0:	0803beaf 	.word	0x0803beaf
 80077d4:	0803bfa4 	.word	0x0803bfa4
 80077d8:	200003f0 	.word	0x200003f0

080077dc <xTaskRemoveFromEventList>:
{
 80077dc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80077de:	68c3      	ldr	r3, [r0, #12]
 80077e0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80077e2:	b92c      	cbnz	r4, 80077f0 <xTaskRemoveFromEventList+0x14>
 80077e4:	f640 3261 	movw	r2, #2913	; 0xb61
 80077e8:	4915      	ldr	r1, [pc, #84]	; (8007840 <xTaskRemoveFromEventList+0x64>)
 80077ea:	4816      	ldr	r0, [pc, #88]	; (8007844 <xTaskRemoveFromEventList+0x68>)
 80077ec:	f002 fe2e 	bl	800a44c <assertFail>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80077f0:	f104 0518 	add.w	r5, r4, #24
 80077f4:	4628      	mov	r0, r5
 80077f6:	f7ff f858 	bl	80068aa <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077fa:	4b13      	ldr	r3, [pc, #76]	; (8007848 <xTaskRemoveFromEventList+0x6c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	b9e3      	cbnz	r3, 800783a <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007800:	1d25      	adds	r5, r4, #4
 8007802:	4628      	mov	r0, r5
 8007804:	f7ff f851 	bl	80068aa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007808:	2301      	movs	r3, #1
 800780a:	4910      	ldr	r1, [pc, #64]	; (800784c <xTaskRemoveFromEventList+0x70>)
 800780c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800780e:	6808      	ldr	r0, [r1, #0]
 8007810:	4093      	lsls	r3, r2
 8007812:	4303      	orrs	r3, r0
 8007814:	2014      	movs	r0, #20
 8007816:	600b      	str	r3, [r1, #0]
 8007818:	4629      	mov	r1, r5
 800781a:	4b0d      	ldr	r3, [pc, #52]	; (8007850 <xTaskRemoveFromEventList+0x74>)
 800781c:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007820:	f7ff f820 	bl	8006864 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007824:	4b0b      	ldr	r3, [pc, #44]	; (8007854 <xTaskRemoveFromEventList+0x78>)
 8007826:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800782c:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800782e:	bf85      	ittet	hi
 8007830:	2001      	movhi	r0, #1
 8007832:	4b09      	ldrhi	r3, [pc, #36]	; (8007858 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 8007834:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8007836:	6018      	strhi	r0, [r3, #0]
}
 8007838:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800783a:	4629      	mov	r1, r5
 800783c:	4807      	ldr	r0, [pc, #28]	; (800785c <xTaskRemoveFromEventList+0x80>)
 800783e:	e7ef      	b.n	8007820 <xTaskRemoveFromEventList+0x44>
 8007840:	0803beaf 	.word	0x0803beaf
 8007844:	0803bfb0 	.word	0x0803bfb0
 8007848:	200004d0 	.word	0x200004d0
 800784c:	200004d8 	.word	0x200004d8
 8007850:	200003fc 	.word	0x200003fc
 8007854:	200003f0 	.word	0x200003f0
 8007858:	20000554 	.word	0x20000554
 800785c:	20000510 	.word	0x20000510

08007860 <vTaskSetTimeOutState>:
{
 8007860:	b510      	push	{r4, lr}
	configASSERT( pxTimeOut );
 8007862:	4604      	mov	r4, r0
 8007864:	b928      	cbnz	r0, 8007872 <vTaskSetTimeOutState+0x12>
 8007866:	f640 32c1 	movw	r2, #3009	; 0xbc1
 800786a:	4905      	ldr	r1, [pc, #20]	; (8007880 <vTaskSetTimeOutState+0x20>)
 800786c:	4805      	ldr	r0, [pc, #20]	; (8007884 <vTaskSetTimeOutState+0x24>)
 800786e:	f002 fded 	bl	800a44c <assertFail>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <vTaskSetTimeOutState+0x28>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6023      	str	r3, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007878:	4b04      	ldr	r3, [pc, #16]	; (800788c <vTaskSetTimeOutState+0x2c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6063      	str	r3, [r4, #4]
}
 800787e:	bd10      	pop	{r4, pc}
 8007880:	0803beaf 	.word	0x0803beaf
 8007884:	0803bfbf 	.word	0x0803bfbf
 8007888:	2000050c 	.word	0x2000050c
 800788c:	20000550 	.word	0x20000550

08007890 <xTaskCheckForTimeOut>:
{
 8007890:	b570      	push	{r4, r5, r6, lr}
 8007892:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8007894:	4604      	mov	r4, r0
 8007896:	b928      	cbnz	r0, 80078a4 <xTaskCheckForTimeOut+0x14>
 8007898:	f640 32cb 	movw	r2, #3019	; 0xbcb
 800789c:	4914      	ldr	r1, [pc, #80]	; (80078f0 <xTaskCheckForTimeOut+0x60>)
 800789e:	4815      	ldr	r0, [pc, #84]	; (80078f4 <xTaskCheckForTimeOut+0x64>)
 80078a0:	f002 fdd4 	bl	800a44c <assertFail>
	configASSERT( pxTicksToWait );
 80078a4:	b92d      	cbnz	r5, 80078b2 <xTaskCheckForTimeOut+0x22>
 80078a6:	f640 32cc 	movw	r2, #3020	; 0xbcc
 80078aa:	4911      	ldr	r1, [pc, #68]	; (80078f0 <xTaskCheckForTimeOut+0x60>)
 80078ac:	4812      	ldr	r0, [pc, #72]	; (80078f8 <xTaskCheckForTimeOut+0x68>)
 80078ae:	f002 fdcd 	bl	800a44c <assertFail>
	taskENTER_CRITICAL();
 80078b2:	f000 fb0f 	bl	8007ed4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80078b6:	4b11      	ldr	r3, [pc, #68]	; (80078fc <xTaskCheckForTimeOut+0x6c>)
 80078b8:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80078ba:	682b      	ldr	r3, [r5, #0]
 80078bc:	1c5a      	adds	r2, r3, #1
 80078be:	d010      	beq.n	80078e2 <xTaskCheckForTimeOut+0x52>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80078c0:	4a0f      	ldr	r2, [pc, #60]	; (8007900 <xTaskCheckForTimeOut+0x70>)
 80078c2:	6810      	ldr	r0, [r2, #0]
 80078c4:	e9d4 6200 	ldrd	r6, r2, [r4]
 80078c8:	4286      	cmp	r6, r0
 80078ca:	d001      	beq.n	80078d0 <xTaskCheckForTimeOut+0x40>
 80078cc:	4291      	cmp	r1, r2
 80078ce:	d20d      	bcs.n	80078ec <xTaskCheckForTimeOut+0x5c>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078d0:	1a88      	subs	r0, r1, r2
 80078d2:	4283      	cmp	r3, r0
 80078d4:	d90a      	bls.n	80078ec <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80078d6:	1a5b      	subs	r3, r3, r1
 80078d8:	4413      	add	r3, r2
			vTaskSetTimeOutState( pxTimeOut );
 80078da:	4620      	mov	r0, r4
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80078dc:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80078de:	f7ff ffbf 	bl	8007860 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 80078e2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80078e4:	f000 fb18 	bl	8007f18 <vPortExitCritical>
}
 80078e8:	4620      	mov	r0, r4
 80078ea:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 80078ec:	2401      	movs	r4, #1
 80078ee:	e7f9      	b.n	80078e4 <xTaskCheckForTimeOut+0x54>
 80078f0:	0803beaf 	.word	0x0803beaf
 80078f4:	0803bfbf 	.word	0x0803bfbf
 80078f8:	0803bfc9 	.word	0x0803bfc9
 80078fc:	20000550 	.word	0x20000550
 8007900:	2000050c 	.word	0x2000050c

08007904 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8007904:	2201      	movs	r2, #1
 8007906:	4b01      	ldr	r3, [pc, #4]	; (800790c <vTaskMissedYield+0x8>)
 8007908:	601a      	str	r2, [r3, #0]
}
 800790a:	4770      	bx	lr
 800790c:	20000554 	.word	0x20000554

08007910 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8007910:	4b05      	ldr	r3, [pc, #20]	; (8007928 <xTaskGetSchedulerState+0x18>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	b133      	cbz	r3, 8007924 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007916:	4b05      	ldr	r3, [pc, #20]	; (800792c <xTaskGetSchedulerState+0x1c>)
 8007918:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800791a:	2b00      	cmp	r3, #0
 800791c:	bf0c      	ite	eq
 800791e:	2002      	moveq	r0, #2
 8007920:	2000      	movne	r0, #0
 8007922:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007924:	2001      	movs	r0, #1
	}
 8007926:	4770      	bx	lr
 8007928:	20000524 	.word	0x20000524
 800792c:	200004d0 	.word	0x200004d0

08007930 <vTaskPriorityInherit>:
	{
 8007930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8007934:	4604      	mov	r4, r0
 8007936:	2800      	cmp	r0, #0
 8007938:	d02f      	beq.n	800799a <vTaskPriorityInherit+0x6a>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800793a:	4d1f      	ldr	r5, [pc, #124]	; (80079b8 <vTaskPriorityInherit+0x88>)
 800793c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800793e:	682a      	ldr	r2, [r5, #0]
 8007940:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007942:	4293      	cmp	r3, r2
 8007944:	d229      	bcs.n	800799a <vTaskPriorityInherit+0x6a>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007946:	2614      	movs	r6, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007948:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800794a:	4f1c      	ldr	r7, [pc, #112]	; (80079bc <vTaskPriorityInherit+0x8c>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800794c:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800794e:	bfa8      	it	ge
 8007950:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007952:	fb06 7303 	mla	r3, r6, r3, r7
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007956:	bfa2      	ittt	ge
 8007958:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 800795a:	f1c2 020a 	rsbge	r2, r2, #10
 800795e:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007960:	6942      	ldr	r2, [r0, #20]
 8007962:	429a      	cmp	r2, r3
 8007964:	d116      	bne.n	8007994 <vTaskPriorityInherit+0x64>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007966:	f100 0804 	add.w	r8, r0, #4
 800796a:	4640      	mov	r0, r8
 800796c:	f7fe ff9d 	bl	80068aa <uxListRemove>
 8007970:	4a13      	ldr	r2, [pc, #76]	; (80079c0 <vTaskPriorityInherit+0x90>)
 8007972:	b1a0      	cbz	r0, 800799e <vTaskPriorityInherit+0x6e>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007974:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8007976:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007978:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800797a:	2301      	movs	r3, #1
 800797c:	4083      	lsls	r3, r0
 800797e:	430b      	orrs	r3, r1
 8007980:	6013      	str	r3, [r2, #0]
 8007982:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007984:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8007986:	4641      	mov	r1, r8
 8007988:	fb03 7000 	mla	r0, r3, r0, r7
	}
 800798c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8007990:	f7fe bf68 	b.w	8006864 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007994:	682b      	ldr	r3, [r5, #0]
 8007996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007998:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800799a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800799e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80079a0:	4346      	muls	r6, r0
 80079a2:	59bb      	ldr	r3, [r7, r6]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1e5      	bne.n	8007974 <vTaskPriorityInherit+0x44>
 80079a8:	2101      	movs	r1, #1
 80079aa:	6813      	ldr	r3, [r2, #0]
 80079ac:	4081      	lsls	r1, r0
 80079ae:	ea23 0301 	bic.w	r3, r3, r1
 80079b2:	6013      	str	r3, [r2, #0]
 80079b4:	e7de      	b.n	8007974 <vTaskPriorityInherit+0x44>
 80079b6:	bf00      	nop
 80079b8:	200003f0 	.word	0x200003f0
 80079bc:	200003fc 	.word	0x200003fc
 80079c0:	200004d8 	.word	0x200004d8

080079c4 <xTaskPriorityDisinherit>:
	{
 80079c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80079c6:	4604      	mov	r4, r0
 80079c8:	b908      	cbnz	r0, 80079ce <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80079ca:	2000      	movs	r0, #0
	}
 80079cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80079ce:	4b20      	ldr	r3, [pc, #128]	; (8007a50 <xTaskPriorityDisinherit+0x8c>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4283      	cmp	r3, r0
 80079d4:	d005      	beq.n	80079e2 <xTaskPriorityDisinherit+0x1e>
 80079d6:	f640 62c7 	movw	r2, #3783	; 0xec7
 80079da:	491e      	ldr	r1, [pc, #120]	; (8007a54 <xTaskPriorityDisinherit+0x90>)
 80079dc:	481e      	ldr	r0, [pc, #120]	; (8007a58 <xTaskPriorityDisinherit+0x94>)
 80079de:	f002 fd35 	bl	800a44c <assertFail>
			configASSERT( pxTCB->uxMutexesHeld );
 80079e2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80079e4:	b92b      	cbnz	r3, 80079f2 <xTaskPriorityDisinherit+0x2e>
 80079e6:	f640 62c9 	movw	r2, #3785	; 0xec9
 80079ea:	491a      	ldr	r1, [pc, #104]	; (8007a54 <xTaskPriorityDisinherit+0x90>)
 80079ec:	481b      	ldr	r0, [pc, #108]	; (8007a5c <xTaskPriorityDisinherit+0x98>)
 80079ee:	f002 fd2d 	bl	800a44c <assertFail>
			( pxTCB->uxMutexesHeld )--;
 80079f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079f4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80079f6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 80079f8:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079fa:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80079fc:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079fe:	d0e4      	beq.n	80079ca <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1e2      	bne.n	80079ca <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a04:	1d26      	adds	r6, r4, #4
 8007a06:	4630      	mov	r0, r6
 8007a08:	f7fe ff4f 	bl	80068aa <uxListRemove>
 8007a0c:	4f14      	ldr	r7, [pc, #80]	; (8007a60 <xTaskPriorityDisinherit+0x9c>)
 8007a0e:	4a15      	ldr	r2, [pc, #84]	; (8007a64 <xTaskPriorityDisinherit+0xa0>)
 8007a10:	b950      	cbnz	r0, 8007a28 <xTaskPriorityDisinherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007a12:	2114      	movs	r1, #20
 8007a14:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007a16:	4341      	muls	r1, r0
 8007a18:	587b      	ldr	r3, [r7, r1]
 8007a1a:	b92b      	cbnz	r3, 8007a28 <xTaskPriorityDisinherit+0x64>
 8007a1c:	2501      	movs	r5, #1
 8007a1e:	6813      	ldr	r3, [r2, #0]
 8007a20:	4085      	lsls	r5, r0
 8007a22:	ea23 0305 	bic.w	r3, r3, r5
 8007a26:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a28:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					prvAddTaskToReadyList( pxTCB );
 8007a2a:	2014      	movs	r0, #20
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a2c:	f1c3 010a 	rsb	r1, r3, #10
 8007a30:	61a1      	str	r1, [r4, #24]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a32:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8007a34:	2401      	movs	r4, #1
 8007a36:	6811      	ldr	r1, [r2, #0]
 8007a38:	fa04 f503 	lsl.w	r5, r4, r3
 8007a3c:	fb00 7003 	mla	r0, r0, r3, r7
 8007a40:	430d      	orrs	r5, r1
 8007a42:	4631      	mov	r1, r6
 8007a44:	6015      	str	r5, [r2, #0]
 8007a46:	f7fe ff0d 	bl	8006864 <vListInsertEnd>
					xReturn = pdTRUE;
 8007a4a:	4620      	mov	r0, r4
		return xReturn;
 8007a4c:	e7be      	b.n	80079cc <xTaskPriorityDisinherit+0x8>
 8007a4e:	bf00      	nop
 8007a50:	200003f0 	.word	0x200003f0
 8007a54:	0803beaf 	.word	0x0803beaf
 8007a58:	0803bfd7 	.word	0x0803bfd7
 8007a5c:	0803bfed 	.word	0x0803bfed
 8007a60:	200003fc 	.word	0x200003fc
 8007a64:	200004d8 	.word	0x200004d8

08007a68 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8007a68:	4b04      	ldr	r3, [pc, #16]	; (8007a7c <pvTaskIncrementMutexHeldCount+0x14>)
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	b11a      	cbz	r2, 8007a76 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a6e:	6819      	ldr	r1, [r3, #0]
 8007a70:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007a72:	3201      	adds	r2, #1
 8007a74:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 8007a76:	6818      	ldr	r0, [r3, #0]
	}
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	200003f0 	.word	0x200003f0

08007a80 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8007a82:	4c0f      	ldr	r4, [pc, #60]	; (8007ac0 <prvCheckForValidListAndQueue+0x40>)
	taskENTER_CRITICAL();
 8007a84:	f000 fa26 	bl	8007ed4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8007a88:	6825      	ldr	r5, [r4, #0]
 8007a8a:	b9ad      	cbnz	r5, 8007ab8 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8007a8c:	4f0d      	ldr	r7, [pc, #52]	; (8007ac4 <prvCheckForValidListAndQueue+0x44>)
			vListInitialise( &xActiveTimerList2 );
 8007a8e:	4e0e      	ldr	r6, [pc, #56]	; (8007ac8 <prvCheckForValidListAndQueue+0x48>)
			vListInitialise( &xActiveTimerList1 );
 8007a90:	4638      	mov	r0, r7
 8007a92:	f7fe fed9 	bl	8006848 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a96:	4630      	mov	r0, r6
 8007a98:	f7fe fed6 	bl	8006848 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a9c:	4b0b      	ldr	r3, [pc, #44]	; (8007acc <prvCheckForValidListAndQueue+0x4c>)

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007a9e:	462a      	mov	r2, r5
			pxCurrentTimerList = &xActiveTimerList1;
 8007aa0:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007aa2:	4b0b      	ldr	r3, [pc, #44]	; (8007ad0 <prvCheckForValidListAndQueue+0x50>)
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007aa4:	210c      	movs	r1, #12
 8007aa6:	2014      	movs	r0, #20
			pxOverflowTimerList = &xActiveTimerList2;
 8007aa8:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007aaa:	f7ff f815 	bl	8006ad8 <xQueueGenericCreate>
 8007aae:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007ab0:	b110      	cbz	r0, 8007ab8 <prvCheckForValidListAndQueue+0x38>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ab2:	4908      	ldr	r1, [pc, #32]	; (8007ad4 <prvCheckForValidListAndQueue+0x54>)
 8007ab4:	f7ff fa88 	bl	8006fc8 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8007ab8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8007abc:	f000 ba2c 	b.w	8007f18 <vPortExitCritical>
 8007ac0:	2000058c 	.word	0x2000058c
 8007ac4:	20000560 	.word	0x20000560
 8007ac8:	20000574 	.word	0x20000574
 8007acc:	20000558 	.word	0x20000558
 8007ad0:	2000055c 	.word	0x2000055c
 8007ad4:	0803c002 	.word	0x0803c002

08007ad8 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8007ad8:	4291      	cmp	r1, r2
{
 8007ada:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007adc:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ade:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8007ae0:	d80a      	bhi.n	8007af8 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ae2:	1ad2      	subs	r2, r2, r3
 8007ae4:	6983      	ldr	r3, [r0, #24]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d20d      	bcs.n	8007b06 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007aea:	4b08      	ldr	r3, [pc, #32]	; (8007b0c <prvInsertTimerInActiveList+0x34>)
 8007aec:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007aee:	6818      	ldr	r0, [r3, #0]
 8007af0:	f7fe fec4 	bl	800687c <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8007af4:	2000      	movs	r0, #0
}
 8007af6:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d201      	bcs.n	8007b00 <prvInsertTimerInActiveList+0x28>
 8007afc:	4299      	cmp	r1, r3
 8007afe:	d202      	bcs.n	8007b06 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b00:	4b03      	ldr	r3, [pc, #12]	; (8007b10 <prvInsertTimerInActiveList+0x38>)
 8007b02:	1d01      	adds	r1, r0, #4
 8007b04:	e7f3      	b.n	8007aee <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8007b06:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8007b08:	e7f5      	b.n	8007af6 <prvInsertTimerInActiveList+0x1e>
 8007b0a:	bf00      	nop
 8007b0c:	2000055c 	.word	0x2000055c
 8007b10:	20000558 	.word	0x20000558

08007b14 <xTimerCreateTimerTask>:
{
 8007b14:	b507      	push	{r0, r1, r2, lr}
	prvCheckForValidListAndQueue();
 8007b16:	f7ff ffb3 	bl	8007a80 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8007b1a:	4b0d      	ldr	r3, [pc, #52]	; (8007b50 <xTimerCreateTimerTask+0x3c>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	b94b      	cbnz	r3, 8007b34 <xTimerCreateTimerTask+0x20>
	configASSERT( xReturn );
 8007b20:	480c      	ldr	r0, [pc, #48]	; (8007b54 <xTimerCreateTimerTask+0x40>)
 8007b22:	f240 1233 	movw	r2, #307	; 0x133
 8007b26:	490c      	ldr	r1, [pc, #48]	; (8007b58 <xTimerCreateTimerTask+0x44>)
 8007b28:	f002 fc90 	bl	800a44c <assertFail>
 8007b2c:	2000      	movs	r0, #0
}
 8007b2e:	b003      	add	sp, #12
 8007b30:	f85d fb04 	ldr.w	pc, [sp], #4
			xReturn = xTaskCreate(	prvTimerTask,
 8007b34:	4b09      	ldr	r3, [pc, #36]	; (8007b5c <xTimerCreateTimerTask+0x48>)
 8007b36:	2296      	movs	r2, #150	; 0x96
 8007b38:	9301      	str	r3, [sp, #4]
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4908      	ldr	r1, [pc, #32]	; (8007b60 <xTimerCreateTimerTask+0x4c>)
 8007b3e:	9300      	str	r3, [sp, #0]
 8007b40:	4808      	ldr	r0, [pc, #32]	; (8007b64 <xTimerCreateTimerTask+0x50>)
 8007b42:	2300      	movs	r3, #0
 8007b44:	f7ff facc 	bl	80070e0 <xTaskCreate>
	configASSERT( xReturn );
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	d0e9      	beq.n	8007b20 <xTimerCreateTimerTask+0xc>
 8007b4c:	e7ef      	b.n	8007b2e <xTimerCreateTimerTask+0x1a>
 8007b4e:	bf00      	nop
 8007b50:	2000058c 	.word	0x2000058c
 8007b54:	0803c020 	.word	0x0803c020
 8007b58:	0803c007 	.word	0x0803c007
 8007b5c:	20000590 	.word	0x20000590
 8007b60:	0803c028 	.word	0x0803c028
 8007b64:	08007c79 	.word	0x08007c79

08007b68 <xTimerGenericCommand>:
{
 8007b68:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007b6c:	460c      	mov	r4, r1
 8007b6e:	4690      	mov	r8, r2
 8007b70:	461e      	mov	r6, r3
	configASSERT( xTimer );
 8007b72:	4605      	mov	r5, r0
 8007b74:	b928      	cbnz	r0, 8007b82 <xTimerGenericCommand+0x1a>
 8007b76:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8007b7a:	4910      	ldr	r1, [pc, #64]	; (8007bbc <xTimerGenericCommand+0x54>)
 8007b7c:	4810      	ldr	r0, [pc, #64]	; (8007bc0 <xTimerGenericCommand+0x58>)
 8007b7e:	f002 fc65 	bl	800a44c <assertFail>
	if( xTimerQueue != NULL )
 8007b82:	4f10      	ldr	r7, [pc, #64]	; (8007bc4 <xTimerGenericCommand+0x5c>)
 8007b84:	6838      	ldr	r0, [r7, #0]
 8007b86:	b178      	cbz	r0, 8007ba8 <xTimerGenericCommand+0x40>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007b88:	2c05      	cmp	r4, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007b8a:	e9cd 4801 	strd	r4, r8, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007b8e:	9503      	str	r5, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007b90:	dc0d      	bgt.n	8007bae <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007b92:	f7ff febd 	bl	8007910 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007b96:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007b98:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007b9a:	bf14      	ite	ne
 8007b9c:	461a      	movne	r2, r3
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007b9e:	9a0a      	ldreq	r2, [sp, #40]	; 0x28
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007ba0:	6838      	ldr	r0, [r7, #0]
 8007ba2:	a901      	add	r1, sp, #4
 8007ba4:	f7fe ffc0 	bl	8006b28 <xQueueGenericSend>
}
 8007ba8:	b004      	add	sp, #16
 8007baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007bae:	2300      	movs	r3, #0
 8007bb0:	4632      	mov	r2, r6
 8007bb2:	a901      	add	r1, sp, #4
 8007bb4:	f7ff f884 	bl	8006cc0 <xQueueGenericSendFromISR>
 8007bb8:	e7f6      	b.n	8007ba8 <xTimerGenericCommand+0x40>
 8007bba:	bf00      	nop
 8007bbc:	0803c007 	.word	0x0803c007
 8007bc0:	0803c030 	.word	0x0803c030
 8007bc4:	2000058c 	.word	0x2000058c

08007bc8 <prvSampleTimeNow>:
{
 8007bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bcc:	b085      	sub	sp, #20
 8007bce:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8007bd0:	f7ff fc18 	bl	8007404 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007bd4:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8007c64 <prvSampleTimeNow+0x9c>
	xTimeNow = xTaskGetTickCount();
 8007bd8:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8007bda:	f8d8 3000 	ldr.w	r3, [r8]
 8007bde:	4283      	cmp	r3, r0
 8007be0:	d93d      	bls.n	8007c5e <prvSampleTimeNow+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007be2:	4f21      	ldr	r7, [pc, #132]	; (8007c68 <prvSampleTimeNow+0xa0>)
				configASSERT( xResult );
 8007be4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8007c6c <prvSampleTimeNow+0xa4>
 8007be8:	f8df a084 	ldr.w	sl, [pc, #132]	; 8007c70 <prvSampleTimeNow+0xa8>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	b95a      	cbnz	r2, 8007c0a <prvSampleTimeNow+0x42>
	pxCurrentTimerList = pxOverflowTimerList;
 8007bf2:	4a20      	ldr	r2, [pc, #128]	; (8007c74 <prvSampleTimeNow+0xac>)
 8007bf4:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007bf6:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8007bf8:	2301      	movs	r3, #1
	pxCurrentTimerList = pxOverflowTimerList;
 8007bfa:	6039      	str	r1, [r7, #0]
}
 8007bfc:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdFALSE;
 8007bfe:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8007c00:	f8c8 5000 	str.w	r5, [r8]
}
 8007c04:	b005      	add	sp, #20
 8007c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c0a:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c0c:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c0e:	f8d3 b000 	ldr.w	fp, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c12:	1d21      	adds	r1, r4, #4
 8007c14:	4608      	mov	r0, r1
 8007c16:	9103      	str	r1, [sp, #12]
 8007c18:	f7fe fe47 	bl	80068aa <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007c22:	69e3      	ldr	r3, [r4, #28]
 8007c24:	9903      	ldr	r1, [sp, #12]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d1e0      	bne.n	8007bec <prvSampleTimeNow+0x24>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c2a:	69a3      	ldr	r3, [r4, #24]
 8007c2c:	445b      	add	r3, fp
			if( xReloadTime > xNextExpireTime )
 8007c2e:	459b      	cmp	fp, r3
 8007c30:	d205      	bcs.n	8007c3e <prvSampleTimeNow+0x76>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c32:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c34:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c36:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c38:	f7fe fe20 	bl	800687c <vListInsert>
 8007c3c:	e7d6      	b.n	8007bec <prvSampleTimeNow+0x24>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c3e:	2300      	movs	r3, #0
 8007c40:	465a      	mov	r2, fp
 8007c42:	4619      	mov	r1, r3
 8007c44:	4620      	mov	r0, r4
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	f7ff ff8e 	bl	8007b68 <xTimerGenericCommand>
				configASSERT( xResult );
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d1cd      	bne.n	8007bec <prvSampleTimeNow+0x24>
 8007c50:	f240 3292 	movw	r2, #914	; 0x392
 8007c54:	4649      	mov	r1, r9
 8007c56:	4650      	mov	r0, sl
 8007c58:	f002 fbf8 	bl	800a44c <assertFail>
 8007c5c:	e7c6      	b.n	8007bec <prvSampleTimeNow+0x24>
		*pxTimerListsWereSwitched = pdFALSE;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	e7cc      	b.n	8007bfc <prvSampleTimeNow+0x34>
 8007c62:	bf00      	nop
 8007c64:	20000588 	.word	0x20000588
 8007c68:	20000558 	.word	0x20000558
 8007c6c:	0803c007 	.word	0x0803c007
 8007c70:	0803c037 	.word	0x0803c037
 8007c74:	2000055c 	.word	0x2000055c

08007c78 <prvTimerTask>:
{
 8007c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007c7c:	4f62      	ldr	r7, [pc, #392]	; (8007e08 <prvTimerTask+0x190>)
			configASSERT( xResult );
 8007c7e:	4e63      	ldr	r6, [pc, #396]	; (8007e0c <prvTimerTask+0x194>)
{
 8007c80:	b086      	sub	sp, #24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	681d      	ldr	r5, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007c86:	2d00      	cmp	r5, #0
 8007c88:	d066      	beq.n	8007d58 <prvTimerTask+0xe0>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8007c90:	f7ff fbb0 	bl	80073f4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007c94:	a803      	add	r0, sp, #12
 8007c96:	f7ff ff97 	bl	8007bc8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8007c9a:	9c03      	ldr	r4, [sp, #12]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007c9c:	4682      	mov	sl, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8007c9e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8007e10 <prvTimerTask+0x198>
 8007ca2:	2c00      	cmp	r4, #0
 8007ca4:	d176      	bne.n	8007d94 <prvTimerTask+0x11c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ca6:	2d00      	cmp	r5, #0
 8007ca8:	d058      	beq.n	8007d5c <prvTimerTask+0xe4>
 8007caa:	4548      	cmp	r0, r9
 8007cac:	d35c      	bcc.n	8007d68 <prvTimerTask+0xf0>
				( void ) xTaskResumeAll();
 8007cae:	f7ff fc41 	bl	8007534 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	68dd      	ldr	r5, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cb8:	1d28      	adds	r0, r5, #4
 8007cba:	f7fe fdf6 	bl	80068aa <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007cbe:	69eb      	ldr	r3, [r5, #28]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d115      	bne.n	8007cf0 <prvTimerTask+0x78>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007cc4:	69a9      	ldr	r1, [r5, #24]
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	4652      	mov	r2, sl
 8007cca:	4628      	mov	r0, r5
 8007ccc:	4449      	add	r1, r9
 8007cce:	f7ff ff03 	bl	8007ad8 <prvInsertTimerInActiveList>
 8007cd2:	b168      	cbz	r0, 8007cf0 <prvTimerTask+0x78>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007cd4:	4623      	mov	r3, r4
 8007cd6:	464a      	mov	r2, r9
 8007cd8:	4621      	mov	r1, r4
 8007cda:	4628      	mov	r0, r5
 8007cdc:	9400      	str	r4, [sp, #0]
 8007cde:	f7ff ff43 	bl	8007b68 <xTimerGenericCommand>
			configASSERT( xResult );
 8007ce2:	b928      	cbnz	r0, 8007cf0 <prvTimerTask+0x78>
 8007ce4:	f44f 7202 	mov.w	r2, #520	; 0x208
 8007ce8:	4631      	mov	r1, r6
 8007cea:	484a      	ldr	r0, [pc, #296]	; (8007e14 <prvTimerTask+0x19c>)
 8007cec:	f002 fbae 	bl	800a44c <assertFail>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007cf4:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f8d8 0000 	ldr.w	r0, [r8]
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	a903      	add	r1, sp, #12
 8007d00:	f7ff f8a2 	bl	8006e48 <xQueueGenericReceive>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d0bc      	beq.n	8007c82 <prvTimerTask+0xa>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d08:	9b03      	ldr	r3, [sp, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	dbf3      	blt.n	8007cf6 <prvTimerTask+0x7e>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d0e:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007d10:	6963      	ldr	r3, [r4, #20]
 8007d12:	b113      	cbz	r3, 8007d1a <prvTimerTask+0xa2>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d14:	1d20      	adds	r0, r4, #4
 8007d16:	f7fe fdc8 	bl	80068aa <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d1a:	a802      	add	r0, sp, #8
 8007d1c:	f7ff ff54 	bl	8007bc8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8007d20:	9b03      	ldr	r3, [sp, #12]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d22:	4605      	mov	r5, r0
			switch( xMessage.xMessageID )
 8007d24:	2b09      	cmp	r3, #9
 8007d26:	d8e6      	bhi.n	8007cf6 <prvTimerTask+0x7e>
 8007d28:	a201      	add	r2, pc, #4	; (adr r2, 8007d30 <prvTimerTask+0xb8>)
 8007d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2e:	bf00      	nop
 8007d30:	08007d9b 	.word	0x08007d9b
 8007d34:	08007d9b 	.word	0x08007d9b
 8007d38:	08007d9b 	.word	0x08007d9b
 8007d3c:	08007cf7 	.word	0x08007cf7
 8007d40:	08007ddd 	.word	0x08007ddd
 8007d44:	08007dff 	.word	0x08007dff
 8007d48:	08007d9b 	.word	0x08007d9b
 8007d4c:	08007d9b 	.word	0x08007d9b
 8007d50:	08007cf7 	.word	0x08007cf7
 8007d54:	08007ddd 	.word	0x08007ddd
		xNextExpireTime = ( TickType_t ) 0U;
 8007d58:	46a9      	mov	r9, r5
 8007d5a:	e799      	b.n	8007c90 <prvTimerTask+0x18>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d5c:	4b2e      	ldr	r3, [pc, #184]	; (8007e18 <prvTimerTask+0x1a0>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681c      	ldr	r4, [r3, #0]
 8007d62:	fab4 f484 	clz	r4, r4
 8007d66:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d68:	4622      	mov	r2, r4
 8007d6a:	f8d8 0000 	ldr.w	r0, [r8]
 8007d6e:	eba9 010a 	sub.w	r1, r9, sl
 8007d72:	f7ff f93b 	bl	8006fec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d76:	f7ff fbdd 	bl	8007534 <xTaskResumeAll>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d1bb      	bne.n	8007cf6 <prvTimerTask+0x7e>
					portYIELD_WITHIN_API();
 8007d7e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d86:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	e7b0      	b.n	8007cf6 <prvTimerTask+0x7e>
			( void ) xTaskResumeAll();
 8007d94:	f7ff fbce 	bl	8007534 <xTaskResumeAll>
}
 8007d98:	e7ad      	b.n	8007cf6 <prvTimerTask+0x7e>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d9a:	69a1      	ldr	r1, [r4, #24]
 8007d9c:	9b04      	ldr	r3, [sp, #16]
 8007d9e:	4602      	mov	r2, r0
 8007da0:	4419      	add	r1, r3
 8007da2:	4620      	mov	r0, r4
 8007da4:	f7ff fe98 	bl	8007ad8 <prvInsertTimerInActiveList>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d0a4      	beq.n	8007cf6 <prvTimerTask+0x7e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007dac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dae:	4620      	mov	r0, r4
 8007db0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007db2:	69e3      	ldr	r3, [r4, #28]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d19e      	bne.n	8007cf6 <prvTimerTask+0x7e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007db8:	2300      	movs	r3, #0
 8007dba:	69a2      	ldr	r2, [r4, #24]
 8007dbc:	9904      	ldr	r1, [sp, #16]
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	440a      	add	r2, r1
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	f7ff fecf 	bl	8007b68 <xTimerGenericCommand>
							configASSERT( xResult );
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	d193      	bne.n	8007cf6 <prvTimerTask+0x7e>
 8007dce:	f240 3221 	movw	r2, #801	; 0x321
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	480f      	ldr	r0, [pc, #60]	; (8007e14 <prvTimerTask+0x19c>)
 8007dd6:	f002 fb39 	bl	800a44c <assertFail>
 8007dda:	e78c      	b.n	8007cf6 <prvTimerTask+0x7e>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ddc:	9b04      	ldr	r3, [sp, #16]
 8007dde:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007de0:	b92b      	cbnz	r3, 8007dee <prvTimerTask+0x176>
 8007de2:	f44f 724e 	mov.w	r2, #824	; 0x338
 8007de6:	4631      	mov	r1, r6
 8007de8:	480c      	ldr	r0, [pc, #48]	; (8007e1c <prvTimerTask+0x1a4>)
 8007dea:	f002 fb2f 	bl	800a44c <assertFail>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007dee:	69a1      	ldr	r1, [r4, #24]
 8007df0:	462b      	mov	r3, r5
 8007df2:	462a      	mov	r2, r5
 8007df4:	4620      	mov	r0, r4
 8007df6:	4429      	add	r1, r5
 8007df8:	f7ff fe6e 	bl	8007ad8 <prvInsertTimerInActiveList>
					break;
 8007dfc:	e77b      	b.n	8007cf6 <prvTimerTask+0x7e>
						vPortFree( pxTimer );
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f000 fa44 	bl	800828c <vPortFree>
					break;
 8007e04:	e777      	b.n	8007cf6 <prvTimerTask+0x7e>
 8007e06:	bf00      	nop
 8007e08:	20000558 	.word	0x20000558
 8007e0c:	0803c007 	.word	0x0803c007
 8007e10:	2000058c 	.word	0x2000058c
 8007e14:	0803c037 	.word	0x0803c037
 8007e18:	2000055c 	.word	0x2000055c
 8007e1c:	0803c03f 	.word	0x0803c03f

08007e20 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8007e20:	4806      	ldr	r0, [pc, #24]	; (8007e3c <prvPortStartFirstTask+0x1c>)
 8007e22:	6800      	ldr	r0, [r0, #0]
 8007e24:	6800      	ldr	r0, [r0, #0]
 8007e26:	f380 8808 	msr	MSP, r0
 8007e2a:	b662      	cpsie	i
 8007e2c:	b661      	cpsie	f
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	df00      	svc	0
 8007e38:	bf00      	nop
 8007e3a:	0000      	.short	0x0000
 8007e3c:	e000ed08 	.word	0xe000ed08

08007e40 <prvTaskExitError>:
    volatile uint32_t ulDummy = 0UL;
 8007e40:	2300      	movs	r3, #0
{
 8007e42:	b507      	push	{r0, r1, r2, lr}
    volatile uint32_t ulDummy = 0UL;
 8007e44:	9301      	str	r3, [sp, #4]
    configASSERT( uxCriticalNesting == ~0UL );
 8007e46:	4b0b      	ldr	r3, [pc, #44]	; (8007e74 <prvTaskExitError+0x34>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	d004      	beq.n	8007e58 <prvTaskExitError+0x18>
 8007e4e:	22ce      	movs	r2, #206	; 0xce
 8007e50:	4909      	ldr	r1, [pc, #36]	; (8007e78 <prvTaskExitError+0x38>)
 8007e52:	480a      	ldr	r0, [pc, #40]	; (8007e7c <prvTaskExitError+0x3c>)
 8007e54:	f002 fafa 	bl	800a44c <assertFail>
        __asm volatile
 8007e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5c:	f383 8811 	msr	BASEPRI, r3
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	f3bf 8f4f 	dsb	sy
    while( ulDummy == 0 )
 8007e68:	9b01      	ldr	r3, [sp, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d0fc      	beq.n	8007e68 <prvTaskExitError+0x28>
}
 8007e6e:	b003      	add	sp, #12
 8007e70:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e74:	20000098 	.word	0x20000098
 8007e78:	0803c064 	.word	0x0803c064
 8007e7c:	0803c090 	.word	0x0803c090

08007e80 <pxPortInitialiseStack>:
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007e80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e84:	f840 3c04 	str.w	r3, [r0, #-4]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007e88:	4b05      	ldr	r3, [pc, #20]	; (8007ea0 <pxPortInitialiseStack+0x20>)
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007e8a:	f021 0101 	bic.w	r1, r1, #1
 8007e8e:	f840 1c08 	str.w	r1, [r0, #-8]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007e92:	f840 3c0c 	str.w	r3, [r0, #-12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8007e96:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8007e9a:	3840      	subs	r0, #64	; 0x40
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	08007e41 	.word	0x08007e41
	...

08007eb0 <SVC_Handler>:
    __asm volatile (
 8007eb0:	4b07      	ldr	r3, [pc, #28]	; (8007ed0 <pxCurrentTCBConst2>)
 8007eb2:	6819      	ldr	r1, [r3, #0]
 8007eb4:	6808      	ldr	r0, [r1, #0]
 8007eb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007eba:	f380 8809 	msr	PSP, r0
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f04f 0000 	mov.w	r0, #0
 8007ec6:	f380 8811 	msr	BASEPRI, r0
 8007eca:	f04e 0e0d 	orr.w	lr, lr, #13
 8007ece:	4770      	bx	lr

08007ed0 <pxCurrentTCBConst2>:
 8007ed0:	200003f0 	.word	0x200003f0

08007ed4 <vPortEnterCritical>:
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007ee4:	4a09      	ldr	r2, [pc, #36]	; (8007f0c <vPortEnterCritical+0x38>)
 8007ee6:	6813      	ldr	r3, [r2, #0]
 8007ee8:	3301      	adds	r3, #1
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007eea:	2b01      	cmp	r3, #1
    uxCriticalNesting++;
 8007eec:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 1 )
 8007eee:	d10b      	bne.n	8007f08 <vPortEnterCritical+0x34>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ef0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007ef4:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	b12b      	cbz	r3, 8007f08 <vPortEnterCritical+0x34>
 8007efc:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8007f00:	4903      	ldr	r1, [pc, #12]	; (8007f10 <vPortEnterCritical+0x3c>)
 8007f02:	4804      	ldr	r0, [pc, #16]	; (8007f14 <vPortEnterCritical+0x40>)
 8007f04:	f002 baa2 	b.w	800a44c <assertFail>
    }
}
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	20000098 	.word	0x20000098
 8007f10:	0803c064 	.word	0x0803c064
 8007f14:	0803c0aa 	.word	0x0803c0aa

08007f18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f18:	b510      	push	{r4, lr}
    configASSERT( uxCriticalNesting );
 8007f1a:	4c08      	ldr	r4, [pc, #32]	; (8007f3c <vPortExitCritical+0x24>)
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	b92b      	cbnz	r3, 8007f2c <vPortExitCritical+0x14>
 8007f20:	f240 1283 	movw	r2, #387	; 0x183
 8007f24:	4906      	ldr	r1, [pc, #24]	; (8007f40 <vPortExitCritical+0x28>)
 8007f26:	4807      	ldr	r0, [pc, #28]	; (8007f44 <vPortExitCritical+0x2c>)
 8007f28:	f002 fa90 	bl	800a44c <assertFail>
    uxCriticalNesting--;
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	6023      	str	r3, [r4, #0]

    if( uxCriticalNesting == 0 )
 8007f32:	b90b      	cbnz	r3, 8007f38 <vPortExitCritical+0x20>
        __asm volatile
 8007f34:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8007f38:	bd10      	pop	{r4, pc}
 8007f3a:	bf00      	nop
 8007f3c:	20000098 	.word	0x20000098
 8007f40:	0803c064 	.word	0x0803c064
 8007f44:	0803c0df 	.word	0x0803c0df
	...

08007f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007f50:	f3ef 8009 	mrs	r0, PSP
 8007f54:	f3bf 8f6f 	isb	sy
 8007f58:	4b0d      	ldr	r3, [pc, #52]	; (8007f90 <pxCurrentTCBConst>)
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f60:	6010      	str	r0, [r2, #0]
 8007f62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007f66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007f6a:	f380 8811 	msr	BASEPRI, r0
 8007f6e:	f7ff fbad 	bl	80076cc <vTaskSwitchContext>
 8007f72:	f04f 0000 	mov.w	r0, #0
 8007f76:	f380 8811 	msr	BASEPRI, r0
 8007f7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007f7e:	6819      	ldr	r1, [r3, #0]
 8007f80:	6808      	ldr	r0, [r1, #0]
 8007f82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f86:	f380 8809 	msr	PSP, r0
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	4770      	bx	lr

08007f90 <pxCurrentTCBConst>:
 8007f90:	200003f0 	.word	0x200003f0

08007f94 <xPortSysTickHandler>:
    );
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f94:	b508      	push	{r3, lr}
        __asm volatile
 8007f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f9a:	f383 8811 	msr	BASEPRI, r3
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	f3bf 8f4f 	dsb	sy
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007fa6:	f7ff fa33 	bl	8007410 <xTaskIncrementTick>
 8007faa:	b128      	cbz	r0, 8007fb8 <xPortSysTickHandler+0x24>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007fac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fb4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
        __asm volatile
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8007fbe:	bd08      	pop	{r3, pc}

08007fc0 <vPortSetupTimerInterrupt>:
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007fc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	611a      	str	r2, [r3, #16]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007fc8:	619a      	str	r2, [r3, #24]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007fca:	4a02      	ldr	r2, [pc, #8]	; (8007fd4 <vPortSetupTimerInterrupt+0x14>)
 8007fcc:	615a      	str	r2, [r3, #20]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fce:	2207      	movs	r2, #7
 8007fd0:	611a      	str	r2, [r3, #16]
}
 8007fd2:	4770      	bx	lr
 8007fd4:	0001193f 	.word	0x0001193f

08007fd8 <xPortStartScheduler>:
{
 8007fd8:	b513      	push	{r0, r1, r4, lr}
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007fda:	4b2d      	ldr	r3, [pc, #180]	; (8008090 <xPortStartScheduler+0xb8>)
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fdc:	4c2d      	ldr	r4, [pc, #180]	; (8008094 <xPortStartScheduler+0xbc>)
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007fde:	781a      	ldrb	r2, [r3, #0]
 8007fe0:	b2d2      	uxtb	r2, r2
 8007fe2:	9201      	str	r2, [sp, #4]
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007fe4:	22ff      	movs	r2, #255	; 0xff
 8007fe6:	701a      	strb	r2, [r3, #0]
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007fe8:	781b      	ldrb	r3, [r3, #0]
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fea:	4a2b      	ldr	r2, [pc, #172]	; (8008098 <xPortStartScheduler+0xc0>)
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	f88d 3003 	strb.w	r3, [sp, #3]
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ff2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007ff6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ffa:	7013      	strb	r3, [r2, #0]
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ffc:	2307      	movs	r3, #7
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ffe:	2200      	movs	r2, #0
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008000:	6023      	str	r3, [r4, #0]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008002:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8008006:	1e58      	subs	r0, r3, #1
 8008008:	0609      	lsls	r1, r1, #24
 800800a:	d437      	bmi.n	800807c <xPortStartScheduler+0xa4>
 800800c:	b112      	cbz	r2, 8008014 <xPortStartScheduler+0x3c>
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800800e:	2b03      	cmp	r3, #3
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	d00e      	beq.n	8008032 <xPortStartScheduler+0x5a>
 8008014:	f44f 729a 	mov.w	r2, #308	; 0x134
 8008018:	4920      	ldr	r1, [pc, #128]	; (800809c <xPortStartScheduler+0xc4>)
 800801a:	4821      	ldr	r0, [pc, #132]	; (80080a0 <xPortStartScheduler+0xc8>)
 800801c:	f002 fa16 	bl	800a44c <assertFail>
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008020:	6823      	ldr	r3, [r4, #0]
 8008022:	2b03      	cmp	r3, #3
 8008024:	d005      	beq.n	8008032 <xPortStartScheduler+0x5a>
 8008026:	f240 123d 	movw	r2, #317	; 0x13d
 800802a:	491c      	ldr	r1, [pc, #112]	; (800809c <xPortStartScheduler+0xc4>)
 800802c:	481d      	ldr	r0, [pc, #116]	; (80080a4 <xPortStartScheduler+0xcc>)
 800802e:	f002 fa0d 	bl	800a44c <assertFail>
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008032:	6823      	ldr	r3, [r4, #0]
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008034:	4a16      	ldr	r2, [pc, #88]	; (8008090 <xPortStartScheduler+0xb8>)
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008036:	021b      	lsls	r3, r3, #8
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008038:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800803c:	6023      	str	r3, [r4, #0]
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800803e:	9b01      	ldr	r3, [sp, #4]
    uxCriticalNesting = 0;
 8008040:	2400      	movs	r4, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008042:	b2db      	uxtb	r3, r3
 8008044:	7013      	strb	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008046:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800804a:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 800804e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8008052:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008056:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 800805a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800805e:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    vPortSetupTimerInterrupt();
 8008062:	f7ff ffad 	bl	8007fc0 <vPortSetupTimerInterrupt>
    uxCriticalNesting = 0;
 8008066:	4b10      	ldr	r3, [pc, #64]	; (80080a8 <xPortStartScheduler+0xd0>)
 8008068:	601c      	str	r4, [r3, #0]
    prvPortStartFirstTask();
 800806a:	f7ff fed9 	bl	8007e20 <prvPortStartFirstTask>
    vTaskSwitchContext();
 800806e:	f7ff fb2d 	bl	80076cc <vTaskSwitchContext>
    prvTaskExitError();
 8008072:	f7ff fee5 	bl	8007e40 <prvTaskExitError>
}
 8008076:	4620      	mov	r0, r4
 8008078:	b002      	add	sp, #8
 800807a:	bd10      	pop	{r4, pc}
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800807c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008080:	2201      	movs	r2, #1
 8008082:	005b      	lsls	r3, r3, #1
 8008084:	b2db      	uxtb	r3, r3
 8008086:	f88d 3003 	strb.w	r3, [sp, #3]
 800808a:	4603      	mov	r3, r0
 800808c:	e7b9      	b.n	8008002 <xPortStartScheduler+0x2a>
 800808e:	bf00      	nop
 8008090:	e000e400 	.word	0xe000e400
 8008094:	20000598 	.word	0x20000598
 8008098:	20000594 	.word	0x20000594
 800809c:	0803c064 	.word	0x0803c064
 80080a0:	0803c0f1 	.word	0x0803c0f1
 80080a4:	0803c134 	.word	0x0803c134
 80080a8:	20000098 	.word	0x20000098

080080ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80080ac:	b508      	push	{r3, lr}
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80080ae:	f3ef 8305 	mrs	r3, IPSR

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080b2:	2b0f      	cmp	r3, #15
 80080b4:	d90b      	bls.n	80080ce <vPortValidateInterruptPriority+0x22>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080b6:	4a0f      	ldr	r2, [pc, #60]	; (80080f4 <vPortValidateInterruptPriority+0x48>)
 80080b8:	5c9b      	ldrb	r3, [r3, r2]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80080ba:	4a0f      	ldr	r2, [pc, #60]	; (80080f8 <vPortValidateInterruptPriority+0x4c>)
 80080bc:	7812      	ldrb	r2, [r2, #0]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d905      	bls.n	80080ce <vPortValidateInterruptPriority+0x22>
 80080c2:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 80080c6:	490d      	ldr	r1, [pc, #52]	; (80080fc <vPortValidateInterruptPriority+0x50>)
 80080c8:	480d      	ldr	r0, [pc, #52]	; (8008100 <vPortValidateInterruptPriority+0x54>)
 80080ca:	f002 f9bf 	bl	800a44c <assertFail>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80080ce:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80080d2:	4a0c      	ldr	r2, [pc, #48]	; (8008104 <vPortValidateInterruptPriority+0x58>)
 80080d4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 80080d8:	6812      	ldr	r2, [r2, #0]
 80080da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80080de:	4293      	cmp	r3, r2
 80080e0:	d907      	bls.n	80080f2 <vPortValidateInterruptPriority+0x46>
    }
 80080e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80080e6:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80080ea:	4904      	ldr	r1, [pc, #16]	; (80080fc <vPortValidateInterruptPriority+0x50>)
 80080ec:	4806      	ldr	r0, [pc, #24]	; (8008108 <vPortValidateInterruptPriority+0x5c>)
 80080ee:	f002 b9ad 	b.w	800a44c <assertFail>
    }
 80080f2:	bd08      	pop	{r3, pc}
 80080f4:	e000e3f0 	.word	0xe000e3f0
 80080f8:	20000594 	.word	0x20000594
 80080fc:	0803c064 	.word	0x0803c064
 8008100:	0803c176 	.word	0x0803c176
 8008104:	20000598 	.word	0x20000598
 8008108:	0803c1a0 	.word	0x0803c1a0

0800810c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800810c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800810e:	4b0f      	ldr	r3, [pc, #60]	; (800814c <prvInsertBlockIntoFreeList+0x40>)
 8008110:	461a      	mov	r2, r3
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4283      	cmp	r3, r0
 8008116:	d3fb      	bcc.n	8008110 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008118:	6854      	ldr	r4, [r2, #4]
 800811a:	1911      	adds	r1, r2, r4
 800811c:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800811e:	bf01      	itttt	eq
 8008120:	6841      	ldreq	r1, [r0, #4]
 8008122:	4610      	moveq	r0, r2
 8008124:	1909      	addeq	r1, r1, r4
 8008126:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008128:	6844      	ldr	r4, [r0, #4]
 800812a:	1901      	adds	r1, r0, r4
 800812c:	428b      	cmp	r3, r1
 800812e:	d107      	bne.n	8008140 <prvInsertBlockIntoFreeList+0x34>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008130:	4907      	ldr	r1, [pc, #28]	; (8008150 <prvInsertBlockIntoFreeList+0x44>)
 8008132:	6809      	ldr	r1, [r1, #0]
 8008134:	428b      	cmp	r3, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008136:	bf1f      	itttt	ne
 8008138:	6859      	ldrne	r1, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800813a:	681b      	ldrne	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800813c:	1909      	addne	r1, r1, r4
 800813e:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008140:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008142:	6003      	str	r3, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008144:	bf18      	it	ne
 8008146:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008148:	bd10      	pop	{r4, pc}
 800814a:	bf00      	nop
 800814c:	200045ac 	.word	0x200045ac
 8008150:	2000059c 	.word	0x2000059c

08008154 <pvPortMalloc>:
{
 8008154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008158:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800815a:	f7ff f94b 	bl	80073f4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800815e:	4942      	ldr	r1, [pc, #264]	; (8008268 <pvPortMalloc+0x114>)
 8008160:	4e42      	ldr	r6, [pc, #264]	; (800826c <pvPortMalloc+0x118>)
 8008162:	680b      	ldr	r3, [r1, #0]
 8008164:	bb0b      	cbnz	r3, 80081aa <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8008166:	4a42      	ldr	r2, [pc, #264]	; (8008270 <pvPortMalloc+0x11c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008168:	4d42      	ldr	r5, [pc, #264]	; (8008274 <pvPortMalloc+0x120>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800816a:	0750      	lsls	r0, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800816c:	bf1d      	ittte	ne
 800816e:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008170:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008174:	f502 4380 	addne.w	r3, r2, #16384	; 0x4000
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008178:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800817c:	bf1c      	itt	ne
 800817e:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008180:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8008182:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008184:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8008186:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008188:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 800818c:	6068      	str	r0, [r5, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800818e:	602a      	str	r2, [r5, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8008190:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008194:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008196:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 800819a:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800819c:	4b36      	ldr	r3, [pc, #216]	; (8008278 <pvPortMalloc+0x124>)
 800819e:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80081a0:	4b36      	ldr	r3, [pc, #216]	; (800827c <pvPortMalloc+0x128>)
 80081a2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80081a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80081a8:	6033      	str	r3, [r6, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081aa:	6833      	ldr	r3, [r6, #0]
 80081ac:	421c      	tst	r4, r3
 80081ae:	d007      	beq.n	80081c0 <pvPortMalloc+0x6c>
	( void ) xTaskResumeAll();
 80081b0:	f7ff f9c0 	bl	8007534 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 80081b4:	2700      	movs	r7, #0
 80081b6:	f002 fa6d 	bl	800a694 <vApplicationMallocFailedHook>
}
 80081ba:	4638      	mov	r0, r7
 80081bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( xWantedSize > 0 )
 80081c0:	2c00      	cmp	r4, #0
 80081c2:	d0f5      	beq.n	80081b0 <pvPortMalloc+0x5c>
				xWantedSize += xHeapStructSize;
 80081c4:	f104 0508 	add.w	r5, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081c8:	0762      	lsls	r2, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ca:	bf1c      	itt	ne
 80081cc:	f025 0507 	bicne.w	r5, r5, #7
 80081d0:	3508      	addne	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081d2:	2d00      	cmp	r5, #0
 80081d4:	d0ec      	beq.n	80081b0 <pvPortMalloc+0x5c>
 80081d6:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800827c <pvPortMalloc+0x128>
 80081da:	f8d8 3000 	ldr.w	r3, [r8]
 80081de:	42ab      	cmp	r3, r5
 80081e0:	d3e6      	bcc.n	80081b0 <pvPortMalloc+0x5c>
				pxBlock = xStart.pxNextFreeBlock;
 80081e2:	4b24      	ldr	r3, [pc, #144]	; (8008274 <pvPortMalloc+0x120>)
 80081e4:	681c      	ldr	r4, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081e6:	6862      	ldr	r2, [r4, #4]
 80081e8:	42aa      	cmp	r2, r5
 80081ea:	d202      	bcs.n	80081f2 <pvPortMalloc+0x9e>
 80081ec:	6820      	ldr	r0, [r4, #0]
 80081ee:	2800      	cmp	r0, #0
 80081f0:	d137      	bne.n	8008262 <pvPortMalloc+0x10e>
				if( pxBlock != pxEnd )
 80081f2:	6809      	ldr	r1, [r1, #0]
 80081f4:	42a1      	cmp	r1, r4
 80081f6:	d0db      	beq.n	80081b0 <pvPortMalloc+0x5c>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80081f8:	681f      	ldr	r7, [r3, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80081fa:	6821      	ldr	r1, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80081fc:	1b52      	subs	r2, r2, r5
 80081fe:	2a10      	cmp	r2, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008200:	f107 0708 	add.w	r7, r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008204:	6019      	str	r1, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008206:	d911      	bls.n	800822c <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008208:	eb04 0905 	add.w	r9, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800820c:	f019 0f07 	tst.w	r9, #7
 8008210:	d004      	beq.n	800821c <pvPortMalloc+0xc8>
 8008212:	22ec      	movs	r2, #236	; 0xec
 8008214:	491a      	ldr	r1, [pc, #104]	; (8008280 <pvPortMalloc+0x12c>)
 8008216:	481b      	ldr	r0, [pc, #108]	; (8008284 <pvPortMalloc+0x130>)
 8008218:	f002 f918 	bl	800a44c <assertFail>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800821c:	6863      	ldr	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800821e:	4648      	mov	r0, r9
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008220:	1b5b      	subs	r3, r3, r5
 8008222:	f8c9 3004 	str.w	r3, [r9, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008226:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008228:	f7ff ff70 	bl	800810c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800822c:	4912      	ldr	r1, [pc, #72]	; (8008278 <pvPortMalloc+0x124>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800822e:	6862      	ldr	r2, [r4, #4]
 8008230:	f8d8 3000 	ldr.w	r3, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008234:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008236:	1a9b      	subs	r3, r3, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008238:	4283      	cmp	r3, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800823a:	bf38      	it	cc
 800823c:	600b      	strcc	r3, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800823e:	f8c8 3000 	str.w	r3, [r8]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008242:	6833      	ldr	r3, [r6, #0]
 8008244:	4313      	orrs	r3, r2
 8008246:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008248:	2300      	movs	r3, #0
 800824a:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 800824c:	f7ff f972 	bl	8007534 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008250:	077b      	lsls	r3, r7, #29
 8008252:	d0b2      	beq.n	80081ba <pvPortMalloc+0x66>
 8008254:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008258:	4909      	ldr	r1, [pc, #36]	; (8008280 <pvPortMalloc+0x12c>)
 800825a:	480b      	ldr	r0, [pc, #44]	; (8008288 <pvPortMalloc+0x134>)
 800825c:	f002 f8f6 	bl	800a44c <assertFail>
	return pvReturn;
 8008260:	e7ab      	b.n	80081ba <pvPortMalloc+0x66>
 8008262:	4623      	mov	r3, r4
 8008264:	4604      	mov	r4, r0
 8008266:	e7be      	b.n	80081e6 <pvPortMalloc+0x92>
 8008268:	2000059c 	.word	0x2000059c
 800826c:	200045a0 	.word	0x200045a0
 8008270:	200005a0 	.word	0x200005a0
 8008274:	200045ac 	.word	0x200045ac
 8008278:	200045a8 	.word	0x200045a8
 800827c:	200045a4 	.word	0x200045a4
 8008280:	0803c1e2 	.word	0x0803c1e2
 8008284:	0803c20c 	.word	0x0803c20c
 8008288:	0803c24d 	.word	0x0803c24d

0800828c <vPortFree>:
{
 800828c:	b538      	push	{r3, r4, r5, lr}
	if( pv != NULL )
 800828e:	4604      	mov	r4, r0
 8008290:	b380      	cbz	r0, 80082f4 <vPortFree+0x68>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008292:	4d19      	ldr	r5, [pc, #100]	; (80082f8 <vPortFree+0x6c>)
 8008294:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008298:	682b      	ldr	r3, [r5, #0]
 800829a:	421a      	tst	r2, r3
 800829c:	d105      	bne.n	80082aa <vPortFree+0x1e>
 800829e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80082a2:	4916      	ldr	r1, [pc, #88]	; (80082fc <vPortFree+0x70>)
 80082a4:	4816      	ldr	r0, [pc, #88]	; (8008300 <vPortFree+0x74>)
 80082a6:	f002 f8d1 	bl	800a44c <assertFail>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80082aa:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80082ae:	b12b      	cbz	r3, 80082bc <vPortFree+0x30>
 80082b0:	f240 1241 	movw	r2, #321	; 0x141
 80082b4:	4911      	ldr	r1, [pc, #68]	; (80082fc <vPortFree+0x70>)
 80082b6:	4813      	ldr	r0, [pc, #76]	; (8008304 <vPortFree+0x78>)
 80082b8:	f002 f8c8 	bl	800a44c <assertFail>
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082bc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80082c0:	682a      	ldr	r2, [r5, #0]
 80082c2:	4213      	tst	r3, r2
 80082c4:	d016      	beq.n	80082f4 <vPortFree+0x68>
			if( pxLink->pxNextFreeBlock == NULL )
 80082c6:	f854 1c08 	ldr.w	r1, [r4, #-8]
 80082ca:	b999      	cbnz	r1, 80082f4 <vPortFree+0x68>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082cc:	ea23 0302 	bic.w	r3, r3, r2
 80082d0:	f844 3c04 	str.w	r3, [r4, #-4]
				vTaskSuspendAll();
 80082d4:	f7ff f88e 	bl	80073f4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082d8:	4a0b      	ldr	r2, [pc, #44]	; (8008308 <vPortFree+0x7c>)
 80082da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80082de:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082e0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082e4:	440b      	add	r3, r1
 80082e6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082e8:	f7ff ff10 	bl	800810c <prvInsertBlockIntoFreeList>
}
 80082ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 80082f0:	f7ff b920 	b.w	8007534 <xTaskResumeAll>
}
 80082f4:	bd38      	pop	{r3, r4, r5, pc}
 80082f6:	bf00      	nop
 80082f8:	200045a0 	.word	0x200045a0
 80082fc:	0803c1e2 	.word	0x0803c1e2
 8008300:	0803c293 	.word	0x0803c293
 8008304:	0803c2c4 	.word	0x0803c2c4
 8008308:	200045a4 	.word	0x200045a4

0800830c <xPortGetFreeHeapSize>:
}
 800830c:	4b01      	ldr	r3, [pc, #4]	; (8008314 <xPortGetFreeHeapSize+0x8>)
 800830e:	6818      	ldr	r0, [r3, #0]
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	200045a4 	.word	0x200045a4

08008318 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8008318:	4b03      	ldr	r3, [pc, #12]	; (8008328 <NVIC_PriorityGroupConfig+0x10>)
 800831a:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800831e:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8008322:	60d8      	str	r0, [r3, #12]
}
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	e000ed00 	.word	0xe000ed00

0800832c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800832c:	b570      	push	{r4, r5, r6, lr}
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800832e:	2501      	movs	r5, #1
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008330:	7801      	ldrb	r1, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008332:	f001 031f 	and.w	r3, r1, #31
 8008336:	409d      	lsls	r5, r3
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8008338:	78c3      	ldrb	r3, [r0, #3]
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800833a:	094c      	lsrs	r4, r1, #5
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800833c:	b1c3      	cbz	r3, 8008370 <NVIC_Init+0x44>
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800833e:	4b0f      	ldr	r3, [pc, #60]	; (800837c <NVIC_Init+0x50>)
 8008340:	68da      	ldr	r2, [r3, #12]
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008342:	7843      	ldrb	r3, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8008344:	43d2      	mvns	r2, r2
 8008346:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 800834a:	f1c2 0604 	rsb	r6, r2, #4
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800834e:	fa03 f606 	lsl.w	r6, r3, r6
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8008352:	7883      	ldrb	r3, [r0, #2]
    tmpsub = tmpsub >> tmppriority;
 8008354:	200f      	movs	r0, #15
 8008356:	fa20 f202 	lsr.w	r2, r0, r2
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800835a:	4013      	ands	r3, r2
 800835c:	4333      	orrs	r3, r6
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800835e:	4a08      	ldr	r2, [pc, #32]	; (8008380 <NVIC_Init+0x54>)
    tmppriority = tmppriority << 0x04;
 8008360:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008362:	b2db      	uxtb	r3, r3
 8008364:	4411      	add	r1, r2
 8008366:	f881 3300 	strb.w	r3, [r1, #768]	; 0x300
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800836a:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800836e:	bd70      	pop	{r4, r5, r6, pc}
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008370:	4b03      	ldr	r3, [pc, #12]	; (8008380 <NVIC_Init+0x54>)
 8008372:	3420      	adds	r4, #32
 8008374:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
}
 8008378:	e7f9      	b.n	800836e <NVIC_Init+0x42>
 800837a:	bf00      	nop
 800837c:	e000ed00 	.word	0xe000ed00
 8008380:	e000e100 	.word	0xe000e100

08008384 <SysTick_CLKSourceConfig>:
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8008384:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8008388:	691a      	ldr	r2, [r3, #16]
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800838a:	2804      	cmp	r0, #4
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800838c:	bf0c      	ite	eq
 800838e:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8008392:	f022 0204 	bicne.w	r2, r2, #4
 8008396:	611a      	str	r2, [r3, #16]
  }
}
 8008398:	4770      	bx	lr
	...

0800839c <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800839c:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800839e:	790a      	ldrb	r2, [r1, #4]
  tmpreg1 &= CR1_CLEAR_Mask;
 80083a0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80083a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80083ac:	680a      	ldr	r2, [r1, #0]
{
 80083ae:	b510      	push	{r4, lr}
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80083b0:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80083b2:	6043      	str	r3, [r0, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80083b4:	6884      	ldr	r4, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80083b6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80083ba:	4313      	orrs	r3, r2
  tmpreg1 &= CR2_CLEAR_Mask;
 80083bc:	4a08      	ldr	r2, [pc, #32]	; (80083e0 <ADC_Init+0x44>)
 80083be:	4022      	ands	r2, r4
 80083c0:	4313      	orrs	r3, r2
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80083c2:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80083c4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80083c8:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80083ca:	7c0a      	ldrb	r2, [r1, #16]
  tmpreg1 = ADCx->SQR1;
 80083cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80083ce:	3a01      	subs	r2, #1
  tmpreg1 &= SQR1_CLEAR_Mask;
 80083d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 80083d4:	b2d2      	uxtb	r2, r2
 80083d6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80083da:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80083dc:	bd10      	pop	{r4, pc}
 80083de:	bf00      	nop
 80083e0:	fff1f7fd 	.word	0xfff1f7fd

080083e4 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80083e4:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80083e6:	b119      	cbz	r1, 80083f0 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
 80083e8:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80083ec:	6083      	str	r3, [r0, #8]
  }
}
 80083ee:	4770      	bx	lr
    ADCx->CR2 &= CR2_ADON_Reset;
 80083f0:	f023 0301 	bic.w	r3, r3, #1
 80083f4:	e7fa      	b.n	80083ec <ADC_Cmd+0x8>

080083f6 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80083f6:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80083f8:	b119      	cbz	r1, 8008402 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
 80083fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80083fe:	6083      	str	r3, [r0, #8]
  }
}
 8008400:	4770      	bx	lr
    ADCx->CR2 &= CR2_DMA_Reset;
 8008402:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008406:	e7fa      	b.n	80083fe <ADC_DMACmd+0x8>

08008408 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8008408:	6883      	ldr	r3, [r0, #8]
 800840a:	f043 0308 	orr.w	r3, r3, #8
 800840e:	6083      	str	r3, [r0, #8]
}
 8008410:	4770      	bx	lr

08008412 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8008412:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8008414:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8008418:	4770      	bx	lr

0800841a <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 800841a:	6883      	ldr	r3, [r0, #8]
 800841c:	f043 0304 	orr.w	r3, r3, #4
 8008420:	6083      	str	r3, [r0, #8]
}
 8008422:	4770      	bx	lr

08008424 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8008424:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 8008426:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800842a:	4770      	bx	lr

0800842c <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800842c:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 800842e:	b119      	cbz	r1, 8008438 <ADC_SoftwareStartConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8008430:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8008434:	6083      	str	r3, [r0, #8]
  }
}
 8008436:	4770      	bx	lr
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8008438:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 800843c:	e7fa      	b.n	8008434 <ADC_SoftwareStartConvCmd+0x8>

0800843e <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800843e:	2909      	cmp	r1, #9
{
 8008440:	b570      	push	{r4, r5, r6, lr}
  if (ADC_Channel > ADC_Channel_9)
 8008442:	d91b      	bls.n	800847c <ADC_RegularChannelConfig+0x3e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8008444:	2607      	movs	r6, #7
 8008446:	f1a1 040a 	sub.w	r4, r1, #10
    tmpreg1 = ADCx->SMPR1;
 800844a:	68c5      	ldr	r5, [r0, #12]
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800844c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8008450:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8008452:	ea25 0506 	bic.w	r5, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8008456:	fa03 f404 	lsl.w	r4, r3, r4
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800845a:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800845c:	60c4      	str	r4, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800845e:	2a06      	cmp	r2, #6
 8008460:	d818      	bhi.n	8008494 <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8008462:	1e53      	subs	r3, r2, #1
 8008464:	221f      	movs	r2, #31
    tmpreg1 = ADCx->SQR3;
 8008466:	6b44      	ldr	r4, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8008468:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800846c:	409a      	lsls	r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800846e:	ea24 0402 	bic.w	r4, r4, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8008472:	fa01 f203 	lsl.w	r2, r1, r3
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8008476:	4322      	orrs	r2, r4
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8008478:	6342      	str	r2, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800847a:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800847c:	2407      	movs	r4, #7
    tmpreg1 = ADCx->SMPR2;
 800847e:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8008480:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8008484:	40b4      	lsls	r4, r6
    tmpreg1 &= ~tmpreg2;
 8008486:	ea25 0504 	bic.w	r5, r5, r4
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800848a:	fa03 f406 	lsl.w	r4, r3, r6
    tmpreg1 |= tmpreg2;
 800848e:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 8008490:	6104      	str	r4, [r0, #16]
 8008492:	e7e4      	b.n	800845e <ADC_RegularChannelConfig+0x20>
  else if (Rank < 13)
 8008494:	2a0c      	cmp	r2, #12
 8008496:	d80c      	bhi.n	80084b2 <ADC_RegularChannelConfig+0x74>
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8008498:	241f      	movs	r4, #31
 800849a:	3a07      	subs	r2, #7
    tmpreg1 = ADCx->SQR2;
 800849c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800849e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80084a2:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 80084a4:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80084a8:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 80084ac:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 80084ae:	6302      	str	r2, [r0, #48]	; 0x30
 80084b0:	e7e3      	b.n	800847a <ADC_RegularChannelConfig+0x3c>
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80084b2:	241f      	movs	r4, #31
 80084b4:	3a0d      	subs	r2, #13
    tmpreg1 = ADCx->SQR1;
 80084b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80084b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80084bc:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 80084be:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80084c2:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 80084c6:	431a      	orrs	r2, r3
    ADCx->SQR1 = tmpreg1;
 80084c8:	62c2      	str	r2, [r0, #44]	; 0x2c
}
 80084ca:	e7d6      	b.n	800847a <ADC_RegularChannelConfig+0x3c>

080084cc <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 80084cc:	6803      	ldr	r3, [r0, #0]
 80084ce:	f023 0302 	bic.w	r3, r3, #2
 80084d2:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 80084d4:	6803      	ldr	r3, [r0, #0]
 80084d6:	f043 0301 	orr.w	r3, r3, #1
 80084da:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80084dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80084e0:	6842      	ldr	r2, [r0, #4]
 80084e2:	07d2      	lsls	r2, r2, #31
 80084e4:	d401      	bmi.n	80084ea <CAN_Init+0x1e>
 80084e6:	3b01      	subs	r3, #1
 80084e8:	d1fa      	bne.n	80084e0 <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 80084ea:	6843      	ldr	r3, [r0, #4]
 80084ec:	f013 0301 	ands.w	r3, r3, #1
 80084f0:	d054      	beq.n	800859c <CAN_Init+0xd0>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80084f2:	798b      	ldrb	r3, [r1, #6]
 80084f4:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 80084f6:	6803      	ldr	r3, [r0, #0]
 80084f8:	bf0c      	ite	eq
 80084fa:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80084fe:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8008502:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8008504:	79cb      	ldrb	r3, [r1, #7]
 8008506:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8008508:	6803      	ldr	r3, [r0, #0]
 800850a:	bf0c      	ite	eq
 800850c:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8008510:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8008514:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8008516:	7a0b      	ldrb	r3, [r1, #8]
 8008518:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 800851a:	6803      	ldr	r3, [r0, #0]
 800851c:	bf0c      	ite	eq
 800851e:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8008522:	f023 0320 	bicne.w	r3, r3, #32
 8008526:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8008528:	7a4b      	ldrb	r3, [r1, #9]
 800852a:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 800852c:	6803      	ldr	r3, [r0, #0]
 800852e:	bf0c      	ite	eq
 8008530:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 8008534:	f023 0310 	bicne.w	r3, r3, #16
 8008538:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 800853a:	7a8b      	ldrb	r3, [r1, #10]
 800853c:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 800853e:	6803      	ldr	r3, [r0, #0]
 8008540:	bf0c      	ite	eq
 8008542:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8008546:	f023 0308 	bicne.w	r3, r3, #8
 800854a:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 800854c:	7acb      	ldrb	r3, [r1, #11]
 800854e:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8008550:	6803      	ldr	r3, [r0, #0]
 8008552:	bf0c      	ite	eq
 8008554:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8008558:	f023 0304 	bicne.w	r3, r3, #4
 800855c:	6003      	str	r3, [r0, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800855e:	78cb      	ldrb	r3, [r1, #3]
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8008560:	788a      	ldrb	r2, [r1, #2]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8008562:	061b      	lsls	r3, r3, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8008564:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8008568:	790a      	ldrb	r2, [r1, #4]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800856a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 800856e:	794a      	ldrb	r2, [r1, #5]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8008570:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8008574:	880a      	ldrh	r2, [r1, #0]
 8008576:	3a01      	subs	r2, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8008578:	4313      	orrs	r3, r2
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800857a:	61c3      	str	r3, [r0, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 800857c:	6803      	ldr	r3, [r0, #0]
 800857e:	f023 0301 	bic.w	r3, r3, #1
 8008582:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8008584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008588:	6842      	ldr	r2, [r0, #4]
 800858a:	07d2      	lsls	r2, r2, #31
 800858c:	d501      	bpl.n	8008592 <CAN_Init+0xc6>
 800858e:	3b01      	subs	r3, #1
 8008590:	d1fa      	bne.n	8008588 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8008592:	6840      	ldr	r0, [r0, #4]
 8008594:	43c0      	mvns	r0, r0
 8008596:	f000 0001 	and.w	r0, r0, #1
 800859a:	4770      	bx	lr
    InitStatus = CAN_InitStatus_Failed;
 800859c:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 800859e:	4770      	bx	lr

080085a0 <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 80085a0:	2101      	movs	r1, #1

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 80085a2:	4a35      	ldr	r2, [pc, #212]	; (8008678 <CAN_FilterInit+0xd8>)
{
 80085a4:	b530      	push	{r4, r5, lr}
  CAN1->FMR |= FMR_FINIT;
 80085a6:	f8d2 4200 	ldr.w	r4, [r2, #512]	; 0x200
  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 80085aa:	7a83      	ldrb	r3, [r0, #10]
  CAN1->FMR |= FMR_FINIT;
 80085ac:	f044 0401 	orr.w	r4, r4, #1
 80085b0:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80085b4:	f8d2 521c 	ldr.w	r5, [r2, #540]	; 0x21c
  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 80085b8:	4099      	lsls	r1, r3
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80085ba:	ea25 0501 	bic.w	r5, r5, r1
 80085be:	f8c2 521c 	str.w	r5, [r2, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 80085c2:	7b05      	ldrb	r5, [r0, #12]
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80085c4:	43cc      	mvns	r4, r1
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 80085c6:	2d00      	cmp	r5, #0
 80085c8:	d134      	bne.n	8008634 <CAN_FilterInit+0x94>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 80085ca:	f8d2 520c 	ldr.w	r5, [r2, #524]	; 0x20c
 80085ce:	00db      	lsls	r3, r3, #3
 80085d0:	4025      	ands	r5, r4
 80085d2:	f8c2 520c 	str.w	r5, [r2, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80085d6:	88c5      	ldrh	r5, [r0, #6]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80085d8:	8842      	ldrh	r2, [r0, #2]
 80085da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80085de:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80085e2:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80085e6:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80085ea:	8885      	ldrh	r5, [r0, #4]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 80085ec:	8802      	ldrh	r2, [r0, #0]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80085ee:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80085f2:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80085f6:	7ac2      	ldrb	r2, [r0, #11]
 80085f8:	4b1f      	ldr	r3, [pc, #124]	; (8008678 <CAN_FilterInit+0xd8>)
 80085fa:	bb82      	cbnz	r2, 800865e <CAN_FilterInit+0xbe>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 80085fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008600:	4022      	ands	r2, r4
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8008602:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8008606:	8902      	ldrh	r2, [r0, #8]
 8008608:	bb6a      	cbnz	r2, 8008666 <CAN_FilterInit+0xc6>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800860a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800860e:	4014      	ands	r4, r2
 8008610:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8008614:	7b43      	ldrb	r3, [r0, #13]
 8008616:	2b01      	cmp	r3, #1
 8008618:	4b17      	ldr	r3, [pc, #92]	; (8008678 <CAN_FilterInit+0xd8>)
  {
    CAN1->FA1R |= filter_number_bit_pos;
 800861a:	bf02      	ittt	eq
 800861c:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8008620:	4311      	orreq	r1, r2
 8008622:	f8c3 121c 	streq.w	r1, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8008626:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800862a:	f022 0201 	bic.w	r2, r2, #1
 800862e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8008632:	bd30      	pop	{r4, r5, pc}
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8008634:	2d01      	cmp	r5, #1
 8008636:	d1de      	bne.n	80085f6 <CAN_FilterInit+0x56>
    CAN1->FS1R |= filter_number_bit_pos;
 8008638:	f8d2 520c 	ldr.w	r5, [r2, #524]	; 0x20c
 800863c:	00db      	lsls	r3, r3, #3
 800863e:	430d      	orrs	r5, r1
 8008640:	f8c2 520c 	str.w	r5, [r2, #524]	; 0x20c
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8008644:	8805      	ldrh	r5, [r0, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8008646:	8842      	ldrh	r2, [r0, #2]
 8008648:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800864c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8008650:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8008654:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8008658:	8885      	ldrh	r5, [r0, #4]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 800865a:	88c2      	ldrh	r2, [r0, #6]
 800865c:	e7c7      	b.n	80085ee <CAN_FilterInit+0x4e>
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 800865e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008662:	430a      	orrs	r2, r1
 8008664:	e7cd      	b.n	8008602 <CAN_FilterInit+0x62>
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8008666:	2a01      	cmp	r2, #1
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8008668:	bf01      	itttt	eq
 800866a:	4a03      	ldreq	r2, [pc, #12]	; (8008678 <CAN_FilterInit+0xd8>)
 800866c:	f8d2 3214 	ldreq.w	r3, [r2, #532]	; 0x214
 8008670:	430b      	orreq	r3, r1
 8008672:	f8c2 3214 	streq.w	r3, [r2, #532]	; 0x214
 8008676:	e7cd      	b.n	8008614 <CAN_FilterInit+0x74>
 8008678:	40006400 	.word	0x40006400

0800867c <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 800867c:	6883      	ldr	r3, [r0, #8]
{
 800867e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008680:	4604      	mov	r4, r0
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8008682:	0158      	lsls	r0, r3, #5
 8008684:	d439      	bmi.n	80086fa <CAN_Transmit+0x7e>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8008686:	68a3      	ldr	r3, [r4, #8]
 8008688:	011a      	lsls	r2, r3, #4
 800868a:	d438      	bmi.n	80086fe <CAN_Transmit+0x82>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 800868c:	68a3      	ldr	r3, [r4, #8]
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	d540      	bpl.n	8008714 <CAN_Transmit+0x98>
  {
    transmit_mailbox = 2;
 8008692:	2002      	movs	r0, #2
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8008694:	eb04 1300 	add.w	r3, r4, r0, lsl #4
 8008698:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800869c:	0105      	lsls	r5, r0, #4
 800869e:	f002 0201 	and.w	r2, r2, #1
 80086a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_Id_Standard)
 80086a6:	7a0e      	ldrb	r6, [r1, #8]
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
                                                  TxMessage->RTR);
 80086a8:	7a4a      	ldrb	r2, [r1, #9]
    if (TxMessage->IDE == CAN_Id_Standard)
 80086aa:	bb56      	cbnz	r6, 8008702 <CAN_Transmit+0x86>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80086ac:	680f      	ldr	r7, [r1, #0]
 80086ae:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 80086b2:	ea42 5247 	orr.w	r2, r2, r7, lsl #21
 80086b6:	4332      	orrs	r2, r6
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80086b8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80086bc:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80086be:	442c      	add	r4, r5
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80086c0:	f002 020f 	and.w	r2, r2, #15
 80086c4:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 80086c6:	f8d3 6184 	ldr.w	r6, [r3, #388]	; 0x184
 80086ca:	f026 060f 	bic.w	r6, r6, #15
 80086ce:	f8c3 6184 	str.w	r6, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 80086d2:	f8d3 6184 	ldr.w	r6, [r3, #388]	; 0x184
 80086d6:	4332      	orrs	r2, r6
 80086d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 80086dc:	f8d1 200b 	ldr.w	r2, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80086e0:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 80086e4:	f8d1 200f 	ldr.w	r2, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 80086e8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 80086ec:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80086f0:	f042 0201 	orr.w	r2, r2, #1
 80086f4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 80086f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    transmit_mailbox = 0;
 80086fa:	2000      	movs	r0, #0
 80086fc:	e7ca      	b.n	8008694 <CAN_Transmit+0x18>
    transmit_mailbox = 1;
 80086fe:	2001      	movs	r0, #1
 8008700:	e7c8      	b.n	8008694 <CAN_Transmit+0x18>
                                                  TxMessage->IDE | \
 8008702:	f8d1 c004 	ldr.w	ip, [r1, #4]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8008706:	f8d3 7180 	ldr.w	r7, [r3, #384]	; 0x180
                                                  TxMessage->IDE | \
 800870a:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
 800870e:	4332      	orrs	r2, r6
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8008710:	433a      	orrs	r2, r7
 8008712:	e7d1      	b.n	80086b8 <CAN_Transmit+0x3c>
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8008714:	2004      	movs	r0, #4
 8008716:	e7ef      	b.n	80086f8 <CAN_Transmit+0x7c>

08008718 <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8008718:	2901      	cmp	r1, #1
{
 800871a:	4603      	mov	r3, r0
 800871c:	4608      	mov	r0, r1
  switch (TransmitMailbox)
 800871e:	d00e      	beq.n	800873e <CAN_TransmitStatus+0x26>
 8008720:	2902      	cmp	r1, #2
 8008722:	d013      	beq.n	800874c <CAN_TransmitStatus+0x34>
 8008724:	b9e1      	cbnz	r1, 8008760 <CAN_TransmitStatus+0x48>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8008726:	6899      	ldr	r1, [r3, #8]
 8008728:	f021 417b 	bic.w	r1, r1, #4211081216	; 0xfb000000
 800872c:	f421 017f 	bic.w	r1, r1, #16711680	; 0xff0000
 8008730:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8008734:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
      break;
    default:
      state = CAN_TxStatus_Failed;
      break;
  }
  switch (state)
 8008738:	b191      	cbz	r1, 8008760 <CAN_TransmitStatus+0x48>
 800873a:	480a      	ldr	r0, [pc, #40]	; (8008764 <CAN_TransmitStatus+0x4c>)
 800873c:	e00c      	b.n	8008758 <CAN_TransmitStatus+0x40>
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 800873e:	689a      	ldr	r2, [r3, #8]
 8008740:	4b09      	ldr	r3, [pc, #36]	; (8008768 <CAN_TransmitStatus+0x50>)
 8008742:	ea02 0103 	and.w	r1, r2, r3
  switch (state)
 8008746:	4393      	bics	r3, r2
 8008748:	d1f6      	bne.n	8008738 <CAN_TransmitStatus+0x20>
 800874a:	4770      	bx	lr
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 800874c:	6899      	ldr	r1, [r3, #8]
 800874e:	4807      	ldr	r0, [pc, #28]	; (800876c <CAN_TransmitStatus+0x54>)
  switch (state)
 8008750:	4b05      	ldr	r3, [pc, #20]	; (8008768 <CAN_TransmitStatus+0x50>)
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8008752:	4001      	ands	r1, r0
  switch (state)
 8008754:	4299      	cmp	r1, r3
 8008756:	d9ef      	bls.n	8008738 <CAN_TransmitStatus+0x20>
 8008758:	1a0b      	subs	r3, r1, r0
 800875a:	4258      	negs	r0, r3
 800875c:	4158      	adcs	r0, r3
 800875e:	4770      	bx	lr
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8008760:	2002      	movs	r0, #2
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8008762:	4770      	bx	lr
 8008764:	04000003 	.word	0x04000003
 8008768:	08000300 	.word	0x08000300
 800876c:	10030000 	.word	0x10030000

08008770 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8008770:	6803      	ldr	r3, [r0, #0]
 8008772:	f023 0301 	bic.w	r3, r3, #1
 8008776:	041b      	lsls	r3, r3, #16
 8008778:	0c1b      	lsrs	r3, r3, #16
 800877a:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 800877c:	2300      	movs	r3, #0
 800877e:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8008780:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8008782:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8008784:	60c3      	str	r3, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8008786:	4b29      	ldr	r3, [pc, #164]	; (800882c <DMA_DeInit+0xbc>)
 8008788:	4298      	cmp	r0, r3
 800878a:	d104      	bne.n	8008796 <DMA_DeInit+0x26>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 800878c:	4a28      	ldr	r2, [pc, #160]	; (8008830 <DMA_DeInit+0xc0>)
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel1)
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800878e:	6853      	ldr	r3, [r2, #4]
 8008790:	f043 030f 	orr.w	r3, r3, #15
 8008794:	e026      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel2)
 8008796:	4b27      	ldr	r3, [pc, #156]	; (8008834 <DMA_DeInit+0xc4>)
 8008798:	4298      	cmp	r0, r3
 800879a:	d104      	bne.n	80087a6 <DMA_DeInit+0x36>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 800879c:	4a24      	ldr	r2, [pc, #144]	; (8008830 <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel2)
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 800879e:	6853      	ldr	r3, [r2, #4]
 80087a0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80087a4:	e01e      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel3)
 80087a6:	4b24      	ldr	r3, [pc, #144]	; (8008838 <DMA_DeInit+0xc8>)
 80087a8:	4298      	cmp	r0, r3
 80087aa:	d104      	bne.n	80087b6 <DMA_DeInit+0x46>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 80087ac:	4a20      	ldr	r2, [pc, #128]	; (8008830 <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel3)
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80087ae:	6853      	ldr	r3, [r2, #4]
 80087b0:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80087b4:	e016      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel4)
 80087b6:	4b21      	ldr	r3, [pc, #132]	; (800883c <DMA_DeInit+0xcc>)
 80087b8:	4298      	cmp	r0, r3
 80087ba:	d104      	bne.n	80087c6 <DMA_DeInit+0x56>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 80087bc:	4a1c      	ldr	r2, [pc, #112]	; (8008830 <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel4)
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80087be:	6853      	ldr	r3, [r2, #4]
 80087c0:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80087c4:	e00e      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel5)
 80087c6:	4b1e      	ldr	r3, [pc, #120]	; (8008840 <DMA_DeInit+0xd0>)
 80087c8:	4298      	cmp	r0, r3
 80087ca:	d104      	bne.n	80087d6 <DMA_DeInit+0x66>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 80087cc:	4a18      	ldr	r2, [pc, #96]	; (8008830 <DMA_DeInit+0xc0>)
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80087ce:	6853      	ldr	r3, [r2, #4]
 80087d0:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80087d4:	e006      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel6)
 80087d6:	4b1b      	ldr	r3, [pc, #108]	; (8008844 <DMA_DeInit+0xd4>)
 80087d8:	4298      	cmp	r0, r3
 80087da:	d105      	bne.n	80087e8 <DMA_DeInit+0x78>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80087dc:	4a14      	ldr	r2, [pc, #80]	; (8008830 <DMA_DeInit+0xc0>)
 80087de:	6853      	ldr	r3, [r2, #4]
 80087e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80087e4:	6053      	str	r3, [r2, #4]
    }
  }
}
 80087e6:	4770      	bx	lr
  else if (DMAy_Channelx == DMA1_Channel7)
 80087e8:	4b17      	ldr	r3, [pc, #92]	; (8008848 <DMA_DeInit+0xd8>)
 80087ea:	4298      	cmp	r0, r3
 80087ec:	d104      	bne.n	80087f8 <DMA_DeInit+0x88>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80087ee:	4a10      	ldr	r2, [pc, #64]	; (8008830 <DMA_DeInit+0xc0>)
 80087f0:	6853      	ldr	r3, [r2, #4]
 80087f2:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80087f6:	e7f5      	b.n	80087e4 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA2_Channel1)
 80087f8:	4b14      	ldr	r3, [pc, #80]	; (800884c <DMA_DeInit+0xdc>)
 80087fa:	4298      	cmp	r0, r3
 80087fc:	d101      	bne.n	8008802 <DMA_DeInit+0x92>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 80087fe:	4a14      	ldr	r2, [pc, #80]	; (8008850 <DMA_DeInit+0xe0>)
 8008800:	e7c5      	b.n	800878e <DMA_DeInit+0x1e>
  else if (DMAy_Channelx == DMA2_Channel2)
 8008802:	4b14      	ldr	r3, [pc, #80]	; (8008854 <DMA_DeInit+0xe4>)
 8008804:	4298      	cmp	r0, r3
 8008806:	d101      	bne.n	800880c <DMA_DeInit+0x9c>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8008808:	4a11      	ldr	r2, [pc, #68]	; (8008850 <DMA_DeInit+0xe0>)
 800880a:	e7c8      	b.n	800879e <DMA_DeInit+0x2e>
  else if (DMAy_Channelx == DMA2_Channel3)
 800880c:	4b12      	ldr	r3, [pc, #72]	; (8008858 <DMA_DeInit+0xe8>)
 800880e:	4298      	cmp	r0, r3
 8008810:	d101      	bne.n	8008816 <DMA_DeInit+0xa6>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8008812:	4a0f      	ldr	r2, [pc, #60]	; (8008850 <DMA_DeInit+0xe0>)
 8008814:	e7cb      	b.n	80087ae <DMA_DeInit+0x3e>
  else if (DMAy_Channelx == DMA2_Channel4)
 8008816:	4b11      	ldr	r3, [pc, #68]	; (800885c <DMA_DeInit+0xec>)
 8008818:	4298      	cmp	r0, r3
 800881a:	d101      	bne.n	8008820 <DMA_DeInit+0xb0>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 800881c:	4a0c      	ldr	r2, [pc, #48]	; (8008850 <DMA_DeInit+0xe0>)
 800881e:	e7ce      	b.n	80087be <DMA_DeInit+0x4e>
    if (DMAy_Channelx == DMA2_Channel5)
 8008820:	4b0f      	ldr	r3, [pc, #60]	; (8008860 <DMA_DeInit+0xf0>)
 8008822:	4298      	cmp	r0, r3
 8008824:	d1df      	bne.n	80087e6 <DMA_DeInit+0x76>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8008826:	4a0a      	ldr	r2, [pc, #40]	; (8008850 <DMA_DeInit+0xe0>)
 8008828:	e7d1      	b.n	80087ce <DMA_DeInit+0x5e>
 800882a:	bf00      	nop
 800882c:	40020008 	.word	0x40020008
 8008830:	40020000 	.word	0x40020000
 8008834:	4002001c 	.word	0x4002001c
 8008838:	40020030 	.word	0x40020030
 800883c:	40020044 	.word	0x40020044
 8008840:	40020058 	.word	0x40020058
 8008844:	4002006c 	.word	0x4002006c
 8008848:	40020080 	.word	0x40020080
 800884c:	40020408 	.word	0x40020408
 8008850:	40020400 	.word	0x40020400
 8008854:	4002041c 	.word	0x4002041c
 8008858:	40020430 	.word	0x40020430
 800885c:	40020444 	.word	0x40020444
 8008860:	40020458 	.word	0x40020458

08008864 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008864:	688b      	ldr	r3, [r1, #8]
{
 8008866:	b510      	push	{r4, lr}
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008868:	6a0c      	ldr	r4, [r1, #32]
  tmpreg = DMAy_Channelx->CCR;
 800886a:	6802      	ldr	r2, [r0, #0]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800886c:	4323      	orrs	r3, r4
 800886e:	690c      	ldr	r4, [r1, #16]
  tmpreg &= CCR_CLEAR_Mask;
 8008870:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008874:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8008876:	694c      	ldr	r4, [r1, #20]
  tmpreg &= CCR_CLEAR_Mask;
 8008878:	f022 0270 	bic.w	r2, r2, #112	; 0x70
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800887c:	4323      	orrs	r3, r4
 800887e:	698c      	ldr	r4, [r1, #24]
 8008880:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8008882:	69cc      	ldr	r4, [r1, #28]
 8008884:	4323      	orrs	r3, r4
 8008886:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8008888:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 800888a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800888c:	4323      	orrs	r3, r4
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800888e:	4313      	orrs	r3, r2

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8008890:	6003      	str	r3, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8008892:	68cb      	ldr	r3, [r1, #12]
 8008894:	6043      	str	r3, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8008896:	680b      	ldr	r3, [r1, #0]
 8008898:	6083      	str	r3, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800889a:	684b      	ldr	r3, [r1, #4]
 800889c:	60c3      	str	r3, [r0, #12]
}
 800889e:	bd10      	pop	{r4, pc}

080088a0 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 80088a0:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 80088a2:	b119      	cbz	r1, 80088ac <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 80088a4:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80088a8:	6003      	str	r3, [r0, #0]
  }
}
 80088aa:	4770      	bx	lr
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80088ac:	f023 0301 	bic.w	r3, r3, #1
 80088b0:	041b      	lsls	r3, r3, #16
 80088b2:	0c1b      	lsrs	r3, r3, #16
 80088b4:	e7f8      	b.n	80088a8 <DMA_Cmd+0x8>

080088b6 <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80088b6:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 80088b8:	b112      	cbz	r2, 80088c0 <DMA_ITConfig+0xa>
    DMAy_Channelx->CCR |= DMA_IT;
 80088ba:	4319      	orrs	r1, r3
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 80088bc:	6001      	str	r1, [r0, #0]
  }
}
 80088be:	4770      	bx	lr
    DMAy_Channelx->CCR &= ~DMA_IT;
 80088c0:	ea23 0101 	bic.w	r1, r3, r1
 80088c4:	e7fa      	b.n	80088bc <DMA_ITConfig+0x6>
	...

080088c8 <DMA_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80088c8:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80088ca:	bf4c      	ite	mi
 80088cc:	4b03      	ldrmi	r3, [pc, #12]	; (80088dc <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80088ce:	4b04      	ldrpl	r3, [pc, #16]	; (80088e0 <DMA_GetFlagStatus+0x18>)
 80088d0:	681b      	ldr	r3, [r3, #0]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 80088d2:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
}
 80088d4:	bf14      	ite	ne
 80088d6:	2001      	movne	r0, #1
 80088d8:	2000      	moveq	r0, #0
 80088da:	4770      	bx	lr
 80088dc:	40020400 	.word	0x40020400
 80088e0:	40020000 	.word	0x40020000

080088e4 <DMA_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80088e4:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80088e6:	bf4c      	ite	mi
 80088e8:	4b01      	ldrmi	r3, [pc, #4]	; (80088f0 <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 80088ea:	4b02      	ldrpl	r3, [pc, #8]	; (80088f4 <DMA_ClearFlag+0x10>)
 80088ec:	6058      	str	r0, [r3, #4]
  }
}
 80088ee:	4770      	bx	lr
 80088f0:	40020400 	.word	0x40020400
 80088f4:	40020000 	.word	0x40020000

080088f8 <DMA_ClearITPendingBit>:
 80088f8:	f7ff bff4 	b.w	80088e4 <DMA_ClearFlag>

080088fc <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80088fc:	7902      	ldrb	r2, [r0, #4]
{
 80088fe:	b530      	push	{r4, r5, lr}
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8008900:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8008902:	6805      	ldr	r5, [r0, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;
 8008904:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8008908:	43e9      	mvns	r1, r5
    tmp += EXTI_InitStruct->EXTI_Mode;
 800890a:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800890e:	b323      	cbz	r3, 800895a <EXTI_Init+0x5e>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8008910:	4b14      	ldr	r3, [pc, #80]	; (8008964 <EXTI_Init+0x68>)
 8008912:	681c      	ldr	r4, [r3, #0]
 8008914:	400c      	ands	r4, r1
 8008916:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8008918:	685c      	ldr	r4, [r3, #4]
 800891a:	4021      	ands	r1, r4
 800891c:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800891e:	6811      	ldr	r1, [r2, #0]
 8008920:	4329      	orrs	r1, r5
 8008922:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8008924:	6899      	ldr	r1, [r3, #8]
 8008926:	6802      	ldr	r2, [r0, #0]
 8008928:	ea21 0102 	bic.w	r1, r1, r2
 800892c:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800892e:	68d9      	ldr	r1, [r3, #12]
 8008930:	ea21 0102 	bic.w	r1, r1, r2
 8008934:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8008936:	7941      	ldrb	r1, [r0, #5]
 8008938:	2910      	cmp	r1, #16
 800893a:	d106      	bne.n	800894a <EXTI_Init+0x4e>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800893c:	6899      	ldr	r1, [r3, #8]
 800893e:	4311      	orrs	r1, r2
 8008940:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8008942:	68d9      	ldr	r1, [r3, #12]
 8008944:	430a      	orrs	r2, r1
 8008946:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8008948:	bd30      	pop	{r4, r5, pc}
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800894a:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 800894e:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8008952:	6819      	ldr	r1, [r3, #0]
 8008954:	430a      	orrs	r2, r1
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	e7f6      	b.n	8008948 <EXTI_Init+0x4c>
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800895a:	6813      	ldr	r3, [r2, #0]
 800895c:	400b      	ands	r3, r1
 800895e:	6013      	str	r3, [r2, #0]
}
 8008960:	e7f2      	b.n	8008948 <EXTI_Init+0x4c>
 8008962:	bf00      	nop
 8008964:	40010400 	.word	0x40010400

08008968 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8008968:	4602      	mov	r2, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 800896a:	4b05      	ldr	r3, [pc, #20]	; (8008980 <EXTI_GetITStatus+0x18>)
 800896c:	6819      	ldr	r1, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800896e:	6958      	ldr	r0, [r3, #20]
 8008970:	4010      	ands	r0, r2
 8008972:	d003      	beq.n	800897c <EXTI_GetITStatus+0x14>
 8008974:	4211      	tst	r1, r2
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8008976:	bf14      	ite	ne
 8008978:	2001      	movne	r0, #1
 800897a:	2000      	moveq	r0, #0
  }
  return bitstatus;
}
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	40010400 	.word	0x40010400

08008984 <EXTI_ClearITPendingBit>:
 8008984:	4b01      	ldr	r3, [pc, #4]	; (800898c <EXTI_ClearITPendingBit+0x8>)
 8008986:	6158      	str	r0, [r3, #20]
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop
 800898c:	40010400 	.word	0x40010400

08008990 <FLASH_Unlock>:
  * @retval None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8008990:	4b03      	ldr	r3, [pc, #12]	; (80089a0 <FLASH_Unlock+0x10>)
 8008992:	4a04      	ldr	r2, [pc, #16]	; (80089a4 <FLASH_Unlock+0x14>)
 8008994:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8008996:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800899a:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	40022000 	.word	0x40022000
 80089a4:	45670123 	.word	0x45670123

080089a8 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 80089a8:	4a02      	ldr	r2, [pc, #8]	; (80089b4 <FLASH_Lock+0xc>)
 80089aa:	6913      	ldr	r3, [r2, #16]
 80089ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089b0:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 80089b2:	4770      	bx	lr
 80089b4:	40022000 	.word	0x40022000

080089b8 <FLASH_ClearFlag>:
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80089b8:	4b01      	ldr	r3, [pc, #4]	; (80089c0 <FLASH_ClearFlag+0x8>)
 80089ba:	60d8      	str	r0, [r3, #12]
#endif /* STM32F10X_XL */
}
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	40022000 	.word	0x40022000

080089c4 <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80089c4:	4b08      	ldr	r3, [pc, #32]	; (80089e8 <FLASH_GetBank1Status+0x24>)
 80089c6:	68da      	ldr	r2, [r3, #12]
 80089c8:	07d1      	lsls	r1, r2, #31
 80089ca:	d409      	bmi.n	80089e0 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	0752      	lsls	r2, r2, #29
 80089d0:	d408      	bmi.n	80089e4 <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80089d2:	68db      	ldr	r3, [r3, #12]
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80089d4:	f013 0f10 	tst.w	r3, #16
 80089d8:	bf14      	ite	ne
 80089da:	2003      	movne	r0, #3
 80089dc:	2004      	moveq	r0, #4
 80089de:	4770      	bx	lr
    flashstatus = FLASH_BUSY;
 80089e0:	2001      	movs	r0, #1
 80089e2:	4770      	bx	lr
      flashstatus = FLASH_ERROR_PG;
 80089e4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80089e6:	4770      	bx	lr
 80089e8:	40022000 	.word	0x40022000

080089ec <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80089ec:	b510      	push	{r4, lr}
 80089ee:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80089f0:	f7ff ffe8 	bl	80089c4 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80089f4:	2801      	cmp	r0, #1
 80089f6:	d106      	bne.n	8008a06 <FLASH_WaitForLastOperation+0x1a>
 80089f8:	b90c      	cbnz	r4, 80089fe <FLASH_WaitForLastOperation+0x12>
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80089fa:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 80089fc:	bd10      	pop	{r4, pc}
    status = FLASH_GetBank1Status();
 80089fe:	f7ff ffe1 	bl	80089c4 <FLASH_GetBank1Status>
    Timeout--;
 8008a02:	3c01      	subs	r4, #1
 8008a04:	e7f6      	b.n	80089f4 <FLASH_WaitForLastOperation+0x8>
    status = FLASH_TIMEOUT;
 8008a06:	2c00      	cmp	r4, #0
 8008a08:	bf08      	it	eq
 8008a0a:	2005      	moveq	r0, #5
 8008a0c:	e7f6      	b.n	80089fc <FLASH_WaitForLastOperation+0x10>
	...

08008a10 <FLASH_ErasePage>:
{
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8008a14:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8008a18:	f7ff ffe8 	bl	80089ec <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8008a1c:	2804      	cmp	r0, #4
 8008a1e:	d113      	bne.n	8008a48 <FLASH_ErasePage+0x38>
    FLASH->CR|= CR_PER_Set;
 8008a20:	4c0a      	ldr	r4, [pc, #40]	; (8008a4c <FLASH_ErasePage+0x3c>)
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008a22:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
    FLASH->CR|= CR_PER_Set;
 8008a26:	6923      	ldr	r3, [r4, #16]
 8008a28:	f043 0302 	orr.w	r3, r3, #2
 8008a2c:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8008a2e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a36:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008a38:	f7ff ffd8 	bl	80089ec <FLASH_WaitForLastOperation>
    FLASH->CR &= CR_PER_Reset;
 8008a3c:	6923      	ldr	r3, [r4, #16]
 8008a3e:	f023 0302 	bic.w	r3, r3, #2
 8008a42:	04db      	lsls	r3, r3, #19
 8008a44:	0cdb      	lsrs	r3, r3, #19
 8008a46:	6123      	str	r3, [r4, #16]
}
 8008a48:	bd38      	pop	{r3, r4, r5, pc}
 8008a4a:	bf00      	nop
 8008a4c:	40022000 	.word	0x40022000

08008a50 <FLASH_ProgramWord>:
  __IO uint32_t tmp = 0;
 8008a50:	2300      	movs	r3, #0
{
 8008a52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a54:	4606      	mov	r6, r0
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a56:	f44f 5000 	mov.w	r0, #8192	; 0x2000
{
 8008a5a:	460d      	mov	r5, r1
  __IO uint32_t tmp = 0;
 8008a5c:	9301      	str	r3, [sp, #4]
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a5e:	f7ff ffc5 	bl	80089ec <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8008a62:	2804      	cmp	r0, #4
 8008a64:	d11b      	bne.n	8008a9e <FLASH_ProgramWord+0x4e>
    FLASH->CR |= CR_PG_Set;
 8008a66:	4c0f      	ldr	r4, [pc, #60]	; (8008aa4 <FLASH_ProgramWord+0x54>)
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a68:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    FLASH->CR |= CR_PG_Set;
 8008a6c:	6923      	ldr	r3, [r4, #16]
 8008a6e:	f043 0301 	orr.w	r3, r3, #1
 8008a72:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8008a74:	b2ab      	uxth	r3, r5
 8008a76:	8033      	strh	r3, [r6, #0]
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a78:	f7ff ffb8 	bl	80089ec <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 8008a7c:	2804      	cmp	r0, #4
 8008a7e:	d108      	bne.n	8008a92 <FLASH_ProgramWord+0x42>
      tmp = Address + 2;
 8008a80:	3602      	adds	r6, #2
 8008a82:	9601      	str	r6, [sp, #4]
      *(__IO uint16_t*) tmp = Data >> 16;
 8008a84:	9b01      	ldr	r3, [sp, #4]
 8008a86:	0c2d      	lsrs	r5, r5, #16
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      *(__IO uint16_t*) tmp = Data >> 16;
 8008a8c:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008a8e:	f7ff ffad 	bl	80089ec <FLASH_WaitForLastOperation>
      FLASH->CR &= CR_PG_Reset;
 8008a92:	6923      	ldr	r3, [r4, #16]
 8008a94:	f023 0301 	bic.w	r3, r3, #1
 8008a98:	04db      	lsls	r3, r3, #19
 8008a9a:	0cdb      	lsrs	r3, r3, #19
 8008a9c:	6123      	str	r3, [r4, #16]
}
 8008a9e:	b002      	add	sp, #8
 8008aa0:	bd70      	pop	{r4, r5, r6, pc}
 8008aa2:	bf00      	nop
 8008aa4:	40022000 	.word	0x40022000

08008aa8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8008aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8008aac:	78cb      	ldrb	r3, [r1, #3]
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8008aae:	880f      	ldrh	r7, [r1, #0]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8008ab0:	06da      	lsls	r2, r3, #27
 8008ab2:	bf48      	it	mi
 8008ab4:	788a      	ldrbmi	r2, [r1, #2]
 8008ab6:	f003 050f 	and.w	r5, r3, #15
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8008aba:	bf48      	it	mi
 8008abc:	4315      	orrmi	r5, r2
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8008abe:	780a      	ldrb	r2, [r1, #0]
 8008ac0:	b1d2      	cbz	r2, 8008af8 <GPIO_Init+0x50>
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008ac2:	2100      	movs	r1, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 8008ac4:	f04f 0c01 	mov.w	ip, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8008ac8:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRL;
 8008acc:	6802      	ldr	r2, [r0, #0]
      pos = ((uint32_t)0x01) << pinpos;
 8008ace:	fa0c f601 	lsl.w	r6, ip, r1
      if (currentpin == pos)
 8008ad2:	ea36 0407 	bics.w	r4, r6, r7
 8008ad6:	d10b      	bne.n	8008af0 <GPIO_Init+0x48>
        pos = pinpos << 2;
 8008ad8:	008c      	lsls	r4, r1, #2
        pinmask = ((uint32_t)0x0F) << pos;
 8008ada:	fa0e f804 	lsl.w	r8, lr, r4
        tmpreg &= ~pinmask;
 8008ade:	ea22 0208 	bic.w	r2, r2, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8008ae2:	fa05 f404 	lsl.w	r4, r5, r4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008ae6:	2b28      	cmp	r3, #40	; 0x28
        tmpreg |= (currentmode << pos);
 8008ae8:	ea42 0204 	orr.w	r2, r2, r4
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008aec:	d125      	bne.n	8008b3a <GPIO_Init+0x92>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8008aee:	6146      	str	r6, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008af0:	3101      	adds	r1, #1
 8008af2:	2908      	cmp	r1, #8
 8008af4:	d1eb      	bne.n	8008ace <GPIO_Init+0x26>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8008af6:	6002      	str	r2, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8008af8:	2fff      	cmp	r7, #255	; 0xff
 8008afa:	d91c      	bls.n	8008b36 <GPIO_Init+0x8e>
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008afc:	2100      	movs	r1, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8008afe:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8008b02:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRH;
 8008b06:	6842      	ldr	r2, [r0, #4]
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8008b08:	f101 0408 	add.w	r4, r1, #8
 8008b0c:	fa0c f404 	lsl.w	r4, ip, r4
      if (currentpin == pos)
 8008b10:	ea34 0607 	bics.w	r6, r4, r7
 8008b14:	d10b      	bne.n	8008b2e <GPIO_Init+0x86>
        pos = pinpos << 2;
 8008b16:	008e      	lsls	r6, r1, #2
        pinmask = ((uint32_t)0x0F) << pos;
 8008b18:	fa0e f806 	lsl.w	r8, lr, r6
        tmpreg &= ~pinmask;
 8008b1c:	ea22 0208 	bic.w	r2, r2, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8008b20:	fa05 f606 	lsl.w	r6, r5, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008b24:	2b28      	cmp	r3, #40	; 0x28
        tmpreg |= (currentmode << pos);
 8008b26:	ea42 0206 	orr.w	r2, r2, r6
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008b2a:	d10a      	bne.n	8008b42 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8008b2c:	6144      	str	r4, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008b2e:	3101      	adds	r1, #1
 8008b30:	2908      	cmp	r1, #8
 8008b32:	d1e9      	bne.n	8008b08 <GPIO_Init+0x60>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8008b34:	6042      	str	r2, [r0, #4]
  }
}
 8008b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8008b3a:	2b48      	cmp	r3, #72	; 0x48
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8008b3c:	bf08      	it	eq
 8008b3e:	6106      	streq	r6, [r0, #16]
 8008b40:	e7d6      	b.n	8008af0 <GPIO_Init+0x48>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8008b42:	2b48      	cmp	r3, #72	; 0x48
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8008b44:	bf08      	it	eq
 8008b46:	6104      	streq	r4, [r0, #16]
 8008b48:	e7f1      	b.n	8008b2e <GPIO_Init+0x86>

08008b4a <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8008b4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008b4e:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8008b50:	f240 4302 	movw	r3, #1026	; 0x402
 8008b54:	8043      	strh	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
 8008b56:	4770      	bx	lr

08008b58 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8008b58:	6883      	ldr	r3, [r0, #8]
 8008b5a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8008b5c:	bf14      	ite	ne
 8008b5e:	2001      	movne	r0, #1
 8008b60:	2000      	moveq	r0, #0
 8008b62:	4770      	bx	lr

08008b64 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8008b64:	6101      	str	r1, [r0, #16]
}
 8008b66:	4770      	bx	lr

08008b68 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8008b68:	6141      	str	r1, [r0, #20]
}
 8008b6a:	4770      	bx	lr

08008b6c <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	4a16      	ldr	r2, [pc, #88]	; (8008bc8 <GPIO_PinRemapConfig+0x5c>)
{
 8008b70:	b530      	push	{r4, r5, lr}
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8008b72:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
    tmpreg = AFIO->MAPR2;
 8008b76:	bfb4      	ite	lt
 8008b78:	69d3      	ldrlt	r3, [r2, #28]
    tmpreg = AFIO->MAPR;
 8008b7a:	6853      	ldrge	r3, [r2, #4]
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8008b7c:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
  tmp = GPIO_Remap & LSB_MASK;
 8008b80:	b284      	uxth	r4, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8008b82:	d110      	bne.n	8008ba6 <GPIO_PinRemapConfig+0x3a>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008b84:	6855      	ldr	r5, [r2, #4]
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8008b86:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008b8a:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8008b8e:	6055      	str	r5, [r2, #4]
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }

  if (NewState != DISABLE)
 8008b90:	b119      	cbz	r1, 8008b9a <GPIO_PinRemapConfig+0x2e>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008b92:	0d42      	lsrs	r2, r0, #21
 8008b94:	0112      	lsls	r2, r2, #4
 8008b96:	4094      	lsls	r4, r2
 8008b98:	4323      	orrs	r3, r4
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8008b9a:	4a0b      	ldr	r2, [pc, #44]	; (8008bc8 <GPIO_PinRemapConfig+0x5c>)
 8008b9c:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 8008b9e:	bfb4      	ite	lt
 8008ba0:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8008ba2:	6053      	strge	r3, [r2, #4]
  }  
}
 8008ba4:	bd30      	pop	{r4, r5, pc}
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8008ba6:	02c2      	lsls	r2, r0, #11
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8008ba8:	bf4d      	iteet	mi
 8008baa:	2203      	movmi	r2, #3
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008bac:	0d42      	lsrpl	r2, r0, #21
 8008bae:	0112      	lslpl	r2, r2, #4
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8008bb0:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8008bb4:	bf4c      	ite	mi
 8008bb6:	40aa      	lslmi	r2, r5
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008bb8:	fa04 f202 	lslpl.w	r2, r4, r2
 8008bbc:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8008bc0:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8008bc4:	e7e4      	b.n	8008b90 <GPIO_PinRemapConfig+0x24>
 8008bc6:	bf00      	nop
 8008bc8:	40010000 	.word	0x40010000

08008bcc <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8008bcc:	b510      	push	{r4, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8008bce:	240f      	movs	r4, #15
 8008bd0:	f001 0303 	and.w	r3, r1, #3
 8008bd4:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8008bd8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8008bdc:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8008be0:	688a      	ldr	r2, [r1, #8]
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	409c      	lsls	r4, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8008be6:	ea22 0204 	bic.w	r2, r2, r4
 8008bea:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8008bec:	688a      	ldr	r2, [r1, #8]
 8008bee:	4098      	lsls	r0, r3
 8008bf0:	4310      	orrs	r0, r2
 8008bf2:	6088      	str	r0, [r1, #8]
}
 8008bf4:	bd10      	pop	{r4, pc}
	...

08008bf8 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8008bf8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8008bfa:	4b0b      	ldr	r3, [pc, #44]	; (8008c28 <I2C_DeInit+0x30>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8008bfc:	2101      	movs	r1, #1
  if (I2Cx == I2C1)
 8008bfe:	4298      	cmp	r0, r3
 8008c00:	d10a      	bne.n	8008c18 <I2C_DeInit+0x20>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8008c02:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8008c06:	f000 f94d 	bl	8008ea4 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 8008c10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8008c14:	f000 b946 	b.w	8008ea4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8008c18:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8008c1c:	f000 f942 	bl	8008ea4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8008c20:	2100      	movs	r1, #0
 8008c22:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8008c26:	e7f3      	b.n	8008c10 <I2C_DeInit+0x18>
 8008c28:	40005400 	.word	0x40005400

08008c2c <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8008c2c:	b570      	push	{r4, r5, r6, lr}
 8008c2e:	b086      	sub	sp, #24
 8008c30:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8008c32:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8008c34:	a801      	add	r0, sp, #4
{
 8008c36:	460d      	mov	r5, r1
  RCC_GetClocksFreq(&rcc_clocks);
 8008c38:	f000 f8ce 	bl	8008dd8 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8008c3c:	9a03      	ldr	r2, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008c3e:	492e      	ldr	r1, [pc, #184]	; (8008cf8 <I2C_Init+0xcc>)
  tmpreg &= CR2_FREQ_Reset;
 8008c40:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008c44:	fbb2 f1f1 	udiv	r1, r2, r1
  tmpreg &= CR2_FREQ_Reset;
 8008c48:	0436      	lsls	r6, r6, #16
 8008c4a:	0c36      	lsrs	r6, r6, #16
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008c4c:	b288      	uxth	r0, r1
  tmpreg |= freqrange;
 8008c4e:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8008c50:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8008c52:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8008c54:	4e29      	ldr	r6, [pc, #164]	; (8008cfc <I2C_Init+0xd0>)
  I2Cx->CR1 &= CR1_PE_Reset;
 8008c56:	f023 0301 	bic.w	r3, r3, #1
 8008c5a:	041b      	lsls	r3, r3, #16
 8008c5c:	0c1b      	lsrs	r3, r3, #16
 8008c5e:	8023      	strh	r3, [r4, #0]
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	42b3      	cmp	r3, r6
 8008c64:	d823      	bhi.n	8008cae <I2C_Init+0x82>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c6c:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8008c6e:	2b04      	cmp	r3, #4
 8008c70:	bf38      	it	cc
 8008c72:	2304      	movcc	r3, #4
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8008c74:	3001      	adds	r0, #1
 8008c76:	b280      	uxth	r0, r0
 8008c78:	8420      	strh	r0, [r4, #32]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8008c7a:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8008c7c:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008c7e:	88aa      	ldrh	r2, [r5, #4]
  I2Cx->CR1 |= CR1_PE_Set;
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	f043 0301 	orr.w	r3, r3, #1
 8008c86:	8023      	strh	r3, [r4, #0]
  tmpreg = I2Cx->CR1;
 8008c88:	8823      	ldrh	r3, [r4, #0]
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008c8a:	8969      	ldrh	r1, [r5, #10]
  tmpreg &= CR1_CLEAR_Mask;
 8008c8c:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8008c90:	f023 0302 	bic.w	r3, r3, #2
 8008c94:	041b      	lsls	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008c96:	430a      	orrs	r2, r1
  tmpreg &= CR1_CLEAR_Mask;
 8008c98:	0c1b      	lsrs	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8008c9e:	892a      	ldrh	r2, [r5, #8]
  I2Cx->CR1 = tmpreg;
 8008ca0:	8023      	strh	r3, [r4, #0]
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8008ca2:	89ab      	ldrh	r3, [r5, #12]
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	8123      	strh	r3, [r4, #8]
}
 8008caa:	b006      	add	sp, #24
 8008cac:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8008cae:	f64b 70ff 	movw	r0, #49151	; 0xbfff
 8008cb2:	88ee      	ldrh	r6, [r5, #6]
 8008cb4:	4286      	cmp	r6, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008cb6:	bf1b      	ittet	ne
 8008cb8:	2019      	movne	r0, #25
 8008cba:	4343      	mulne	r3, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008cbc:	eb03 0343 	addeq.w	r3, r3, r3, lsl #1
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008cc0:	fbb2 f3f3 	udivne	r3, r2, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008cc4:	bf0b      	itete	eq
 8008cc6:	fbb2 f3f3 	udiveq	r3, r2, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008cca:	b29b      	uxthne	r3, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008ccc:	b29b      	uxtheq	r3, r3
      result |= I2C_DutyCycle_16_9;
 8008cce:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    if ((result & CCR_CCR_Set) == 0)
 8008cd2:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8008cd6:	b90a      	cbnz	r2, 8008cdc <I2C_Init+0xb0>
      result |= (uint16_t)0x0001;  
 8008cd8:	f043 0301 	orr.w	r3, r3, #1
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8008cdc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008ce0:	4351      	muls	r1, r2
 8008ce2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008ce6:	fbb1 f1f2 	udiv	r1, r1, r2
 8008cea:	3101      	adds	r1, #1
 8008cec:	b289      	uxth	r1, r1
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8008cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8008cf2:	8421      	strh	r1, [r4, #32]
 8008cf4:	e7c1      	b.n	8008c7a <I2C_Init+0x4e>
 8008cf6:	bf00      	nop
 8008cf8:	000f4240 	.word	0x000f4240
 8008cfc:	000186a0 	.word	0x000186a0

08008d00 <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8008d00:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8008d02:	b121      	cbz	r1, 8008d0e <I2C_DMACmd+0xe>
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8008d0a:	8083      	strh	r3, [r0, #4]
  }
}
 8008d0c:	4770      	bx	lr
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8008d0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008d12:	041b      	lsls	r3, r3, #16
 8008d14:	0c1b      	lsrs	r3, r3, #16
 8008d16:	e7f8      	b.n	8008d0a <I2C_DMACmd+0xa>

08008d18 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8008d18:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8008d1a:	b121      	cbz	r1, 8008d26 <I2C_DMALastTransferCmd+0xe>
    I2Cx->CR2 |= CR2_LAST_Set;
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 8008d22:	8083      	strh	r3, [r0, #4]
  }
}
 8008d24:	4770      	bx	lr
    I2Cx->CR2 &= CR2_LAST_Reset;
 8008d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d2a:	041b      	lsls	r3, r3, #16
 8008d2c:	0c1b      	lsrs	r3, r3, #16
 8008d2e:	e7f8      	b.n	8008d22 <I2C_DMALastTransferCmd+0xa>

08008d30 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8008d30:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8008d32:	b121      	cbz	r1, 8008d3e <I2C_AcknowledgeConfig+0xe>
    I2Cx->CR1 |= CR1_ACK_Set;
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8008d3a:	8003      	strh	r3, [r0, #0]
  }
}
 8008d3c:	4770      	bx	lr
    I2Cx->CR1 &= CR1_ACK_Reset;
 8008d3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d42:	041b      	lsls	r3, r3, #16
 8008d44:	0c1b      	lsrs	r3, r3, #16
 8008d46:	e7f8      	b.n	8008d3a <I2C_AcknowledgeConfig+0xa>

08008d48 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8008d48:	8883      	ldrh	r3, [r0, #4]
 8008d4a:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8008d4c:	b112      	cbz	r2, 8008d54 <I2C_ITConfig+0xc>
    I2Cx->CR2 |= I2C_IT;
 8008d4e:	4319      	orrs	r1, r3
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8008d50:	8081      	strh	r1, [r0, #4]
  }
}
 8008d52:	4770      	bx	lr
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8008d54:	ea23 0101 	bic.w	r1, r3, r1
 8008d58:	e7fa      	b.n	8008d50 <I2C_ITConfig+0x8>

08008d5a <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8008d5a:	8201      	strh	r1, [r0, #16]
}
 8008d5c:	4770      	bx	lr

08008d5e <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8008d5e:	8a00      	ldrh	r0, [r0, #16]
}
 8008d60:	b2c0      	uxtb	r0, r0
 8008d62:	4770      	bx	lr

08008d64 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8008d64:	b122      	cbz	r2, 8008d70 <I2C_Send7bitAddress+0xc>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8008d66:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8008d6a:	b289      	uxth	r1, r1
 8008d6c:	8201      	strh	r1, [r0, #16]
}
 8008d6e:	4770      	bx	lr
    Address &= OAR1_ADD0_Reset;
 8008d70:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8008d74:	e7f9      	b.n	8008d6a <I2C_Send7bitAddress+0x6>

08008d76 <I2C_GetFlagStatus>:
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8008d76:	2300      	movs	r3, #0
{
 8008d78:	b082      	sub	sp, #8
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8008d7e:	0f0b      	lsrs	r3, r1, #28
  i2cxbase = (uint32_t)I2Cx;
 8008d80:	9001      	str	r0, [sp, #4]
  i2creg = I2C_FLAG >> 28;
 8008d82:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 8008d84:	9b00      	ldr	r3, [sp, #0]
  I2C_FLAG &= FLAG_Mask;
 8008d86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  if(i2creg != 0)
 8008d8a:	b153      	cbz	r3, 8008da2 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8008d8c:	9b01      	ldr	r3, [sp, #4]
 8008d8e:	3314      	adds	r3, #20
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8008d90:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8008d92:	9b01      	ldr	r3, [sp, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	420b      	tst	r3, r1
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 8008d98:	bf14      	ite	ne
 8008d9a:	2001      	movne	r0, #1
 8008d9c:	2000      	moveq	r0, #0
 8008d9e:	b002      	add	sp, #8
 8008da0:	4770      	bx	lr
    i2cxbase += 0x18;
 8008da2:	9b01      	ldr	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8008da4:	0c09      	lsrs	r1, r1, #16
    i2cxbase += 0x18;
 8008da6:	3318      	adds	r3, #24
 8008da8:	e7f2      	b.n	8008d90 <I2C_GetFlagStatus+0x1a>

08008daa <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8008daa:	43c9      	mvns	r1, r1
 8008dac:	b289      	uxth	r1, r1
 8008dae:	8281      	strh	r1, [r0, #20]
}
 8008db0:	4770      	bx	lr
	...

08008db4 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 8008db4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008db8:	4b01      	ldr	r3, [pc, #4]	; (8008dc0 <IWDG_ReloadCounter+0xc>)
 8008dba:	601a      	str	r2, [r3, #0]
}
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop
 8008dc0:	40003000 	.word	0x40003000

08008dc4 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8008dc4:	4a03      	ldr	r2, [pc, #12]	; (8008dd4 <RCC_ADCCLKConfig+0x10>)
 8008dc6:	6853      	ldr	r3, [r2, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8008dc8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8008dcc:	4303      	orrs	r3, r0
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008dce:	6053      	str	r3, [r2, #4]
}
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	40021000 	.word	0x40021000

08008dd8 <RCC_GetClocksFreq>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8008dd8:	4a1b      	ldr	r2, [pc, #108]	; (8008e48 <RCC_GetClocksFreq+0x70>)
{
 8008dda:	b510      	push	{r4, lr}
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8008ddc:	6853      	ldr	r3, [r2, #4]
 8008dde:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8008de2:	2b08      	cmp	r3, #8
 8008de4:	d01f      	beq.n	8008e26 <RCC_GetClocksFreq+0x4e>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8008de6:	4b19      	ldr	r3, [pc, #100]	; (8008e4c <RCC_GetClocksFreq+0x74>)
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8008de8:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8008dea:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8008dec:	4c18      	ldr	r4, [pc, #96]	; (8008e50 <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
 8008dee:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8008df2:	5ce1      	ldrb	r1, [r4, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8008df4:	6803      	ldr	r3, [r0, #0]
 8008df6:	40cb      	lsrs	r3, r1
 8008df8:	6043      	str	r3, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8008dfa:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 8;
 8008dfc:	f3c1 2102 	ubfx	r1, r1, #8, #3
  presc = APBAHBPrescTable[tmp];
 8008e00:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8008e02:	fa23 f101 	lsr.w	r1, r3, r1
 8008e06:	6081      	str	r1, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8008e08:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 11;
 8008e0a:	f3c1 21c2 	ubfx	r1, r1, #11, #3
  presc = APBAHBPrescTable[tmp];
 8008e0e:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8008e10:	40cb      	lsrs	r3, r1
 8008e12:	60c3      	str	r3, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8008e14:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8008e16:	490f      	ldr	r1, [pc, #60]	; (8008e54 <RCC_GetClocksFreq+0x7c>)
  tmp = tmp >> 14;
 8008e18:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8008e1c:	5c8a      	ldrb	r2, [r1, r2]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8008e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e22:	6103      	str	r3, [r0, #16]
}
 8008e24:	bd10      	pop	{r4, pc}
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8008e26:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8008e28:	6851      	ldr	r1, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8008e2a:	f3c3 4383 	ubfx	r3, r3, #18, #4
      if (pllsource == 0x00)
 8008e2e:	03cc      	lsls	r4, r1, #15
      pllmull = ( pllmull >> 18) + 2;
 8008e30:	f103 0302 	add.w	r3, r3, #2
      if (pllsource == 0x00)
 8008e34:	d402      	bmi.n	8008e3c <RCC_GetClocksFreq+0x64>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8008e36:	4908      	ldr	r1, [pc, #32]	; (8008e58 <RCC_GetClocksFreq+0x80>)
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8008e38:	434b      	muls	r3, r1
 8008e3a:	e7d5      	b.n	8008de8 <RCC_GetClocksFreq+0x10>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8008e3c:	6851      	ldr	r1, [r2, #4]
 8008e3e:	0389      	lsls	r1, r1, #14
 8008e40:	d4f9      	bmi.n	8008e36 <RCC_GetClocksFreq+0x5e>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8008e42:	4902      	ldr	r1, [pc, #8]	; (8008e4c <RCC_GetClocksFreq+0x74>)
 8008e44:	e7f8      	b.n	8008e38 <RCC_GetClocksFreq+0x60>
 8008e46:	bf00      	nop
 8008e48:	40021000 	.word	0x40021000
 8008e4c:	007a1200 	.word	0x007a1200
 8008e50:	200000a0 	.word	0x200000a0
 8008e54:	2000009c 	.word	0x2000009c
 8008e58:	003d0900 	.word	0x003d0900

08008e5c <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008e5c:	4b04      	ldr	r3, [pc, #16]	; (8008e70 <RCC_AHBPeriphClockCmd+0x14>)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8008e5e:	695a      	ldr	r2, [r3, #20]
  if (NewState != DISABLE)
 8008e60:	b111      	cbz	r1, 8008e68 <RCC_AHBPeriphClockCmd+0xc>
    RCC->AHBENR |= RCC_AHBPeriph;
 8008e62:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8008e64:	6158      	str	r0, [r3, #20]
  }
}
 8008e66:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8008e68:	ea22 0000 	bic.w	r0, r2, r0
 8008e6c:	e7fa      	b.n	8008e64 <RCC_AHBPeriphClockCmd+0x8>
 8008e6e:	bf00      	nop
 8008e70:	40021000 	.word	0x40021000

08008e74 <RCC_APB2PeriphClockCmd>:
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008e74:	4b04      	ldr	r3, [pc, #16]	; (8008e88 <RCC_APB2PeriphClockCmd+0x14>)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8008e76:	699a      	ldr	r2, [r3, #24]
  if (NewState != DISABLE)
 8008e78:	b111      	cbz	r1, 8008e80 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 8008e7a:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8008e7c:	6198      	str	r0, [r3, #24]
  }
}
 8008e7e:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8008e80:	ea22 0000 	bic.w	r0, r2, r0
 8008e84:	e7fa      	b.n	8008e7c <RCC_APB2PeriphClockCmd+0x8>
 8008e86:	bf00      	nop
 8008e88:	40021000 	.word	0x40021000

08008e8c <RCC_APB1PeriphClockCmd>:
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008e8c:	4b04      	ldr	r3, [pc, #16]	; (8008ea0 <RCC_APB1PeriphClockCmd+0x14>)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8008e8e:	69da      	ldr	r2, [r3, #28]
  if (NewState != DISABLE)
 8008e90:	b111      	cbz	r1, 8008e98 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 8008e92:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8008e94:	61d8      	str	r0, [r3, #28]
  }
}
 8008e96:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8008e98:	ea22 0000 	bic.w	r0, r2, r0
 8008e9c:	e7fa      	b.n	8008e94 <RCC_APB1PeriphClockCmd+0x8>
 8008e9e:	bf00      	nop
 8008ea0:	40021000 	.word	0x40021000

08008ea4 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008ea4:	4b04      	ldr	r3, [pc, #16]	; (8008eb8 <RCC_APB1PeriphResetCmd+0x14>)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8008ea6:	691a      	ldr	r2, [r3, #16]
  if (NewState != DISABLE)
 8008ea8:	b111      	cbz	r1, 8008eb0 <RCC_APB1PeriphResetCmd+0xc>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8008eaa:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8008eac:	6118      	str	r0, [r3, #16]
  }
}
 8008eae:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8008eb0:	ea22 0000 	bic.w	r0, r2, r0
 8008eb4:	e7fa      	b.n	8008eac <RCC_APB1PeriphResetCmd+0x8>
 8008eb6:	bf00      	nop
 8008eb8:	40021000 	.word	0x40021000

08008ebc <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8008ebc:	8803      	ldrh	r3, [r0, #0]
{
 8008ebe:	b510      	push	{r4, lr}
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8008ec0:	f403 5241 	and.w	r2, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8008ec4:	884c      	ldrh	r4, [r1, #2]
 8008ec6:	880b      	ldrh	r3, [r1, #0]
 8008ec8:	4323      	orrs	r3, r4
 8008eca:	888c      	ldrh	r4, [r1, #4]
 8008ecc:	4323      	orrs	r3, r4
 8008ece:	88cc      	ldrh	r4, [r1, #6]
 8008ed0:	4323      	orrs	r3, r4
 8008ed2:	890c      	ldrh	r4, [r1, #8]
 8008ed4:	4323      	orrs	r3, r4
 8008ed6:	894c      	ldrh	r4, [r1, #10]
 8008ed8:	4323      	orrs	r3, r4
 8008eda:	898c      	ldrh	r4, [r1, #12]
 8008edc:	4323      	orrs	r3, r4
 8008ede:	89cc      	ldrh	r4, [r1, #14]
 8008ee0:	4323      	orrs	r3, r4
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8008ee6:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8008ee8:	8b83      	ldrh	r3, [r0, #28]
 8008eea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008eee:	041b      	lsls	r3, r3, #16
 8008ef0:	0c1b      	lsrs	r3, r3, #16
 8008ef2:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8008ef4:	8a0b      	ldrh	r3, [r1, #16]
 8008ef6:	8203      	strh	r3, [r0, #16]
}
 8008ef8:	bd10      	pop	{r4, pc}

08008efa <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8008efa:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8008efc:	b121      	cbz	r1, 8008f08 <SPI_Cmd+0xe>
    SPIx->CR1 |= CR1_SPE_Set;
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8008f04:	8003      	strh	r3, [r0, #0]
  }
}
 8008f06:	4770      	bx	lr
    SPIx->CR1 &= CR1_SPE_Reset;
 8008f08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f0c:	041b      	lsls	r3, r3, #16
 8008f0e:	0c1b      	lsrs	r3, r3, #16
 8008f10:	e7f8      	b.n	8008f04 <SPI_Cmd+0xa>

08008f12 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8008f12:	8181      	strh	r1, [r0, #12]
}
 8008f14:	4770      	bx	lr

08008f16 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8008f16:	8980      	ldrh	r0, [r0, #12]
}
 8008f18:	b280      	uxth	r0, r0
 8008f1a:	4770      	bx	lr

08008f1c <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8008f1c:	8903      	ldrh	r3, [r0, #8]
 8008f1e:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8008f20:	bf14      	ite	ne
 8008f22:	2001      	movne	r0, #1
 8008f24:	2000      	moveq	r0, #0
 8008f26:	4770      	bx	lr

08008f28 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008f28:	b570      	push	{r4, r5, r6, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8008f2a:	8c06      	ldrh	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008f2c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8008f30:	f026 0601 	bic.w	r6, r6, #1
 8008f34:	0436      	lsls	r6, r6, #16
 8008f36:	0c36      	lsrs	r6, r6, #16
 8008f38:	8406      	strh	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f3a:	8b04      	ldrh	r4, [r0, #24]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008f3c:	4b15      	ldr	r3, [pc, #84]	; (8008f94 <TI1_Config+0x6c>)
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8008f3e:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8008f42:	0424      	lsls	r4, r4, #16
  tmpccer = TIMx->CCER;
 8008f44:	8c05      	ldrh	r5, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8008f46:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008f48:	4314      	orrs	r4, r2
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008f4a:	4298      	cmp	r0, r3
  tmpccer = TIMx->CCER;
 8008f4c:	b2ad      	uxth	r5, r5
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008f4e:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008f50:	d012      	beq.n	8008f78 <TI1_Config+0x50>
 8008f52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f56:	4298      	cmp	r0, r3
 8008f58:	d00e      	beq.n	8008f78 <TI1_Config+0x50>
 8008f5a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008f5e:	d00b      	beq.n	8008f78 <TI1_Config+0x50>
 8008f60:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8008f64:	4298      	cmp	r0, r3
 8008f66:	d007      	beq.n	8008f78 <TI1_Config+0x50>
 8008f68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f6c:	4298      	cmp	r0, r3
 8008f6e:	d003      	beq.n	8008f78 <TI1_Config+0x50>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008f70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f74:	4298      	cmp	r0, r3
 8008f76:	d108      	bne.n	8008f8a <TI1_Config+0x62>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8008f78:	f025 0302 	bic.w	r3, r5, #2
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008f7c:	ea41 0503 	orr.w	r5, r1, r3
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008f80:	f045 0501 	orr.w	r5, r5, #1
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f84:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8008f86:	8405      	strh	r5, [r0, #32]
}
 8008f88:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f8a:	f025 050a 	bic.w	r5, r5, #10
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008f8e:	430d      	orrs	r5, r1
 8008f90:	e7f6      	b.n	8008f80 <TI1_Config+0x58>
 8008f92:	bf00      	nop
 8008f94:	40012c00 	.word	0x40012c00

08008f98 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008f98:	b570      	push	{r4, r5, r6, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8008f9a:	8c04      	ldrh	r4, [r0, #32]
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008f9c:	0212      	lsls	r2, r2, #8
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8008f9e:	f024 0410 	bic.w	r4, r4, #16
 8008fa2:	0424      	lsls	r4, r4, #16
 8008fa4:	0c24      	lsrs	r4, r4, #16
 8008fa6:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fa8:	8b05      	ldrh	r5, [r0, #24]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008faa:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008fae:	f425 7540 	bic.w	r5, r5, #768	; 0x300
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008fb2:	4b15      	ldr	r3, [pc, #84]	; (8009008 <TI2_Config+0x70>)
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008fb4:	052d      	lsls	r5, r5, #20
  tmpccer = TIMx->CCER;
 8008fb6:	8c04      	ldrh	r4, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008fb8:	0d2d      	lsrs	r5, r5, #20
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008fba:	010e      	lsls	r6, r1, #4
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008fbc:	4315      	orrs	r5, r2
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008fbe:	4298      	cmp	r0, r3
  tmpccer = TIMx->CCER;
 8008fc0:	b2a4      	uxth	r4, r4
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008fc2:	b2b6      	uxth	r6, r6
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008fc4:	b2ad      	uxth	r5, r5
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008fc6:	d012      	beq.n	8008fee <TI2_Config+0x56>
 8008fc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fcc:	4298      	cmp	r0, r3
 8008fce:	d00e      	beq.n	8008fee <TI2_Config+0x56>
 8008fd0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008fd4:	d00b      	beq.n	8008fee <TI2_Config+0x56>
 8008fd6:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8008fda:	4298      	cmp	r0, r3
 8008fdc:	d007      	beq.n	8008fee <TI2_Config+0x56>
 8008fde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008fe2:	4298      	cmp	r0, r3
 8008fe4:	d003      	beq.n	8008fee <TI2_Config+0x56>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008fe6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008fea:	4298      	cmp	r0, r3
 8008fec:	d108      	bne.n	8009000 <TI2_Config+0x68>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8008fee:	f024 0420 	bic.w	r4, r4, #32
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8008ff2:	ea46 0104 	orr.w	r1, r6, r4
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8008ff6:	f041 0110 	orr.w	r1, r1, #16
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ffa:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8008ffc:	8401      	strh	r1, [r0, #32]
}
 8008ffe:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009000:	f024 04a0 	bic.w	r4, r4, #160	; 0xa0
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8009004:	4321      	orrs	r1, r4
 8009006:	e7f6      	b.n	8008ff6 <TI2_Config+0x5e>
 8009008:	40012c00 	.word	0x40012c00

0800900c <TIM_TimeBaseInit>:
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800900c:	4a22      	ldr	r2, [pc, #136]	; (8009098 <TIM_TimeBaseInit+0x8c>)
  tmpcr1 = TIMx->CR1;  
 800900e:	8803      	ldrh	r3, [r0, #0]
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8009010:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;  
 8009012:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8009014:	d012      	beq.n	800903c <TIM_TimeBaseInit+0x30>
 8009016:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800901a:	4290      	cmp	r0, r2
 800901c:	d00e      	beq.n	800903c <TIM_TimeBaseInit+0x30>
 800901e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009022:	d00b      	beq.n	800903c <TIM_TimeBaseInit+0x30>
 8009024:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8009028:	4290      	cmp	r0, r2
 800902a:	d007      	beq.n	800903c <TIM_TimeBaseInit+0x30>
 800902c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009030:	4290      	cmp	r0, r2
 8009032:	d003      	beq.n	800903c <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8009034:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009038:	4290      	cmp	r0, r2
 800903a:	d103      	bne.n	8009044 <TIM_TimeBaseInit+0x38>
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800903c:	884a      	ldrh	r2, [r1, #2]
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800903e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8009042:	4313      	orrs	r3, r2
  if((TIMx != TIM6) && (TIMx != TIM7))
 8009044:	4a15      	ldr	r2, [pc, #84]	; (800909c <TIM_TimeBaseInit+0x90>)
 8009046:	4290      	cmp	r0, r2
 8009048:	d008      	beq.n	800905c <TIM_TimeBaseInit+0x50>
 800904a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800904e:	4290      	cmp	r0, r2
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8009050:	bf1f      	itttt	ne
 8009052:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8009056:	88ca      	ldrhne	r2, [r1, #6]
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8009058:	b29b      	uxthne	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800905a:	4313      	orrne	r3, r2
  TIMx->CR1 = tmpcr1;
 800905c:	8003      	strh	r3, [r0, #0]
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800905e:	888b      	ldrh	r3, [r1, #4]
 8009060:	8583      	strh	r3, [r0, #44]	; 0x2c
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8009062:	880b      	ldrh	r3, [r1, #0]
 8009064:	8503      	strh	r3, [r0, #40]	; 0x28
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8009066:	4b0c      	ldr	r3, [pc, #48]	; (8009098 <TIM_TimeBaseInit+0x8c>)
 8009068:	4298      	cmp	r0, r3
 800906a:	d00f      	beq.n	800908c <TIM_TimeBaseInit+0x80>
 800906c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009070:	4298      	cmp	r0, r3
 8009072:	d00b      	beq.n	800908c <TIM_TimeBaseInit+0x80>
 8009074:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8009078:	4298      	cmp	r0, r3
 800907a:	d007      	beq.n	800908c <TIM_TimeBaseInit+0x80>
 800907c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009080:	4298      	cmp	r0, r3
 8009082:	d003      	beq.n	800908c <TIM_TimeBaseInit+0x80>
 8009084:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009088:	4298      	cmp	r0, r3
 800908a:	d101      	bne.n	8009090 <TIM_TimeBaseInit+0x84>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800908c:	7a0b      	ldrb	r3, [r1, #8]
 800908e:	8603      	strh	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8009090:	2301      	movs	r3, #1
 8009092:	8283      	strh	r3, [r0, #20]
}
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	40012c00 	.word	0x40012c00
 800909c:	40001000 	.word	0x40001000

080090a0 <TIM_OC1Init>:
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80090a0:	8c03      	ldrh	r3, [r0, #32]
{
 80090a2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80090a4:	f023 0301 	bic.w	r3, r3, #1
 80090a8:	041b      	lsls	r3, r3, #16
 80090aa:	0c1b      	lsrs	r3, r3, #16
 80090ac:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80090ae:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80090b0:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80090b2:	8b02      	ldrh	r2, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80090b4:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 80090b6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80090ba:	0412      	lsls	r2, r2, #16
 80090bc:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80090be:	884e      	ldrh	r6, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80090c0:	432a      	orrs	r2, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80090c2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80090c6:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80090c8:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80090ca:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80090cc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80090ce:	432b      	orrs	r3, r5
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 80090d0:	4d14      	ldr	r5, [pc, #80]	; (8009124 <TIM_OC1Init+0x84>)
  tmpcr2 =  TIMx->CR2;
 80090d2:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 80090d4:	42a8      	cmp	r0, r5
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80090d6:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 80090d8:	d00f      	beq.n	80090fa <TIM_OC1Init+0x5a>
 80090da:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80090de:	42a8      	cmp	r0, r5
 80090e0:	d00b      	beq.n	80090fa <TIM_OC1Init+0x5a>
 80090e2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80090e6:	42a8      	cmp	r0, r5
 80090e8:	d007      	beq.n	80090fa <TIM_OC1Init+0x5a>
 80090ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80090ee:	42a8      	cmp	r0, r5
 80090f0:	d003      	beq.n	80090fa <TIM_OC1Init+0x5a>
     (TIMx == TIM16)|| (TIMx == TIM17))
 80090f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80090f6:	42a8      	cmp	r0, r5
 80090f8:	d10e      	bne.n	8009118 <TIM_OC1Init+0x78>
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80090fa:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 80090fc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8009100:	432b      	orrs	r3, r5
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8009102:	888d      	ldrh	r5, [r1, #4]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8009104:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8009108:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800910a:	432b      	orrs	r3, r5
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800910c:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 800910e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8009112:	4335      	orrs	r5, r6
 8009114:	432c      	orrs	r4, r5
 8009116:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8009118:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800911a:	8302      	strh	r2, [r0, #24]
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 800911c:	88ca      	ldrh	r2, [r1, #6]
 800911e:	8682      	strh	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8009120:	8403      	strh	r3, [r0, #32]
}
 8009122:	bd70      	pop	{r4, r5, r6, pc}
 8009124:	40012c00 	.word	0x40012c00

08009128 <TIM_OC2Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8009128:	8c03      	ldrh	r3, [r0, #32]
{
 800912a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 800912c:	f023 0310 	bic.w	r3, r3, #16
 8009130:	041b      	lsls	r3, r3, #16
 8009132:	0c1b      	lsrs	r3, r3, #16
 8009134:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8009136:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009138:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800913a:	8b02      	ldrh	r2, [r0, #24]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800913c:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 800913e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009142:	0412      	lsls	r2, r2, #16
 8009144:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009146:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800914a:	884e      	ldrh	r6, [r1, #2]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800914c:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 800914e:	f023 0320 	bic.w	r3, r3, #32
 8009152:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009154:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8009156:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009158:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if((TIMx == TIM1) || (TIMx == TIM8))
 800915c:	4d11      	ldr	r5, [pc, #68]	; (80091a4 <TIM_OC2Init+0x7c>)
  tmpcr2 =  TIMx->CR2;
 800915e:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009160:	42a8      	cmp	r0, r5
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009162:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009164:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009166:	d003      	beq.n	8009170 <TIM_OC2Init+0x48>
 8009168:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800916c:	42a8      	cmp	r0, r5
 800916e:	d113      	bne.n	8009198 <TIM_OC2Init+0x70>
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8009170:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8009172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8009176:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 800917a:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 800917e:	401d      	ands	r5, r3
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8009180:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8009182:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8009184:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8009188:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 800918a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800918e:	4335      	orrs	r5, r6
 8009190:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8009194:	b29b      	uxth	r3, r3
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8009196:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8009198:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800919a:	8302      	strh	r2, [r0, #24]
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800919c:	88ca      	ldrh	r2, [r1, #6]
 800919e:	8702      	strh	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80091a0:	8403      	strh	r3, [r0, #32]
}
 80091a2:	bd70      	pop	{r4, r5, r6, pc}
 80091a4:	40012c00 	.word	0x40012c00

080091a8 <TIM_OC3Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 80091a8:	8c03      	ldrh	r3, [r0, #32]
{
 80091aa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 80091ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091b0:	041b      	lsls	r3, r3, #16
 80091b2:	0c1b      	lsrs	r3, r3, #16
 80091b4:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80091b6:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80091b8:	8882      	ldrh	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80091ba:	8b84      	ldrh	r4, [r0, #28]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80091bc:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 80091be:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 80091c2:	0424      	lsls	r4, r4, #16
 80091c4:	0c24      	lsrs	r4, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80091c6:	884e      	ldrh	r6, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80091c8:	432c      	orrs	r4, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80091ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80091ce:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80091d0:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80091d2:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80091d4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80091d6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if((TIMx == TIM1) || (TIMx == TIM8))
 80091da:	4d11      	ldr	r5, [pc, #68]	; (8009220 <TIM_OC3Init+0x78>)
  tmpcr2 =  TIMx->CR2;
 80091dc:	b292      	uxth	r2, r2
  if((TIMx == TIM1) || (TIMx == TIM8))
 80091de:	42a8      	cmp	r0, r5
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80091e0:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 80091e2:	d003      	beq.n	80091ec <TIM_OC3Init+0x44>
 80091e4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80091e8:	42a8      	cmp	r0, r5
 80091ea:	d113      	bne.n	8009214 <TIM_OC3Init+0x6c>
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80091ec:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 80091ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80091f2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 80091f6:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 80091fa:	401d      	ands	r5, r3
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80091fc:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80091fe:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8009200:	ea45 2303 	orr.w	r3, r5, r3, lsl #8
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8009204:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8009206:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800920a:	4335      	orrs	r5, r6
 800920c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8009210:	b29b      	uxth	r3, r3
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8009212:	b292      	uxth	r2, r2
  TIMx->CR2 = tmpcr2;
 8009214:	8082      	strh	r2, [r0, #4]
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8009216:	88ca      	ldrh	r2, [r1, #6]
  TIMx->CCMR2 = tmpccmrx;
 8009218:	8384      	strh	r4, [r0, #28]
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800921a:	8782      	strh	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800921c:	8403      	strh	r3, [r0, #32]
}
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	40012c00 	.word	0x40012c00

08009224 <TIM_OC4Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8009224:	8c03      	ldrh	r3, [r0, #32]
{
 8009226:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8009228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800922c:	041b      	lsls	r3, r3, #16
 800922e:	0c1b      	lsrs	r3, r3, #16
 8009230:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8009232:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009234:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8009236:	8b82      	ldrh	r2, [r0, #28]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009238:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 800923a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800923e:	0412      	lsls	r2, r2, #16
 8009240:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009242:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009246:	884e      	ldrh	r6, [r1, #2]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8009248:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 800924a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800924e:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009250:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8009252:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009254:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009258:	4d0b      	ldr	r5, [pc, #44]	; (8009288 <TIM_OC4Init+0x64>)
  tmpcr2 =  TIMx->CR2;
 800925a:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8))
 800925c:	42a8      	cmp	r0, r5
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800925e:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009260:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009262:	d003      	beq.n	800926c <TIM_OC4Init+0x48>
 8009264:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009268:	42a8      	cmp	r0, r5
 800926a:	d105      	bne.n	8009278 <TIM_OC4Init+0x54>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800926c:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 800926e:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8009272:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8009276:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8009278:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800927a:	8382      	strh	r2, [r0, #28]
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800927c:	88ca      	ldrh	r2, [r1, #6]
 800927e:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8009282:	8403      	strh	r3, [r0, #32]
}
 8009284:	bd70      	pop	{r4, r5, r6, pc}
 8009286:	bf00      	nop
 8009288:	40012c00 	.word	0x40012c00

0800928c <TIM_TimeBaseStructInit>:
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800928c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009290:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8009292:	2300      	movs	r3, #0
 8009294:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8009296:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8009298:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800929a:	7203      	strb	r3, [r0, #8]
}
 800929c:	4770      	bx	lr

0800929e <TIM_ICStructInit>:
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800929e:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80092a0:	2201      	movs	r2, #1
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80092a2:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80092a4:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80092a6:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80092a8:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80092aa:	8103      	strh	r3, [r0, #8]
}
 80092ac:	4770      	bx	lr

080092ae <TIM_Cmd>:
    TIMx->CR1 |= TIM_CR1_CEN;
 80092ae:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 80092b0:	b121      	cbz	r1, 80092bc <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	f043 0301 	orr.w	r3, r3, #1
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80092b8:	8003      	strh	r3, [r0, #0]
}
 80092ba:	4770      	bx	lr
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80092bc:	f023 0301 	bic.w	r3, r3, #1
 80092c0:	041b      	lsls	r3, r3, #16
 80092c2:	0c1b      	lsrs	r3, r3, #16
 80092c4:	e7f8      	b.n	80092b8 <TIM_Cmd+0xa>

080092c6 <TIM_CtrlPWMOutputs>:
    TIMx->BDTR |= TIM_BDTR_MOE;
 80092c6:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
  if (NewState != DISABLE)
 80092ca:	b139      	cbz	r1, 80092dc <TIM_CtrlPWMOutputs+0x16>
    TIMx->BDTR |= TIM_BDTR_MOE;
 80092cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092d4:	b29b      	uxth	r3, r3
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80092d6:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
}
 80092da:	4770      	bx	lr
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80092dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80092e0:	e7f9      	b.n	80092d6 <TIM_CtrlPWMOutputs+0x10>

080092e2 <TIM_ITConfig>:
    TIMx->DIER |= TIM_IT;
 80092e2:	8983      	ldrh	r3, [r0, #12]
 80092e4:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 80092e6:	b112      	cbz	r2, 80092ee <TIM_ITConfig+0xc>
    TIMx->DIER |= TIM_IT;
 80092e8:	4319      	orrs	r1, r3
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80092ea:	8181      	strh	r1, [r0, #12]
}
 80092ec:	4770      	bx	lr
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80092ee:	ea23 0101 	bic.w	r1, r3, r1
 80092f2:	e7fa      	b.n	80092ea <TIM_ITConfig+0x8>

080092f4 <TIM_EncoderInterfaceConfig>:
{
 80092f4:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr = TIMx->SMCR;
 80092f6:	8906      	ldrh	r6, [r0, #8]
  tmpccmr1 = TIMx->CCMR1;
 80092f8:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80092fa:	8c05      	ldrh	r5, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80092fc:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8009300:	f024 0403 	bic.w	r4, r4, #3
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8009304:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8009308:	f026 0607 	bic.w	r6, r6, #7
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 800930c:	0424      	lsls	r4, r4, #16
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 800930e:	042d      	lsls	r5, r5, #16
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8009310:	0436      	lsls	r6, r6, #16
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8009312:	0c24      	lsrs	r4, r4, #16
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8009314:	0c2d      	lsrs	r5, r5, #16
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009316:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 800931a:	0c36      	lsrs	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800931c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009320:	4315      	orrs	r5, r2
  tmpsmcr |= TIM_EncoderMode;
 8009322:	430e      	orrs	r6, r1
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8009324:	f044 0401 	orr.w	r4, r4, #1
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009328:	b2ad      	uxth	r5, r5
  TIMx->SMCR = tmpsmcr;
 800932a:	8106      	strh	r6, [r0, #8]
  TIMx->CCMR1 = tmpccmr1;
 800932c:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 800932e:	8405      	strh	r5, [r0, #32]
}
 8009330:	bd70      	pop	{r4, r5, r6, pc}

08009332 <TIM_OC1PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 8009332:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8009334:	f023 0308 	bic.w	r3, r3, #8
 8009338:	041b      	lsls	r3, r3, #16
 800933a:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_OCPreload;
 800933c:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 800933e:	8303      	strh	r3, [r0, #24]
}
 8009340:	4770      	bx	lr

08009342 <TIM_OC2PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 8009342:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8009344:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009348:	041b      	lsls	r3, r3, #16
 800934a:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800934c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009350:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 8009352:	8303      	strh	r3, [r0, #24]
}
 8009354:	4770      	bx	lr

08009356 <TIM_OC3PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 8009356:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8009358:	f023 0308 	bic.w	r3, r3, #8
 800935c:	041b      	lsls	r3, r3, #16
 800935e:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_OCPreload;
 8009360:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 8009362:	8383      	strh	r3, [r0, #28]
}
 8009364:	4770      	bx	lr

08009366 <TIM_OC4PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 8009366:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8009368:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800936c:	041b      	lsls	r3, r3, #16
 800936e:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8009370:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009374:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 8009376:	8383      	strh	r3, [r0, #28]
}
 8009378:	4770      	bx	lr

0800937a <TIM_SetCounter>:
  TIMx->CNT = Counter;
 800937a:	8481      	strh	r1, [r0, #36]	; 0x24
}
 800937c:	4770      	bx	lr

0800937e <TIM_SetIC1Prescaler>:
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 800937e:	8b03      	ldrh	r3, [r0, #24]
 8009380:	f023 030c 	bic.w	r3, r3, #12
 8009384:	041b      	lsls	r3, r3, #16
 8009386:	0c1b      	lsrs	r3, r3, #16
 8009388:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 800938a:	8b03      	ldrh	r3, [r0, #24]
 800938c:	b29b      	uxth	r3, r3
 800938e:	430b      	orrs	r3, r1
 8009390:	8303      	strh	r3, [r0, #24]
}
 8009392:	4770      	bx	lr

08009394 <TIM_SetIC2Prescaler>:
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8009394:	8b02      	ldrh	r2, [r0, #24]
 8009396:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800939a:	0412      	lsls	r2, r2, #16
 800939c:	0c12      	lsrs	r2, r2, #16
 800939e:	8302      	strh	r2, [r0, #24]
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80093a0:	8b03      	ldrh	r3, [r0, #24]
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	8303      	strh	r3, [r0, #24]
}
 80093ac:	4770      	bx	lr

080093ae <TIM_SetIC3Prescaler>:
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 80093ae:	8b83      	ldrh	r3, [r0, #28]
 80093b0:	f023 030c 	bic.w	r3, r3, #12
 80093b4:	041b      	lsls	r3, r3, #16
 80093b6:	0c1b      	lsrs	r3, r3, #16
 80093b8:	8383      	strh	r3, [r0, #28]
  TIMx->CCMR2 |= TIM_ICPSC;
 80093ba:	8b83      	ldrh	r3, [r0, #28]
 80093bc:	b29b      	uxth	r3, r3
 80093be:	430b      	orrs	r3, r1
 80093c0:	8383      	strh	r3, [r0, #28]
}
 80093c2:	4770      	bx	lr

080093c4 <TIM_SetIC4Prescaler>:
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 80093c4:	8b82      	ldrh	r2, [r0, #28]
 80093c6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80093ca:	0412      	lsls	r2, r2, #16
 80093cc:	0c12      	lsrs	r2, r2, #16
 80093ce:	8382      	strh	r2, [r0, #28]
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80093d0:	8b83      	ldrh	r3, [r0, #28]
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80093d8:	b29b      	uxth	r3, r3
 80093da:	8383      	strh	r3, [r0, #28]
}
 80093dc:	4770      	bx	lr
	...

080093e0 <TIM_ICInit>:
{
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	460f      	mov	r7, r1
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80093e4:	8809      	ldrh	r1, [r1, #0]
{
 80093e6:	4604      	mov	r4, r0
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80093e8:	887d      	ldrh	r5, [r7, #2]
 80093ea:	88ba      	ldrh	r2, [r7, #4]
 80093ec:	893b      	ldrh	r3, [r7, #8]
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80093ee:	b939      	cbnz	r1, 8009400 <TIM_ICInit+0x20>
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80093f0:	4629      	mov	r1, r5
 80093f2:	f7ff fd99 	bl	8008f28 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80093f6:	88f9      	ldrh	r1, [r7, #6]
}
 80093f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80093fc:	f7ff bfbf 	b.w	800937e <TIM_SetIC1Prescaler>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8009400:	2904      	cmp	r1, #4
 8009402:	d107      	bne.n	8009414 <TIM_ICInit+0x34>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8009404:	4629      	mov	r1, r5
 8009406:	f7ff fdc7 	bl	8008f98 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800940a:	88f9      	ldrh	r1, [r7, #6]
}
 800940c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009410:	f7ff bfc0 	b.w	8009394 <TIM_SetIC2Prescaler>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8009414:	2908      	cmp	r1, #8
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8009416:	8c00      	ldrh	r0, [r0, #32]
 8009418:	88f9      	ldrh	r1, [r7, #6]
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800941a:	d139      	bne.n	8009490 <TIM_ICInit+0xb0>
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 800941c:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8009420:	0400      	lsls	r0, r0, #16
 8009422:	0c00      	lsrs	r0, r0, #16
 8009424:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009426:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 8009428:	8c20      	ldrh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 800942a:	b2b6      	uxth	r6, r6
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 800942c:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
 8009430:	4316      	orrs	r6, r2
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8009432:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8009436:	4b35      	ldr	r3, [pc, #212]	; (800950c <TIM_ICInit+0x12c>)
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8009438:	022f      	lsls	r7, r5, #8
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800943a:	429c      	cmp	r4, r3
  tmpccer = TIMx->CCER;
 800943c:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800943e:	b2bf      	uxth	r7, r7
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8009440:	b2b6      	uxth	r6, r6
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8009442:	d012      	beq.n	800946a <TIM_ICInit+0x8a>
 8009444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009448:	429c      	cmp	r4, r3
 800944a:	d00e      	beq.n	800946a <TIM_ICInit+0x8a>
 800944c:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009450:	d00b      	beq.n	800946a <TIM_ICInit+0x8a>
 8009452:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8009456:	429c      	cmp	r4, r3
 8009458:	d007      	beq.n	800946a <TIM_ICInit+0x8a>
 800945a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800945e:	429c      	cmp	r4, r3
 8009460:	d003      	beq.n	800946a <TIM_ICInit+0x8a>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8009462:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009466:	429c      	cmp	r4, r3
 8009468:	d10c      	bne.n	8009484 <TIM_ICInit+0xa4>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 800946a:	f420 7000 	bic.w	r0, r0, #512	; 0x200
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800946e:	ea47 0300 	orr.w	r3, r7, r0
 8009472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009476:	83a6      	strh	r6, [r4, #28]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009478:	4620      	mov	r0, r4
  TIMx->CCER = tmpccer;
 800947a:	8423      	strh	r3, [r4, #32]
}
 800947c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009480:	f7ff bf95 	b.w	80093ae <TIM_SetIC3Prescaler>
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009484:	f420 6020 	bic.w	r0, r0, #2560	; 0xa00
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8009488:	4328      	orrs	r0, r5
 800948a:	f440 7380 	orr.w	r3, r0, #256	; 0x100
 800948e:	e7f2      	b.n	8009476 <TIM_ICInit+0x96>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8009490:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8009494:	0400      	lsls	r0, r0, #16
 8009496:	0c00      	lsrs	r0, r0, #16
 8009498:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 800949a:	8ba7      	ldrh	r7, [r4, #28]
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800949c:	031e      	lsls	r6, r3, #12
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 800949e:	f427 7740 	bic.w	r7, r7, #768	; 0x300
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80094a2:	4b1a      	ldr	r3, [pc, #104]	; (800950c <TIM_ICInit+0x12c>)
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80094a4:	053f      	lsls	r7, r7, #20
  tmpccer = TIMx->CCER;
 80094a6:	8c20      	ldrh	r0, [r4, #32]
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80094a8:	0d3f      	lsrs	r7, r7, #20
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80094aa:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80094ae:	ea4f 3c05 	mov.w	ip, r5, lsl #12
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80094b2:	433e      	orrs	r6, r7
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80094b4:	429c      	cmp	r4, r3
  tmpccer = TIMx->CCER;
 80094b6:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80094b8:	fa1f fc8c 	uxth.w	ip, ip
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80094bc:	b2b6      	uxth	r6, r6
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80094be:	d012      	beq.n	80094e6 <TIM_ICInit+0x106>
 80094c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094c4:	429c      	cmp	r4, r3
 80094c6:	d00e      	beq.n	80094e6 <TIM_ICInit+0x106>
 80094c8:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80094cc:	d00b      	beq.n	80094e6 <TIM_ICInit+0x106>
 80094ce:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 80094d2:	429c      	cmp	r4, r3
 80094d4:	d007      	beq.n	80094e6 <TIM_ICInit+0x106>
 80094d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094da:	429c      	cmp	r4, r3
 80094dc:	d003      	beq.n	80094e6 <TIM_ICInit+0x106>
     (TIMx == TIM4) ||(TIMx == TIM5))
 80094de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094e2:	429c      	cmp	r4, r3
 80094e4:	d10c      	bne.n	8009500 <TIM_ICInit+0x120>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 80094e6:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80094ea:	ea4c 0300 	orr.w	r3, ip, r0
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 80094ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80094f2:	83a6      	strh	r6, [r4, #28]
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80094f4:	4620      	mov	r0, r4
  TIMx->CCER = tmpccer;
 80094f6:	8423      	strh	r3, [r4, #32]
}
 80094f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80094fc:	f7ff bf62 	b.w	80093c4 <TIM_SetIC4Prescaler>
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8009500:	f647 53ff 	movw	r3, #32255	; 0x7dff
 8009504:	4003      	ands	r3, r0
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8009506:	432b      	orrs	r3, r5
 8009508:	e7f1      	b.n	80094ee <TIM_ICInit+0x10e>
 800950a:	bf00      	nop
 800950c:	40012c00 	.word	0x40012c00

08009510 <TIM_ClearFlag>:
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8009510:	43c9      	mvns	r1, r1
 8009512:	b289      	uxth	r1, r1
 8009514:	8201      	strh	r1, [r0, #16]
}
 8009516:	4770      	bx	lr

08009518 <TIM_GetITStatus>:
  itstatus = TIMx->SR & TIM_IT;
 8009518:	8a03      	ldrh	r3, [r0, #16]
  itenable = TIMx->DIER & TIM_IT;
 800951a:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800951c:	ea11 0003 	ands.w	r0, r1, r3
  itenable = TIMx->DIER & TIM_IT;
 8009520:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8009522:	d003      	beq.n	800952c <TIM_GetITStatus+0x14>
 8009524:	420a      	tst	r2, r1
    bitstatus = RESET;
 8009526:	bf14      	ite	ne
 8009528:	2001      	movne	r0, #1
 800952a:	2000      	moveq	r0, #0
}
 800952c:	4770      	bx	lr

0800952e <TIM_ClearITPendingBit>:
 800952e:	43c9      	mvns	r1, r1
 8009530:	b289      	uxth	r1, r1
 8009532:	8201      	strh	r1, [r0, #16]
 8009534:	4770      	bx	lr
	...

08009538 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009538:	b530      	push	{r4, r5, lr}
 800953a:	460d      	mov	r5, r1
 800953c:	4604      	mov	r4, r0
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800953e:	8a03      	ldrh	r3, [r0, #16]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 8009540:	898a      	ldrh	r2, [r1, #12]
  tmpreg = USARTx->CR2;
 8009542:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8009544:	88c9      	ldrh	r1, [r1, #6]
 8009546:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800954a:	430b      	orrs	r3, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800954c:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800954e:	8983      	ldrh	r3, [r0, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009550:	88a9      	ldrh	r1, [r5, #4]
 8009552:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009556:	f023 030c 	bic.w	r3, r3, #12
 800955a:	041b      	lsls	r3, r3, #16
 800955c:	0c1b      	lsrs	r3, r3, #16
 800955e:	430b      	orrs	r3, r1
 8009560:	8929      	ldrh	r1, [r5, #8]
{
 8009562:	b087      	sub	sp, #28
 8009564:	430b      	orrs	r3, r1
 8009566:	8969      	ldrh	r1, [r5, #10]
 8009568:	430b      	orrs	r3, r1
 800956a:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800956c:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800956e:	8a83      	ldrh	r3, [r0, #20]
 8009570:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8009572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009576:	4313      	orrs	r3, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8009578:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800957a:	a801      	add	r0, sp, #4
 800957c:	f7ff fc2c 	bl	8008dd8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8009580:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009584:	4914      	ldr	r1, [pc, #80]	; (80095d8 <USART_Init+0xa0>)
 8009586:	428c      	cmp	r4, r1
 8009588:	bf08      	it	eq
 800958a:	4613      	moveq	r3, r2
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800958c:	2219      	movs	r2, #25
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800958e:	89a1      	ldrh	r1, [r4, #12]
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8009590:	4353      	muls	r3, r2
 8009592:	682a      	ldr	r2, [r5, #0]
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8009594:	040d      	lsls	r5, r1, #16
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8009596:	bf4c      	ite	mi
 8009598:	0052      	lslmi	r2, r2, #1
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800959a:	0092      	lslpl	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 800959c:	2164      	movs	r1, #100	; 0x64
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800959e:	fbb3 f3f2 	udiv	r3, r3, r2
  tmpreg = (integerdivider / 100) << 4;
 80095a2:	fbb3 f0f1 	udiv	r0, r3, r1
 80095a6:	fb01 3310 	mls	r3, r1, r0, r3
 80095aa:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80095ac:	89a0      	ldrh	r0, [r4, #12]
 80095ae:	0400      	lsls	r0, r0, #16
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80095b0:	bf4b      	itete	mi
 80095b2:	00db      	lslmi	r3, r3, #3
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80095b4:	011b      	lslpl	r3, r3, #4
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80095b6:	3332      	addmi	r3, #50	; 0x32
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80095b8:	3332      	addpl	r3, #50	; 0x32
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80095ba:	bf4b      	itete	mi
 80095bc:	fbb3 f3f1 	udivmi	r3, r3, r1
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80095c0:	fbb3 f3f1 	udivpl	r3, r3, r1
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80095c4:	f003 0307 	andmi.w	r3, r3, #7
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80095c8:	f003 030f 	andpl.w	r3, r3, #15
 80095cc:	4313      	orrs	r3, r2
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	8123      	strh	r3, [r4, #8]
}
 80095d2:	b007      	add	sp, #28
 80095d4:	bd30      	pop	{r4, r5, pc}
 80095d6:	bf00      	nop
 80095d8:	40013800 	.word	0x40013800

080095dc <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80095dc:	880b      	ldrh	r3, [r1, #0]
{
 80095de:	b510      	push	{r4, lr}
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80095e0:	884c      	ldrh	r4, [r1, #2]
  tmpreg = USARTx->CR2;
 80095e2:	8a02      	ldrh	r2, [r0, #16]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80095e4:	4323      	orrs	r3, r4
 80095e6:	888c      	ldrh	r4, [r1, #4]
 80095e8:	88c9      	ldrh	r1, [r1, #6]
  tmpreg = USARTx->CR2;
 80095ea:	b292      	uxth	r2, r2
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80095ec:	4323      	orrs	r3, r4
 80095ee:	430b      	orrs	r3, r1
 80095f0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80095f4:	4313      	orrs	r3, r2
 80095f6:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80095f8:	8203      	strh	r3, [r0, #16]
}
 80095fa:	bd10      	pop	{r4, pc}

080095fc <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80095fc:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 80095fe:	b121      	cbz	r1, 800960a <USART_Cmd+0xe>
    USARTx->CR1 |= CR1_UE_Set;
 8009600:	b29b      	uxth	r3, r3
 8009602:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8009606:	8183      	strh	r3, [r0, #12]
  }
}
 8009608:	4770      	bx	lr
    USARTx->CR1 &= CR1_UE_Reset;
 800960a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800960e:	041b      	lsls	r3, r3, #16
 8009610:	0c1b      	lsrs	r3, r3, #16
 8009612:	e7f8      	b.n	8009606 <USART_Cmd+0xa>

08009614 <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8009614:	2301      	movs	r3, #1
{
 8009616:	b510      	push	{r4, lr}
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8009618:	f3c1 1442 	ubfx	r4, r1, #5, #3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800961c:	429c      	cmp	r4, r3
  itpos = USART_IT & IT_Mask;
 800961e:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8009622:	fa03 f101 	lsl.w	r1, r3, r1
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8009626:	d105      	bne.n	8009634 <USART_ITConfig+0x20>
  {
    usartxbase += 0x0C;
 8009628:	300c      	adds	r0, #12
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800962a:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 800962c:	b13a      	cbz	r2, 800963e <USART_ITConfig+0x2a>
    *(__IO uint32_t*)usartxbase  |= itmask;
 800962e:	4319      	orrs	r1, r3
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8009630:	6001      	str	r1, [r0, #0]
  }
}
 8009632:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8009634:	2c02      	cmp	r4, #2
    usartxbase += 0x10;
 8009636:	bf0c      	ite	eq
 8009638:	3010      	addeq	r0, #16
    usartxbase += 0x14; 
 800963a:	3014      	addne	r0, #20
 800963c:	e7f5      	b.n	800962a <USART_ITConfig+0x16>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800963e:	ea23 0101 	bic.w	r1, r3, r1
 8009642:	e7f5      	b.n	8009630 <USART_ITConfig+0x1c>

08009644 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8009644:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8009648:	8081      	strh	r1, [r0, #4]
}
 800964a:	4770      	bx	lr

0800964c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800964c:	8880      	ldrh	r0, [r0, #4]
}
 800964e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8009652:	4770      	bx	lr

08009654 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8009654:	8803      	ldrh	r3, [r0, #0]
 8009656:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8009658:	bf14      	ite	ne
 800965a:	2001      	movne	r0, #1
 800965c:	2000      	moveq	r0, #0
 800965e:	4770      	bx	lr

08009660 <USART_GetITStatus>:
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8009660:	2301      	movs	r3, #1
{
 8009662:	b510      	push	{r4, lr}
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8009664:	f3c1 1442 	ubfx	r4, r1, #5, #3
{
 8009668:	4602      	mov	r2, r0
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800966a:	429c      	cmp	r4, r3
  itmask = USART_IT & IT_Mask;
 800966c:	f001 001f 	and.w	r0, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8009670:	fa03 f000 	lsl.w	r0, r3, r0
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009674:	d10e      	bne.n	8009694 <USART_GetITStatus+0x34>
  {
    itmask &= USARTx->CR1;
 8009676:	8993      	ldrh	r3, [r2, #12]
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8009678:	8812      	ldrh	r2, [r2, #0]
    itmask &= USARTx->CR3;
 800967a:	b29b      	uxth	r3, r3
 800967c:	4018      	ands	r0, r3
  bitpos &= USARTx->SR;
 800967e:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8009680:	b138      	cbz	r0, 8009692 <USART_GetITStatus+0x32>
  bitpos = (uint32_t)0x01 << bitpos;
 8009682:	2301      	movs	r3, #1
  bitpos = USART_IT >> 0x08;
 8009684:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8009686:	fa03 f101 	lsl.w	r1, r3, r1
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800968a:	420a      	tst	r2, r1
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800968c:	bf14      	ite	ne
 800968e:	4618      	movne	r0, r3
 8009690:	2000      	moveq	r0, #0
  }
  
  return bitstatus;  
}
 8009692:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8009694:	2c02      	cmp	r4, #2
    itmask &= USARTx->CR2;
 8009696:	bf0c      	ite	eq
 8009698:	8a13      	ldrheq	r3, [r2, #16]
    itmask &= USARTx->CR3;
 800969a:	8a93      	ldrhne	r3, [r2, #20]
 800969c:	e7ec      	b.n	8009678 <USART_GetITStatus+0x18>
	...

080096a0 <lpf2pSetCutoffFreq>:

/**
 * 
 */
void lpf2pSetCutoffFreq(lpf2pData* lpfData, float sample_freq, float cutoff_freq)
{
 80096a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a4:	4604      	mov	r4, r0
 80096a6:	4608      	mov	r0, r1
	float fr = sample_freq/cutoff_freq;
 80096a8:	4611      	mov	r1, r2
 80096aa:	f7f7 fc8f 	bl	8000fcc <__aeabi_fdiv>
 80096ae:	4601      	mov	r1, r0
	float ohm = tanf(M_PI_F/fr);
 80096b0:	481f      	ldr	r0, [pc, #124]	; (8009730 <lpf2pSetCutoffFreq+0x90>)
 80096b2:	f7f7 fc8b 	bl	8000fcc <__aeabi_fdiv>
 80096b6:	f001 f9cd 	bl	800aa54 <tanf>
	float c = 1.0f+2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm;
 80096ba:	491e      	ldr	r1, [pc, #120]	; (8009734 <lpf2pSetCutoffFreq+0x94>)
	float ohm = tanf(M_PI_F/fr);
 80096bc:	4605      	mov	r5, r0
	float c = 1.0f+2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm;
 80096be:	f7f7 fbd1 	bl	8000e64 <__aeabi_fmul>
 80096c2:	4629      	mov	r1, r5
 80096c4:	4680      	mov	r8, r0
 80096c6:	4628      	mov	r0, r5
 80096c8:	f7f7 fbcc 	bl	8000e64 <__aeabi_fmul>
 80096cc:	4605      	mov	r5, r0
 80096ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80096d2:	4640      	mov	r0, r8
 80096d4:	f7f7 fabe 	bl	8000c54 <__addsf3>
 80096d8:	4629      	mov	r1, r5
 80096da:	f7f7 fabb 	bl	8000c54 <__addsf3>
 80096de:	4606      	mov	r6, r0
	lpfData->b0 = ohm*ohm/c;
 80096e0:	4601      	mov	r1, r0
 80096e2:	4628      	mov	r0, r5
 80096e4:	f7f7 fc72 	bl	8000fcc <__aeabi_fdiv>
	lpfData->b1 = 2.0f*lpfData->b0;
 80096e8:	4601      	mov	r1, r0
	lpfData->b0 = ohm*ohm/c;
 80096ea:	60a0      	str	r0, [r4, #8]
 80096ec:	4607      	mov	r7, r0
	lpfData->b1 = 2.0f*lpfData->b0;
 80096ee:	f7f7 fab1 	bl	8000c54 <__addsf3>
	lpfData->b2 = lpfData->b0;
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 80096f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
	lpfData->b1 = 2.0f*lpfData->b0;
 80096f6:	60e0      	str	r0, [r4, #12]
	lpfData->b2 = lpfData->b0;
 80096f8:	6127      	str	r7, [r4, #16]
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 80096fa:	4628      	mov	r0, r5
 80096fc:	f7f7 faa8 	bl	8000c50 <__aeabi_fsub>
 8009700:	4601      	mov	r1, r0
 8009702:	f7f7 faa7 	bl	8000c54 <__addsf3>
 8009706:	4631      	mov	r1, r6
 8009708:	f7f7 fc60 	bl	8000fcc <__aeabi_fdiv>
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 800970c:	4641      	mov	r1, r8
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 800970e:	6020      	str	r0, [r4, #0]
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 8009710:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009714:	f7f7 fa9c 	bl	8000c50 <__aeabi_fsub>
 8009718:	4629      	mov	r1, r5
 800971a:	f7f7 fa9b 	bl	8000c54 <__addsf3>
 800971e:	4631      	mov	r1, r6
 8009720:	f7f7 fc54 	bl	8000fcc <__aeabi_fdiv>
	lpfData->delay_element_1 = 0.0f;
 8009724:	2300      	movs	r3, #0
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 8009726:	6060      	str	r0, [r4, #4]
	lpfData->delay_element_1 = 0.0f;
 8009728:	6163      	str	r3, [r4, #20]
	lpfData->delay_element_2 = 0.0f;
 800972a:	61a3      	str	r3, [r4, #24]
}
 800972c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009730:	40490fdb 	.word	0x40490fdb
 8009734:	3fb504f3 	.word	0x3fb504f3

08009738 <lpf2pInit>:
{
 8009738:	b570      	push	{r4, r5, r6, lr}
 800973a:	460e      	mov	r6, r1
 800973c:	4615      	mov	r5, r2
	if (lpfData == NULL || cutoff_freq <= 0.0f) 
 800973e:	4604      	mov	r4, r0
 8009740:	b158      	cbz	r0, 800975a <lpf2pInit+0x22>
 8009742:	2100      	movs	r1, #0
 8009744:	4610      	mov	r0, r2
 8009746:	f7f7 fd35 	bl	80011b4 <__aeabi_fcmple>
 800974a:	b930      	cbnz	r0, 800975a <lpf2pInit+0x22>
	lpf2pSetCutoffFreq(lpfData, sample_freq, cutoff_freq);
 800974c:	462a      	mov	r2, r5
 800974e:	4631      	mov	r1, r6
 8009750:	4620      	mov	r0, r4
}
 8009752:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	lpf2pSetCutoffFreq(lpfData, sample_freq, cutoff_freq);
 8009756:	f7ff bfa3 	b.w	80096a0 <lpf2pSetCutoffFreq>
}
 800975a:	bd70      	pop	{r4, r5, r6, pc}

0800975c <nrf_interruptCallback>:
};

/*nrf*/
static void nrf_interruptCallback(void)
{
	portBASE_TYPE  xHigherPriorityTaskWoken = pdFALSE;
 800975c:	2300      	movs	r3, #0
{
 800975e:	b507      	push	{r0, r1, r2, lr}
	portBASE_TYPE  xHigherPriorityTaskWoken = pdFALSE;
 8009760:	9301      	str	r3, [sp, #4]
	xSemaphoreGiveFromISR(nrfIT, &xHigherPriorityTaskWoken);
 8009762:	4b04      	ldr	r3, [pc, #16]	; (8009774 <nrf_interruptCallback+0x18>)
 8009764:	a901      	add	r1, sp, #4
 8009766:	6818      	ldr	r0, [r3, #0]
 8009768:	f7fd fb14 	bl	8006d94 <xQueueGiveFromISR>
}
 800976c:	b003      	add	sp, #12
 800976e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009772:	bf00      	nop
 8009774:	200045c8 	.word	0x200045c8

08009778 <radiolinkInit>:
}


/**/
void radiolinkInit(void)
{
 8009778:	b508      	push	{r3, lr}
	LoadConfigData();
 800977a:	f7f8 f8e5 	bl	8001948 <LoadConfigData>
	if(nrf_check() == SUCCESS)
 800977e:	f7f9 fec1 	bl	8003504 <nrf_check>
 8009782:	2801      	cmp	r0, #1
 8009784:	d119      	bne.n	80097ba <radiolinkInit+0x42>
		NRF_Init(PRX_MODE);
 8009786:	f7f9 fe75 	bl	8003474 <NRF_Init>
		nrf_setIterruptCallback(nrf_interruptCallback);
 800978a:	480e      	ldr	r0, [pc, #56]	; (80097c4 <radiolinkInit+0x4c>)
 800978c:	f7f9 ff2a 	bl	80035e4 <nrf_setIterruptCallback>
	radioInit();
	
	radioTxQueue = xQueueCreate(RADIOLINK_TX_QUEUE_SIZE, sizeof(radioMsg_t));
 8009790:	2200      	movs	r2, #0
 8009792:	2126      	movs	r1, #38	; 0x26
 8009794:	2003      	movs	r0, #3
 8009796:	f7fd f99f 	bl	8006ad8 <xQueueGenericCreate>
 800979a:	4b0b      	ldr	r3, [pc, #44]	; (80097c8 <radiolinkInit+0x50>)
 800979c:	6018      	str	r0, [r3, #0]
	ASSERT(radioTxQueue);
 800979e:	b920      	cbnz	r0, 80097aa <radiolinkInit+0x32>
 80097a0:	2262      	movs	r2, #98	; 0x62
 80097a2:	490a      	ldr	r1, [pc, #40]	; (80097cc <radiolinkInit+0x54>)
 80097a4:	480a      	ldr	r0, [pc, #40]	; (80097d0 <radiolinkInit+0x58>)
 80097a6:	f000 fe51 	bl	800a44c <assertFail>
	
//	radioRxQueue = xQueueCreate(RADIOLINK_RX_QUEUE_SIZE, sizeof(radioMsg_t));
//	ASSERT(radioRxQueue);
	
	nrfIT = xSemaphoreCreateBinary();
 80097aa:	2203      	movs	r2, #3
 80097ac:	2100      	movs	r1, #0
 80097ae:	2001      	movs	r0, #1
 80097b0:	f7fd f992 	bl	8006ad8 <xQueueGenericCreate>
 80097b4:	4b07      	ldr	r3, [pc, #28]	; (80097d4 <radiolinkInit+0x5c>)
 80097b6:	6018      	str	r0, [r3, #0]
}
 80097b8:	bd08      	pop	{r3, pc}
		printf("Radio check fail!/n");
 80097ba:	4807      	ldr	r0, [pc, #28]	; (80097d8 <radiolinkInit+0x60>)
 80097bc:	f002 fdca 	bl	800c354 <iprintf>
		while(1);
 80097c0:	e7fe      	b.n	80097c0 <radiolinkInit+0x48>
 80097c2:	bf00      	nop
 80097c4:	0800975d 	.word	0x0800975d
 80097c8:	200045d0 	.word	0x200045d0
 80097cc:	0803c2f8 	.word	0x0803c2f8
 80097d0:	0803c30e 	.word	0x0803c30e
 80097d4:	200045c8 	.word	0x200045c8
 80097d8:	0803c2e4 	.word	0x0803c2e4
 80097dc:	00000000 	.word	0x00000000

080097e0 <ParseRadioMsg>:
extern servoPWM_t servoPWM;


// 
void ParseRadioMsg(radioMsg_t *msg)
{
 80097e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e2:	4606      	mov	r6, r0
	int16_t pwm1 = 0, pwm2 = 0;
	static float duty[8] = {0.5, 0.5, 0.5, 0.5, 0.5, 0.5, 0.5, 0.5};
	uint16_t keys = 0;
	
	// PWM, data[4], 
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80097e4:	7a02      	ldrb	r2, [r0, #8]
	pwm2 = pwm1;
	
	// data[3], 
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80097e6:	79c3      	ldrb	r3, [r0, #7]
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80097e8:	f1c2 027f 	rsb	r2, r2, #127	; 0x7f
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80097ec:	3b7f      	subs	r3, #127	; 0x7f
 80097ee:	b29b      	uxth	r3, r3
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80097f0:	00d2      	lsls	r2, r2, #3
 80097f2:	b292      	uxth	r2, r2
	pwm2 -= (msg->data[3] - 0x7F) * 5;
	
	//ObstacleAvoidance(&pwm1, &pwm2);
	
	motorStatus.motor1_pwm = pwm1;
 80097f4:	48a8      	ldr	r0, [pc, #672]	; (8009a98 <ParseRadioMsg+0x2b8>)
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80097f6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80097fa:	4411      	add	r1, r2
	motorStatus.motor1_pwm = pwm1;
 80097fc:	8001      	strh	r1, [r0, #0]
	pwm2 -= (msg->data[3] - 0x7F) * 5;
 80097fe:	ebc3 3183 	rsb	r1, r3, r3, lsl #14
 8009802:	ebc3 0381 	rsb	r3, r3, r1, lsl #2
 8009806:	4413      	add	r3, r2
	motorStatus.motor2_pwm = pwm2;
 8009808:	8043      	strh	r3, [r0, #2]
	
	// 1, data[1], 
	duty[0] = -(float)(msg->data[1] - 0x7F) / 0x7F;
 800980a:	7970      	ldrb	r0, [r6, #5]
	// 6, 0.5
	duty[0] = duty[0] / 7 + 0.5;
 800980c:	4ca3      	ldr	r4, [pc, #652]	; (8009a9c <ParseRadioMsg+0x2bc>)
	duty[0] = -(float)(msg->data[1] - 0x7F) / 0x7F;
 800980e:	387f      	subs	r0, #127	; 0x7f
 8009810:	f7f7 fad4 	bl	8000dbc <__aeabi_i2f>
 8009814:	49a2      	ldr	r1, [pc, #648]	; (8009aa0 <ParseRadioMsg+0x2c0>)
 8009816:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800981a:	f7f7 fbd7 	bl	8000fcc <__aeabi_fdiv>
	duty[0] = duty[0] / 7 + 0.5;
 800981e:	49a1      	ldr	r1, [pc, #644]	; (8009aa4 <ParseRadioMsg+0x2c4>)
 8009820:	f7f7 fbd4 	bl	8000fcc <__aeabi_fdiv>
 8009824:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009828:	f7f7 fa14 	bl	8000c54 <__addsf3>
 800982c:	6020      	str	r0, [r4, #0]
	// 1
	PWM(&duty[0]);
 800982e:	4620      	mov	r0, r4
 8009830:	f7fa f958 	bl	8003ae4 <PWM>
	servoPWM.servo1 = Duty_to_PWM(duty[0]);
 8009834:	6820      	ldr	r0, [r4, #0]
 8009836:	f7fa f921 	bl	8003a7c <Duty_to_PWM>
 800983a:	f8b6 3009 	ldrh.w	r3, [r6, #9]
 800983e:	4d9a      	ldr	r5, [pc, #616]	; (8009aa8 <ParseRadioMsg+0x2c8>)
 8009840:	ba5b      	rev16	r3, r3
 8009842:	b29e      	uxth	r6, r3
 8009844:	b21f      	sxth	r7, r3
 8009846:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800984a:	f023 0337 	bic.w	r3, r3, #55	; 0x37
 800984e:	045b      	lsls	r3, r3, #17
 8009850:	0c5b      	lsrs	r3, r3, #17
	// 161, L2, L1, LU, LL, LD, LR, SE, ST, RL, RD, RR, RU, R1, R2, R-KEY, L-KEY
	// R-KEYL-KEY
	keys = (msg->data[5] << 8) | msg->data[6];
	
	// 2, L1R1,
	if((keys & (1 << 14)) && (!(keys & (1 << 3))))				// L1R1
 8009852:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
	servoPWM.servo1 = Duty_to_PWM(duty[0]);
 8009856:	8028      	strh	r0, [r5, #0]
	if((keys & (1 << 14)) && (!(keys & (1 << 3))))				// L1R1
 8009858:	f040 80ac 	bne.w	80099b4 <ParseRadioMsg+0x1d4>
	{
		duty[1] -= 0.005;
 800985c:	6860      	ldr	r0, [r4, #4]
 800985e:	f7f6 fe53 	bl	8000508 <__aeabi_f2d>
 8009862:	a387      	add	r3, pc, #540	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009868:	f7f6 fcee 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[1]);
		servoPWM.servo2 = Duty_to_PWM(duty[1]);
	}
	else if((!(keys & (1 << 14))) && (keys & (1 << 3)))		// L1R1
	{
		duty[1] += 0.005;
 800986c:	f7f7 f99c 	bl	8000ba8 <__aeabi_d2f>
 8009870:	4603      	mov	r3, r0
 8009872:	4620      	mov	r0, r4
 8009874:	f840 3f04 	str.w	r3, [r0, #4]!
		PWM(&duty[1]);
 8009878:	f7fa f934 	bl	8003ae4 <PWM>
		servoPWM.servo2 = Duty_to_PWM(duty[1]);
 800987c:	6860      	ldr	r0, [r4, #4]
 800987e:	f7fa f8fd 	bl	8003a7c <Duty_to_PWM>
 8009882:	8068      	strh	r0, [r5, #2]
	}
	
	// 3, L2R2,
	if((keys & (1 << 15)) && (!(keys & (1 << 2))))				// L2R2
 8009884:	2f00      	cmp	r7, #0
 8009886:	f006 0304 	and.w	r3, r6, #4
 800988a:	f280 809f 	bge.w	80099cc <ParseRadioMsg+0x1ec>
 800988e:	b9e3      	cbnz	r3, 80098ca <ParseRadioMsg+0xea>
	{
		duty[2] -= 0.005;
 8009890:	68a0      	ldr	r0, [r4, #8]
 8009892:	f7f6 fe39 	bl	8000508 <__aeabi_f2d>
 8009896:	a37a      	add	r3, pc, #488	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989c:	f7f6 fcd4 	bl	8000248 <__aeabi_dsub>
 80098a0:	f7f7 f982 	bl	8000ba8 <__aeabi_d2f>
 80098a4:	60a0      	str	r0, [r4, #8]
		PWM(&duty[2]);
 80098a6:	4881      	ldr	r0, [pc, #516]	; (8009aac <ParseRadioMsg+0x2cc>)
 80098a8:	f7fa f91c 	bl	8003ae4 <PWM>
		if(duty[2] < 0.1)		// 
 80098ac:	68a0      	ldr	r0, [r4, #8]
 80098ae:	f7f6 fe2b 	bl	8000508 <__aeabi_f2d>
 80098b2:	a375      	add	r3, pc, #468	; (adr r3, 8009a88 <ParseRadioMsg+0x2a8>)
 80098b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b8:	f7f7 f8f0 	bl	8000a9c <__aeabi_dcmplt>
 80098bc:	b108      	cbz	r0, 80098c2 <ParseRadioMsg+0xe2>
		{
			duty[2] = 0.1;
 80098be:	4b7c      	ldr	r3, [pc, #496]	; (8009ab0 <ParseRadioMsg+0x2d0>)
	{
		duty[2] += 0.005;
		PWM(&duty[2]);
		if(duty[2] > 0.9)		// 
		{
			duty[2] = 0.9;
 80098c0:	60a3      	str	r3, [r4, #8]
		}
		servoPWM.servo3 = Duty_to_PWM(duty[2]);
 80098c2:	68a0      	ldr	r0, [r4, #8]
 80098c4:	f7fa f8da 	bl	8003a7c <Duty_to_PWM>
 80098c8:	80a8      	strh	r0, [r5, #4]
	}
	
	// 4, LLLR,
	if((keys & (1 << 12)) && (!(keys & (1 << 10))))				// LLLR
 80098ca:	f406 53a0 	and.w	r3, r6, #5120	; 0x1400
 80098ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098d2:	f040 8099 	bne.w	8009a08 <ParseRadioMsg+0x228>
	{
		duty[3] -= 0.005;
 80098d6:	68e0      	ldr	r0, [r4, #12]
 80098d8:	f7f6 fe16 	bl	8000508 <__aeabi_f2d>
 80098dc:	a368      	add	r3, pc, #416	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	f7f6 fcb1 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[3]);
		servoPWM.servo4 = Duty_to_PWM(duty[3]);
	}
	else if((!(keys & (1 << 12))) && (keys & (1 << 10)))		// LLLR
	{
		duty[3] += 0.005;
 80098e6:	f7f7 f95f 	bl	8000ba8 <__aeabi_d2f>
 80098ea:	60e0      	str	r0, [r4, #12]
		PWM(&duty[3]);
 80098ec:	4871      	ldr	r0, [pc, #452]	; (8009ab4 <ParseRadioMsg+0x2d4>)
 80098ee:	f7fa f8f9 	bl	8003ae4 <PWM>
		servoPWM.servo4 = Duty_to_PWM(duty[3]);
 80098f2:	68e0      	ldr	r0, [r4, #12]
 80098f4:	f7fa f8c2 	bl	8003a7c <Duty_to_PWM>
 80098f8:	80e8      	strh	r0, [r5, #6]
	}
	
	// 5, LULD,
	if((keys & (1 << 13)) && (!(keys & (1 << 11))))				// LULD
 80098fa:	f406 5320 	and.w	r3, r6, #10240	; 0x2800
 80098fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009902:	f040 808e 	bne.w	8009a22 <ParseRadioMsg+0x242>
	{
		duty[4] -= 0.005;
 8009906:	6920      	ldr	r0, [r4, #16]
 8009908:	f7f6 fdfe 	bl	8000508 <__aeabi_f2d>
 800990c:	a35c      	add	r3, pc, #368	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 800990e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009912:	f7f6 fc99 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[4]);
		servoPWM.servo5 = Duty_to_PWM(duty[4]);
	}
	else if((!(keys & (1 << 13))) && (keys & (1 << 11)))		// LULD
	{
		duty[4] += 0.005;
 8009916:	f7f7 f947 	bl	8000ba8 <__aeabi_d2f>
 800991a:	6120      	str	r0, [r4, #16]
		PWM(&duty[4]);
 800991c:	4866      	ldr	r0, [pc, #408]	; (8009ab8 <ParseRadioMsg+0x2d8>)
 800991e:	f7fa f8e1 	bl	8003ae4 <PWM>
		servoPWM.servo5 = Duty_to_PWM(duty[4]);
 8009922:	6920      	ldr	r0, [r4, #16]
 8009924:	f7fa f8aa 	bl	8003a7c <Duty_to_PWM>
 8009928:	8128      	strh	r0, [r5, #8]
	}
	
	// 6, RLRR,
	if((keys & (1 << 7)) && (!(keys & (1 << 5))))				// RLRR
 800992a:	f006 03a0 	and.w	r3, r6, #160	; 0xa0
 800992e:	2b80      	cmp	r3, #128	; 0x80
 8009930:	f040 8083 	bne.w	8009a3a <ParseRadioMsg+0x25a>
	{
		duty[5] -= 0.005;
 8009934:	6960      	ldr	r0, [r4, #20]
 8009936:	f7f6 fde7 	bl	8000508 <__aeabi_f2d>
 800993a:	a351      	add	r3, pc, #324	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	f7f6 fc82 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[5]);
		servoPWM.servo6 = Duty_to_PWM(duty[5]);
	}
	else if((!(keys & (1 << 7))) && (keys & (1 << 5)))		// RLRR
	{
		duty[5] += 0.005;
 8009944:	f7f7 f930 	bl	8000ba8 <__aeabi_d2f>
 8009948:	6160      	str	r0, [r4, #20]
		PWM(&duty[5]);
 800994a:	485c      	ldr	r0, [pc, #368]	; (8009abc <ParseRadioMsg+0x2dc>)
 800994c:	f7fa f8ca 	bl	8003ae4 <PWM>
		servoPWM.servo6 = Duty_to_PWM(duty[5]);
 8009950:	6960      	ldr	r0, [r4, #20]
 8009952:	f7fa f893 	bl	8003a7c <Duty_to_PWM>
 8009956:	8168      	strh	r0, [r5, #10]
	}
	
	// 7, RURD,
	if((keys & (1 << 4)) && (!(keys & (1 << 6))))				// RURD
 8009958:	f006 0350 	and.w	r3, r6, #80	; 0x50
 800995c:	2b10      	cmp	r3, #16
 800995e:	d177      	bne.n	8009a50 <ParseRadioMsg+0x270>
	{
		duty[6] -= 0.005;
 8009960:	69a0      	ldr	r0, [r4, #24]
 8009962:	f7f6 fdd1 	bl	8000508 <__aeabi_f2d>
 8009966:	a346      	add	r3, pc, #280	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f7f6 fc6c 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[6]);
		servoPWM.servo7 = Duty_to_PWM(duty[6]);
	}
	else if((!(keys & (1 << 4))) && (keys & (1 << 6)))		// RURD
	{
		duty[6] += 0.005;
 8009970:	f7f7 f91a 	bl	8000ba8 <__aeabi_d2f>
 8009974:	61a0      	str	r0, [r4, #24]
		PWM(&duty[6]);
 8009976:	4852      	ldr	r0, [pc, #328]	; (8009ac0 <ParseRadioMsg+0x2e0>)
 8009978:	f7fa f8b4 	bl	8003ae4 <PWM>
		servoPWM.servo7 = Duty_to_PWM(duty[6]);
 800997c:	69a0      	ldr	r0, [r4, #24]
 800997e:	f7fa f87d 	bl	8003a7c <Duty_to_PWM>
 8009982:	81a8      	strh	r0, [r5, #12]
	}
	
	// 8, SEST,
	if((keys & (1 << 9)) && (!(keys & (1 << 8))))					// SEST
 8009984:	f406 7640 	and.w	r6, r6, #768	; 0x300
 8009988:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800998c:	d16b      	bne.n	8009a66 <ParseRadioMsg+0x286>
	{
		duty[7] -= 0.005;
 800998e:	69e0      	ldr	r0, [r4, #28]
 8009990:	f7f6 fdba 	bl	8000508 <__aeabi_f2d>
 8009994:	a33a      	add	r3, pc, #232	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999a:	f7f6 fc55 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[7]);
		servoPWM.servo8 = Duty_to_PWM(duty[7]);
	}
	else if((!(keys & (1 << 9))) && (keys & (1 << 8)))		// SEST
	{
		duty[7] += 0.005;
 800999e:	f7f7 f903 	bl	8000ba8 <__aeabi_d2f>
 80099a2:	61e0      	str	r0, [r4, #28]
		PWM(&duty[7]);
 80099a4:	4847      	ldr	r0, [pc, #284]	; (8009ac4 <ParseRadioMsg+0x2e4>)
 80099a6:	f7fa f89d 	bl	8003ae4 <PWM>
		servoPWM.servo8 = Duty_to_PWM(duty[7]);
 80099aa:	69e0      	ldr	r0, [r4, #28]
 80099ac:	f7fa f866 	bl	8003a7c <Duty_to_PWM>
 80099b0:	81e8      	strh	r0, [r5, #14]
	}
	
}
 80099b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if((!(keys & (1 << 14))) && (keys & (1 << 3)))		// L1R1
 80099b4:	2b08      	cmp	r3, #8
 80099b6:	f47f af65 	bne.w	8009884 <ParseRadioMsg+0xa4>
		duty[1] += 0.005;
 80099ba:	6860      	ldr	r0, [r4, #4]
 80099bc:	f7f6 fda4 	bl	8000508 <__aeabi_f2d>
 80099c0:	a32f      	add	r3, pc, #188	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 80099c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c6:	f7f6 fc41 	bl	800024c <__adddf3>
 80099ca:	e74f      	b.n	800986c <ParseRadioMsg+0x8c>
	else if((!(keys & (1 << 15))) && (keys & (1 << 2)))		// L2R2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f43f af7c 	beq.w	80098ca <ParseRadioMsg+0xea>
		duty[2] += 0.005;
 80099d2:	68a0      	ldr	r0, [r4, #8]
 80099d4:	f7f6 fd98 	bl	8000508 <__aeabi_f2d>
 80099d8:	a329      	add	r3, pc, #164	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 80099da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099de:	f7f6 fc35 	bl	800024c <__adddf3>
 80099e2:	f7f7 f8e1 	bl	8000ba8 <__aeabi_d2f>
 80099e6:	60a0      	str	r0, [r4, #8]
		PWM(&duty[2]);
 80099e8:	4830      	ldr	r0, [pc, #192]	; (8009aac <ParseRadioMsg+0x2cc>)
 80099ea:	f7fa f87b 	bl	8003ae4 <PWM>
		if(duty[2] > 0.9)		// 
 80099ee:	68a0      	ldr	r0, [r4, #8]
 80099f0:	f7f6 fd8a 	bl	8000508 <__aeabi_f2d>
 80099f4:	a326      	add	r3, pc, #152	; (adr r3, 8009a90 <ParseRadioMsg+0x2b0>)
 80099f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fa:	f7f7 f86d 	bl	8000ad8 <__aeabi_dcmpgt>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f43f af5f 	beq.w	80098c2 <ParseRadioMsg+0xe2>
			duty[2] = 0.9;
 8009a04:	4b30      	ldr	r3, [pc, #192]	; (8009ac8 <ParseRadioMsg+0x2e8>)
 8009a06:	e75b      	b.n	80098c0 <ParseRadioMsg+0xe0>
	else if((!(keys & (1 << 12))) && (keys & (1 << 10)))		// LLLR
 8009a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a0c:	f47f af75 	bne.w	80098fa <ParseRadioMsg+0x11a>
		duty[3] += 0.005;
 8009a10:	68e0      	ldr	r0, [r4, #12]
 8009a12:	f7f6 fd79 	bl	8000508 <__aeabi_f2d>
 8009a16:	a31a      	add	r3, pc, #104	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	f7f6 fc16 	bl	800024c <__adddf3>
 8009a20:	e761      	b.n	80098e6 <ParseRadioMsg+0x106>
	else if((!(keys & (1 << 13))) && (keys & (1 << 11)))		// LULD
 8009a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a26:	d180      	bne.n	800992a <ParseRadioMsg+0x14a>
		duty[4] += 0.005;
 8009a28:	6920      	ldr	r0, [r4, #16]
 8009a2a:	f7f6 fd6d 	bl	8000508 <__aeabi_f2d>
 8009a2e:	a314      	add	r3, pc, #80	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a34:	f7f6 fc0a 	bl	800024c <__adddf3>
 8009a38:	e76d      	b.n	8009916 <ParseRadioMsg+0x136>
	else if((!(keys & (1 << 7))) && (keys & (1 << 5)))		// RLRR
 8009a3a:	2b20      	cmp	r3, #32
 8009a3c:	d18c      	bne.n	8009958 <ParseRadioMsg+0x178>
		duty[5] += 0.005;
 8009a3e:	6960      	ldr	r0, [r4, #20]
 8009a40:	f7f6 fd62 	bl	8000508 <__aeabi_f2d>
 8009a44:	a30e      	add	r3, pc, #56	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4a:	f7f6 fbff 	bl	800024c <__adddf3>
 8009a4e:	e779      	b.n	8009944 <ParseRadioMsg+0x164>
	else if((!(keys & (1 << 4))) && (keys & (1 << 6)))		// RURD
 8009a50:	2b40      	cmp	r3, #64	; 0x40
 8009a52:	d197      	bne.n	8009984 <ParseRadioMsg+0x1a4>
		duty[6] += 0.005;
 8009a54:	69a0      	ldr	r0, [r4, #24]
 8009a56:	f7f6 fd57 	bl	8000508 <__aeabi_f2d>
 8009a5a:	a309      	add	r3, pc, #36	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a60:	f7f6 fbf4 	bl	800024c <__adddf3>
 8009a64:	e784      	b.n	8009970 <ParseRadioMsg+0x190>
	else if((!(keys & (1 << 9))) && (keys & (1 << 8)))		// SEST
 8009a66:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8009a6a:	d1a2      	bne.n	80099b2 <ParseRadioMsg+0x1d2>
		duty[7] += 0.005;
 8009a6c:	69e0      	ldr	r0, [r4, #28]
 8009a6e:	f7f6 fd4b 	bl	8000508 <__aeabi_f2d>
 8009a72:	a303      	add	r3, pc, #12	; (adr r3, 8009a80 <ParseRadioMsg+0x2a0>)
 8009a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a78:	f7f6 fbe8 	bl	800024c <__adddf3>
 8009a7c:	e78f      	b.n	800999e <ParseRadioMsg+0x1be>
 8009a7e:	bf00      	nop
 8009a80:	47ae147b 	.word	0x47ae147b
 8009a84:	3f747ae1 	.word	0x3f747ae1
 8009a88:	9999999a 	.word	0x9999999a
 8009a8c:	3fb99999 	.word	0x3fb99999
 8009a90:	cccccccd 	.word	0xcccccccd
 8009a94:	3feccccc 	.word	0x3feccccc
 8009a98:	20000308 	.word	0x20000308
 8009a9c:	200000c0 	.word	0x200000c0
 8009aa0:	42fe0000 	.word	0x42fe0000
 8009aa4:	40e00000 	.word	0x40e00000
 8009aa8:	20000082 	.word	0x20000082
 8009aac:	200000c8 	.word	0x200000c8
 8009ab0:	3dcccccd 	.word	0x3dcccccd
 8009ab4:	200000cc 	.word	0x200000cc
 8009ab8:	200000d0 	.word	0x200000d0
 8009abc:	200000d4 	.word	0x200000d4
 8009ac0:	200000d8 	.word	0x200000d8
 8009ac4:	200000dc 	.word	0x200000dc
 8009ac8:	3f666666 	.word	0x3f666666

08009acc <RadioTask>:
{
 8009acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad0:	b094      	sub	sp, #80	; 0x50
	radiolinkInit();	/**/
 8009ad2:	f7ff fe51 	bl	8009778 <radiolinkInit>
	NRF_CE_H();
 8009ad6:	2120      	movs	r1, #32
 8009ad8:	4837      	ldr	r0, [pc, #220]	; (8009bb8 <RadioTask+0xec>)
 8009ada:	f7ff f843 	bl	8008b64 <GPIO_SetBits>
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 8009ade:	2600      	movs	r6, #0
		LED_TOGGLE;
 8009ae0:	4c35      	ldr	r4, [pc, #212]	; (8009bb8 <RadioTask+0xec>)
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 8009ae2:	4d36      	ldr	r5, [pc, #216]	; (8009bbc <RadioTask+0xf0>)
		LED_TOGGLE;
 8009ae4:	68e3      	ldr	r3, [r4, #12]
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 8009ae6:	4669      	mov	r1, sp
		LED_TOGGLE;
 8009ae8:	f083 0310 	eor.w	r3, r3, #16
 8009aec:	60e3      	str	r3, [r4, #12]
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 8009aee:	2300      	movs	r3, #0
 8009af0:	6828      	ldr	r0, [r5, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f7fd f9a8 	bl	8006e48 <xQueueGenericReceive>
 8009af8:	2801      	cmp	r0, #1
 8009afa:	d11a      	bne.n	8009b32 <RadioTask+0x66>
			memcpy(temp, (uint8_t *)&rx_p, rx_p.dataLen - 2);
 8009afc:	f89d 8003 	ldrb.w	r8, [sp, #3]
 8009b00:	4669      	mov	r1, sp
 8009b02:	f1a8 0702 	sub.w	r7, r8, #2
 8009b06:	463a      	mov	r2, r7
 8009b08:	a80a      	add	r0, sp, #40	; 0x28
 8009b0a:	f001 fd9f 	bl	800b64c <memcpy>
			temp[rx_p.dataLen - 2] = rx_p.checksum;
 8009b0e:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8009b12:	f108 024e 	add.w	r2, r8, #78	; 0x4e
 8009b16:	eb0d 0702 	add.w	r7, sp, r2
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 8009b1a:	f108 0250 	add.w	r2, r8, #80	; 0x50
			temp[rx_p.dataLen - 2] = rx_p.checksum;
 8009b1e:	f807 3c28 	strb.w	r3, [r7, #-40]
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 8009b22:	446a      	add	r2, sp
 8009b24:	0a1b      	lsrs	r3, r3, #8
			nrf_txPacket_AP(temp, rx_p.dataLen);
 8009b26:	4641      	mov	r1, r8
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 8009b28:	f802 3c29 	strb.w	r3, [r2, #-41]
			nrf_txPacket_AP(temp, rx_p.dataLen);
 8009b2c:	a80a      	add	r0, sp, #40	; 0x28
 8009b2e:	f7f9 fc2f 	bl	8003390 <nrf_txPacket_AP>
		xSemaphoreTake(nrfIT, 100);
 8009b32:	2300      	movs	r3, #0
 8009b34:	4822      	ldr	r0, [pc, #136]	; (8009bc0 <RadioTask+0xf4>)
 8009b36:	4619      	mov	r1, r3
 8009b38:	2264      	movs	r2, #100	; 0x64
 8009b3a:	6800      	ldr	r0, [r0, #0]
 8009b3c:	f7fd f984 	bl	8006e48 <xQueueGenericReceive>
		nrfEvent_e status = nrf_checkEventandRxPacket((uint8_t *)&rx_p, &(rx_p.dataLen));
 8009b40:	f10d 0103 	add.w	r1, sp, #3
 8009b44:	4668      	mov	r0, sp
 8009b46:	f7f9 fd27 	bl	8003598 <nrf_checkEventandRxPacket>
		rx_p.checksum = ((uint8_t *)&rx_p)[rx_p.dataLen - 2] | ((uint8_t *)&rx_p)[rx_p.dataLen - 1] << 8;
 8009b4a:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8009b4e:	f101 0350 	add.w	r3, r1, #80	; 0x50
 8009b52:	eb0d 0203 	add.w	r2, sp, r3
 8009b56:	f812 7c51 	ldrb.w	r7, [r2, #-81]
 8009b5a:	f812 3c52 	ldrb.w	r3, [r2, #-82]
 8009b5e:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8009b62:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
		if(status == IDLE)
 8009b66:	4f17      	ldr	r7, [pc, #92]	; (8009bc4 <RadioTask+0xf8>)
 8009b68:	b940      	cbnz	r0, 8009b7c <RadioTask+0xb0>
			failReceiveCount ++;
 8009b6a:	883b      	ldrh	r3, [r7, #0]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	b29b      	uxth	r3, r3
			if(failReceiveCount > 2)
 8009b70:	2b02      	cmp	r3, #2
			failReceiveCount ++;
 8009b72:	803b      	strh	r3, [r7, #0]
			if(failReceiveCount > 2)
 8009b74:	d9b6      	bls.n	8009ae4 <RadioTask+0x18>
				radioConnectStatus = false;
 8009b76:	4b14      	ldr	r3, [pc, #80]	; (8009bc8 <RadioTask+0xfc>)
 8009b78:	701e      	strb	r6, [r3, #0]
 8009b7a:	e7b3      	b.n	8009ae4 <RadioTask+0x18>
		checkSum = CRC_Table((uint8_t *)&rx_p, rx_p.dataLen - 2);
 8009b7c:	3902      	subs	r1, #2
 8009b7e:	4668      	mov	r0, sp
 8009b80:	b289      	uxth	r1, r1
 8009b82:	f000 fc7b 	bl	800a47c <CRC_Table>
		if((rx_p.dataLen <= RADIO_MSG_MAX_SIZE) && ((rx_p.checksum & 0xFF) == (checkSum & 0xFF)) && ((rx_p.checksum >> 8) == (checkSum >> 8)))
 8009b86:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009b8a:	2b20      	cmp	r3, #32
 8009b8c:	d8ed      	bhi.n	8009b6a <RadioTask+0x9e>
 8009b8e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8009b92:	ea82 0300 	eor.w	r3, r2, r0
 8009b96:	f013 08ff 	ands.w	r8, r3, #255	; 0xff
 8009b9a:	d1e6      	bne.n	8009b6a <RadioTask+0x9e>
 8009b9c:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8009ba0:	ebb0 2f12 	cmp.w	r0, r2, lsr #8
 8009ba4:	d1e1      	bne.n	8009b6a <RadioTask+0x9e>
			ParseRadioMsg(&rx_p);
 8009ba6:	4668      	mov	r0, sp
 8009ba8:	f7ff fe1a 	bl	80097e0 <ParseRadioMsg>
			radioConnectStatus = true;
 8009bac:	2201      	movs	r2, #1
 8009bae:	4b06      	ldr	r3, [pc, #24]	; (8009bc8 <RadioTask+0xfc>)
			failReceiveCount = 0;
 8009bb0:	f8a7 8000 	strh.w	r8, [r7]
			radioConnectStatus = true;
 8009bb4:	701a      	strb	r2, [r3, #0]
 8009bb6:	e795      	b.n	8009ae4 <RadioTask+0x18>
 8009bb8:	40011000 	.word	0x40011000
 8009bbc:	200045d0 	.word	0x200045d0
 8009bc0:	200045c8 	.word	0x200045c8
 8009bc4:	200045c4 	.word	0x200045c4
 8009bc8:	200045cc 	.word	0x200045cc

08009bcc <radiolinkConnectStatus>:

/**/
bool radiolinkConnectStatus(void)
{
	return radioConnectStatus;
}
 8009bcc:	4b01      	ldr	r3, [pc, #4]	; (8009bd4 <radiolinkConnectStatus+0x8>)
 8009bce:	7818      	ldrb	r0, [r3, #0]
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	200045cc 	.word	0x200045cc

08009bd8 <sensorsReadGyro>:
void sensorsAddBiasValue(BiasObj* bias, int16_t x, int16_t y, int16_t z);


/**/
bool sensorsReadGyro(Axis3f *gyro)
{
 8009bd8:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 8009bda:	2300      	movs	r3, #0
{
 8009bdc:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 8009bde:	4804      	ldr	r0, [pc, #16]	; (8009bf0 <sensorsReadGyro+0x18>)
 8009be0:	461a      	mov	r2, r3
 8009be2:	6800      	ldr	r0, [r0, #0]
 8009be4:	f7fd f930 	bl	8006e48 <xQueueGenericReceive>
//		printf("\n(pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0)   failed\n");
//	}
//	
	
	
}
 8009be8:	1e43      	subs	r3, r0, #1
 8009bea:	4258      	negs	r0, r3
 8009bec:	4158      	adcs	r0, r3
 8009bee:	bd08      	pop	{r3, pc}
 8009bf0:	20005e64 	.word	0x20005e64

08009bf4 <sensorsReadAcc>:
/**/
bool sensorsReadAcc(Axis3f *acc)
{
 8009bf4:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 8009bf6:	2300      	movs	r3, #0
{
 8009bf8:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 8009bfa:	4804      	ldr	r0, [pc, #16]	; (8009c0c <sensorsReadAcc+0x18>)
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	6800      	ldr	r0, [r0, #0]
 8009c00:	f7fd f922 	bl	8006e48 <xQueueGenericReceive>
}
 8009c04:	1e43      	subs	r3, r0, #1
 8009c06:	4258      	negs	r0, r3
 8009c08:	4158      	adcs	r0, r3
 8009c0a:	bd08      	pop	{r3, pc}
 8009c0c:	20004628 	.word	0x20004628

08009c10 <sensorsReadMag>:
/**/
bool sensorsReadMag(Axis3f *mag)
{
 8009c10:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 8009c12:	2300      	movs	r3, #0
{
 8009c14:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 8009c16:	4804      	ldr	r0, [pc, #16]	; (8009c28 <sensorsReadMag+0x18>)
 8009c18:	461a      	mov	r2, r3
 8009c1a:	6800      	ldr	r0, [r0, #0]
 8009c1c:	f7fd f914 	bl	8006e48 <xQueueGenericReceive>
}
 8009c20:	1e43      	subs	r3, r0, #1
 8009c22:	4258      	negs	r0, r3
 8009c24:	4158      	adcs	r0, r3
 8009c26:	bd08      	pop	{r3, pc}
 8009c28:	20005ec0 	.word	0x20005ec0

08009c2c <sensorsInterruptInit>:

/**/
void sensorsInterruptInit(void)
{
 8009c2c:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
		/*GPIODAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8009c2e:	2101      	movs	r1, #1
{
 8009c30:	b085      	sub	sp, #20
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8009c32:	2011      	movs	r0, #17
 8009c34:	f7ff f91e 	bl	8008e74 <RCC_APB2PeriphClockCmd>

	/*MPU6500*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8009c38:	2404      	movs	r4, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8009c3a:	f642 0303 	movw	r3, #10243	; 0x2803
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009c3e:	4669      	mov	r1, sp
 8009c40:	4819      	ldr	r0, [pc, #100]	; (8009ca8 <sensorsInterruptInit+0x7c>)
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
 8009c42:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8009c46:	f8ad 4000 	strh.w	r4, [sp]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009c4a:	f7fe ff2d 	bl	8008aa8 <GPIO_Init>
	
	
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOC, GPIO_PinSource2);
 8009c4e:	2102      	movs	r1, #2
 8009c50:	4608      	mov	r0, r1
 8009c52:	f7fe ffbb 	bl	8008bcc <GPIO_EXTILineConfig>
	EXTI_InitStructure.EXTI_Line = EXTI_Line2;
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8009c56:	2501      	movs	r5, #1
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8009c58:	f44f 6300 	mov.w	r3, #2048	; 0x800
	EXTI_InitStructure.EXTI_Line = EXTI_Line2;
 8009c5c:	9402      	str	r4, [sp, #8]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8009c5e:	f8ad 300c 	strh.w	r3, [sp, #12]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8009c62:	f88d 500e 	strb.w	r5, [sp, #14]
        __asm volatile
 8009c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c6a:	f383 8811 	msr	BASEPRI, r3
 8009c6e:	f3bf 8f6f 	isb	sy
 8009c72:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	EXTI_Init(&EXTI_InitStructure);
 8009c76:	a802      	add	r0, sp, #8
 8009c78:	f7fe fe40 	bl	80088fc <EXTI_Init>
	EXTI_ClearITPendingBit(EXTI_Line2);
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	f7fe fe81 	bl	8008984 <EXTI_ClearITPendingBit>
        __asm volatile
 8009c82:	2300      	movs	r3, #0
 8009c84:	f383 8811 	msr	BASEPRI, r3
	portENABLE_INTERRUPTS();
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI2_IRQn;
 8009c88:	2208      	movs	r2, #8
 8009c8a:	f88d 2004 	strb.w	r2, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
 8009c8e:	2206      	movs	r2, #6
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8009c90:	eb0d 0004 	add.w	r0, sp, r4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
 8009c94:	f88d 2005 	strb.w	r2, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8009c98:	f88d 3006 	strb.w	r3, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8009c9c:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8009ca0:	f7fe fb44 	bl	800832c <NVIC_Init>
}
 8009ca4:	b005      	add	sp, #20
 8009ca6:	bd30      	pop	{r4, r5, pc}
 8009ca8:	40011000 	.word	0x40011000

08009cac <sensorsDeviceInit>:

/*  */
void sensorsDeviceInit(void)
{
 8009cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//	int8_t asa[3] = {0};
//	i2cdevInit(I2C2_DEV);
	mpu6500Init(I2C2_DEV);
 8009cae:	483a      	ldr	r0, [pc, #232]	; (8009d98 <sensorsDeviceInit+0xec>)
 8009cb0:	f7f9 f846 	bl	8002d40 <mpu6500Init>
	vTaskDelay(10);
 8009cb4:	200a      	movs	r0, #10
 8009cb6:	f7fd fcb5 	bl	8007624 <vTaskDelay>
	
	mpu6500Reset();	// MPU6500
 8009cba:	f7f9 f9f1 	bl	80030a0 <mpu6500Reset>
	
	vTaskDelay(20);	// 
 8009cbe:	2014      	movs	r0, #20
 8009cc0:	f7fd fcb0 	bl	8007624 <vTaskDelay>
	
	u8 temp = mpu6500GetDeviceID();
 8009cc4:	f7f9 fa38 	bl	8003138 <mpu6500GetDeviceID>
	
	// MPU6500 Chip ID: 0x71
	if (temp == 0x71)
 8009cc8:	2871      	cmp	r0, #113	; 0x71
	{
		isMPUPresent=true;
 8009cca:	bf03      	ittte	eq
 8009ccc:	2201      	moveq	r2, #1
 8009cce:	4b33      	ldreq	r3, [pc, #204]	; (8009d9c <sensorsDeviceInit+0xf0>)
		printf("MPU6500 I2C connection [OK].\n");
 8009cd0:	4833      	ldreq	r0, [pc, #204]	; (8009da0 <sensorsDeviceInit+0xf4>)
	}
	else
	{
		printf("MPU6500 I2C connection [FAIL].\n");
 8009cd2:	4834      	ldrne	r0, [pc, #208]	; (8009da4 <sensorsDeviceInit+0xf8>)
		isMPUPresent=true;
 8009cd4:	bf08      	it	eq
 8009cd6:	701a      	strbeq	r2, [r3, #0]
		printf("MPU6500 I2C connection [FAIL].\n");
 8009cd8:	f002 fbc2 	bl	800c460 <puts>
	}
	
	mpu6500SetSleepEnabled(false);												// MPU6500
 8009cdc:	2000      	movs	r0, #0
 8009cde:	f7f9 f9f1 	bl	80030c4 <mpu6500SetSleepEnabled>
	vTaskDelay(10);		
 8009ce2:	200a      	movs	r0, #10
 8009ce4:	f7fd fc9e 	bl	8007624 <vTaskDelay>
	mpu6500SetClockSource(MPU6500_CLOCK_PLL_XGYRO);				// X
 8009ce8:	2001      	movs	r0, #1
 8009cea:	f7f9 fa11 	bl	8003110 <mpu6500SetClockSource>
	vTaskDelay(10);																				// 
 8009cee:	200a      	movs	r0, #10
 8009cf0:	f7fd fc98 	bl	8007624 <vTaskDelay>
	mpu6500SetTempSensorEnabled(true);										// 
 8009cf4:	2001      	movs	r0, #1
 8009cf6:	f7f9 f9f7 	bl	80030e8 <mpu6500SetTempSensorEnabled>
	mpu6500SetIntEnabled(false);													// 
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	f7f9 f98e 	bl	800301c <mpu6500SetIntEnabled>
	mpu6500SetI2CBypassEnabled(true);											// IIC
 8009d00:	2001      	movs	r0, #1
 8009d02:	f7f9 f979 	bl	8002ff8 <mpu6500SetI2CBypassEnabled>
	mpu6500SetFullScaleGyroRange(SENSORS_GYRO_FS_CFG);		// , 2000/s
 8009d06:	2003      	movs	r0, #3
 8009d08:	f7f9 f84c 	bl	8002da4 <mpu6500SetFullScaleGyroRange>
	mpu6500SetFullScaleAccelRange(SENSORS_ACCEL_FS_CFG);	// , 2G
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	f7f9 f85d 	bl	8002dcc <mpu6500SetFullScaleAccelRange>
	mpu6500SetAccelDLPF(MPU9250_ACCEL_DLPF_BW_45);				// 
 8009d12:	2003      	movs	r0, #3
 8009d14:	f7f9 f86e 	bl	8002df4 <mpu6500SetAccelDLPF>

//	mpu6500SetRate(0);// : 1000 / (1 + 0) = 1000Hz
	mpu6500SetRate(4);																		// : 1000 / (1 + 4) = 200Hz
 8009d18:	2004      	movs	r0, #4
 8009d1a:	f7f9 f823 	bl	8002d64 <mpu6500SetRate>
	mpu6500SetDLPFMode(MPU9250_GYRO_DLPF_BW_92);					// 
 8009d1e:	2002      	movs	r0, #2
 8009d20:	f7f9 f82c 	bl	8002d7c <mpu6500SetDLPFMode>
 8009d24:	2400      	movs	r4, #0
	
	for (uint8_t i = 0; i < 3; i++)												// 
	{
		lpf2pInit(&gyroLpf[i], 1000, GYRO_LPF_CUTOFF_FREQ);
 8009d26:	4f20      	ldr	r7, [pc, #128]	; (8009da8 <sensorsDeviceInit+0xfc>)
 8009d28:	4d20      	ldr	r5, [pc, #128]	; (8009dac <sensorsDeviceInit+0x100>)
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009d2a:	4e21      	ldr	r6, [pc, #132]	; (8009db0 <sensorsDeviceInit+0x104>)
		lpf2pInit(&gyroLpf[i], 1000, GYRO_LPF_CUTOFF_FREQ);
 8009d2c:	4821      	ldr	r0, [pc, #132]	; (8009db4 <sensorsDeviceInit+0x108>)
 8009d2e:	463a      	mov	r2, r7
 8009d30:	4420      	add	r0, r4
 8009d32:	4629      	mov	r1, r5
 8009d34:	f7ff fd00 	bl	8009738 <lpf2pInit>
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009d38:	481f      	ldr	r0, [pc, #124]	; (8009db8 <sensorsDeviceInit+0x10c>)
 8009d3a:	4632      	mov	r2, r6
 8009d3c:	4420      	add	r0, r4
 8009d3e:	4629      	mov	r1, r5
	for (uint8_t i = 0; i < 3; i++)												// 
 8009d40:	341c      	adds	r4, #28
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009d42:	f7ff fcf9 	bl	8009738 <lpf2pInit>
	for (uint8_t i = 0; i < 3; i++)												// 
 8009d46:	2c54      	cmp	r4, #84	; 0x54
 8009d48:	d1f0      	bne.n	8009d2c <sensorsDeviceInit+0x80>
	}
	
#ifdef SENSORS_ENABLE_MAG_AK8963
	ak8963Init(I2C2_DEV);	//ak8963
 8009d4a:	4813      	ldr	r0, [pc, #76]	; (8009d98 <sensorsDeviceInit+0xec>)
 8009d4c:	f7f7 fbf2 	bl	8001534 <ak8963Init>
	if (ak8963TestConnection() == true)
 8009d50:	f7f7 fbfa 	bl	8001548 <ak8963TestConnection>
 8009d54:	b1f0      	cbz	r0, 8009d94 <sensorsDeviceInit+0xe8>
	{
		isMagPresent = true;
 8009d56:	2201      	movs	r2, #1
 8009d58:	4b18      	ldr	r3, [pc, #96]	; (8009dbc <sensorsDeviceInit+0x110>)
		ak8963SetMode(AK8963_MODE_16BIT | AK8963_MODE_CONT2); // 16bit 100Hz
 8009d5a:	2016      	movs	r0, #22
		isMagPresent = true;
 8009d5c:	701a      	strb	r2, [r3, #0]
		ak8963SetMode(AK8963_MODE_16BIT | AK8963_MODE_CONT2); // 16bit 100Hz
 8009d5e:	f7f7 fc0b 	bl	8001578 <ak8963SetMode>
//		ak8963GetAdjustment(&asa[0], &asa[1], &asa[2]);
//		AK8963_ASA[0] = (int16_t)asa[0] + 128;
//		AK8963_ASA[1] = (int16_t)asa[1] + 128;
//		AK8963_ASA[2] = (int16_t)asa[2] + 128;
		
		printf("AK8963 I2C connection [OK].\n");
 8009d62:	4817      	ldr	r0, [pc, #92]	; (8009dc0 <sensorsDeviceInit+0x114>)
	}
	else
	{
		printf("AK8963 I2C connection [FAIL].\n");
 8009d64:	f002 fb7c 	bl	800c460 <puts>
	}
#endif

	/**/
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d68:	2200      	movs	r2, #0
 8009d6a:	210c      	movs	r1, #12
 8009d6c:	2001      	movs	r0, #1
 8009d6e:	f7fc feb3 	bl	8006ad8 <xQueueGenericCreate>
 8009d72:	4b14      	ldr	r3, [pc, #80]	; (8009dc4 <sensorsDeviceInit+0x118>)
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d74:	2200      	movs	r2, #0
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d76:	6018      	str	r0, [r3, #0]
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d78:	210c      	movs	r1, #12
 8009d7a:	2001      	movs	r0, #1
 8009d7c:	f7fc feac 	bl	8006ad8 <xQueueGenericCreate>
 8009d80:	4b11      	ldr	r3, [pc, #68]	; (8009dc8 <sensorsDeviceInit+0x11c>)
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d82:	2200      	movs	r2, #0
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d84:	6018      	str	r0, [r3, #0]
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009d86:	210c      	movs	r1, #12
 8009d88:	2001      	movs	r0, #1
 8009d8a:	f7fc fea5 	bl	8006ad8 <xQueueGenericCreate>
 8009d8e:	4b0f      	ldr	r3, [pc, #60]	; (8009dcc <sensorsDeviceInit+0x120>)
 8009d90:	6018      	str	r0, [r3, #0]
}
 8009d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("AK8963 I2C connection [FAIL].\n");
 8009d94:	480e      	ldr	r0, [pc, #56]	; (8009dd0 <sensorsDeviceInit+0x124>)
 8009d96:	e7e5      	b.n	8009d64 <sensorsDeviceInit+0xb8>
 8009d98:	20000000 	.word	0x20000000
 8009d9c:	20005ebd 	.word	0x20005ebd
 8009da0:	0803c31b 	.word	0x0803c31b
 8009da4:	0803c338 	.word	0x0803c338
 8009da8:	42a00000 	.word	0x42a00000
 8009dac:	447a0000 	.word	0x447a0000
 8009db0:	41f00000 	.word	0x41f00000
 8009db4:	20005e68 	.word	0x20005e68
 8009db8:	200045d4 	.word	0x200045d4
 8009dbc:	20005ebe 	.word	0x20005ebe
 8009dc0:	0803c357 	.word	0x0803c357
 8009dc4:	20004628 	.word	0x20004628
 8009dc8:	20005e64 	.word	0x20005e64
 8009dcc:	20005ec0 	.word	0x20005ec0
 8009dd0:	0803c373 	.word	0x0803c373

08009dd4 <sensorsInit>:
	return foundbias;
}

/*  */
void sensorsInit(void)
{
 8009dd4:	b538      	push	{r3, r4, r5, lr}
	if(isInit) return;
 8009dd6:	4d0b      	ldr	r5, [pc, #44]	; (8009e04 <sensorsInit+0x30>)
 8009dd8:	782c      	ldrb	r4, [r5, #0]
 8009dda:	b98c      	cbnz	r4, 8009e00 <sensorsInit+0x2c>

	sensorsDataReady = xSemaphoreCreateBinary();/**/
 8009ddc:	4621      	mov	r1, r4
 8009dde:	2203      	movs	r2, #3
 8009de0:	2001      	movs	r0, #1
 8009de2:	f7fc fe79 	bl	8006ad8 <xQueueGenericCreate>
 8009de6:	4b08      	ldr	r3, [pc, #32]	; (8009e08 <sensorsInit+0x34>)
 8009de8:	6018      	str	r0, [r3, #0]
	bias->isBufferFilled = false;
 8009dea:	4b08      	ldr	r3, [pc, #32]	; (8009e0c <sensorsInit+0x38>)
	bias->bufHead = bias->buffer;
 8009dec:	f103 0214 	add.w	r2, r3, #20
	bias->isBufferFilled = false;
 8009df0:	735c      	strb	r4, [r3, #13]
	bias->bufHead = bias->buffer;
 8009df2:	611a      	str	r2, [r3, #16]
	sensorsBiasObjInit(&gyroBiasRunning);
	sensorsDeviceInit();	/**/
 8009df4:	f7ff ff5a 	bl	8009cac <sensorsDeviceInit>
	sensorsInterruptInit();	/**/
 8009df8:	f7ff ff18 	bl	8009c2c <sensorsInterruptInit>
	
	isInit = true;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	702b      	strb	r3, [r5, #0]
}
 8009e00:	bd38      	pop	{r3, r4, r5, pc}
 8009e02:	bf00      	nop
 8009e04:	20005ebc 	.word	0x20005ebc
 8009e08:	20005f0c 	.word	0x20005f0c
 8009e0c:	20004650 	.word	0x20004650

08009e10 <sensorsSetupSlaveRead>:
/**/
void sensorsSetupSlaveRead(void)
{
 8009e10:	b508      	push	{r3, lr}
	mpu6500SetSlave4MasterDelay(9); 	// : 100Hz = (1000Hz / (1 + 9))
 8009e12:	2009      	movs	r0, #9
 8009e14:	f7f9 f894 	bl	8002f40 <mpu6500SetSlave4MasterDelay>

	mpu6500SetI2CBypassEnabled(false);	//
 8009e18:	2000      	movs	r0, #0
 8009e1a:	f7f9 f8ed 	bl	8002ff8 <mpu6500SetI2CBypassEnabled>
	mpu6500SetWaitForExternalSensorEnabled(true); 	
 8009e1e:	2001      	movs	r0, #1
 8009e20:	f7f8 fffc 	bl	8002e1c <mpu6500SetWaitForExternalSensorEnabled>
	mpu6500SetInterruptMode(0); 		// 
 8009e24:	2000      	movs	r0, #0
 8009e26:	f7f9 f89f 	bl	8002f68 <mpu6500SetInterruptMode>
	mpu6500SetInterruptDrive(0); 		// 
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f7f9 f8ae 	bl	8002f8c <mpu6500SetInterruptDrive>
	mpu6500SetInterruptLatch(0); 		// (0=50us-pulse, 1=latch-until-int-cleared)
 8009e30:	2000      	movs	r0, #0
 8009e32:	f7f9 f8bd 	bl	8002fb0 <mpu6500SetInterruptLatch>
	mpu6500SetInterruptLatchClear(1); 	// (0=status-read-only, 1=any-register-read)
 8009e36:	2001      	movs	r0, #1
 8009e38:	f7f9 f8cc 	bl	8002fd4 <mpu6500SetInterruptLatchClear>
	mpu6500SetSlaveReadWriteTransitionEnabled(false); // 
 8009e3c:	2000      	movs	r0, #0
 8009e3e:	f7f8 ffff 	bl	8002e40 <mpu6500SetSlaveReadWriteTransitionEnabled>
	mpu6500SetMasterClockSpeed(13); 	// i2c400kHz
 8009e42:	200d      	movs	r0, #13
 8009e44:	f7f9 f80e 	bl	8002e64 <mpu6500SetMasterClockSpeed>

#ifdef SENSORS_ENABLE_MAG_AK8963
	if (isMagPresent)
 8009e48:	4b0f      	ldr	r3, [pc, #60]	; (8009e88 <sensorsSetupSlaveRead+0x78>)
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	b19b      	cbz	r3, 8009e76 <sensorsSetupSlaveRead+0x66>
	{
		// MPU6500
		mpu6500SetSlaveAddress(0, 0x80 | AK8963_ADDRESS_00); 	// 0
 8009e4e:	218c      	movs	r1, #140	; 0x8c
 8009e50:	2000      	movs	r0, #0
 8009e52:	f7f9 f81b 	bl	8002e8c <mpu6500SetSlaveAddress>
		mpu6500SetSlaveRegister(0, AK8963_RA_ST1); 				// 0
 8009e56:	2102      	movs	r1, #2
 8009e58:	2000      	movs	r0, #0
 8009e5a:	f7f9 f82b 	bl	8002eb4 <mpu6500SetSlaveRegister>
		mpu6500SetSlaveDataLength(0, SENSORS_MAG_BUFF_LEN); 	// 8(ST1, x, y, z heading, ST2 (overflow check))
 8009e5e:	2108      	movs	r1, #8
 8009e60:	2000      	movs	r0, #0
 8009e62:	f7f9 f853 	bl	8002f0c <mpu6500SetSlaveDataLength>
		mpu6500SetSlaveDelayEnabled(0, true);
 8009e66:	2101      	movs	r1, #1
 8009e68:	2000      	movs	r0, #0
 8009e6a:	f7f9 f8f5 	bl	8003058 <mpu6500SetSlaveDelayEnabled>
		mpu6500SetSlaveEnabled(0, true);
 8009e6e:	2101      	movs	r1, #1
 8009e70:	2000      	movs	r0, #0
 8009e72:	f7f9 f833 	bl	8002edc <mpu6500SetSlaveEnabled>
	}
#endif
	
	mpu6500SetI2CMasterModeEnabled(true);	//mpu6500
 8009e76:	2001      	movs	r0, #1
 8009e78:	f7f9 f900 	bl	800307c <mpu6500SetI2CMasterModeEnabled>
	mpu6500SetIntDataReadyEnabled(true);	//
}
 8009e7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mpu6500SetIntDataReadyEnabled(true);	//
 8009e80:	2001      	movs	r0, #1
 8009e82:	f7f9 b8d7 	b.w	8003034 <mpu6500SetIntDataReadyEnabled>
 8009e86:	bf00      	nop
 8009e88:	20005ebe 	.word	0x20005ebe

08009e8c <Get_AccGyroData>:
// MPU9250, 
int16_t sensor_raw[9] = {0};

// 
void Get_AccGyroData(const uint8_t *buffer)
{
 8009e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e90:	f8b0 a000 	ldrh.w	sl, [r0]
	int16_t gx = (((int16_t) buffer[8]) << 8) | buffer[9];
	int16_t gy = (((int16_t) buffer[10]) << 8) | buffer[11];
	int16_t gz = (((int16_t) buffer[12]) << 8) | buffer[13];
	
	// 
	sensor_raw[0] = ax;
 8009e94:	4b30      	ldr	r3, [pc, #192]	; (8009f58 <Get_AccGyroData+0xcc>)
 8009e96:	f8b0 e002 	ldrh.w	lr, [r0, #2]
 8009e9a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8009e9e:	8902      	ldrh	r2, [r0, #8]
 8009ea0:	8944      	ldrh	r4, [r0, #10]
 8009ea2:	8981      	ldrh	r1, [r0, #12]
 8009ea4:	fa9a fa9a 	rev16.w	sl, sl
 8009ea8:	fa9e fe9e 	rev16.w	lr, lr
 8009eac:	fa9c fc9c 	rev16.w	ip, ip
 8009eb0:	ba52      	rev16	r2, r2
 8009eb2:	f8a3 a000 	strh.w	sl, [r3]
 8009eb6:	ba49      	rev16	r1, r1
 8009eb8:	ba64      	rev16	r4, r4
 8009eba:	fa0f f78a 	sxth.w	r7, sl
	sensor_raw[2] = az;
	sensor_raw[3] = gx;
	sensor_raw[4] = gy;
	sensor_raw[5] = gz;
	
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009ebe:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8009f5c <Get_AccGyroData+0xd0>
	sensor_raw[4] = gy;
 8009ec2:	811c      	strh	r4, [r3, #8]
	sensor_raw[5] = gz;
 8009ec4:	8159      	strh	r1, [r3, #10]
	sensor_raw[1] = ay;
 8009ec6:	f8a3 e002 	strh.w	lr, [r3, #2]
	sensor_raw[2] = az;
 8009eca:	f8a3 c004 	strh.w	ip, [r3, #4]
	sensor_raw[3] = gx;
 8009ece:	80da      	strh	r2, [r3, #6]
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009ed0:	b210      	sxth	r0, r2
 8009ed2:	fa0f f68e 	sxth.w	r6, lr
	int16_t az = (((int16_t) buffer[4]) << 8) | buffer[5];
 8009ed6:	fa0f f58c 	sxth.w	r5, ip
	int16_t gy = (((int16_t) buffer[10]) << 8) | buffer[11];
 8009eda:	fa0f f981 	sxth.w	r9, r1
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009ede:	f7f6 ff6d 	bl	8000dbc <__aeabi_i2f>
 8009ee2:	f8da 1000 	ldr.w	r1, [sl]
 8009ee6:	f7f6 feb3 	bl	8000c50 <__aeabi_fsub>
 8009eea:	491d      	ldr	r1, [pc, #116]	; (8009f60 <Get_AccGyroData+0xd4>)
 8009eec:	f7f6 ffba 	bl	8000e64 <__aeabi_fmul>
 8009ef0:	fa0f f884 	sxth.w	r8, r4
 8009ef4:	4c1b      	ldr	r4, [pc, #108]	; (8009f64 <Get_AccGyroData+0xd8>)
 8009ef6:	60e0      	str	r0, [r4, #12]
	sensors.gyro.y =  (gy - gyroBias.y) * SENSORS_DEG_PER_LSB_CFG;
 8009ef8:	4640      	mov	r0, r8
 8009efa:	f7f6 ff5f 	bl	8000dbc <__aeabi_i2f>
 8009efe:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009f02:	f7f6 fea5 	bl	8000c50 <__aeabi_fsub>
 8009f06:	4916      	ldr	r1, [pc, #88]	; (8009f60 <Get_AccGyroData+0xd4>)
 8009f08:	f7f6 ffac 	bl	8000e64 <__aeabi_fmul>
 8009f0c:	6120      	str	r0, [r4, #16]
	sensors.gyro.z =  (gz - gyroBias.z) * SENSORS_DEG_PER_LSB_CFG;
 8009f0e:	4648      	mov	r0, r9
 8009f10:	f7f6 ff54 	bl	8000dbc <__aeabi_i2f>
 8009f14:	f8da 1008 	ldr.w	r1, [sl, #8]
 8009f18:	f7f6 fe9a 	bl	8000c50 <__aeabi_fsub>
 8009f1c:	4910      	ldr	r1, [pc, #64]	; (8009f60 <Get_AccGyroData+0xd4>)
 8009f1e:	f7f6 ffa1 	bl	8000e64 <__aeabi_fmul>
 8009f22:	6160      	str	r0, [r4, #20]
	
	sensors.acc.x =  (ax) * SENSORS_G_PER_LSB_CFG;
 8009f24:	4638      	mov	r0, r7
 8009f26:	f7f6 ff49 	bl	8000dbc <__aeabi_i2f>
 8009f2a:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009f2e:	f7f6 ff99 	bl	8000e64 <__aeabi_fmul>
 8009f32:	6020      	str	r0, [r4, #0]
	sensors.acc.y =  (ay) * SENSORS_G_PER_LSB_CFG;
 8009f34:	4630      	mov	r0, r6
 8009f36:	f7f6 ff41 	bl	8000dbc <__aeabi_i2f>
 8009f3a:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009f3e:	f7f6 ff91 	bl	8000e64 <__aeabi_fmul>
 8009f42:	6060      	str	r0, [r4, #4]
	sensors.acc.z =  (az) * SENSORS_G_PER_LSB_CFG;
 8009f44:	4628      	mov	r0, r5
 8009f46:	f7f6 ff39 	bl	8000dbc <__aeabi_i2f>
 8009f4a:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009f4e:	f7f6 ff89 	bl	8000e64 <__aeabi_fmul>
 8009f52:	60a0      	str	r0, [r4, #8]
}
 8009f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f58:	20005ec4 	.word	0x20005ec4
 8009f5c:	20004644 	.word	0x20004644
 8009f60:	3d7a0000 	.word	0x3d7a0000
 8009f64:	20005ed8 	.word	0x20005ed8

08009f68 <Get_MagData>:

// 
void Get_MagData(const uint8_t *buffer)
{
 8009f68:	b570      	push	{r4, r5, r6, lr}
	// NED
	if (buffer[0] & (1 << AK8963_ST1_DRDY_BIT)) 
 8009f6a:	7802      	ldrb	r2, [r0, #0]
{
 8009f6c:	4603      	mov	r3, r0
	if (buffer[0] & (1 << AK8963_ST1_DRDY_BIT)) 
 8009f6e:	07d2      	lsls	r2, r2, #31
 8009f70:	d515      	bpl.n	8009f9e <Get_MagData+0x36>
	{
		int16_t mx = (((int16_t) buffer[2]) << 8) | buffer[1];
 8009f72:	f9b0 0001 	ldrsh.w	r0, [r0, #1]
		int16_t my = (((int16_t) buffer[4]) << 8) | buffer[3];
 8009f76:	f9b3 6003 	ldrsh.w	r6, [r3, #3]
		int16_t mz = (((int16_t) buffer[6]) << 8) | buffer[5];
 8009f7a:	f9b3 5005 	ldrsh.w	r5, [r3, #5]
		
		// 
		sensor_raw[6] = mx;
 8009f7e:	4b08      	ldr	r3, [pc, #32]	; (8009fa0 <Get_MagData+0x38>)
		sensor_raw[7] = my;
		sensor_raw[8] = mz;
		
		sensors.mag.x = (float)mx;// / MAG_GAUSS_PER_LSB;
 8009f80:	4c08      	ldr	r4, [pc, #32]	; (8009fa4 <Get_MagData+0x3c>)
		sensor_raw[6] = mx;
 8009f82:	8198      	strh	r0, [r3, #12]
		sensor_raw[7] = my;
 8009f84:	81de      	strh	r6, [r3, #14]
		sensor_raw[8] = mz;
 8009f86:	821d      	strh	r5, [r3, #16]
		sensors.mag.x = (float)mx;// / MAG_GAUSS_PER_LSB;
 8009f88:	f7f6 ff18 	bl	8000dbc <__aeabi_i2f>
 8009f8c:	61a0      	str	r0, [r4, #24]
		sensors.mag.y = (float)my;// / MAG_GAUSS_PER_LSB;
 8009f8e:	4630      	mov	r0, r6
 8009f90:	f7f6 ff14 	bl	8000dbc <__aeabi_i2f>
 8009f94:	61e0      	str	r0, [r4, #28]
		sensors.mag.z = (float)mz;// / MAG_GAUSS_PER_LSB;
 8009f96:	4628      	mov	r0, r5
 8009f98:	f7f6 ff10 	bl	8000dbc <__aeabi_i2f>
 8009f9c:	6220      	str	r0, [r4, #32]
	}
}
 8009f9e:	bd70      	pop	{r4, r5, r6, pc}
 8009fa0:	20005ec4 	.word	0x20005ec4
 8009fa4:	20005ed8 	.word	0x20005ed8

08009fa8 <sensorsAcquire>:



/**/
void sensorsAcquire(sensorData_t *sensors, const u32 tick)	
{	
 8009fa8:	b510      	push	{r4, lr}
 8009faa:	4604      	mov	r4, r0
	sensorsReadGyro(&sensors->gyro);
 8009fac:	300c      	adds	r0, #12
 8009fae:	f7ff fe13 	bl	8009bd8 <sensorsReadGyro>
	sensorsReadAcc(&sensors->acc);
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	f7ff fe1e 	bl	8009bf4 <sensorsReadAcc>
	sensorsReadMag(&sensors->mag);
 8009fb8:	f104 0018 	add.w	r0, r4, #24
}
 8009fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	sensorsReadMag(&sensors->mag);
 8009fc0:	f7ff be26 	b.w	8009c10 <sensorsReadMag>
 8009fc4:	0000      	movs	r0, r0
	...

08009fc8 <SensorTask>:
{
 8009fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fcc:	b08d      	sub	sp, #52	; 0x34
	uint32_t tick = getSysTickCnt();
 8009fce:	f000 fba3 	bl	800a718 <getSysTickCnt>
 8009fd2:	4607      	mov	r7, r0
	sensorsInit();	/**/
 8009fd4:	f7ff fefe 	bl	8009dd4 <sensorsInit>
	sensorsSetupSlaveRead();/**/
 8009fd8:	f7ff ff1a 	bl	8009e10 <sensorsSetupSlaveRead>
	menu = START;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	4c8e      	ldr	r4, [pc, #568]	; (800a218 <SensorTask+0x250>)
 8009fe0:	7023      	strb	r3, [r4, #0]
		vTaskDelay(100);
 8009fe2:	2064      	movs	r0, #100	; 0x64
 8009fe4:	f7fd fb1e 	bl	8007624 <vTaskDelay>
	while(menu == START)
 8009fe8:	7823      	ldrb	r3, [r4, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d0f9      	beq.n	8009fe2 <SensorTask+0x1a>
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 8009fee:	f20f 2910 	addw	r9, pc, #528	; 0x210
 8009ff2:	e9d9 8900 	ldrd	r8, r9, [r9]
	sensorsAcquire(&sensors, tick);
 8009ff6:	4639      	mov	r1, r7
 8009ff8:	4888      	ldr	r0, [pc, #544]	; (800a21c <SensorTask+0x254>)
 8009ffa:	f7ff ffd5 	bl	8009fa8 <sensorsAcquire>
	EKF_AHRSInit((float *)&sensors.acc, (float *)&sensors.mag);
 8009ffe:	4988      	ldr	r1, [pc, #544]	; (800a220 <SensorTask+0x258>)
	uint32_t lastWakeTime = 0, lastPlay = 0;
 800a000:	f04f 0b00 	mov.w	fp, #0
	EKF_AHRSInit((float *)&sensors.acc, (float *)&sensors.mag);
 800a004:	f1a1 0018 	sub.w	r0, r1, #24
 800a008:	f7fa fb08 	bl	800461c <EKF_AHRSInit>
			state.attitude.roll = attitude[0];
 800a00c:	2600      	movs	r6, #0
		if (pdTRUE == xSemaphoreTake(sensorsDataReady, portMAX_DELAY))
 800a00e:	2300      	movs	r3, #0
 800a010:	4884      	ldr	r0, [pc, #528]	; (800a224 <SensorTask+0x25c>)
 800a012:	f04f 32ff 	mov.w	r2, #4294967295
 800a016:	4619      	mov	r1, r3
 800a018:	6800      	ldr	r0, [r0, #0]
 800a01a:	f7fc ff15 	bl	8006e48 <xQueueGenericReceive>
 800a01e:	2801      	cmp	r0, #1
 800a020:	f040 8087 	bne.w	800a132 <SensorTask+0x16a>
			tick = getSysTickCnt();
 800a024:	f000 fb78 	bl	800a718 <getSysTickCnt>
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 800a028:	4d7f      	ldr	r5, [pc, #508]	; (800a228 <SensorTask+0x260>)
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 800a02a:	4c80      	ldr	r4, [pc, #512]	; (800a22c <SensorTask+0x264>)
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 800a02c:	782b      	ldrb	r3, [r5, #0]
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 800a02e:	223b      	movs	r2, #59	; 0x3b
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 800a030:	2b00      	cmp	r3, #0
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 800a032:	bf14      	ite	ne
 800a034:	2316      	movne	r3, #22
 800a036:	230e      	moveq	r3, #14
 800a038:	2168      	movs	r1, #104	; 0x68
			tick = getSysTickCnt();
 800a03a:	4607      	mov	r7, r0
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 800a03c:	9400      	str	r4, [sp, #0]
 800a03e:	487c      	ldr	r0, [pc, #496]	; (800a230 <SensorTask+0x268>)
 800a040:	f7f7 fcf1 	bl	8001a26 <i2cdevRead>
			Get_AccGyroData(&(buffer[0]));
 800a044:	4620      	mov	r0, r4
 800a046:	f7ff ff21 	bl	8009e8c <Get_AccGyroData>
			if (isMagPresent)
 800a04a:	782b      	ldrb	r3, [r5, #0]
 800a04c:	b11b      	cbz	r3, 800a056 <SensorTask+0x8e>
				Get_MagData(&(buffer[SENSORS_MPU6500_BUFF_LEN]));
 800a04e:	f104 000e 	add.w	r0, r4, #14
 800a052:	f7ff ff89 	bl	8009f68 <Get_MagData>
			temp_a = (sensor_raw[6] - 241) / 1.04;
 800a056:	4d77      	ldr	r5, [pc, #476]	; (800a234 <SensorTask+0x26c>)
			state.attitude.roll = attitude[0];
 800a058:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 800a238 <SensorTask+0x270>
			temp_a = (sensor_raw[6] - 241) / 1.04;
 800a05c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
			state.attitude.roll = attitude[0];
 800a060:	f8ca 6004 	str.w	r6, [sl, #4]
			state.attitude.pitch = attitude[1];
 800a064:	f8ca 6008 	str.w	r6, [sl, #8]
			temp_a = (sensor_raw[6] - 241) / 1.04;
 800a068:	38f1      	subs	r0, #241	; 0xf1
 800a06a:	f7f6 fa3b 	bl	80004e4 <__aeabi_i2d>
 800a06e:	a366      	add	r3, pc, #408	; (adr r3, 800a208 <SensorTask+0x240>)
 800a070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a074:	f7f6 fbca 	bl	800080c <__aeabi_ddiv>
 800a078:	f7f6 fd96 	bl	8000ba8 <__aeabi_d2f>
 800a07c:	4604      	mov	r4, r0
			temp_b = sensor_raw[7] - 72;
 800a07e:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
 800a082:	3848      	subs	r0, #72	; 0x48
 800a084:	f7f6 fe9a 	bl	8000dbc <__aeabi_i2f>
			if((temp_a >= 0) && (temp_b < 0))
 800a088:	2100      	movs	r1, #0
			temp_b = sensor_raw[7] - 72;
 800a08a:	4605      	mov	r5, r0
			if((temp_a >= 0) && (temp_b < 0))
 800a08c:	4620      	mov	r0, r4
 800a08e:	f7f7 f89b 	bl	80011c8 <__aeabi_fcmpge>
 800a092:	b1c8      	cbz	r0, 800a0c8 <SensorTask+0x100>
 800a094:	4631      	mov	r1, r6
 800a096:	4628      	mov	r0, r5
 800a098:	f7f7 f882 	bl	80011a0 <__aeabi_fcmplt>
 800a09c:	b1a0      	cbz	r0, 800a0c8 <SensorTask+0x100>
				state.attitude.yaw = 90 + atan(temp_a / temp_b) * 57.2957796f;
 800a09e:	4629      	mov	r1, r5
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f7f6 ff93 	bl	8000fcc <__aeabi_fdiv>
 800a0a6:	f7f6 fa2f 	bl	8000508 <__aeabi_f2d>
 800a0aa:	f000 fb45 	bl	800a738 <atan>
 800a0ae:	4642      	mov	r2, r8
 800a0b0:	464b      	mov	r3, r9
 800a0b2:	f7f6 fa81 	bl	80005b8 <__aeabi_dmul>
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	4b60      	ldr	r3, [pc, #384]	; (800a23c <SensorTask+0x274>)
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 800a0ba:	f7f6 f8c7 	bl	800024c <__adddf3>
 800a0be:	f7f6 fd73 	bl	8000ba8 <__aeabi_d2f>
 800a0c2:	f8ca 000c 	str.w	r0, [sl, #12]
 800a0c6:	e02f      	b.n	800a128 <SensorTask+0x160>
			else if((temp_a < 0) && (temp_b <= 0))
 800a0c8:	4631      	mov	r1, r6
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f7f7 f868 	bl	80011a0 <__aeabi_fcmplt>
 800a0d0:	4631      	mov	r1, r6
 800a0d2:	b1c8      	cbz	r0, 800a108 <SensorTask+0x140>
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	f7f7 f86d 	bl	80011b4 <__aeabi_fcmple>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d1df      	bne.n	800a09e <SensorTask+0xd6>
			else if((temp_a <= 0) && (temp_b > 0))
 800a0de:	4631      	mov	r1, r6
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	f7f7 f87b 	bl	80011dc <__aeabi_fcmpgt>
 800a0e6:	b1a0      	cbz	r0, 800a112 <SensorTask+0x14a>
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	f7f6 ff6e 	bl	8000fcc <__aeabi_fdiv>
 800a0f0:	f7f6 fa0a 	bl	8000508 <__aeabi_f2d>
 800a0f4:	f000 fb20 	bl	800a738 <atan>
 800a0f8:	4642      	mov	r2, r8
 800a0fa:	464b      	mov	r3, r9
 800a0fc:	f7f6 fa5c 	bl	80005b8 <__aeabi_dmul>
 800a100:	a343      	add	r3, pc, #268	; (adr r3, 800a210 <SensorTask+0x248>)
 800a102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a106:	e7d8      	b.n	800a0ba <SensorTask+0xf2>
			else if((temp_a <= 0) && (temp_b > 0))
 800a108:	4620      	mov	r0, r4
 800a10a:	f7f7 f853 	bl	80011b4 <__aeabi_fcmple>
 800a10e:	2800      	cmp	r0, #0
 800a110:	d1e5      	bne.n	800a0de <SensorTask+0x116>
			else if((temp_a > 0) && (temp_b >= 0))
 800a112:	4631      	mov	r1, r6
 800a114:	4620      	mov	r0, r4
 800a116:	f7f7 f861 	bl	80011dc <__aeabi_fcmpgt>
 800a11a:	b128      	cbz	r0, 800a128 <SensorTask+0x160>
 800a11c:	4631      	mov	r1, r6
 800a11e:	4628      	mov	r0, r5
 800a120:	f7f7 f852 	bl	80011c8 <__aeabi_fcmpge>
 800a124:	2800      	cmp	r0, #0
 800a126:	d1df      	bne.n	800a0e8 <SensorTask+0x120>
			LED_TOGGLE;
 800a128:	4a45      	ldr	r2, [pc, #276]	; (800a240 <SensorTask+0x278>)
 800a12a:	68d3      	ldr	r3, [r2, #12]
 800a12c:	f083 0310 	eor.w	r3, r3, #16
 800a130:	60d3      	str	r3, [r2, #12]
		if(ak8963_CaliStage == 1)
 800a132:	4b44      	ldr	r3, [pc, #272]	; (800a244 <SensorTask+0x27c>)
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	2b01      	cmp	r3, #1
 800a138:	f47f af69 	bne.w	800a00e <SensorTask+0x46>
			if(tick - lastPlay > 10)
 800a13c:	eba7 030b 	sub.w	r3, r7, fp
 800a140:	2b0a      	cmp	r3, #10
 800a142:	f67f af64 	bls.w	800a00e <SensorTask+0x46>
				ackMsg.head = 0xAAAA;
 800a146:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 800a14a:	f8ad 3008 	strh.w	r3, [sp, #8]
				ackMsg.msgID = RES_APPTCB9;				// APPTCB9, 
 800a14e:	f641 0329 	movw	r3, #6185	; 0x1829
 800a152:	f8ad 300a 	strh.w	r3, [sp, #10]
				ackMsg.data[0] = sensor_raw[0];
 800a156:	4b37      	ldr	r3, [pc, #220]	; (800a234 <SensorTask+0x26c>)
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800a158:	2116      	movs	r1, #22
				ackMsg.data[0] = sensor_raw[0];
 800a15a:	881a      	ldrh	r2, [r3, #0]
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800a15c:	a802      	add	r0, sp, #8
				ackMsg.data[0] = sensor_raw[0];
 800a15e:	f8ad 200c 	strh.w	r2, [sp, #12]
				ackMsg.data[2] = sensor_raw[1];
 800a162:	885a      	ldrh	r2, [r3, #2]
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800a164:	2500      	movs	r5, #0
				ackMsg.data[2] = sensor_raw[1];
 800a166:	f8ad 200e 	strh.w	r2, [sp, #14]
				ackMsg.data[4] = sensor_raw[2];
 800a16a:	889a      	ldrh	r2, [r3, #4]
					while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800a16c:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a248 <SensorTask+0x280>
				ackMsg.data[4] = sensor_raw[2];
 800a170:	f8ad 2010 	strh.w	r2, [sp, #16]
				ackMsg.data[6] = sensor_raw[3];
 800a174:	88da      	ldrh	r2, [r3, #6]
 800a176:	ac02      	add	r4, sp, #8
 800a178:	f8ad 2012 	strh.w	r2, [sp, #18]
				ackMsg.data[8] = sensor_raw[4];
 800a17c:	891a      	ldrh	r2, [r3, #8]
 800a17e:	f8ad 2014 	strh.w	r2, [sp, #20]
				ackMsg.data[10] = sensor_raw[5];
 800a182:	895a      	ldrh	r2, [r3, #10]
 800a184:	f8ad 2016 	strh.w	r2, [sp, #22]
				ackMsg.data[12] = sensor_raw[6];
 800a188:	899a      	ldrh	r2, [r3, #12]
 800a18a:	f8ad 2018 	strh.w	r2, [sp, #24]
				ackMsg.data[14] = sensor_raw[7];
 800a18e:	89da      	ldrh	r2, [r3, #14]
				ackMsg.data[16] = sensor_raw[8];
 800a190:	8a1b      	ldrh	r3, [r3, #16]
				ackMsg.data[14] = sensor_raw[7];
 800a192:	f8ad 201a 	strh.w	r2, [sp, #26]
				ackMsg.data[16] = sensor_raw[8];
 800a196:	f8ad 301c 	strh.w	r3, [sp, #28]
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800a19a:	f000 f96f 	bl	800a47c <CRC_Table>
 800a19e:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800a1a2:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800a1a6:	3b02      	subs	r3, #2
 800a1a8:	42ab      	cmp	r3, r5
 800a1aa:	dc1a      	bgt.n	800a1e2 <SensorTask+0x21a>
				while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800a1ac:	4c26      	ldr	r4, [pc, #152]	; (800a248 <SensorTask+0x280>)
 800a1ae:	2180      	movs	r1, #128	; 0x80
 800a1b0:	4620      	mov	r0, r4
 800a1b2:	f7ff fa4f 	bl	8009654 <USART_GetFlagStatus>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d0f9      	beq.n	800a1ae <SensorTask+0x1e6>
				USART_SendData(USART1, ackMsg.checksum);
 800a1ba:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 800a1be:	4822      	ldr	r0, [pc, #136]	; (800a248 <SensorTask+0x280>)
 800a1c0:	f7ff fa40 	bl	8009644 <USART_SendData>
				while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800a1c4:	4c20      	ldr	r4, [pc, #128]	; (800a248 <SensorTask+0x280>)
 800a1c6:	2180      	movs	r1, #128	; 0x80
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f7ff fa43 	bl	8009654 <USART_GetFlagStatus>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d0f9      	beq.n	800a1c6 <SensorTask+0x1fe>
				USART_SendData(USART1, ackMsg.checksum >> 8);
 800a1d2:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 800a1d6:	481c      	ldr	r0, [pc, #112]	; (800a248 <SensorTask+0x280>)
 800a1d8:	0a09      	lsrs	r1, r1, #8
 800a1da:	f7ff fa33 	bl	8009644 <USART_SendData>
				lastPlay = tick;
 800a1de:	46bb      	mov	fp, r7
 800a1e0:	e715      	b.n	800a00e <SensorTask+0x46>
					while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800a1e2:	2180      	movs	r1, #128	; 0x80
 800a1e4:	4650      	mov	r0, sl
 800a1e6:	f7ff fa35 	bl	8009654 <USART_GetFlagStatus>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d0f9      	beq.n	800a1e2 <SensorTask+0x21a>
					USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 800a1ee:	4650      	mov	r0, sl
 800a1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f4:	f7ff fa26 	bl	8009644 <USART_SendData>
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800a1f8:	3501      	adds	r5, #1
 800a1fa:	e7d2      	b.n	800a1a2 <SensorTask+0x1da>
 800a1fc:	f3af 8000 	nop.w
 800a200:	20000000 	.word	0x20000000
 800a204:	404ca5dc 	.word	0x404ca5dc
 800a208:	0a3d70a4 	.word	0x0a3d70a4
 800a20c:	3ff0a3d7 	.word	0x3ff0a3d7
 800a210:	00000000 	.word	0x00000000
 800a214:	4070e000 	.word	0x4070e000
 800a218:	20000080 	.word	0x20000080
 800a21c:	20005ed8 	.word	0x20005ed8
 800a220:	20005ef0 	.word	0x20005ef0
 800a224:	20005f0c 	.word	0x20005f0c
 800a228:	20005ebe 	.word	0x20005ebe
 800a22c:	2000462d 	.word	0x2000462d
 800a230:	20000000 	.word	0x20000000
 800a234:	20005ec4 	.word	0x20005ec4
 800a238:	20005f10 	.word	0x20005f10
 800a23c:	40568000 	.word	0x40568000
 800a240:	40011000 	.word	0x40011000
 800a244:	2000462c 	.word	0x2000462c
 800a248:	40013800 	.word	0x40013800

0800a24c <EXTI2_IRQHandler>:
	return value;
}


void EXTI2_IRQHandler(void)
{
 800a24c:	b507      	push	{r0, r1, r2, lr}
	// sensor
	if (EXTI_GetITStatus(EXTI_Line2) == SET)
 800a24e:	2004      	movs	r0, #4
 800a250:	f7fe fb8a 	bl	8008968 <EXTI_GetITStatus>
 800a254:	2801      	cmp	r0, #1
 800a256:	d115      	bne.n	800a284 <EXTI2_IRQHandler+0x38>
	{
		EXTI_ClearITPendingBit(EXTI_Line2);
 800a258:	2004      	movs	r0, #4
 800a25a:	f7fe fb93 	bl	8008984 <EXTI_ClearITPendingBit>
		
		
		portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 800a25e:	2300      	movs	r3, #0
 800a260:	9301      	str	r3, [sp, #4]
		xSemaphoreGiveFromISR(sensorsDataReady, &xHigherPriorityTaskWoken);
 800a262:	4b0a      	ldr	r3, [pc, #40]	; (800a28c <EXTI2_IRQHandler+0x40>)
 800a264:	a901      	add	r1, sp, #4
 800a266:	6818      	ldr	r0, [r3, #0]
 800a268:	f7fc fd94 	bl	8006d94 <xQueueGiveFromISR>

		if (xHigherPriorityTaskWoken)
 800a26c:	9b01      	ldr	r3, [sp, #4]
 800a26e:	b14b      	cbz	r3, 800a284 <EXTI2_IRQHandler+0x38>
		{
			portYIELD();
 800a270:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a278:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	f3bf 8f6f 	isb	sy
		}
		
	}
}
 800a284:	b003      	add	sp, #12
 800a286:	f85d fb04 	ldr.w	pc, [sp], #4
 800a28a:	bf00      	nop
 800a28c:	20005f0c 	.word	0x20005f0c

0800a290 <scan_files>:
  * @brief  scan_files FatFs
  * @param  path:
  * @retval result:
  */
FRESULT scan_files (char* path) 
{ 
 800a290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
#if _USE_LFN 
  /*  */
  /* 2*/
  static char lfn[_MAX_LFN*2 + 1]; 	
  fno.lfname = lfn; 
 800a294:	4b1d      	ldr	r3, [pc, #116]	; (800a30c <scan_files+0x7c>)
{ 
 800a296:	b092      	sub	sp, #72	; 0x48
  fno.lfname = lfn; 
 800a298:	9307      	str	r3, [sp, #28]
  fno.lfsize = sizeof(lfn); 
 800a29a:	f240 13ff 	movw	r3, #511	; 0x1ff
{ 
 800a29e:	4604      	mov	r4, r0
#endif 
  //
  res = f_opendir(&dir, path); 
 800a2a0:	4601      	mov	r1, r0
 800a2a2:	a809      	add	r0, sp, #36	; 0x24
  fno.lfsize = sizeof(lfn); 
 800a2a4:	9308      	str	r3, [sp, #32]
  res = f_opendir(&dir, path); 
 800a2a6:	f7fb fee4 	bl	8006072 <f_opendir>
  if (res == FR_OK) 
 800a2aa:	bb38      	cbnz	r0, 800a2fc <scan_files+0x6c>
	{ 
    i = strlen(path); 
 800a2ac:	4620      	mov	r0, r4
 800a2ae:	f7f5 ffbf 	bl	8000230 <strlen>
 800a2b2:	4605      	mov	r5, r0
        if (res != FR_OK) 
					break; 
      } 
			else 
			{ 
				printf("%s/%s\r\n", path, fn);								//	
 800a2b4:	4e16      	ldr	r6, [pc, #88]	; (800a310 <scan_files+0x80>)
        sprintf(&path[i], "/%s", fn); 		
 800a2b6:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800a314 <scan_files+0x84>
      fn = *fno.lfname ? fno.lfname : fno.fname; 
 800a2ba:	f10d 070d 	add.w	r7, sp, #13
      res = f_readdir(&dir, &fno); 								
 800a2be:	a901      	add	r1, sp, #4
 800a2c0:	a809      	add	r0, sp, #36	; 0x24
 800a2c2:	f7fb ff0f 	bl	80060e4 <f_readdir>
      if (res != FR_OK || fno.fname[0] == 0) break; 	
 800a2c6:	b9c8      	cbnz	r0, 800a2fc <scan_files+0x6c>
 800a2c8:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800a2cc:	b1b0      	cbz	r0, 800a2fc <scan_files+0x6c>
      fn = *fno.lfname ? fno.lfname : fno.fname; 
 800a2ce:	9a07      	ldr	r2, [sp, #28]
 800a2d0:	7813      	ldrb	r3, [r2, #0]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	bf08      	it	eq
 800a2d6:	463a      	moveq	r2, r7
      if (*fn == '.') continue; 	
 800a2d8:	7813      	ldrb	r3, [r2, #0]
 800a2da:	2b2e      	cmp	r3, #46	; 0x2e
 800a2dc:	d0ef      	beq.n	800a2be <scan_files+0x2e>
      if (fno.fattrib & AM_DIR)         
 800a2de:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800a2e2:	06db      	lsls	r3, r3, #27
 800a2e4:	d50d      	bpl.n	800a302 <scan_files+0x72>
        sprintf(&path[i], "/%s", fn); 		
 800a2e6:	4641      	mov	r1, r8
 800a2e8:	1960      	adds	r0, r4, r5
 800a2ea:	f002 f8c5 	bl	800c478 <siprintf>
        res = scan_files(path);	
 800a2ee:	4620      	mov	r0, r4
 800a2f0:	f7ff ffce 	bl	800a290 <scan_files>
        path[i] = 0;         
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	5563      	strb	r3, [r4, r5]
        if (res != FR_OK) 
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	d0e0      	beq.n	800a2be <scan_files+0x2e>
        /*  */        
      }//else
    } //for
  } 
  return res; 
}
 800a2fc:	b012      	add	sp, #72	; 0x48
 800a2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				printf("%s/%s\r\n", path, fn);								//	
 800a302:	4621      	mov	r1, r4
 800a304:	4630      	mov	r0, r6
 800a306:	f002 f825 	bl	800c354 <iprintf>
 800a30a:	e7d8      	b.n	800a2be <scan_files+0x2e>
 800a30c:	20006fe8 	.word	0x20006fe8
 800a310:	0803c395 	.word	0x0803c395
 800a314:	0803c391 	.word	0x0803c391

0800a318 <FileSystem_Init>:
{
 800a318:	b537      	push	{r0, r1, r2, r4, r5, lr}
	res_flash = f_mount(&fs,"1:",1);
 800a31a:	493a      	ldr	r1, [pc, #232]	; (800a404 <FileSystem_Init+0xec>)
 800a31c:	2201      	movs	r2, #1
 800a31e:	483a      	ldr	r0, [pc, #232]	; (800a408 <FileSystem_Init+0xf0>)
 800a320:	f7fb fc36 	bl	8005b90 <f_mount>
 800a324:	4c39      	ldr	r4, [pc, #228]	; (800a40c <FileSystem_Init+0xf4>)
	if(res_flash == FR_NO_FILESYSTEM)
 800a326:	280d      	cmp	r0, #13
	res_flash = f_mount(&fs,"1:",1);
 800a328:	4601      	mov	r1, r0
 800a32a:	7020      	strb	r0, [r4, #0]
	if(res_flash == FR_NO_FILESYSTEM)
 800a32c:	d156      	bne.n	800a3dc <FileSystem_Init+0xc4>
		if(configParam.fs_mark == FS_MARK)
 800a32e:	4b38      	ldr	r3, [pc, #224]	; (800a410 <FileSystem_Init+0xf8>)
 800a330:	68da      	ldr	r2, [r3, #12]
 800a332:	4b38      	ldr	r3, [pc, #224]	; (800a414 <FileSystem_Init+0xfc>)
 800a334:	429a      	cmp	r2, r3
 800a336:	d10c      	bne.n	800a352 <FileSystem_Init+0x3a>
			__set_FAULTMASK(1); // 
 800a338:	2001      	movs	r0, #1
 800a33a:	f7f6 ffd7 	bl	80012ec <__set_FAULTMASK>
 * Initiate a system reset request to reset the MCU
 */
static __INLINE void NVIC_SystemReset(void)
{
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
 800a33e:	4936      	ldr	r1, [pc, #216]	; (800a418 <FileSystem_Init+0x100>)
 800a340:	4b36      	ldr	r3, [pc, #216]	; (800a41c <FileSystem_Init+0x104>)
 800a342:	68ca      	ldr	r2, [r1, #12]
 800a344:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a348:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
 800a34a:	60cb      	str	r3, [r1, #12]
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
 800a34c:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
  __DSB();                                                     /* Ensure completion of memory access */              
  while(1);                                                    /* wait until reset */
 800a350:	e7fe      	b.n	800a350 <FileSystem_Init+0x38>
		printf(">>SPI FLASH,...\r\n");
 800a352:	4833      	ldr	r0, [pc, #204]	; (800a420 <FileSystem_Init+0x108>)
 800a354:	f002 f884 	bl	800c460 <puts>
		res_flash=f_mkfs("1:",0,0);							
 800a358:	2200      	movs	r2, #0
 800a35a:	482a      	ldr	r0, [pc, #168]	; (800a404 <FileSystem_Init+0xec>)
 800a35c:	4611      	mov	r1, r2
 800a35e:	f7fb ff51 	bl	8006204 <f_mkfs>
 800a362:	4605      	mov	r5, r0
 800a364:	7020      	strb	r0, [r4, #0]
		if(res_flash == FR_OK)
 800a366:	2800      	cmp	r0, #0
 800a368:	d12f      	bne.n	800a3ca <FileSystem_Init+0xb2>
			printf(">>SPI FLASH...\r\n");
 800a36a:	482e      	ldr	r0, [pc, #184]	; (800a424 <FileSystem_Init+0x10c>)
 800a36c:	f002 f878 	bl	800c460 <puts>
			res_flash = f_mount(NULL,"1:",1);			
 800a370:	2201      	movs	r2, #1
 800a372:	4924      	ldr	r1, [pc, #144]	; (800a404 <FileSystem_Init+0xec>)
 800a374:	4628      	mov	r0, r5
 800a376:	f7fb fc0b 	bl	8005b90 <f_mount>
			res_flash = f_mount(&fs,"1:",1);
 800a37a:	2201      	movs	r2, #1
			res_flash = f_mount(NULL,"1:",1);			
 800a37c:	7020      	strb	r0, [r4, #0]
			res_flash = f_mount(&fs,"1:",1);
 800a37e:	4921      	ldr	r1, [pc, #132]	; (800a404 <FileSystem_Init+0xec>)
 800a380:	4821      	ldr	r0, [pc, #132]	; (800a408 <FileSystem_Init+0xf0>)
 800a382:	f7fb fc05 	bl	8005b90 <f_mount>
 800a386:	7020      	strb	r0, [r4, #0]
	printf("\n***************  ***************\r\n");
 800a388:	4827      	ldr	r0, [pc, #156]	; (800a428 <FileSystem_Init+0x110>)
 800a38a:	f002 f869 	bl	800c460 <puts>
  res_flash = f_getfree("1:", &fre_clust, &pfs);
 800a38e:	466a      	mov	r2, sp
 800a390:	a901      	add	r1, sp, #4
 800a392:	481c      	ldr	r0, [pc, #112]	; (800a404 <FileSystem_Init+0xec>)
 800a394:	f7fb fed6 	bl	8006144 <f_getfree>
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a398:	9900      	ldr	r1, [sp, #0]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a39a:	9a01      	ldr	r2, [sp, #4]
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a39c:	788b      	ldrb	r3, [r1, #2]
 800a39e:	6949      	ldr	r1, [r1, #20]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a3a0:	435a      	muls	r2, r3
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a3a2:	3902      	subs	r1, #2
 800a3a4:	4359      	muls	r1, r3
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a3a6:	0092      	lsls	r2, r2, #2
  res_flash = f_getfree("1:", &fre_clust, &pfs);
 800a3a8:	7020      	strb	r0, [r4, #0]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a3aa:	0089      	lsls	r1, r1, #2
 800a3ac:	481f      	ldr	r0, [pc, #124]	; (800a42c <FileSystem_Init+0x114>)
 800a3ae:	f001 ffd1 	bl	800c354 <iprintf>
	printf("*******************************\r\n");
 800a3b2:	481f      	ldr	r0, [pc, #124]	; (800a430 <FileSystem_Init+0x118>)
 800a3b4:	f002 f854 	bl	800c460 <puts>
  strcpy(fpath,"1:");
 800a3b8:	4912      	ldr	r1, [pc, #72]	; (800a404 <FileSystem_Init+0xec>)
 800a3ba:	481e      	ldr	r0, [pc, #120]	; (800a434 <FileSystem_Init+0x11c>)
 800a3bc:	f002 f87c 	bl	800c4b8 <strcpy>
  scan_files(fpath);
 800a3c0:	481c      	ldr	r0, [pc, #112]	; (800a434 <FileSystem_Init+0x11c>)
 800a3c2:	f7ff ff65 	bl	800a290 <scan_files>
}
 800a3c6:	b003      	add	sp, #12
 800a3c8:	bd30      	pop	{r4, r5, pc}
			LED_TOGGLE;
 800a3ca:	4a1b      	ldr	r2, [pc, #108]	; (800a438 <FileSystem_Init+0x120>)
			printf("!!SPI FLASH...\r\n");
 800a3cc:	481b      	ldr	r0, [pc, #108]	; (800a43c <FileSystem_Init+0x124>)
			LED_TOGGLE;
 800a3ce:	68d3      	ldr	r3, [r2, #12]
 800a3d0:	f083 0310 	eor.w	r3, r3, #16
 800a3d4:	60d3      	str	r3, [r2, #12]
			printf("!!SPI FLASH...\r\n");
 800a3d6:	f002 f843 	bl	800c460 <puts>
			while(1);
 800a3da:	e7fe      	b.n	800a3da <FileSystem_Init+0xc2>
  else if(res_flash != FR_OK)
 800a3dc:	b130      	cbz	r0, 800a3ec <FileSystem_Init+0xd4>
    printf("!!SPI FLASH...(%d)\r\n",res_flash);
 800a3de:	4818      	ldr	r0, [pc, #96]	; (800a440 <FileSystem_Init+0x128>)
 800a3e0:	f001 ffb8 	bl	800c354 <iprintf>
    printf("!!,SPI FLASH...\r\n");
 800a3e4:	4817      	ldr	r0, [pc, #92]	; (800a444 <FileSystem_Init+0x12c>)
 800a3e6:	f002 f83b 	bl	800c460 <puts>
		while(1);
 800a3ea:	e7fe      	b.n	800a3ea <FileSystem_Init+0xd2>
		if(configParam.fs_mark != FS_MARK)
 800a3ec:	4b08      	ldr	r3, [pc, #32]	; (800a410 <FileSystem_Init+0xf8>)
 800a3ee:	68da      	ldr	r2, [r3, #12]
 800a3f0:	4b08      	ldr	r3, [pc, #32]	; (800a414 <FileSystem_Init+0xfc>)
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d001      	beq.n	800a3fa <FileSystem_Init+0xe2>
			SaveConfigData();
 800a3f6:	f7f7 fa39 	bl	800186c <SaveConfigData>
    printf(">>SPI FLASH...\r\n");
 800a3fa:	4813      	ldr	r0, [pc, #76]	; (800a448 <FileSystem_Init+0x130>)
 800a3fc:	f002 f830 	bl	800c460 <puts>
 800a400:	e7c2      	b.n	800a388 <FileSystem_Init+0x70>
 800a402:	bf00      	nop
 800a404:	0803c39d 	.word	0x0803c39d
 800a408:	20005fb8 	.word	0x20005fb8
 800a40c:	200071e7 	.word	0x200071e7
 800a410:	200045b4 	.word	0x200045b4
 800a414:	aabbccdd 	.word	0xaabbccdd
 800a418:	e000ed00 	.word	0xe000ed00
 800a41c:	05fa0004 	.word	0x05fa0004
 800a420:	0803c3a0 	.word	0x0803c3a0
 800a424:	0803c3cf 	.word	0x0803c3cf
 800a428:	0803c46d 	.word	0x0803c46d
 800a42c:	0803c49c 	.word	0x0803c49c
 800a430:	0803c4ce 	.word	0x0803c4ce
 800a434:	20005f54 	.word	0x20005f54
 800a438:	40011000 	.word	0x40011000
 800a43c:	0803c3e9 	.word	0x0803c3e9
 800a440:	0803c403 	.word	0x0803c403
 800a444:	0803c428 	.word	0x0803c428
 800a448:	0803c44d 	.word	0x0803c44d

0800a44c <assertFail>:
	snapshot.fileName = file;
	snapshot.line = line;
}

void assertFail(char *exp, char *file, int line)
{
 800a44c:	b508      	push	{r3, lr}
        __asm volatile
 800a44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a452:	f383 8811 	msr	BASEPRI, r3
 800a456:	f3bf 8f6f 	isb	sy
 800a45a:	f3bf 8f4f 	dsb	sy
	snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 800a45e:	4b04      	ldr	r3, [pc, #16]	; (800a470 <assertFail+0x24>)
 800a460:	4d04      	ldr	r5, [pc, #16]	; (800a474 <assertFail+0x28>)
	portDISABLE_INTERRUPTS();
	storeAssertSnapshotData(file, line);
	printf("Assert failed %s:%d\n", file, line);
 800a462:	4805      	ldr	r0, [pc, #20]	; (800a478 <assertFail+0x2c>)
	snapshot.fileName = file;
 800a464:	e9c3 5100 	strd	r5, r1, [r3]
	snapshot.line = line;
 800a468:	609a      	str	r2, [r3, #8]
	printf("Assert failed %s:%d\n", file, line);
 800a46a:	f001 ff73 	bl	800c354 <iprintf>

	while (1);
 800a46e:	e7fe      	b.n	800a46e <assertFail+0x22>
 800a470:	200002bc 	.word	0x200002bc
 800a474:	2f8a001f 	.word	0x2f8a001f
 800a478:	0803c4fb 	.word	0x0803c4fb

0800a47c <CRC_Table>:

// Modbus CRC16, : 16, :x16+x15+x2+x1, Hex: 8005, : FFFF, XOROUT: 0000
uint16_t CRC_Table(uint8_t *ptr, uint16_t len)
{
	uint8_t crchi = 0xff;
	uint8_t crclo = 0xff; 
 800a47c:	23ff      	movs	r3, #255	; 0xff
{
 800a47e:	b570      	push	{r4, r5, r6, lr}
	uint8_t crchi = 0xff;
 800a480:	461c      	mov	r4, r3
	uint16_t index;
	while(len--) 
	{
		index = crclo ^ *ptr++; 
		crclo = crchi ^ crcTableHigh[index];
 800a482:	4d07      	ldr	r5, [pc, #28]	; (800a4a0 <CRC_Table+0x24>)
		crchi = crcTableLow[index];
 800a484:	4e07      	ldr	r6, [pc, #28]	; (800a4a4 <CRC_Table+0x28>)
 800a486:	4401      	add	r1, r0
	while(len--) 
 800a488:	4281      	cmp	r1, r0
 800a48a:	d102      	bne.n	800a492 <CRC_Table+0x16>
	}
	return (crchi << 8 | crclo);
}
 800a48c:	ea43 2004 	orr.w	r0, r3, r4, lsl #8
 800a490:	bd70      	pop	{r4, r5, r6, pc}
		index = crclo ^ *ptr++; 
 800a492:	f810 2b01 	ldrb.w	r2, [r0], #1
		crclo = crchi ^ crcTableHigh[index];
 800a496:	405a      	eors	r2, r3
 800a498:	5cab      	ldrb	r3, [r5, r2]
 800a49a:	4063      	eors	r3, r4
		crchi = crcTableLow[index];
 800a49c:	5cb4      	ldrb	r4, [r6, r2]
 800a49e:	e7f3      	b.n	800a488 <CRC_Table+0xc>
 800a4a0:	0803c510 	.word	0x0803c510
 800a4a4:	0803c610 	.word	0x0803c610

0800a4a8 <startTask>:
}


// 
void startTask(void *arg)
{
 800a4a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	// 
	taskENTER_CRITICAL();
 800a4aa:	f7fd fd13 	bl	8007ed4 <vPortEnterCritical>
	
	printf("Free heap before starting: %d bytes\n", xPortGetFreeHeapSize());
 800a4ae:	f7fd ff2d 	bl	800830c <xPortGetFreeHeapSize>
	
	xTaskCreate(SensorTask, "SENSORS", 300, NULL, 5, NULL);			        /**/
 800a4b2:	2400      	movs	r4, #0
 800a4b4:	2505      	movs	r5, #5
	printf("Free heap before starting: %d bytes\n", xPortGetFreeHeapSize());
 800a4b6:	4601      	mov	r1, r0
 800a4b8:	482e      	ldr	r0, [pc, #184]	; (800a574 <startTask+0xcc>)
 800a4ba:	f001 ff4b 	bl	800c354 <iprintf>
	xTaskCreate(SensorTask, "SENSORS", 300, NULL, 5, NULL);			        /**/
 800a4be:	4623      	mov	r3, r4
 800a4c0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a4c4:	e9cd 5400 	strd	r5, r4, [sp]
 800a4c8:	492b      	ldr	r1, [pc, #172]	; (800a578 <startTask+0xd0>)
 800a4ca:	482c      	ldr	r0, [pc, #176]	; (800a57c <startTask+0xd4>)
 800a4cc:	f7fc fe08 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(MenuTask, "MENU", 1600, NULL, 5, NULL);										/**/
 800a4d0:	4623      	mov	r3, r4
 800a4d2:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a4d6:	e9cd 5400 	strd	r5, r4, [sp]
 800a4da:	4929      	ldr	r1, [pc, #164]	; (800a580 <startTask+0xd8>)
 800a4dc:	4829      	ldr	r0, [pc, #164]	; (800a584 <startTask+0xdc>)
 800a4de:	f7fc fdff 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(PlayMusic, "PlayMusic", 200, NULL, 4, NULL);			      /**/
 800a4e2:	2304      	movs	r3, #4
 800a4e4:	22c8      	movs	r2, #200	; 0xc8
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	4927      	ldr	r1, [pc, #156]	; (800a588 <startTask+0xe0>)
 800a4ea:	4623      	mov	r3, r4
 800a4ec:	9401      	str	r4, [sp, #4]
 800a4ee:	4827      	ldr	r0, [pc, #156]	; (800a58c <startTask+0xe4>)
 800a4f0:	f7fc fdf6 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(PowerTask, "POWER", 100, NULL, 5, NULL);
 800a4f4:	4623      	mov	r3, r4
 800a4f6:	2264      	movs	r2, #100	; 0x64
 800a4f8:	e9cd 5400 	strd	r5, r4, [sp]
 800a4fc:	4924      	ldr	r1, [pc, #144]	; (800a590 <startTask+0xe8>)
 800a4fe:	4825      	ldr	r0, [pc, #148]	; (800a594 <startTask+0xec>)
 800a500:	f7fc fdee 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(MotorTask, "MOTOR", 100, NULL, 5, NULL);
 800a504:	4623      	mov	r3, r4
 800a506:	2264      	movs	r2, #100	; 0x64
 800a508:	e9cd 5400 	strd	r5, r4, [sp]
 800a50c:	4922      	ldr	r1, [pc, #136]	; (800a598 <startTask+0xf0>)
 800a50e:	4823      	ldr	r0, [pc, #140]	; (800a59c <startTask+0xf4>)
 800a510:	f7fc fde6 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(RadioTask, "RADIO", 100, NULL, 5, NULL);
 800a514:	4623      	mov	r3, r4
 800a516:	2264      	movs	r2, #100	; 0x64
 800a518:	e9cd 5400 	strd	r5, r4, [sp]
 800a51c:	4920      	ldr	r1, [pc, #128]	; (800a5a0 <startTask+0xf8>)
 800a51e:	4821      	ldr	r0, [pc, #132]	; (800a5a4 <startTask+0xfc>)
 800a520:	f7fc fdde 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(Usart1Task, "USART1", 200, NULL, 5, NULL);
 800a524:	4623      	mov	r3, r4
 800a526:	22c8      	movs	r2, #200	; 0xc8
 800a528:	e9cd 5400 	strd	r5, r4, [sp]
 800a52c:	491e      	ldr	r1, [pc, #120]	; (800a5a8 <startTask+0x100>)
 800a52e:	481f      	ldr	r0, [pc, #124]	; (800a5ac <startTask+0x104>)
 800a530:	f7fc fdd6 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(Uart4Task, "UART4", 100, NULL, 5, NULL);
 800a534:	4623      	mov	r3, r4
 800a536:	2264      	movs	r2, #100	; 0x64
 800a538:	e9cd 5400 	strd	r5, r4, [sp]
 800a53c:	491c      	ldr	r1, [pc, #112]	; (800a5b0 <startTask+0x108>)
 800a53e:	481d      	ldr	r0, [pc, #116]	; (800a5b4 <startTask+0x10c>)
 800a540:	f7fc fdce 	bl	80070e0 <xTaskCreate>
	
	xTaskCreate(Uart5Task, "UART5", 100, NULL, 5, NULL);
 800a544:	4623      	mov	r3, r4
 800a546:	2264      	movs	r2, #100	; 0x64
 800a548:	491b      	ldr	r1, [pc, #108]	; (800a5b8 <startTask+0x110>)
 800a54a:	e9cd 5400 	strd	r5, r4, [sp]
 800a54e:	481b      	ldr	r0, [pc, #108]	; (800a5bc <startTask+0x114>)
 800a550:	f7fc fdc6 	bl	80070e0 <xTaskCreate>
	
	// 
	printf("Free heap after starting: %d bytes\n", xPortGetFreeHeapSize());
 800a554:	f7fd feda 	bl	800830c <xPortGetFreeHeapSize>
 800a558:	4601      	mov	r1, r0
 800a55a:	4819      	ldr	r0, [pc, #100]	; (800a5c0 <startTask+0x118>)
 800a55c:	f001 fefa 	bl	800c354 <iprintf>
	
	// 
	vTaskDelete(startTaskHandle);
 800a560:	4b18      	ldr	r3, [pc, #96]	; (800a5c4 <startTask+0x11c>)
 800a562:	6818      	ldr	r0, [r3, #0]
 800a564:	f7fc fe94 	bl	8007290 <vTaskDelete>
	
	// 
	taskEXIT_CRITICAL();
} 
 800a568:	b003      	add	sp, #12
 800a56a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	taskEXIT_CRITICAL();
 800a56e:	f7fd bcd3 	b.w	8007f18 <vPortExitCritical>
 800a572:	bf00      	nop
 800a574:	0803c710 	.word	0x0803c710
 800a578:	0803c735 	.word	0x0803c735
 800a57c:	08009fc9 	.word	0x08009fc9
 800a580:	0803c73d 	.word	0x0803c73d
 800a584:	08002475 	.word	0x08002475
 800a588:	0803c742 	.word	0x0803c742
 800a58c:	08001669 	.word	0x08001669
 800a590:	0803c74c 	.word	0x0803c74c
 800a594:	080036b1 	.word	0x080036b1
 800a598:	0803c752 	.word	0x0803c752
 800a59c:	08002c71 	.word	0x08002c71
 800a5a0:	0803c758 	.word	0x0803c758
 800a5a4:	08009acd 	.word	0x08009acd
 800a5a8:	0803c75e 	.word	0x0803c75e
 800a5ac:	080045b9 	.word	0x080045b9
 800a5b0:	0803c765 	.word	0x0803c765
 800a5b4:	08003f79 	.word	0x08003f79
 800a5b8:	0803c76b 	.word	0x0803c76b
 800a5bc:	080040e1 	.word	0x080040e1
 800a5c0:	0803c771 	.word	0x0803c771
 800a5c4:	200071e8 	.word	0x200071e8

0800a5c8 <main>:
{
 800a5c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 800a5ca:	f44f 7040 	mov.w	r0, #768	; 0x300
 800a5ce:	f7fd fea3 	bl	8008318 <NVIC_PriorityGroupConfig>
	Delay_Init(72);
 800a5d2:	2048      	movs	r0, #72	; 0x48
 800a5d4:	f7f7 f8f6 	bl	80017c4 <Delay_Init>
	Motor_Init();
 800a5d8:	f7f8 f9fc 	bl	80029d4 <Motor_Init>
	UserKey_Init();
 800a5dc:	f7f8 f802 	bl	80025e4 <UserKey_Init>
	LED_Init();
 800a5e0:	f7f8 f82c 	bl	800263c <LED_Init>
	USART1_Init(115200);
 800a5e4:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800a5e8:	f7f9 fdd2 	bl	8004190 <USART1_Init>
	printf("Hello  world !\r\n");
 800a5ec:	481b      	ldr	r0, [pc, #108]	; (800a65c <main+0x94>)
 800a5ee:	f001 ff37 	bl	800c460 <puts>
	UART4_Init(9600);
 800a5f2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800a5f6:	f7f9 fc63 	bl	8003ec0 <UART4_Init>
	UART5_Init(9600);
 800a5fa:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800a5fe:	f7f9 fd13 	bl	8004028 <UART5_Init>
	i2cdevInit(I2C2_DEV);
 800a602:	4817      	ldr	r0, [pc, #92]	; (800a660 <main+0x98>)
 800a604:	f7f7 fa0a 	bl	8001a1c <i2cdevInit>
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a608:	2400      	movs	r4, #0
	LoadConfigData();
 800a60a:	f7f7 f99d 	bl	8001948 <LoadConfigData>
	FileSystem_Init();
 800a60e:	f7ff fe83 	bl	800a318 <FileSystem_Init>
	ADCx_Init();
 800a612:	f7f6 ff0b 	bl	800142c <ADCx_Init>
	Servo_Init();
 800a616:	f7f9 fa29 	bl	8003a6c <Servo_Init>
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a61a:	2203      	movs	r2, #3
	xTaskCreate(startTask, "START_TASK", 300, NULL, 1, &startTaskHandle);	/**/
 800a61c:	2501      	movs	r5, #1
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a61e:	4611      	mov	r1, r2
 800a620:	2304      	movs	r3, #4
 800a622:	4620      	mov	r0, r4
 800a624:	9400      	str	r4, [sp, #0]
 800a626:	f7f7 f841 	bl	80016ac <CAN_Mode_Init>
	xTaskCreate(startTask, "START_TASK", 300, NULL, 1, &startTaskHandle);	/**/
 800a62a:	4b0e      	ldr	r3, [pc, #56]	; (800a664 <main+0x9c>)
 800a62c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a630:	490d      	ldr	r1, [pc, #52]	; (800a668 <main+0xa0>)
 800a632:	9301      	str	r3, [sp, #4]
 800a634:	9500      	str	r5, [sp, #0]
 800a636:	4623      	mov	r3, r4
 800a638:	480c      	ldr	r0, [pc, #48]	; (800a66c <main+0xa4>)
 800a63a:	f7fc fd51 	bl	80070e0 <xTaskCreate>
	vTaskStartScheduler();	/**/
 800a63e:	f7fc fe95 	bl	800736c <vTaskStartScheduler>
	f_mount(NULL,"1:",1);
 800a642:	462a      	mov	r2, r5
 800a644:	4620      	mov	r0, r4
 800a646:	490a      	ldr	r1, [pc, #40]	; (800a670 <main+0xa8>)
 800a648:	f7fb faa2 	bl	8005b90 <f_mount>
}
 800a64c:	4620      	mov	r0, r4
	LED_TOGGLE;
 800a64e:	4a09      	ldr	r2, [pc, #36]	; (800a674 <main+0xac>)
 800a650:	68d3      	ldr	r3, [r2, #12]
 800a652:	f083 0310 	eor.w	r3, r3, #16
 800a656:	60d3      	str	r3, [r2, #12]
}
 800a658:	b003      	add	sp, #12
 800a65a:	bd30      	pop	{r4, r5, pc}
 800a65c:	0803c795 	.word	0x0803c795
 800a660:	20000000 	.word	0x20000000
 800a664:	200071e8 	.word	0x200071e8
 800a668:	0803c7a5 	.word	0x0803c7a5
 800a66c:	0800a4a9 	.word	0x0800a4a9
 800a670:	0803c39d 	.word	0x0803c39d
 800a674:	40011000 	.word	0x40011000

0800a678 <vApplicationIdleHook>:



// ,CPU
void vApplicationIdleHook( void )
{
 800a678:	b508      	push	{r3, lr}
//	static u32 tickWatchdogReset = 0;
//	static char pWriteBuffer[2024];

	portTickType tickCount = getSysTickCnt();
 800a67a:	f000 f84d 	bl	800a718 <getSysTickCnt>

//	if (tickCount - tickWatchdogReset > WATCHDOG_RESET_MS)
	{
//		tickWatchdogReset = tickCount;
		watchdogReset();
 800a67e:	f7fe fb99 	bl	8008db4 <IWDG_ReloadCounter>
	
//	vTaskList((char *)&pWriteBuffer);
//	printf("task_name  task_state  priority  stack  tasK_num\n");
//	printf("%s\n", pWriteBuffer);
	
	CanSendMsg(can_buf,8);//8
 800a682:	2108      	movs	r1, #8
 800a684:	4802      	ldr	r0, [pc, #8]	; (800a690 <vApplicationIdleHook+0x18>)
 800a686:	f7f7 f871 	bl	800176c <CanSendMsg>
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 800a68a:	bf30      	wfi
	
	__WFI();	/**/
}
 800a68c:	bd08      	pop	{r3, pc}
 800a68e:	bf00      	nop
 800a690:	200000e0 	.word	0x200000e0

0800a694 <vApplicationMallocFailedHook>:




void vApplicationMallocFailedHook( void )
{
 800a694:	b508      	push	{r3, lr}
 800a696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69a:	f383 8811 	msr	BASEPRI, r3
 800a69e:	f3bf 8f6f 	isb	sy
 800a6a2:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	printf("\nMalloc failed!\n");
 800a6a6:	4804      	ldr	r0, [pc, #16]	; (800a6b8 <vApplicationMallocFailedHook+0x24>)
 800a6a8:	f001 feda 	bl	800c460 <puts>
	LED_TOGGLE;
 800a6ac:	4a03      	ldr	r2, [pc, #12]	; (800a6bc <vApplicationMallocFailedHook+0x28>)
 800a6ae:	68d3      	ldr	r3, [r2, #12]
 800a6b0:	f083 0310 	eor.w	r3, r3, #16
 800a6b4:	60d3      	str	r3, [r2, #12]
	while(1);
 800a6b6:	e7fe      	b.n	800a6b6 <vApplicationMallocFailedHook+0x22>
 800a6b8:	0803c7b0 	.word	0x0803c7b0
 800a6bc:	40011000 	.word	0x40011000

0800a6c0 <vApplicationStackOverflowHook>:
}

#if (configCHECK_FOR_STACK_OVERFLOW == 1)
void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed portCHAR *pcTaskName)
{
 800a6c0:	b508      	push	{r3, lr}
 800a6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c6:	f383 8811 	msr	BASEPRI, r3
 800a6ca:	f3bf 8f6f 	isb	sy
 800a6ce:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	printf("\nStack overflow!\n");
 800a6d2:	4804      	ldr	r0, [pc, #16]	; (800a6e4 <vApplicationStackOverflowHook+0x24>)
 800a6d4:	f001 fec4 	bl	800c460 <puts>
	LED_TOGGLE;
 800a6d8:	4a03      	ldr	r2, [pc, #12]	; (800a6e8 <vApplicationStackOverflowHook+0x28>)
 800a6da:	68d3      	ldr	r3, [r2, #12]
 800a6dc:	f083 0310 	eor.w	r3, r3, #16
 800a6e0:	60d3      	str	r3, [r2, #12]
	while(1);
 800a6e2:	e7fe      	b.n	800a6e2 <vApplicationStackOverflowHook+0x22>
 800a6e4:	0803c7c0 	.word	0x0803c7c0
 800a6e8:	40011000 	.word	0x40011000

0800a6ec <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800a6ec:	4770      	bx	lr

0800a6ee <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800a6ee:	e7fe      	b.n	800a6ee <MemManage_Handler>

0800a6f0 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800a6f0:	e7fe      	b.n	800a6f0 <BusFault_Handler>

0800a6f2 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800a6f2:	e7fe      	b.n	800a6f2 <UsageFault_Handler>

0800a6f4 <DebugMon_Handler>:
 800a6f4:	4770      	bx	lr
	...

0800a6f8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800a6f8:	b508      	push	{r3, lr}
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 800a6fa:	f7fd f909 	bl	8007910 <xTaskGetSchedulerState>
 800a6fe:	2801      	cmp	r0, #1
 800a700:	d003      	beq.n	800a70a <SysTick_Handler+0x12>
	}
	else
	{
		sysTickCnt++;	/**/
	}
}
 800a702:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		xPortSysTickHandler();	
 800a706:	f7fd bc45 	b.w	8007f94 <xPortSysTickHandler>
		sysTickCnt++;	/**/
 800a70a:	4a02      	ldr	r2, [pc, #8]	; (800a714 <SysTick_Handler+0x1c>)
 800a70c:	6813      	ldr	r3, [r2, #0]
 800a70e:	3301      	adds	r3, #1
 800a710:	6013      	str	r3, [r2, #0]
}
 800a712:	bd08      	pop	{r3, pc}
 800a714:	200071ec 	.word	0x200071ec

0800a718 <getSysTickCnt>:
*getSysTickCnt()
*  sysTickCnt
*  xTaskGetTickCount()
*********************************************************/
uint32_t getSysTickCnt(void)
{
 800a718:	b508      	push	{r3, lr}
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 800a71a:	f7fd f8f9 	bl	8007910 <xTaskGetSchedulerState>
 800a71e:	2801      	cmp	r0, #1
 800a720:	d003      	beq.n	800a72a <getSysTickCnt+0x12>
		return xTaskGetTickCount();
	else
		return sysTickCnt;
}
 800a722:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return xTaskGetTickCount();
 800a726:	f7fc be6d 	b.w	8007404 <xTaskGetTickCount>
}
 800a72a:	4b01      	ldr	r3, [pc, #4]	; (800a730 <getSysTickCnt+0x18>)
 800a72c:	6818      	ldr	r0, [r3, #0]
 800a72e:	bd08      	pop	{r3, pc}
 800a730:	200071ec 	.word	0x200071ec
 800a734:	00000000 	.word	0x00000000

0800a738 <atan>:
 800a738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a73c:	4bb6      	ldr	r3, [pc, #728]	; (800aa18 <atan+0x2e0>)
 800a73e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a742:	429e      	cmp	r6, r3
 800a744:	4604      	mov	r4, r0
 800a746:	460d      	mov	r5, r1
 800a748:	468b      	mov	fp, r1
 800a74a:	dd17      	ble.n	800a77c <atan+0x44>
 800a74c:	4bb3      	ldr	r3, [pc, #716]	; (800aa1c <atan+0x2e4>)
 800a74e:	429e      	cmp	r6, r3
 800a750:	dc01      	bgt.n	800a756 <atan+0x1e>
 800a752:	d109      	bne.n	800a768 <atan+0x30>
 800a754:	b140      	cbz	r0, 800a768 <atan+0x30>
 800a756:	4622      	mov	r2, r4
 800a758:	462b      	mov	r3, r5
 800a75a:	4620      	mov	r0, r4
 800a75c:	4629      	mov	r1, r5
 800a75e:	f7f5 fd75 	bl	800024c <__adddf3>
 800a762:	4604      	mov	r4, r0
 800a764:	460d      	mov	r5, r1
 800a766:	e005      	b.n	800a774 <atan+0x3c>
 800a768:	f1bb 0f00 	cmp.w	fp, #0
 800a76c:	4cac      	ldr	r4, [pc, #688]	; (800aa20 <atan+0x2e8>)
 800a76e:	f300 8121 	bgt.w	800a9b4 <atan+0x27c>
 800a772:	4dac      	ldr	r5, [pc, #688]	; (800aa24 <atan+0x2ec>)
 800a774:	4620      	mov	r0, r4
 800a776:	4629      	mov	r1, r5
 800a778:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a77c:	4baa      	ldr	r3, [pc, #680]	; (800aa28 <atan+0x2f0>)
 800a77e:	429e      	cmp	r6, r3
 800a780:	dc11      	bgt.n	800a7a6 <atan+0x6e>
 800a782:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a786:	429e      	cmp	r6, r3
 800a788:	dc0a      	bgt.n	800a7a0 <atan+0x68>
 800a78a:	a38b      	add	r3, pc, #556	; (adr r3, 800a9b8 <atan+0x280>)
 800a78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a790:	f7f5 fd5c 	bl	800024c <__adddf3>
 800a794:	2200      	movs	r2, #0
 800a796:	4ba5      	ldr	r3, [pc, #660]	; (800aa2c <atan+0x2f4>)
 800a798:	f7f6 f99e 	bl	8000ad8 <__aeabi_dcmpgt>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d1e9      	bne.n	800a774 <atan+0x3c>
 800a7a0:	f04f 3aff 	mov.w	sl, #4294967295
 800a7a4:	e027      	b.n	800a7f6 <atan+0xbe>
 800a7a6:	f000 f951 	bl	800aa4c <fabs>
 800a7aa:	4ba1      	ldr	r3, [pc, #644]	; (800aa30 <atan+0x2f8>)
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	429e      	cmp	r6, r3
 800a7b0:	460d      	mov	r5, r1
 800a7b2:	f300 80b8 	bgt.w	800a926 <atan+0x1ee>
 800a7b6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a7ba:	429e      	cmp	r6, r3
 800a7bc:	f300 809c 	bgt.w	800a8f8 <atan+0x1c0>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	f7f5 fd42 	bl	800024c <__adddf3>
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	4b98      	ldr	r3, [pc, #608]	; (800aa2c <atan+0x2f4>)
 800a7cc:	f7f5 fd3c 	bl	8000248 <__aeabi_dsub>
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	4606      	mov	r6, r0
 800a7d4:	460f      	mov	r7, r1
 800a7d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a7da:	4620      	mov	r0, r4
 800a7dc:	4629      	mov	r1, r5
 800a7de:	f7f5 fd35 	bl	800024c <__adddf3>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	460b      	mov	r3, r1
 800a7e6:	4630      	mov	r0, r6
 800a7e8:	4639      	mov	r1, r7
 800a7ea:	f7f6 f80f 	bl	800080c <__aeabi_ddiv>
 800a7ee:	f04f 0a00 	mov.w	sl, #0
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	460d      	mov	r5, r1
 800a7f6:	4622      	mov	r2, r4
 800a7f8:	462b      	mov	r3, r5
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	f7f5 fedb 	bl	80005b8 <__aeabi_dmul>
 800a802:	4602      	mov	r2, r0
 800a804:	460b      	mov	r3, r1
 800a806:	4680      	mov	r8, r0
 800a808:	4689      	mov	r9, r1
 800a80a:	f7f5 fed5 	bl	80005b8 <__aeabi_dmul>
 800a80e:	a36c      	add	r3, pc, #432	; (adr r3, 800a9c0 <atan+0x288>)
 800a810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a814:	4606      	mov	r6, r0
 800a816:	460f      	mov	r7, r1
 800a818:	f7f5 fece 	bl	80005b8 <__aeabi_dmul>
 800a81c:	a36a      	add	r3, pc, #424	; (adr r3, 800a9c8 <atan+0x290>)
 800a81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a822:	f7f5 fd13 	bl	800024c <__adddf3>
 800a826:	4632      	mov	r2, r6
 800a828:	463b      	mov	r3, r7
 800a82a:	f7f5 fec5 	bl	80005b8 <__aeabi_dmul>
 800a82e:	a368      	add	r3, pc, #416	; (adr r3, 800a9d0 <atan+0x298>)
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	f7f5 fd0a 	bl	800024c <__adddf3>
 800a838:	4632      	mov	r2, r6
 800a83a:	463b      	mov	r3, r7
 800a83c:	f7f5 febc 	bl	80005b8 <__aeabi_dmul>
 800a840:	a365      	add	r3, pc, #404	; (adr r3, 800a9d8 <atan+0x2a0>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 fd01 	bl	800024c <__adddf3>
 800a84a:	4632      	mov	r2, r6
 800a84c:	463b      	mov	r3, r7
 800a84e:	f7f5 feb3 	bl	80005b8 <__aeabi_dmul>
 800a852:	a363      	add	r3, pc, #396	; (adr r3, 800a9e0 <atan+0x2a8>)
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	f7f5 fcf8 	bl	800024c <__adddf3>
 800a85c:	4632      	mov	r2, r6
 800a85e:	463b      	mov	r3, r7
 800a860:	f7f5 feaa 	bl	80005b8 <__aeabi_dmul>
 800a864:	a360      	add	r3, pc, #384	; (adr r3, 800a9e8 <atan+0x2b0>)
 800a866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86a:	f7f5 fcef 	bl	800024c <__adddf3>
 800a86e:	4642      	mov	r2, r8
 800a870:	464b      	mov	r3, r9
 800a872:	f7f5 fea1 	bl	80005b8 <__aeabi_dmul>
 800a876:	a35e      	add	r3, pc, #376	; (adr r3, 800a9f0 <atan+0x2b8>)
 800a878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87c:	4680      	mov	r8, r0
 800a87e:	4689      	mov	r9, r1
 800a880:	4630      	mov	r0, r6
 800a882:	4639      	mov	r1, r7
 800a884:	f7f5 fe98 	bl	80005b8 <__aeabi_dmul>
 800a888:	a35b      	add	r3, pc, #364	; (adr r3, 800a9f8 <atan+0x2c0>)
 800a88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88e:	f7f5 fcdb 	bl	8000248 <__aeabi_dsub>
 800a892:	4632      	mov	r2, r6
 800a894:	463b      	mov	r3, r7
 800a896:	f7f5 fe8f 	bl	80005b8 <__aeabi_dmul>
 800a89a:	a359      	add	r3, pc, #356	; (adr r3, 800aa00 <atan+0x2c8>)
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	f7f5 fcd2 	bl	8000248 <__aeabi_dsub>
 800a8a4:	4632      	mov	r2, r6
 800a8a6:	463b      	mov	r3, r7
 800a8a8:	f7f5 fe86 	bl	80005b8 <__aeabi_dmul>
 800a8ac:	a356      	add	r3, pc, #344	; (adr r3, 800aa08 <atan+0x2d0>)
 800a8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b2:	f7f5 fcc9 	bl	8000248 <__aeabi_dsub>
 800a8b6:	4632      	mov	r2, r6
 800a8b8:	463b      	mov	r3, r7
 800a8ba:	f7f5 fe7d 	bl	80005b8 <__aeabi_dmul>
 800a8be:	a354      	add	r3, pc, #336	; (adr r3, 800aa10 <atan+0x2d8>)
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	f7f5 fcc0 	bl	8000248 <__aeabi_dsub>
 800a8c8:	4632      	mov	r2, r6
 800a8ca:	463b      	mov	r3, r7
 800a8cc:	f7f5 fe74 	bl	80005b8 <__aeabi_dmul>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	4640      	mov	r0, r8
 800a8d6:	4649      	mov	r1, r9
 800a8d8:	f7f5 fcb8 	bl	800024c <__adddf3>
 800a8dc:	4622      	mov	r2, r4
 800a8de:	462b      	mov	r3, r5
 800a8e0:	f7f5 fe6a 	bl	80005b8 <__aeabi_dmul>
 800a8e4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	d144      	bne.n	800a978 <atan+0x240>
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	f7f5 fca9 	bl	8000248 <__aeabi_dsub>
 800a8f6:	e734      	b.n	800a762 <atan+0x2a>
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	4b4c      	ldr	r3, [pc, #304]	; (800aa2c <atan+0x2f4>)
 800a8fc:	f7f5 fca4 	bl	8000248 <__aeabi_dsub>
 800a900:	2200      	movs	r2, #0
 800a902:	4606      	mov	r6, r0
 800a904:	460f      	mov	r7, r1
 800a906:	4620      	mov	r0, r4
 800a908:	4629      	mov	r1, r5
 800a90a:	4b48      	ldr	r3, [pc, #288]	; (800aa2c <atan+0x2f4>)
 800a90c:	f7f5 fc9e 	bl	800024c <__adddf3>
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4630      	mov	r0, r6
 800a916:	4639      	mov	r1, r7
 800a918:	f7f5 ff78 	bl	800080c <__aeabi_ddiv>
 800a91c:	f04f 0a01 	mov.w	sl, #1
 800a920:	4604      	mov	r4, r0
 800a922:	460d      	mov	r5, r1
 800a924:	e767      	b.n	800a7f6 <atan+0xbe>
 800a926:	4b43      	ldr	r3, [pc, #268]	; (800aa34 <atan+0x2fc>)
 800a928:	429e      	cmp	r6, r3
 800a92a:	da1a      	bge.n	800a962 <atan+0x22a>
 800a92c:	2200      	movs	r2, #0
 800a92e:	4b42      	ldr	r3, [pc, #264]	; (800aa38 <atan+0x300>)
 800a930:	f7f5 fc8a 	bl	8000248 <__aeabi_dsub>
 800a934:	2200      	movs	r2, #0
 800a936:	4606      	mov	r6, r0
 800a938:	460f      	mov	r7, r1
 800a93a:	4620      	mov	r0, r4
 800a93c:	4629      	mov	r1, r5
 800a93e:	4b3e      	ldr	r3, [pc, #248]	; (800aa38 <atan+0x300>)
 800a940:	f7f5 fe3a 	bl	80005b8 <__aeabi_dmul>
 800a944:	2200      	movs	r2, #0
 800a946:	4b39      	ldr	r3, [pc, #228]	; (800aa2c <atan+0x2f4>)
 800a948:	f7f5 fc80 	bl	800024c <__adddf3>
 800a94c:	4602      	mov	r2, r0
 800a94e:	460b      	mov	r3, r1
 800a950:	4630      	mov	r0, r6
 800a952:	4639      	mov	r1, r7
 800a954:	f7f5 ff5a 	bl	800080c <__aeabi_ddiv>
 800a958:	f04f 0a02 	mov.w	sl, #2
 800a95c:	4604      	mov	r4, r0
 800a95e:	460d      	mov	r5, r1
 800a960:	e749      	b.n	800a7f6 <atan+0xbe>
 800a962:	4602      	mov	r2, r0
 800a964:	460b      	mov	r3, r1
 800a966:	2000      	movs	r0, #0
 800a968:	4934      	ldr	r1, [pc, #208]	; (800aa3c <atan+0x304>)
 800a96a:	f7f5 ff4f 	bl	800080c <__aeabi_ddiv>
 800a96e:	f04f 0a03 	mov.w	sl, #3
 800a972:	4604      	mov	r4, r0
 800a974:	460d      	mov	r5, r1
 800a976:	e73e      	b.n	800a7f6 <atan+0xbe>
 800a978:	4b31      	ldr	r3, [pc, #196]	; (800aa40 <atan+0x308>)
 800a97a:	4e32      	ldr	r6, [pc, #200]	; (800aa44 <atan+0x30c>)
 800a97c:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a980:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800a984:	e9da 2300 	ldrd	r2, r3, [sl]
 800a988:	f7f5 fc5e 	bl	8000248 <__aeabi_dsub>
 800a98c:	4622      	mov	r2, r4
 800a98e:	462b      	mov	r3, r5
 800a990:	f7f5 fc5a 	bl	8000248 <__aeabi_dsub>
 800a994:	4602      	mov	r2, r0
 800a996:	460b      	mov	r3, r1
 800a998:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a99c:	f7f5 fc54 	bl	8000248 <__aeabi_dsub>
 800a9a0:	f1bb 0f00 	cmp.w	fp, #0
 800a9a4:	4604      	mov	r4, r0
 800a9a6:	460d      	mov	r5, r1
 800a9a8:	f6bf aee4 	bge.w	800a774 <atan+0x3c>
 800a9ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9b0:	461d      	mov	r5, r3
 800a9b2:	e6df      	b.n	800a774 <atan+0x3c>
 800a9b4:	4d24      	ldr	r5, [pc, #144]	; (800aa48 <atan+0x310>)
 800a9b6:	e6dd      	b.n	800a774 <atan+0x3c>
 800a9b8:	8800759c 	.word	0x8800759c
 800a9bc:	7e37e43c 	.word	0x7e37e43c
 800a9c0:	e322da11 	.word	0xe322da11
 800a9c4:	3f90ad3a 	.word	0x3f90ad3a
 800a9c8:	24760deb 	.word	0x24760deb
 800a9cc:	3fa97b4b 	.word	0x3fa97b4b
 800a9d0:	a0d03d51 	.word	0xa0d03d51
 800a9d4:	3fb10d66 	.word	0x3fb10d66
 800a9d8:	c54c206e 	.word	0xc54c206e
 800a9dc:	3fb745cd 	.word	0x3fb745cd
 800a9e0:	920083ff 	.word	0x920083ff
 800a9e4:	3fc24924 	.word	0x3fc24924
 800a9e8:	5555550d 	.word	0x5555550d
 800a9ec:	3fd55555 	.word	0x3fd55555
 800a9f0:	2c6a6c2f 	.word	0x2c6a6c2f
 800a9f4:	bfa2b444 	.word	0xbfa2b444
 800a9f8:	52defd9a 	.word	0x52defd9a
 800a9fc:	3fadde2d 	.word	0x3fadde2d
 800aa00:	af749a6d 	.word	0xaf749a6d
 800aa04:	3fb3b0f2 	.word	0x3fb3b0f2
 800aa08:	fe231671 	.word	0xfe231671
 800aa0c:	3fbc71c6 	.word	0x3fbc71c6
 800aa10:	9998ebc4 	.word	0x9998ebc4
 800aa14:	3fc99999 	.word	0x3fc99999
 800aa18:	440fffff 	.word	0x440fffff
 800aa1c:	7ff00000 	.word	0x7ff00000
 800aa20:	54442d18 	.word	0x54442d18
 800aa24:	bff921fb 	.word	0xbff921fb
 800aa28:	3fdbffff 	.word	0x3fdbffff
 800aa2c:	3ff00000 	.word	0x3ff00000
 800aa30:	3ff2ffff 	.word	0x3ff2ffff
 800aa34:	40038000 	.word	0x40038000
 800aa38:	3ff80000 	.word	0x3ff80000
 800aa3c:	bff00000 	.word	0xbff00000
 800aa40:	0803c7f8 	.word	0x0803c7f8
 800aa44:	0803c7d8 	.word	0x0803c7d8
 800aa48:	3ff921fb 	.word	0x3ff921fb

0800aa4c <fabs>:
 800aa4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800aa50:	4770      	bx	lr
	...

0800aa54 <tanf>:
 800aa54:	b507      	push	{r0, r1, r2, lr}
 800aa56:	4a11      	ldr	r2, [pc, #68]	; (800aa9c <tanf+0x48>)
 800aa58:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	4601      	mov	r1, r0
 800aa60:	dc06      	bgt.n	800aa70 <tanf+0x1c>
 800aa62:	2201      	movs	r2, #1
 800aa64:	2100      	movs	r1, #0
 800aa66:	b003      	add	sp, #12
 800aa68:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa6c:	f000 bc28 	b.w	800b2c0 <__kernel_tanf>
 800aa70:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aa74:	db04      	blt.n	800aa80 <tanf+0x2c>
 800aa76:	f7f6 f8eb 	bl	8000c50 <__aeabi_fsub>
 800aa7a:	b003      	add	sp, #12
 800aa7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa80:	4669      	mov	r1, sp
 800aa82:	f000 f80d 	bl	800aaa0 <__ieee754_rem_pio2f>
 800aa86:	0042      	lsls	r2, r0, #1
 800aa88:	f002 0202 	and.w	r2, r2, #2
 800aa8c:	9901      	ldr	r1, [sp, #4]
 800aa8e:	9800      	ldr	r0, [sp, #0]
 800aa90:	f1c2 0201 	rsb	r2, r2, #1
 800aa94:	f000 fc14 	bl	800b2c0 <__kernel_tanf>
 800aa98:	e7ef      	b.n	800aa7a <tanf+0x26>
 800aa9a:	bf00      	nop
 800aa9c:	3f490fda 	.word	0x3f490fda

0800aaa0 <__ieee754_rem_pio2f>:
 800aaa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa4:	4aa0      	ldr	r2, [pc, #640]	; (800ad28 <__ieee754_rem_pio2f+0x288>)
 800aaa6:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800aaaa:	4296      	cmp	r6, r2
 800aaac:	460c      	mov	r4, r1
 800aaae:	4682      	mov	sl, r0
 800aab0:	b087      	sub	sp, #28
 800aab2:	dc04      	bgt.n	800aabe <__ieee754_rem_pio2f+0x1e>
 800aab4:	2300      	movs	r3, #0
 800aab6:	6008      	str	r0, [r1, #0]
 800aab8:	604b      	str	r3, [r1, #4]
 800aaba:	2500      	movs	r5, #0
 800aabc:	e01a      	b.n	800aaf4 <__ieee754_rem_pio2f+0x54>
 800aabe:	4a9b      	ldr	r2, [pc, #620]	; (800ad2c <__ieee754_rem_pio2f+0x28c>)
 800aac0:	4296      	cmp	r6, r2
 800aac2:	dc4b      	bgt.n	800ab5c <__ieee754_rem_pio2f+0xbc>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	499a      	ldr	r1, [pc, #616]	; (800ad30 <__ieee754_rem_pio2f+0x290>)
 800aac8:	4f9a      	ldr	r7, [pc, #616]	; (800ad34 <__ieee754_rem_pio2f+0x294>)
 800aaca:	f026 060f 	bic.w	r6, r6, #15
 800aace:	dd23      	ble.n	800ab18 <__ieee754_rem_pio2f+0x78>
 800aad0:	f7f6 f8be 	bl	8000c50 <__aeabi_fsub>
 800aad4:	42be      	cmp	r6, r7
 800aad6:	4605      	mov	r5, r0
 800aad8:	d010      	beq.n	800aafc <__ieee754_rem_pio2f+0x5c>
 800aada:	4997      	ldr	r1, [pc, #604]	; (800ad38 <__ieee754_rem_pio2f+0x298>)
 800aadc:	f7f6 f8b8 	bl	8000c50 <__aeabi_fsub>
 800aae0:	4601      	mov	r1, r0
 800aae2:	6020      	str	r0, [r4, #0]
 800aae4:	4628      	mov	r0, r5
 800aae6:	f7f6 f8b3 	bl	8000c50 <__aeabi_fsub>
 800aaea:	4993      	ldr	r1, [pc, #588]	; (800ad38 <__ieee754_rem_pio2f+0x298>)
 800aaec:	f7f6 f8b0 	bl	8000c50 <__aeabi_fsub>
 800aaf0:	2501      	movs	r5, #1
 800aaf2:	6060      	str	r0, [r4, #4]
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	b007      	add	sp, #28
 800aaf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafc:	498f      	ldr	r1, [pc, #572]	; (800ad3c <__ieee754_rem_pio2f+0x29c>)
 800aafe:	f7f6 f8a7 	bl	8000c50 <__aeabi_fsub>
 800ab02:	498f      	ldr	r1, [pc, #572]	; (800ad40 <__ieee754_rem_pio2f+0x2a0>)
 800ab04:	4605      	mov	r5, r0
 800ab06:	f7f6 f8a3 	bl	8000c50 <__aeabi_fsub>
 800ab0a:	4601      	mov	r1, r0
 800ab0c:	6020      	str	r0, [r4, #0]
 800ab0e:	4628      	mov	r0, r5
 800ab10:	f7f6 f89e 	bl	8000c50 <__aeabi_fsub>
 800ab14:	498a      	ldr	r1, [pc, #552]	; (800ad40 <__ieee754_rem_pio2f+0x2a0>)
 800ab16:	e7e9      	b.n	800aaec <__ieee754_rem_pio2f+0x4c>
 800ab18:	f7f6 f89c 	bl	8000c54 <__addsf3>
 800ab1c:	42be      	cmp	r6, r7
 800ab1e:	4605      	mov	r5, r0
 800ab20:	d00e      	beq.n	800ab40 <__ieee754_rem_pio2f+0xa0>
 800ab22:	4985      	ldr	r1, [pc, #532]	; (800ad38 <__ieee754_rem_pio2f+0x298>)
 800ab24:	f7f6 f896 	bl	8000c54 <__addsf3>
 800ab28:	4601      	mov	r1, r0
 800ab2a:	6020      	str	r0, [r4, #0]
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	f7f6 f88f 	bl	8000c50 <__aeabi_fsub>
 800ab32:	4981      	ldr	r1, [pc, #516]	; (800ad38 <__ieee754_rem_pio2f+0x298>)
 800ab34:	f7f6 f88e 	bl	8000c54 <__addsf3>
 800ab38:	f04f 35ff 	mov.w	r5, #4294967295
 800ab3c:	6060      	str	r0, [r4, #4]
 800ab3e:	e7d9      	b.n	800aaf4 <__ieee754_rem_pio2f+0x54>
 800ab40:	497e      	ldr	r1, [pc, #504]	; (800ad3c <__ieee754_rem_pio2f+0x29c>)
 800ab42:	f7f6 f887 	bl	8000c54 <__addsf3>
 800ab46:	497e      	ldr	r1, [pc, #504]	; (800ad40 <__ieee754_rem_pio2f+0x2a0>)
 800ab48:	4605      	mov	r5, r0
 800ab4a:	f7f6 f883 	bl	8000c54 <__addsf3>
 800ab4e:	4601      	mov	r1, r0
 800ab50:	6020      	str	r0, [r4, #0]
 800ab52:	4628      	mov	r0, r5
 800ab54:	f7f6 f87c 	bl	8000c50 <__aeabi_fsub>
 800ab58:	4979      	ldr	r1, [pc, #484]	; (800ad40 <__ieee754_rem_pio2f+0x2a0>)
 800ab5a:	e7eb      	b.n	800ab34 <__ieee754_rem_pio2f+0x94>
 800ab5c:	4a79      	ldr	r2, [pc, #484]	; (800ad44 <__ieee754_rem_pio2f+0x2a4>)
 800ab5e:	4296      	cmp	r6, r2
 800ab60:	f300 8091 	bgt.w	800ac86 <__ieee754_rem_pio2f+0x1e6>
 800ab64:	f000 fcda 	bl	800b51c <fabsf>
 800ab68:	4977      	ldr	r1, [pc, #476]	; (800ad48 <__ieee754_rem_pio2f+0x2a8>)
 800ab6a:	4607      	mov	r7, r0
 800ab6c:	f7f6 f97a 	bl	8000e64 <__aeabi_fmul>
 800ab70:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ab74:	f7f6 f86e 	bl	8000c54 <__addsf3>
 800ab78:	f7f6 fb3a 	bl	80011f0 <__aeabi_f2iz>
 800ab7c:	4605      	mov	r5, r0
 800ab7e:	f7f6 f91d 	bl	8000dbc <__aeabi_i2f>
 800ab82:	496b      	ldr	r1, [pc, #428]	; (800ad30 <__ieee754_rem_pio2f+0x290>)
 800ab84:	4681      	mov	r9, r0
 800ab86:	f7f6 f96d 	bl	8000e64 <__aeabi_fmul>
 800ab8a:	4601      	mov	r1, r0
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	f7f6 f85f 	bl	8000c50 <__aeabi_fsub>
 800ab92:	4969      	ldr	r1, [pc, #420]	; (800ad38 <__ieee754_rem_pio2f+0x298>)
 800ab94:	4680      	mov	r8, r0
 800ab96:	4648      	mov	r0, r9
 800ab98:	f7f6 f964 	bl	8000e64 <__aeabi_fmul>
 800ab9c:	2d1f      	cmp	r5, #31
 800ab9e:	4607      	mov	r7, r0
 800aba0:	dc0c      	bgt.n	800abbc <__ieee754_rem_pio2f+0x11c>
 800aba2:	4a6a      	ldr	r2, [pc, #424]	; (800ad4c <__ieee754_rem_pio2f+0x2ac>)
 800aba4:	1e69      	subs	r1, r5, #1
 800aba6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800abaa:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800abae:	4293      	cmp	r3, r2
 800abb0:	d004      	beq.n	800abbc <__ieee754_rem_pio2f+0x11c>
 800abb2:	4639      	mov	r1, r7
 800abb4:	4640      	mov	r0, r8
 800abb6:	f7f6 f84b 	bl	8000c50 <__aeabi_fsub>
 800abba:	e00b      	b.n	800abd4 <__ieee754_rem_pio2f+0x134>
 800abbc:	4639      	mov	r1, r7
 800abbe:	4640      	mov	r0, r8
 800abc0:	f7f6 f846 	bl	8000c50 <__aeabi_fsub>
 800abc4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800abc8:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800abcc:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800abd0:	2e08      	cmp	r6, #8
 800abd2:	dc01      	bgt.n	800abd8 <__ieee754_rem_pio2f+0x138>
 800abd4:	6020      	str	r0, [r4, #0]
 800abd6:	e026      	b.n	800ac26 <__ieee754_rem_pio2f+0x186>
 800abd8:	4958      	ldr	r1, [pc, #352]	; (800ad3c <__ieee754_rem_pio2f+0x29c>)
 800abda:	4648      	mov	r0, r9
 800abdc:	f7f6 f942 	bl	8000e64 <__aeabi_fmul>
 800abe0:	4607      	mov	r7, r0
 800abe2:	4601      	mov	r1, r0
 800abe4:	4640      	mov	r0, r8
 800abe6:	f7f6 f833 	bl	8000c50 <__aeabi_fsub>
 800abea:	4601      	mov	r1, r0
 800abec:	4606      	mov	r6, r0
 800abee:	4640      	mov	r0, r8
 800abf0:	f7f6 f82e 	bl	8000c50 <__aeabi_fsub>
 800abf4:	4639      	mov	r1, r7
 800abf6:	f7f6 f82b 	bl	8000c50 <__aeabi_fsub>
 800abfa:	4607      	mov	r7, r0
 800abfc:	4950      	ldr	r1, [pc, #320]	; (800ad40 <__ieee754_rem_pio2f+0x2a0>)
 800abfe:	4648      	mov	r0, r9
 800ac00:	f7f6 f930 	bl	8000e64 <__aeabi_fmul>
 800ac04:	4639      	mov	r1, r7
 800ac06:	f7f6 f823 	bl	8000c50 <__aeabi_fsub>
 800ac0a:	4601      	mov	r1, r0
 800ac0c:	4607      	mov	r7, r0
 800ac0e:	4630      	mov	r0, r6
 800ac10:	f7f6 f81e 	bl	8000c50 <__aeabi_fsub>
 800ac14:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ac18:	ebab 0b03 	sub.w	fp, fp, r3
 800ac1c:	f1bb 0f19 	cmp.w	fp, #25
 800ac20:	dc16      	bgt.n	800ac50 <__ieee754_rem_pio2f+0x1b0>
 800ac22:	46b0      	mov	r8, r6
 800ac24:	6020      	str	r0, [r4, #0]
 800ac26:	6826      	ldr	r6, [r4, #0]
 800ac28:	4640      	mov	r0, r8
 800ac2a:	4631      	mov	r1, r6
 800ac2c:	f7f6 f810 	bl	8000c50 <__aeabi_fsub>
 800ac30:	4639      	mov	r1, r7
 800ac32:	f7f6 f80d 	bl	8000c50 <__aeabi_fsub>
 800ac36:	f1ba 0f00 	cmp.w	sl, #0
 800ac3a:	6060      	str	r0, [r4, #4]
 800ac3c:	f6bf af5a 	bge.w	800aaf4 <__ieee754_rem_pio2f+0x54>
 800ac40:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800ac44:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ac48:	6026      	str	r6, [r4, #0]
 800ac4a:	6060      	str	r0, [r4, #4]
 800ac4c:	426d      	negs	r5, r5
 800ac4e:	e751      	b.n	800aaf4 <__ieee754_rem_pio2f+0x54>
 800ac50:	493f      	ldr	r1, [pc, #252]	; (800ad50 <__ieee754_rem_pio2f+0x2b0>)
 800ac52:	4648      	mov	r0, r9
 800ac54:	f7f6 f906 	bl	8000e64 <__aeabi_fmul>
 800ac58:	4607      	mov	r7, r0
 800ac5a:	4601      	mov	r1, r0
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	f7f5 fff7 	bl	8000c50 <__aeabi_fsub>
 800ac62:	4601      	mov	r1, r0
 800ac64:	4680      	mov	r8, r0
 800ac66:	4630      	mov	r0, r6
 800ac68:	f7f5 fff2 	bl	8000c50 <__aeabi_fsub>
 800ac6c:	4639      	mov	r1, r7
 800ac6e:	f7f5 ffef 	bl	8000c50 <__aeabi_fsub>
 800ac72:	4606      	mov	r6, r0
 800ac74:	4937      	ldr	r1, [pc, #220]	; (800ad54 <__ieee754_rem_pio2f+0x2b4>)
 800ac76:	4648      	mov	r0, r9
 800ac78:	f7f6 f8f4 	bl	8000e64 <__aeabi_fmul>
 800ac7c:	4631      	mov	r1, r6
 800ac7e:	f7f5 ffe7 	bl	8000c50 <__aeabi_fsub>
 800ac82:	4607      	mov	r7, r0
 800ac84:	e795      	b.n	800abb2 <__ieee754_rem_pio2f+0x112>
 800ac86:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ac8a:	db05      	blt.n	800ac98 <__ieee754_rem_pio2f+0x1f8>
 800ac8c:	4601      	mov	r1, r0
 800ac8e:	f7f5 ffdf 	bl	8000c50 <__aeabi_fsub>
 800ac92:	6060      	str	r0, [r4, #4]
 800ac94:	6020      	str	r0, [r4, #0]
 800ac96:	e710      	b.n	800aaba <__ieee754_rem_pio2f+0x1a>
 800ac98:	15f7      	asrs	r7, r6, #23
 800ac9a:	3f86      	subs	r7, #134	; 0x86
 800ac9c:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800aca0:	4630      	mov	r0, r6
 800aca2:	f7f6 faa5 	bl	80011f0 <__aeabi_f2iz>
 800aca6:	f7f6 f889 	bl	8000dbc <__aeabi_i2f>
 800acaa:	4601      	mov	r1, r0
 800acac:	9003      	str	r0, [sp, #12]
 800acae:	4630      	mov	r0, r6
 800acb0:	f7f5 ffce 	bl	8000c50 <__aeabi_fsub>
 800acb4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800acb8:	f7f6 f8d4 	bl	8000e64 <__aeabi_fmul>
 800acbc:	4606      	mov	r6, r0
 800acbe:	f7f6 fa97 	bl	80011f0 <__aeabi_f2iz>
 800acc2:	f7f6 f87b 	bl	8000dbc <__aeabi_i2f>
 800acc6:	4601      	mov	r1, r0
 800acc8:	9004      	str	r0, [sp, #16]
 800acca:	4605      	mov	r5, r0
 800accc:	4630      	mov	r0, r6
 800acce:	f7f5 ffbf 	bl	8000c50 <__aeabi_fsub>
 800acd2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800acd6:	f7f6 f8c5 	bl	8000e64 <__aeabi_fmul>
 800acda:	2100      	movs	r1, #0
 800acdc:	9005      	str	r0, [sp, #20]
 800acde:	f7f6 fa55 	bl	800118c <__aeabi_fcmpeq>
 800ace2:	b1f0      	cbz	r0, 800ad22 <__ieee754_rem_pio2f+0x282>
 800ace4:	2100      	movs	r1, #0
 800ace6:	4628      	mov	r0, r5
 800ace8:	f7f6 fa50 	bl	800118c <__aeabi_fcmpeq>
 800acec:	2800      	cmp	r0, #0
 800acee:	bf14      	ite	ne
 800acf0:	2301      	movne	r3, #1
 800acf2:	2302      	moveq	r3, #2
 800acf4:	4a18      	ldr	r2, [pc, #96]	; (800ad58 <__ieee754_rem_pio2f+0x2b8>)
 800acf6:	4621      	mov	r1, r4
 800acf8:	9201      	str	r2, [sp, #4]
 800acfa:	2202      	movs	r2, #2
 800acfc:	a803      	add	r0, sp, #12
 800acfe:	9200      	str	r2, [sp, #0]
 800ad00:	463a      	mov	r2, r7
 800ad02:	f000 f82b 	bl	800ad5c <__kernel_rem_pio2f>
 800ad06:	f1ba 0f00 	cmp.w	sl, #0
 800ad0a:	4605      	mov	r5, r0
 800ad0c:	f6bf aef2 	bge.w	800aaf4 <__ieee754_rem_pio2f+0x54>
 800ad10:	6823      	ldr	r3, [r4, #0]
 800ad12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ad16:	6023      	str	r3, [r4, #0]
 800ad18:	6863      	ldr	r3, [r4, #4]
 800ad1a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ad1e:	6063      	str	r3, [r4, #4]
 800ad20:	e794      	b.n	800ac4c <__ieee754_rem_pio2f+0x1ac>
 800ad22:	2303      	movs	r3, #3
 800ad24:	e7e6      	b.n	800acf4 <__ieee754_rem_pio2f+0x254>
 800ad26:	bf00      	nop
 800ad28:	3f490fd8 	.word	0x3f490fd8
 800ad2c:	4016cbe3 	.word	0x4016cbe3
 800ad30:	3fc90f80 	.word	0x3fc90f80
 800ad34:	3fc90fd0 	.word	0x3fc90fd0
 800ad38:	37354443 	.word	0x37354443
 800ad3c:	37354400 	.word	0x37354400
 800ad40:	2e85a308 	.word	0x2e85a308
 800ad44:	43490f80 	.word	0x43490f80
 800ad48:	3f22f984 	.word	0x3f22f984
 800ad4c:	0803c818 	.word	0x0803c818
 800ad50:	2e85a300 	.word	0x2e85a300
 800ad54:	248d3132 	.word	0x248d3132
 800ad58:	0803c898 	.word	0x0803c898

0800ad5c <__kernel_rem_pio2f>:
 800ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad60:	b0db      	sub	sp, #364	; 0x16c
 800ad62:	9202      	str	r2, [sp, #8]
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800ad68:	4bb2      	ldr	r3, [pc, #712]	; (800b034 <__kernel_rem_pio2f+0x2d8>)
 800ad6a:	9005      	str	r0, [sp, #20]
 800ad6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad70:	9100      	str	r1, [sp, #0]
 800ad72:	9301      	str	r3, [sp, #4]
 800ad74:	9b04      	ldr	r3, [sp, #16]
 800ad76:	3b01      	subs	r3, #1
 800ad78:	9303      	str	r3, [sp, #12]
 800ad7a:	9b02      	ldr	r3, [sp, #8]
 800ad7c:	1d1a      	adds	r2, r3, #4
 800ad7e:	f2c0 809b 	blt.w	800aeb8 <__kernel_rem_pio2f+0x15c>
 800ad82:	1edc      	subs	r4, r3, #3
 800ad84:	bf48      	it	mi
 800ad86:	1d1c      	addmi	r4, r3, #4
 800ad88:	10e4      	asrs	r4, r4, #3
 800ad8a:	2500      	movs	r5, #0
 800ad8c:	f04f 0b00 	mov.w	fp, #0
 800ad90:	1c67      	adds	r7, r4, #1
 800ad92:	00fb      	lsls	r3, r7, #3
 800ad94:	9306      	str	r3, [sp, #24]
 800ad96:	9b02      	ldr	r3, [sp, #8]
 800ad98:	9a03      	ldr	r2, [sp, #12]
 800ad9a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800ad9e:	9b01      	ldr	r3, [sp, #4]
 800ada0:	eba4 0802 	sub.w	r8, r4, r2
 800ada4:	eb03 0902 	add.w	r9, r3, r2
 800ada8:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800adaa:	ae1e      	add	r6, sp, #120	; 0x78
 800adac:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800adb0:	454d      	cmp	r5, r9
 800adb2:	f340 8083 	ble.w	800aebc <__kernel_rem_pio2f+0x160>
 800adb6:	9a04      	ldr	r2, [sp, #16]
 800adb8:	ab1e      	add	r3, sp, #120	; 0x78
 800adba:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800adbe:	f04f 0900 	mov.w	r9, #0
 800adc2:	2300      	movs	r3, #0
 800adc4:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800adc8:	9a01      	ldr	r2, [sp, #4]
 800adca:	4591      	cmp	r9, r2
 800adcc:	f340 809e 	ble.w	800af0c <__kernel_rem_pio2f+0x1b0>
 800add0:	4613      	mov	r3, r2
 800add2:	aa0a      	add	r2, sp, #40	; 0x28
 800add4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800add8:	9308      	str	r3, [sp, #32]
 800adda:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800addc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ade0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ade4:	9307      	str	r3, [sp, #28]
 800ade6:	ac0a      	add	r4, sp, #40	; 0x28
 800ade8:	4626      	mov	r6, r4
 800adea:	46c3      	mov	fp, r8
 800adec:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800adf0:	ab5a      	add	r3, sp, #360	; 0x168
 800adf2:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800adf6:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800adfa:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800adfe:	f1bb 0f00 	cmp.w	fp, #0
 800ae02:	f300 8088 	bgt.w	800af16 <__kernel_rem_pio2f+0x1ba>
 800ae06:	4639      	mov	r1, r7
 800ae08:	4628      	mov	r0, r5
 800ae0a:	f000 fbcd 	bl	800b5a8 <scalbnf>
 800ae0e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800ae12:	4605      	mov	r5, r0
 800ae14:	f7f6 f826 	bl	8000e64 <__aeabi_fmul>
 800ae18:	f000 fb84 	bl	800b524 <floorf>
 800ae1c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800ae20:	f7f6 f820 	bl	8000e64 <__aeabi_fmul>
 800ae24:	4601      	mov	r1, r0
 800ae26:	4628      	mov	r0, r5
 800ae28:	f7f5 ff12 	bl	8000c50 <__aeabi_fsub>
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	f7f6 f9df 	bl	80011f0 <__aeabi_f2iz>
 800ae32:	4606      	mov	r6, r0
 800ae34:	f7f5 ffc2 	bl	8000dbc <__aeabi_i2f>
 800ae38:	4601      	mov	r1, r0
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	f7f5 ff08 	bl	8000c50 <__aeabi_fsub>
 800ae40:	2f00      	cmp	r7, #0
 800ae42:	4681      	mov	r9, r0
 800ae44:	f340 8086 	ble.w	800af54 <__kernel_rem_pio2f+0x1f8>
 800ae48:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae4c:	ab0a      	add	r3, sp, #40	; 0x28
 800ae4e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800ae52:	f1c7 0108 	rsb	r1, r7, #8
 800ae56:	fa45 f301 	asr.w	r3, r5, r1
 800ae5a:	441e      	add	r6, r3
 800ae5c:	408b      	lsls	r3, r1
 800ae5e:	1aed      	subs	r5, r5, r3
 800ae60:	f1c7 0007 	rsb	r0, r7, #7
 800ae64:	ab0a      	add	r3, sp, #40	; 0x28
 800ae66:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ae6a:	4105      	asrs	r5, r0
 800ae6c:	2d00      	cmp	r5, #0
 800ae6e:	dd7f      	ble.n	800af70 <__kernel_rem_pio2f+0x214>
 800ae70:	2200      	movs	r2, #0
 800ae72:	4692      	mov	sl, r2
 800ae74:	3601      	adds	r6, #1
 800ae76:	4590      	cmp	r8, r2
 800ae78:	f300 80b0 	bgt.w	800afdc <__kernel_rem_pio2f+0x280>
 800ae7c:	2f00      	cmp	r7, #0
 800ae7e:	dd05      	ble.n	800ae8c <__kernel_rem_pio2f+0x130>
 800ae80:	2f01      	cmp	r7, #1
 800ae82:	f000 80bd 	beq.w	800b000 <__kernel_rem_pio2f+0x2a4>
 800ae86:	2f02      	cmp	r7, #2
 800ae88:	f000 80c5 	beq.w	800b016 <__kernel_rem_pio2f+0x2ba>
 800ae8c:	2d02      	cmp	r5, #2
 800ae8e:	d16f      	bne.n	800af70 <__kernel_rem_pio2f+0x214>
 800ae90:	4649      	mov	r1, r9
 800ae92:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ae96:	f7f5 fedb 	bl	8000c50 <__aeabi_fsub>
 800ae9a:	4681      	mov	r9, r0
 800ae9c:	f1ba 0f00 	cmp.w	sl, #0
 800aea0:	d066      	beq.n	800af70 <__kernel_rem_pio2f+0x214>
 800aea2:	4639      	mov	r1, r7
 800aea4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800aea8:	f000 fb7e 	bl	800b5a8 <scalbnf>
 800aeac:	4601      	mov	r1, r0
 800aeae:	4648      	mov	r0, r9
 800aeb0:	f7f5 fece 	bl	8000c50 <__aeabi_fsub>
 800aeb4:	4681      	mov	r9, r0
 800aeb6:	e05b      	b.n	800af70 <__kernel_rem_pio2f+0x214>
 800aeb8:	2400      	movs	r4, #0
 800aeba:	e766      	b.n	800ad8a <__kernel_rem_pio2f+0x2e>
 800aebc:	eb18 0f05 	cmn.w	r8, r5
 800aec0:	d407      	bmi.n	800aed2 <__kernel_rem_pio2f+0x176>
 800aec2:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800aec6:	f7f5 ff79 	bl	8000dbc <__aeabi_i2f>
 800aeca:	f846 0b04 	str.w	r0, [r6], #4
 800aece:	3501      	adds	r5, #1
 800aed0:	e76e      	b.n	800adb0 <__kernel_rem_pio2f+0x54>
 800aed2:	4658      	mov	r0, fp
 800aed4:	e7f9      	b.n	800aeca <__kernel_rem_pio2f+0x16e>
 800aed6:	9307      	str	r3, [sp, #28]
 800aed8:	9b05      	ldr	r3, [sp, #20]
 800aeda:	f8da 1000 	ldr.w	r1, [sl]
 800aede:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800aee2:	f7f5 ffbf 	bl	8000e64 <__aeabi_fmul>
 800aee6:	4601      	mov	r1, r0
 800aee8:	4630      	mov	r0, r6
 800aeea:	f7f5 feb3 	bl	8000c54 <__addsf3>
 800aeee:	4606      	mov	r6, r0
 800aef0:	9b07      	ldr	r3, [sp, #28]
 800aef2:	f108 0801 	add.w	r8, r8, #1
 800aef6:	9a03      	ldr	r2, [sp, #12]
 800aef8:	f1aa 0a04 	sub.w	sl, sl, #4
 800aefc:	4590      	cmp	r8, r2
 800aefe:	ddea      	ble.n	800aed6 <__kernel_rem_pio2f+0x17a>
 800af00:	f84b 6b04 	str.w	r6, [fp], #4
 800af04:	f109 0901 	add.w	r9, r9, #1
 800af08:	3504      	adds	r5, #4
 800af0a:	e75d      	b.n	800adc8 <__kernel_rem_pio2f+0x6c>
 800af0c:	46aa      	mov	sl, r5
 800af0e:	461e      	mov	r6, r3
 800af10:	f04f 0800 	mov.w	r8, #0
 800af14:	e7ef      	b.n	800aef6 <__kernel_rem_pio2f+0x19a>
 800af16:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800af1a:	4628      	mov	r0, r5
 800af1c:	f7f5 ffa2 	bl	8000e64 <__aeabi_fmul>
 800af20:	f7f6 f966 	bl	80011f0 <__aeabi_f2iz>
 800af24:	f7f5 ff4a 	bl	8000dbc <__aeabi_i2f>
 800af28:	4649      	mov	r1, r9
 800af2a:	9009      	str	r0, [sp, #36]	; 0x24
 800af2c:	f7f5 ff9a 	bl	8000e64 <__aeabi_fmul>
 800af30:	4601      	mov	r1, r0
 800af32:	4628      	mov	r0, r5
 800af34:	f7f5 fe8c 	bl	8000c50 <__aeabi_fsub>
 800af38:	f7f6 f95a 	bl	80011f0 <__aeabi_f2iz>
 800af3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af42:	f846 0b04 	str.w	r0, [r6], #4
 800af46:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7f5 fe82 	bl	8000c54 <__addsf3>
 800af50:	4605      	mov	r5, r0
 800af52:	e754      	b.n	800adfe <__kernel_rem_pio2f+0xa2>
 800af54:	d106      	bne.n	800af64 <__kernel_rem_pio2f+0x208>
 800af56:	f108 33ff 	add.w	r3, r8, #4294967295
 800af5a:	aa0a      	add	r2, sp, #40	; 0x28
 800af5c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800af60:	11ed      	asrs	r5, r5, #7
 800af62:	e783      	b.n	800ae6c <__kernel_rem_pio2f+0x110>
 800af64:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800af68:	f7f6 f92e 	bl	80011c8 <__aeabi_fcmpge>
 800af6c:	4605      	mov	r5, r0
 800af6e:	bb98      	cbnz	r0, 800afd8 <__kernel_rem_pio2f+0x27c>
 800af70:	2100      	movs	r1, #0
 800af72:	4648      	mov	r0, r9
 800af74:	f7f6 f90a 	bl	800118c <__aeabi_fcmpeq>
 800af78:	2800      	cmp	r0, #0
 800af7a:	f000 8098 	beq.w	800b0ae <__kernel_rem_pio2f+0x352>
 800af7e:	f108 34ff 	add.w	r4, r8, #4294967295
 800af82:	4623      	mov	r3, r4
 800af84:	2200      	movs	r2, #0
 800af86:	9901      	ldr	r1, [sp, #4]
 800af88:	428b      	cmp	r3, r1
 800af8a:	da4c      	bge.n	800b026 <__kernel_rem_pio2f+0x2ca>
 800af8c:	2a00      	cmp	r2, #0
 800af8e:	d07a      	beq.n	800b086 <__kernel_rem_pio2f+0x32a>
 800af90:	ab0a      	add	r3, sp, #40	; 0x28
 800af92:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800af96:	3f08      	subs	r7, #8
 800af98:	2b00      	cmp	r3, #0
 800af9a:	f000 8086 	beq.w	800b0aa <__kernel_rem_pio2f+0x34e>
 800af9e:	4639      	mov	r1, r7
 800afa0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800afa4:	f000 fb00 	bl	800b5a8 <scalbnf>
 800afa8:	46a2      	mov	sl, r4
 800afaa:	4681      	mov	r9, r0
 800afac:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800afb0:	af46      	add	r7, sp, #280	; 0x118
 800afb2:	f1ba 0f00 	cmp.w	sl, #0
 800afb6:	f280 80af 	bge.w	800b118 <__kernel_rem_pio2f+0x3bc>
 800afba:	4627      	mov	r7, r4
 800afbc:	2200      	movs	r2, #0
 800afbe:	2f00      	cmp	r7, #0
 800afc0:	f2c0 80d9 	blt.w	800b176 <__kernel_rem_pio2f+0x41a>
 800afc4:	a946      	add	r1, sp, #280	; 0x118
 800afc6:	4690      	mov	r8, r2
 800afc8:	f04f 0a00 	mov.w	sl, #0
 800afcc:	4b1a      	ldr	r3, [pc, #104]	; (800b038 <__kernel_rem_pio2f+0x2dc>)
 800afce:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800afd2:	eba4 0907 	sub.w	r9, r4, r7
 800afd6:	e0c2      	b.n	800b15e <__kernel_rem_pio2f+0x402>
 800afd8:	2502      	movs	r5, #2
 800afda:	e749      	b.n	800ae70 <__kernel_rem_pio2f+0x114>
 800afdc:	6823      	ldr	r3, [r4, #0]
 800afde:	f1ba 0f00 	cmp.w	sl, #0
 800afe2:	d108      	bne.n	800aff6 <__kernel_rem_pio2f+0x29a>
 800afe4:	b11b      	cbz	r3, 800afee <__kernel_rem_pio2f+0x292>
 800afe6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800afea:	6023      	str	r3, [r4, #0]
 800afec:	2301      	movs	r3, #1
 800afee:	469a      	mov	sl, r3
 800aff0:	3201      	adds	r2, #1
 800aff2:	3404      	adds	r4, #4
 800aff4:	e73f      	b.n	800ae76 <__kernel_rem_pio2f+0x11a>
 800aff6:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800affa:	6023      	str	r3, [r4, #0]
 800affc:	4653      	mov	r3, sl
 800affe:	e7f6      	b.n	800afee <__kernel_rem_pio2f+0x292>
 800b000:	f108 32ff 	add.w	r2, r8, #4294967295
 800b004:	ab0a      	add	r3, sp, #40	; 0x28
 800b006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b00a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b00e:	a90a      	add	r1, sp, #40	; 0x28
 800b010:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b014:	e73a      	b.n	800ae8c <__kernel_rem_pio2f+0x130>
 800b016:	f108 32ff 	add.w	r2, r8, #4294967295
 800b01a:	ab0a      	add	r3, sp, #40	; 0x28
 800b01c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b020:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b024:	e7f3      	b.n	800b00e <__kernel_rem_pio2f+0x2b2>
 800b026:	a90a      	add	r1, sp, #40	; 0x28
 800b028:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b02c:	3b01      	subs	r3, #1
 800b02e:	430a      	orrs	r2, r1
 800b030:	e7a9      	b.n	800af86 <__kernel_rem_pio2f+0x22a>
 800b032:	bf00      	nop
 800b034:	0803cbdc 	.word	0x0803cbdc
 800b038:	0803cbb0 	.word	0x0803cbb0
 800b03c:	3301      	adds	r3, #1
 800b03e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b042:	2900      	cmp	r1, #0
 800b044:	d0fa      	beq.n	800b03c <__kernel_rem_pio2f+0x2e0>
 800b046:	9a04      	ldr	r2, [sp, #16]
 800b048:	f108 0501 	add.w	r5, r8, #1
 800b04c:	eb08 0402 	add.w	r4, r8, r2
 800b050:	aa1e      	add	r2, sp, #120	; 0x78
 800b052:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b056:	4498      	add	r8, r3
 800b058:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800b05c:	45a8      	cmp	r8, r5
 800b05e:	f6ff aec2 	blt.w	800ade6 <__kernel_rem_pio2f+0x8a>
 800b062:	9b07      	ldr	r3, [sp, #28]
 800b064:	46a3      	mov	fp, r4
 800b066:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b06a:	f7f5 fea7 	bl	8000dbc <__aeabi_i2f>
 800b06e:	f04f 0a00 	mov.w	sl, #0
 800b072:	2600      	movs	r6, #0
 800b074:	6020      	str	r0, [r4, #0]
 800b076:	9b03      	ldr	r3, [sp, #12]
 800b078:	459a      	cmp	sl, r3
 800b07a:	dd07      	ble.n	800b08c <__kernel_rem_pio2f+0x330>
 800b07c:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800b080:	3404      	adds	r4, #4
 800b082:	3501      	adds	r5, #1
 800b084:	e7ea      	b.n	800b05c <__kernel_rem_pio2f+0x300>
 800b086:	2301      	movs	r3, #1
 800b088:	9a08      	ldr	r2, [sp, #32]
 800b08a:	e7d8      	b.n	800b03e <__kernel_rem_pio2f+0x2e2>
 800b08c:	9b05      	ldr	r3, [sp, #20]
 800b08e:	f85b 0904 	ldr.w	r0, [fp], #-4
 800b092:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800b096:	f7f5 fee5 	bl	8000e64 <__aeabi_fmul>
 800b09a:	4601      	mov	r1, r0
 800b09c:	4630      	mov	r0, r6
 800b09e:	f7f5 fdd9 	bl	8000c54 <__addsf3>
 800b0a2:	f10a 0a01 	add.w	sl, sl, #1
 800b0a6:	4606      	mov	r6, r0
 800b0a8:	e7e5      	b.n	800b076 <__kernel_rem_pio2f+0x31a>
 800b0aa:	3c01      	subs	r4, #1
 800b0ac:	e770      	b.n	800af90 <__kernel_rem_pio2f+0x234>
 800b0ae:	9b06      	ldr	r3, [sp, #24]
 800b0b0:	9a02      	ldr	r2, [sp, #8]
 800b0b2:	4648      	mov	r0, r9
 800b0b4:	1a99      	subs	r1, r3, r2
 800b0b6:	f000 fa77 	bl	800b5a8 <scalbnf>
 800b0ba:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800b0be:	4604      	mov	r4, r0
 800b0c0:	f7f6 f882 	bl	80011c8 <__aeabi_fcmpge>
 800b0c4:	b300      	cbz	r0, 800b108 <__kernel_rem_pio2f+0x3ac>
 800b0c6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	f7f5 feca 	bl	8000e64 <__aeabi_fmul>
 800b0d0:	f7f6 f88e 	bl	80011f0 <__aeabi_f2iz>
 800b0d4:	f7f5 fe72 	bl	8000dbc <__aeabi_i2f>
 800b0d8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800b0dc:	4681      	mov	r9, r0
 800b0de:	f7f5 fec1 	bl	8000e64 <__aeabi_fmul>
 800b0e2:	4601      	mov	r1, r0
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f7f5 fdb3 	bl	8000c50 <__aeabi_fsub>
 800b0ea:	f7f6 f881 	bl	80011f0 <__aeabi_f2iz>
 800b0ee:	ab0a      	add	r3, sp, #40	; 0x28
 800b0f0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b0f4:	4648      	mov	r0, r9
 800b0f6:	f7f6 f87b 	bl	80011f0 <__aeabi_f2iz>
 800b0fa:	f108 0401 	add.w	r4, r8, #1
 800b0fe:	ab0a      	add	r3, sp, #40	; 0x28
 800b100:	3708      	adds	r7, #8
 800b102:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b106:	e74a      	b.n	800af9e <__kernel_rem_pio2f+0x242>
 800b108:	4620      	mov	r0, r4
 800b10a:	f7f6 f871 	bl	80011f0 <__aeabi_f2iz>
 800b10e:	ab0a      	add	r3, sp, #40	; 0x28
 800b110:	4644      	mov	r4, r8
 800b112:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b116:	e742      	b.n	800af9e <__kernel_rem_pio2f+0x242>
 800b118:	ab0a      	add	r3, sp, #40	; 0x28
 800b11a:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800b11e:	f7f5 fe4d 	bl	8000dbc <__aeabi_i2f>
 800b122:	4649      	mov	r1, r9
 800b124:	f7f5 fe9e 	bl	8000e64 <__aeabi_fmul>
 800b128:	4641      	mov	r1, r8
 800b12a:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800b12e:	4648      	mov	r0, r9
 800b130:	f7f5 fe98 	bl	8000e64 <__aeabi_fmul>
 800b134:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b138:	4681      	mov	r9, r0
 800b13a:	e73a      	b.n	800afb2 <__kernel_rem_pio2f+0x256>
 800b13c:	f853 0b04 	ldr.w	r0, [r3], #4
 800b140:	f85b 1b04 	ldr.w	r1, [fp], #4
 800b144:	9203      	str	r2, [sp, #12]
 800b146:	9302      	str	r3, [sp, #8]
 800b148:	f7f5 fe8c 	bl	8000e64 <__aeabi_fmul>
 800b14c:	4601      	mov	r1, r0
 800b14e:	4640      	mov	r0, r8
 800b150:	f7f5 fd80 	bl	8000c54 <__addsf3>
 800b154:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b158:	4680      	mov	r8, r0
 800b15a:	f10a 0a01 	add.w	sl, sl, #1
 800b15e:	9901      	ldr	r1, [sp, #4]
 800b160:	458a      	cmp	sl, r1
 800b162:	dc01      	bgt.n	800b168 <__kernel_rem_pio2f+0x40c>
 800b164:	45ca      	cmp	sl, r9
 800b166:	dde9      	ble.n	800b13c <__kernel_rem_pio2f+0x3e0>
 800b168:	ab5a      	add	r3, sp, #360	; 0x168
 800b16a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800b16e:	f849 8ca0 	str.w	r8, [r9, #-160]
 800b172:	3f01      	subs	r7, #1
 800b174:	e723      	b.n	800afbe <__kernel_rem_pio2f+0x262>
 800b176:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800b178:	2b02      	cmp	r3, #2
 800b17a:	dc07      	bgt.n	800b18c <__kernel_rem_pio2f+0x430>
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	dc4d      	bgt.n	800b21c <__kernel_rem_pio2f+0x4c0>
 800b180:	d02e      	beq.n	800b1e0 <__kernel_rem_pio2f+0x484>
 800b182:	f006 0007 	and.w	r0, r6, #7
 800b186:	b05b      	add	sp, #364	; 0x16c
 800b188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800b18e:	2b03      	cmp	r3, #3
 800b190:	d1f7      	bne.n	800b182 <__kernel_rem_pio2f+0x426>
 800b192:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800b196:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800b19a:	46b8      	mov	r8, r7
 800b19c:	46a2      	mov	sl, r4
 800b19e:	f1ba 0f00 	cmp.w	sl, #0
 800b1a2:	dc48      	bgt.n	800b236 <__kernel_rem_pio2f+0x4da>
 800b1a4:	46a1      	mov	r9, r4
 800b1a6:	f1b9 0f01 	cmp.w	r9, #1
 800b1aa:	dc5f      	bgt.n	800b26c <__kernel_rem_pio2f+0x510>
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	2c01      	cmp	r4, #1
 800b1b0:	dc75      	bgt.n	800b29e <__kernel_rem_pio2f+0x542>
 800b1b2:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800b1b4:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800b1b6:	2d00      	cmp	r5, #0
 800b1b8:	d177      	bne.n	800b2aa <__kernel_rem_pio2f+0x54e>
 800b1ba:	9900      	ldr	r1, [sp, #0]
 800b1bc:	600a      	str	r2, [r1, #0]
 800b1be:	460a      	mov	r2, r1
 800b1c0:	604b      	str	r3, [r1, #4]
 800b1c2:	6090      	str	r0, [r2, #8]
 800b1c4:	e7dd      	b.n	800b182 <__kernel_rem_pio2f+0x426>
 800b1c6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800b1ca:	f7f5 fd43 	bl	8000c54 <__addsf3>
 800b1ce:	3c01      	subs	r4, #1
 800b1d0:	2c00      	cmp	r4, #0
 800b1d2:	daf8      	bge.n	800b1c6 <__kernel_rem_pio2f+0x46a>
 800b1d4:	b10d      	cbz	r5, 800b1da <__kernel_rem_pio2f+0x47e>
 800b1d6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b1da:	9b00      	ldr	r3, [sp, #0]
 800b1dc:	6018      	str	r0, [r3, #0]
 800b1de:	e7d0      	b.n	800b182 <__kernel_rem_pio2f+0x426>
 800b1e0:	2000      	movs	r0, #0
 800b1e2:	af32      	add	r7, sp, #200	; 0xc8
 800b1e4:	e7f4      	b.n	800b1d0 <__kernel_rem_pio2f+0x474>
 800b1e6:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800b1ea:	f7f5 fd33 	bl	8000c54 <__addsf3>
 800b1ee:	3f01      	subs	r7, #1
 800b1f0:	2f00      	cmp	r7, #0
 800b1f2:	daf8      	bge.n	800b1e6 <__kernel_rem_pio2f+0x48a>
 800b1f4:	b1bd      	cbz	r5, 800b226 <__kernel_rem_pio2f+0x4ca>
 800b1f6:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800b1fa:	9a00      	ldr	r2, [sp, #0]
 800b1fc:	4601      	mov	r1, r0
 800b1fe:	6013      	str	r3, [r2, #0]
 800b200:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800b202:	f7f5 fd25 	bl	8000c50 <__aeabi_fsub>
 800b206:	2701      	movs	r7, #1
 800b208:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800b20c:	42bc      	cmp	r4, r7
 800b20e:	da0c      	bge.n	800b22a <__kernel_rem_pio2f+0x4ce>
 800b210:	b10d      	cbz	r5, 800b216 <__kernel_rem_pio2f+0x4ba>
 800b212:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b216:	9b00      	ldr	r3, [sp, #0]
 800b218:	6058      	str	r0, [r3, #4]
 800b21a:	e7b2      	b.n	800b182 <__kernel_rem_pio2f+0x426>
 800b21c:	4627      	mov	r7, r4
 800b21e:	2000      	movs	r0, #0
 800b220:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800b224:	e7e4      	b.n	800b1f0 <__kernel_rem_pio2f+0x494>
 800b226:	4603      	mov	r3, r0
 800b228:	e7e7      	b.n	800b1fa <__kernel_rem_pio2f+0x49e>
 800b22a:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800b22e:	f7f5 fd11 	bl	8000c54 <__addsf3>
 800b232:	3701      	adds	r7, #1
 800b234:	e7ea      	b.n	800b20c <__kernel_rem_pio2f+0x4b0>
 800b236:	f8d8 3000 	ldr.w	r3, [r8]
 800b23a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b23e:	4619      	mov	r1, r3
 800b240:	4610      	mov	r0, r2
 800b242:	9302      	str	r3, [sp, #8]
 800b244:	9201      	str	r2, [sp, #4]
 800b246:	f7f5 fd05 	bl	8000c54 <__addsf3>
 800b24a:	9a01      	ldr	r2, [sp, #4]
 800b24c:	4601      	mov	r1, r0
 800b24e:	4681      	mov	r9, r0
 800b250:	4610      	mov	r0, r2
 800b252:	f7f5 fcfd 	bl	8000c50 <__aeabi_fsub>
 800b256:	9b02      	ldr	r3, [sp, #8]
 800b258:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b25c:	4619      	mov	r1, r3
 800b25e:	f7f5 fcf9 	bl	8000c54 <__addsf3>
 800b262:	f848 0904 	str.w	r0, [r8], #-4
 800b266:	f8c8 9000 	str.w	r9, [r8]
 800b26a:	e798      	b.n	800b19e <__kernel_rem_pio2f+0x442>
 800b26c:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800b270:	f8d7 a000 	ldr.w	sl, [r7]
 800b274:	4618      	mov	r0, r3
 800b276:	4651      	mov	r1, sl
 800b278:	9301      	str	r3, [sp, #4]
 800b27a:	f7f5 fceb 	bl	8000c54 <__addsf3>
 800b27e:	9b01      	ldr	r3, [sp, #4]
 800b280:	4601      	mov	r1, r0
 800b282:	4680      	mov	r8, r0
 800b284:	4618      	mov	r0, r3
 800b286:	f7f5 fce3 	bl	8000c50 <__aeabi_fsub>
 800b28a:	4651      	mov	r1, sl
 800b28c:	f7f5 fce2 	bl	8000c54 <__addsf3>
 800b290:	f847 0904 	str.w	r0, [r7], #-4
 800b294:	f109 39ff 	add.w	r9, r9, #4294967295
 800b298:	f8c7 8000 	str.w	r8, [r7]
 800b29c:	e783      	b.n	800b1a6 <__kernel_rem_pio2f+0x44a>
 800b29e:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800b2a2:	f7f5 fcd7 	bl	8000c54 <__addsf3>
 800b2a6:	3c01      	subs	r4, #1
 800b2a8:	e781      	b.n	800b1ae <__kernel_rem_pio2f+0x452>
 800b2aa:	9900      	ldr	r1, [sp, #0]
 800b2ac:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800b2b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b2b4:	600a      	str	r2, [r1, #0]
 800b2b6:	604b      	str	r3, [r1, #4]
 800b2b8:	460a      	mov	r2, r1
 800b2ba:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b2be:	e780      	b.n	800b1c2 <__kernel_rem_pio2f+0x466>

0800b2c0 <__kernel_tanf>:
 800b2c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c4:	f020 4a00 	bic.w	sl, r0, #2147483648	; 0x80000000
 800b2c8:	f1ba 5f46 	cmp.w	sl, #830472192	; 0x31800000
 800b2cc:	4604      	mov	r4, r0
 800b2ce:	460e      	mov	r6, r1
 800b2d0:	4690      	mov	r8, r2
 800b2d2:	4607      	mov	r7, r0
 800b2d4:	da1b      	bge.n	800b30e <__kernel_tanf+0x4e>
 800b2d6:	f7f5 ff8b 	bl	80011f0 <__aeabi_f2iz>
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	d12f      	bne.n	800b33e <__kernel_tanf+0x7e>
 800b2de:	f108 0301 	add.w	r3, r8, #1
 800b2e2:	ea53 030a 	orrs.w	r3, r3, sl
 800b2e6:	d10c      	bne.n	800b302 <__kernel_tanf+0x42>
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	f000 f917 	bl	800b51c <fabsf>
 800b2ee:	4601      	mov	r1, r0
 800b2f0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b2f4:	f7f5 fe6a 	bl	8000fcc <__aeabi_fdiv>
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	b003      	add	sp, #12
 800b2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b302:	f1b8 0f01 	cmp.w	r8, #1
 800b306:	d0f8      	beq.n	800b2fa <__kernel_tanf+0x3a>
 800b308:	4621      	mov	r1, r4
 800b30a:	4872      	ldr	r0, [pc, #456]	; (800b4d4 <__kernel_tanf+0x214>)
 800b30c:	e7f2      	b.n	800b2f4 <__kernel_tanf+0x34>
 800b30e:	4b72      	ldr	r3, [pc, #456]	; (800b4d8 <__kernel_tanf+0x218>)
 800b310:	459a      	cmp	sl, r3
 800b312:	db14      	blt.n	800b33e <__kernel_tanf+0x7e>
 800b314:	2800      	cmp	r0, #0
 800b316:	bfbe      	ittt	lt
 800b318:	f100 4000 	addlt.w	r0, r0, #2147483648	; 0x80000000
 800b31c:	4604      	movlt	r4, r0
 800b31e:	f101 4600 	addlt.w	r6, r1, #2147483648	; 0x80000000
 800b322:	486e      	ldr	r0, [pc, #440]	; (800b4dc <__kernel_tanf+0x21c>)
 800b324:	4621      	mov	r1, r4
 800b326:	f7f5 fc93 	bl	8000c50 <__aeabi_fsub>
 800b32a:	4604      	mov	r4, r0
 800b32c:	4631      	mov	r1, r6
 800b32e:	486c      	ldr	r0, [pc, #432]	; (800b4e0 <__kernel_tanf+0x220>)
 800b330:	f7f5 fc8e 	bl	8000c50 <__aeabi_fsub>
 800b334:	4621      	mov	r1, r4
 800b336:	f7f5 fc8d 	bl	8000c54 <__addsf3>
 800b33a:	2600      	movs	r6, #0
 800b33c:	4604      	mov	r4, r0
 800b33e:	4621      	mov	r1, r4
 800b340:	4620      	mov	r0, r4
 800b342:	f7f5 fd8f 	bl	8000e64 <__aeabi_fmul>
 800b346:	4601      	mov	r1, r0
 800b348:	4681      	mov	r9, r0
 800b34a:	f7f5 fd8b 	bl	8000e64 <__aeabi_fmul>
 800b34e:	4649      	mov	r1, r9
 800b350:	4605      	mov	r5, r0
 800b352:	4620      	mov	r0, r4
 800b354:	f7f5 fd86 	bl	8000e64 <__aeabi_fmul>
 800b358:	4962      	ldr	r1, [pc, #392]	; (800b4e4 <__kernel_tanf+0x224>)
 800b35a:	4683      	mov	fp, r0
 800b35c:	4628      	mov	r0, r5
 800b35e:	f7f5 fd81 	bl	8000e64 <__aeabi_fmul>
 800b362:	4961      	ldr	r1, [pc, #388]	; (800b4e8 <__kernel_tanf+0x228>)
 800b364:	f7f5 fc76 	bl	8000c54 <__addsf3>
 800b368:	4629      	mov	r1, r5
 800b36a:	f7f5 fd7b 	bl	8000e64 <__aeabi_fmul>
 800b36e:	495f      	ldr	r1, [pc, #380]	; (800b4ec <__kernel_tanf+0x22c>)
 800b370:	f7f5 fc70 	bl	8000c54 <__addsf3>
 800b374:	4629      	mov	r1, r5
 800b376:	f7f5 fd75 	bl	8000e64 <__aeabi_fmul>
 800b37a:	495d      	ldr	r1, [pc, #372]	; (800b4f0 <__kernel_tanf+0x230>)
 800b37c:	f7f5 fc6a 	bl	8000c54 <__addsf3>
 800b380:	4629      	mov	r1, r5
 800b382:	f7f5 fd6f 	bl	8000e64 <__aeabi_fmul>
 800b386:	495b      	ldr	r1, [pc, #364]	; (800b4f4 <__kernel_tanf+0x234>)
 800b388:	f7f5 fc64 	bl	8000c54 <__addsf3>
 800b38c:	4629      	mov	r1, r5
 800b38e:	f7f5 fd69 	bl	8000e64 <__aeabi_fmul>
 800b392:	4959      	ldr	r1, [pc, #356]	; (800b4f8 <__kernel_tanf+0x238>)
 800b394:	f7f5 fc5e 	bl	8000c54 <__addsf3>
 800b398:	4649      	mov	r1, r9
 800b39a:	f7f5 fd63 	bl	8000e64 <__aeabi_fmul>
 800b39e:	4957      	ldr	r1, [pc, #348]	; (800b4fc <__kernel_tanf+0x23c>)
 800b3a0:	9001      	str	r0, [sp, #4]
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	f7f5 fd5e 	bl	8000e64 <__aeabi_fmul>
 800b3a8:	4955      	ldr	r1, [pc, #340]	; (800b500 <__kernel_tanf+0x240>)
 800b3aa:	f7f5 fc53 	bl	8000c54 <__addsf3>
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f7f5 fd58 	bl	8000e64 <__aeabi_fmul>
 800b3b4:	4953      	ldr	r1, [pc, #332]	; (800b504 <__kernel_tanf+0x244>)
 800b3b6:	f7f5 fc4d 	bl	8000c54 <__addsf3>
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	f7f5 fd52 	bl	8000e64 <__aeabi_fmul>
 800b3c0:	4951      	ldr	r1, [pc, #324]	; (800b508 <__kernel_tanf+0x248>)
 800b3c2:	f7f5 fc47 	bl	8000c54 <__addsf3>
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	f7f5 fd4c 	bl	8000e64 <__aeabi_fmul>
 800b3cc:	494f      	ldr	r1, [pc, #316]	; (800b50c <__kernel_tanf+0x24c>)
 800b3ce:	f7f5 fc41 	bl	8000c54 <__addsf3>
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	f7f5 fd46 	bl	8000e64 <__aeabi_fmul>
 800b3d8:	494d      	ldr	r1, [pc, #308]	; (800b510 <__kernel_tanf+0x250>)
 800b3da:	f7f5 fc3b 	bl	8000c54 <__addsf3>
 800b3de:	9b01      	ldr	r3, [sp, #4]
 800b3e0:	4601      	mov	r1, r0
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7f5 fc36 	bl	8000c54 <__addsf3>
 800b3e8:	4659      	mov	r1, fp
 800b3ea:	f7f5 fd3b 	bl	8000e64 <__aeabi_fmul>
 800b3ee:	4631      	mov	r1, r6
 800b3f0:	f7f5 fc30 	bl	8000c54 <__addsf3>
 800b3f4:	4649      	mov	r1, r9
 800b3f6:	f7f5 fd35 	bl	8000e64 <__aeabi_fmul>
 800b3fa:	4631      	mov	r1, r6
 800b3fc:	f7f5 fc2a 	bl	8000c54 <__addsf3>
 800b400:	4605      	mov	r5, r0
 800b402:	4944      	ldr	r1, [pc, #272]	; (800b514 <__kernel_tanf+0x254>)
 800b404:	4658      	mov	r0, fp
 800b406:	f7f5 fd2d 	bl	8000e64 <__aeabi_fmul>
 800b40a:	4629      	mov	r1, r5
 800b40c:	f7f5 fc22 	bl	8000c54 <__addsf3>
 800b410:	4601      	mov	r1, r0
 800b412:	4681      	mov	r9, r0
 800b414:	4620      	mov	r0, r4
 800b416:	f7f5 fc1d 	bl	8000c54 <__addsf3>
 800b41a:	4b2f      	ldr	r3, [pc, #188]	; (800b4d8 <__kernel_tanf+0x218>)
 800b41c:	4605      	mov	r5, r0
 800b41e:	459a      	cmp	sl, r3
 800b420:	db2b      	blt.n	800b47a <__kernel_tanf+0x1ba>
 800b422:	4640      	mov	r0, r8
 800b424:	f7f5 fcca 	bl	8000dbc <__aeabi_i2f>
 800b428:	4629      	mov	r1, r5
 800b42a:	4606      	mov	r6, r0
 800b42c:	4628      	mov	r0, r5
 800b42e:	f7f5 fd19 	bl	8000e64 <__aeabi_fmul>
 800b432:	4631      	mov	r1, r6
 800b434:	4680      	mov	r8, r0
 800b436:	4628      	mov	r0, r5
 800b438:	f7f5 fc0c 	bl	8000c54 <__addsf3>
 800b43c:	4601      	mov	r1, r0
 800b43e:	4640      	mov	r0, r8
 800b440:	f7f5 fdc4 	bl	8000fcc <__aeabi_fdiv>
 800b444:	4649      	mov	r1, r9
 800b446:	f7f5 fc03 	bl	8000c50 <__aeabi_fsub>
 800b44a:	4601      	mov	r1, r0
 800b44c:	4620      	mov	r0, r4
 800b44e:	f7f5 fbff 	bl	8000c50 <__aeabi_fsub>
 800b452:	4601      	mov	r1, r0
 800b454:	f7f5 fbfe 	bl	8000c54 <__addsf3>
 800b458:	4601      	mov	r1, r0
 800b45a:	4630      	mov	r0, r6
 800b45c:	f7f5 fbf8 	bl	8000c50 <__aeabi_fsub>
 800b460:	17bf      	asrs	r7, r7, #30
 800b462:	f007 0702 	and.w	r7, r7, #2
 800b466:	4604      	mov	r4, r0
 800b468:	f1c7 0001 	rsb	r0, r7, #1
 800b46c:	f7f5 fca6 	bl	8000dbc <__aeabi_i2f>
 800b470:	4601      	mov	r1, r0
 800b472:	4620      	mov	r0, r4
 800b474:	f7f5 fcf6 	bl	8000e64 <__aeabi_fmul>
 800b478:	e73e      	b.n	800b2f8 <__kernel_tanf+0x38>
 800b47a:	f1b8 0f01 	cmp.w	r8, #1
 800b47e:	d027      	beq.n	800b4d0 <__kernel_tanf+0x210>
 800b480:	4e25      	ldr	r6, [pc, #148]	; (800b518 <__kernel_tanf+0x258>)
 800b482:	4601      	mov	r1, r0
 800b484:	ea06 0800 	and.w	r8, r6, r0
 800b488:	4812      	ldr	r0, [pc, #72]	; (800b4d4 <__kernel_tanf+0x214>)
 800b48a:	f7f5 fd9f 	bl	8000fcc <__aeabi_fdiv>
 800b48e:	4621      	mov	r1, r4
 800b490:	4006      	ands	r6, r0
 800b492:	4607      	mov	r7, r0
 800b494:	4640      	mov	r0, r8
 800b496:	f7f5 fbdb 	bl	8000c50 <__aeabi_fsub>
 800b49a:	4601      	mov	r1, r0
 800b49c:	4648      	mov	r0, r9
 800b49e:	f7f5 fbd7 	bl	8000c50 <__aeabi_fsub>
 800b4a2:	4631      	mov	r1, r6
 800b4a4:	f7f5 fcde 	bl	8000e64 <__aeabi_fmul>
 800b4a8:	4631      	mov	r1, r6
 800b4aa:	4604      	mov	r4, r0
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	f7f5 fcd9 	bl	8000e64 <__aeabi_fmul>
 800b4b2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b4b6:	f7f5 fbcd 	bl	8000c54 <__addsf3>
 800b4ba:	4601      	mov	r1, r0
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f7f5 fbc9 	bl	8000c54 <__addsf3>
 800b4c2:	4639      	mov	r1, r7
 800b4c4:	f7f5 fcce 	bl	8000e64 <__aeabi_fmul>
 800b4c8:	4631      	mov	r1, r6
 800b4ca:	f7f5 fbc3 	bl	8000c54 <__addsf3>
 800b4ce:	e713      	b.n	800b2f8 <__kernel_tanf+0x38>
 800b4d0:	4604      	mov	r4, r0
 800b4d2:	e712      	b.n	800b2fa <__kernel_tanf+0x3a>
 800b4d4:	bf800000 	.word	0xbf800000
 800b4d8:	3f2ca140 	.word	0x3f2ca140
 800b4dc:	3f490fda 	.word	0x3f490fda
 800b4e0:	33222168 	.word	0x33222168
 800b4e4:	37d95384 	.word	0x37d95384
 800b4e8:	3895c07a 	.word	0x3895c07a
 800b4ec:	398137b9 	.word	0x398137b9
 800b4f0:	3abede48 	.word	0x3abede48
 800b4f4:	3c11371f 	.word	0x3c11371f
 800b4f8:	3d5d0dd1 	.word	0x3d5d0dd1
 800b4fc:	b79bae5f 	.word	0xb79bae5f
 800b500:	38a3f445 	.word	0x38a3f445
 800b504:	3a1a26c8 	.word	0x3a1a26c8
 800b508:	3b6b6916 	.word	0x3b6b6916
 800b50c:	3cb327a4 	.word	0x3cb327a4
 800b510:	3e088889 	.word	0x3e088889
 800b514:	3eaaaaab 	.word	0x3eaaaaab
 800b518:	fffff000 	.word	0xfffff000

0800b51c <fabsf>:
 800b51c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800b520:	4770      	bx	lr
	...

0800b524 <floorf>:
 800b524:	b570      	push	{r4, r5, r6, lr}
 800b526:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800b52a:	3d7f      	subs	r5, #127	; 0x7f
 800b52c:	2d16      	cmp	r5, #22
 800b52e:	4601      	mov	r1, r0
 800b530:	4604      	mov	r4, r0
 800b532:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800b536:	dc26      	bgt.n	800b586 <floorf+0x62>
 800b538:	2d00      	cmp	r5, #0
 800b53a:	da0e      	bge.n	800b55a <floorf+0x36>
 800b53c:	4917      	ldr	r1, [pc, #92]	; (800b59c <floorf+0x78>)
 800b53e:	f7f5 fb89 	bl	8000c54 <__addsf3>
 800b542:	2100      	movs	r1, #0
 800b544:	f7f5 fe4a 	bl	80011dc <__aeabi_fcmpgt>
 800b548:	b128      	cbz	r0, 800b556 <floorf+0x32>
 800b54a:	2c00      	cmp	r4, #0
 800b54c:	da23      	bge.n	800b596 <floorf+0x72>
 800b54e:	4b14      	ldr	r3, [pc, #80]	; (800b5a0 <floorf+0x7c>)
 800b550:	2e00      	cmp	r6, #0
 800b552:	bf18      	it	ne
 800b554:	461c      	movne	r4, r3
 800b556:	4621      	mov	r1, r4
 800b558:	e01b      	b.n	800b592 <floorf+0x6e>
 800b55a:	4e12      	ldr	r6, [pc, #72]	; (800b5a4 <floorf+0x80>)
 800b55c:	412e      	asrs	r6, r5
 800b55e:	4230      	tst	r0, r6
 800b560:	d017      	beq.n	800b592 <floorf+0x6e>
 800b562:	490e      	ldr	r1, [pc, #56]	; (800b59c <floorf+0x78>)
 800b564:	f7f5 fb76 	bl	8000c54 <__addsf3>
 800b568:	2100      	movs	r1, #0
 800b56a:	f7f5 fe37 	bl	80011dc <__aeabi_fcmpgt>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d0f1      	beq.n	800b556 <floorf+0x32>
 800b572:	2c00      	cmp	r4, #0
 800b574:	bfbe      	ittt	lt
 800b576:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800b57a:	fa43 f505 	asrlt.w	r5, r3, r5
 800b57e:	1964      	addlt	r4, r4, r5
 800b580:	ea24 0406 	bic.w	r4, r4, r6
 800b584:	e7e7      	b.n	800b556 <floorf+0x32>
 800b586:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800b58a:	d302      	bcc.n	800b592 <floorf+0x6e>
 800b58c:	f7f5 fb62 	bl	8000c54 <__addsf3>
 800b590:	4601      	mov	r1, r0
 800b592:	4608      	mov	r0, r1
 800b594:	bd70      	pop	{r4, r5, r6, pc}
 800b596:	2400      	movs	r4, #0
 800b598:	e7dd      	b.n	800b556 <floorf+0x32>
 800b59a:	bf00      	nop
 800b59c:	7149f2ca 	.word	0x7149f2ca
 800b5a0:	bf800000 	.word	0xbf800000
 800b5a4:	007fffff 	.word	0x007fffff

0800b5a8 <scalbnf>:
 800b5a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b5ac:	b538      	push	{r3, r4, r5, lr}
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	460d      	mov	r5, r1
 800b5b2:	4604      	mov	r4, r0
 800b5b4:	d02a      	beq.n	800b60c <scalbnf+0x64>
 800b5b6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b5ba:	d304      	bcc.n	800b5c6 <scalbnf+0x1e>
 800b5bc:	4601      	mov	r1, r0
 800b5be:	f7f5 fb49 	bl	8000c54 <__addsf3>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	e022      	b.n	800b60c <scalbnf+0x64>
 800b5c6:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800b5ca:	d117      	bne.n	800b5fc <scalbnf+0x54>
 800b5cc:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b5d0:	f7f5 fc48 	bl	8000e64 <__aeabi_fmul>
 800b5d4:	4a17      	ldr	r2, [pc, #92]	; (800b634 <scalbnf+0x8c>)
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	4295      	cmp	r5, r2
 800b5da:	db0b      	blt.n	800b5f4 <scalbnf+0x4c>
 800b5dc:	4604      	mov	r4, r0
 800b5de:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b5e2:	3a19      	subs	r2, #25
 800b5e4:	442a      	add	r2, r5
 800b5e6:	2afe      	cmp	r2, #254	; 0xfe
 800b5e8:	dd0a      	ble.n	800b600 <scalbnf+0x58>
 800b5ea:	4913      	ldr	r1, [pc, #76]	; (800b638 <scalbnf+0x90>)
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f361 001e 	bfi	r0, r1, #0, #31
 800b5f2:	e000      	b.n	800b5f6 <scalbnf+0x4e>
 800b5f4:	4911      	ldr	r1, [pc, #68]	; (800b63c <scalbnf+0x94>)
 800b5f6:	f7f5 fc35 	bl	8000e64 <__aeabi_fmul>
 800b5fa:	e7e2      	b.n	800b5c2 <scalbnf+0x1a>
 800b5fc:	0dd2      	lsrs	r2, r2, #23
 800b5fe:	e7f1      	b.n	800b5e4 <scalbnf+0x3c>
 800b600:	2a00      	cmp	r2, #0
 800b602:	dd05      	ble.n	800b610 <scalbnf+0x68>
 800b604:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800b608:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800b60c:	4618      	mov	r0, r3
 800b60e:	bd38      	pop	{r3, r4, r5, pc}
 800b610:	f112 0f16 	cmn.w	r2, #22
 800b614:	da05      	bge.n	800b622 <scalbnf+0x7a>
 800b616:	f24c 3250 	movw	r2, #50000	; 0xc350
 800b61a:	4295      	cmp	r5, r2
 800b61c:	dce5      	bgt.n	800b5ea <scalbnf+0x42>
 800b61e:	4907      	ldr	r1, [pc, #28]	; (800b63c <scalbnf+0x94>)
 800b620:	e7e4      	b.n	800b5ec <scalbnf+0x44>
 800b622:	3219      	adds	r2, #25
 800b624:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800b628:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800b62c:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800b630:	e7e1      	b.n	800b5f6 <scalbnf+0x4e>
 800b632:	bf00      	nop
 800b634:	ffff3cb0 	.word	0xffff3cb0
 800b638:	7149f2ca 	.word	0x7149f2ca
 800b63c:	0da24260 	.word	0x0da24260

0800b640 <__errno>:
 800b640:	4b01      	ldr	r3, [pc, #4]	; (800b648 <__errno+0x8>)
 800b642:	6818      	ldr	r0, [r3, #0]
 800b644:	4770      	bx	lr
 800b646:	bf00      	nop
 800b648:	200000e8 	.word	0x200000e8

0800b64c <memcpy>:
 800b64c:	440a      	add	r2, r1
 800b64e:	4291      	cmp	r1, r2
 800b650:	f100 33ff 	add.w	r3, r0, #4294967295
 800b654:	d100      	bne.n	800b658 <memcpy+0xc>
 800b656:	4770      	bx	lr
 800b658:	b510      	push	{r4, lr}
 800b65a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b65e:	4291      	cmp	r1, r2
 800b660:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b664:	d1f9      	bne.n	800b65a <memcpy+0xe>
 800b666:	bd10      	pop	{r4, pc}

0800b668 <memset>:
 800b668:	4603      	mov	r3, r0
 800b66a:	4402      	add	r2, r0
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d100      	bne.n	800b672 <memset+0xa>
 800b670:	4770      	bx	lr
 800b672:	f803 1b01 	strb.w	r1, [r3], #1
 800b676:	e7f9      	b.n	800b66c <memset+0x4>

0800b678 <__cvt>:
 800b678:	2b00      	cmp	r3, #0
 800b67a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b67e:	461f      	mov	r7, r3
 800b680:	bfbb      	ittet	lt
 800b682:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b686:	461f      	movlt	r7, r3
 800b688:	2300      	movge	r3, #0
 800b68a:	232d      	movlt	r3, #45	; 0x2d
 800b68c:	b088      	sub	sp, #32
 800b68e:	4614      	mov	r4, r2
 800b690:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b692:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b694:	7013      	strb	r3, [r2, #0]
 800b696:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b698:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b69c:	f023 0820 	bic.w	r8, r3, #32
 800b6a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b6a4:	d005      	beq.n	800b6b2 <__cvt+0x3a>
 800b6a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b6aa:	d100      	bne.n	800b6ae <__cvt+0x36>
 800b6ac:	3501      	adds	r5, #1
 800b6ae:	2302      	movs	r3, #2
 800b6b0:	e000      	b.n	800b6b4 <__cvt+0x3c>
 800b6b2:	2303      	movs	r3, #3
 800b6b4:	aa07      	add	r2, sp, #28
 800b6b6:	9204      	str	r2, [sp, #16]
 800b6b8:	aa06      	add	r2, sp, #24
 800b6ba:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b6be:	e9cd 3500 	strd	r3, r5, [sp]
 800b6c2:	4622      	mov	r2, r4
 800b6c4:	463b      	mov	r3, r7
 800b6c6:	f001 fedb 	bl	800d480 <_dtoa_r>
 800b6ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	d102      	bne.n	800b6d8 <__cvt+0x60>
 800b6d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6d4:	07db      	lsls	r3, r3, #31
 800b6d6:	d522      	bpl.n	800b71e <__cvt+0xa6>
 800b6d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b6dc:	eb06 0905 	add.w	r9, r6, r5
 800b6e0:	d110      	bne.n	800b704 <__cvt+0x8c>
 800b6e2:	7833      	ldrb	r3, [r6, #0]
 800b6e4:	2b30      	cmp	r3, #48	; 0x30
 800b6e6:	d10a      	bne.n	800b6fe <__cvt+0x86>
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	4639      	mov	r1, r7
 800b6f0:	f7f5 f9ca 	bl	8000a88 <__aeabi_dcmpeq>
 800b6f4:	b918      	cbnz	r0, 800b6fe <__cvt+0x86>
 800b6f6:	f1c5 0501 	rsb	r5, r5, #1
 800b6fa:	f8ca 5000 	str.w	r5, [sl]
 800b6fe:	f8da 3000 	ldr.w	r3, [sl]
 800b702:	4499      	add	r9, r3
 800b704:	2200      	movs	r2, #0
 800b706:	2300      	movs	r3, #0
 800b708:	4620      	mov	r0, r4
 800b70a:	4639      	mov	r1, r7
 800b70c:	f7f5 f9bc 	bl	8000a88 <__aeabi_dcmpeq>
 800b710:	b108      	cbz	r0, 800b716 <__cvt+0x9e>
 800b712:	f8cd 901c 	str.w	r9, [sp, #28]
 800b716:	2230      	movs	r2, #48	; 0x30
 800b718:	9b07      	ldr	r3, [sp, #28]
 800b71a:	454b      	cmp	r3, r9
 800b71c:	d307      	bcc.n	800b72e <__cvt+0xb6>
 800b71e:	4630      	mov	r0, r6
 800b720:	9b07      	ldr	r3, [sp, #28]
 800b722:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b724:	1b9b      	subs	r3, r3, r6
 800b726:	6013      	str	r3, [r2, #0]
 800b728:	b008      	add	sp, #32
 800b72a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b72e:	1c59      	adds	r1, r3, #1
 800b730:	9107      	str	r1, [sp, #28]
 800b732:	701a      	strb	r2, [r3, #0]
 800b734:	e7f0      	b.n	800b718 <__cvt+0xa0>

0800b736 <__exponent>:
 800b736:	4603      	mov	r3, r0
 800b738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b73a:	2900      	cmp	r1, #0
 800b73c:	f803 2b02 	strb.w	r2, [r3], #2
 800b740:	bfb6      	itet	lt
 800b742:	222d      	movlt	r2, #45	; 0x2d
 800b744:	222b      	movge	r2, #43	; 0x2b
 800b746:	4249      	neglt	r1, r1
 800b748:	2909      	cmp	r1, #9
 800b74a:	7042      	strb	r2, [r0, #1]
 800b74c:	dd2b      	ble.n	800b7a6 <__exponent+0x70>
 800b74e:	f10d 0407 	add.w	r4, sp, #7
 800b752:	46a4      	mov	ip, r4
 800b754:	270a      	movs	r7, #10
 800b756:	fb91 f6f7 	sdiv	r6, r1, r7
 800b75a:	460a      	mov	r2, r1
 800b75c:	46a6      	mov	lr, r4
 800b75e:	fb07 1516 	mls	r5, r7, r6, r1
 800b762:	2a63      	cmp	r2, #99	; 0x63
 800b764:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800b768:	4631      	mov	r1, r6
 800b76a:	f104 34ff 	add.w	r4, r4, #4294967295
 800b76e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b772:	dcf0      	bgt.n	800b756 <__exponent+0x20>
 800b774:	3130      	adds	r1, #48	; 0x30
 800b776:	f1ae 0502 	sub.w	r5, lr, #2
 800b77a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b77e:	4629      	mov	r1, r5
 800b780:	1c44      	adds	r4, r0, #1
 800b782:	4561      	cmp	r1, ip
 800b784:	d30a      	bcc.n	800b79c <__exponent+0x66>
 800b786:	f10d 0209 	add.w	r2, sp, #9
 800b78a:	eba2 020e 	sub.w	r2, r2, lr
 800b78e:	4565      	cmp	r5, ip
 800b790:	bf88      	it	hi
 800b792:	2200      	movhi	r2, #0
 800b794:	4413      	add	r3, r2
 800b796:	1a18      	subs	r0, r3, r0
 800b798:	b003      	add	sp, #12
 800b79a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b79c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b7a0:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b7a4:	e7ed      	b.n	800b782 <__exponent+0x4c>
 800b7a6:	2330      	movs	r3, #48	; 0x30
 800b7a8:	3130      	adds	r1, #48	; 0x30
 800b7aa:	7083      	strb	r3, [r0, #2]
 800b7ac:	70c1      	strb	r1, [r0, #3]
 800b7ae:	1d03      	adds	r3, r0, #4
 800b7b0:	e7f1      	b.n	800b796 <__exponent+0x60>
	...

0800b7b4 <_printf_float>:
 800b7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b8:	b091      	sub	sp, #68	; 0x44
 800b7ba:	460c      	mov	r4, r1
 800b7bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800b7c0:	4616      	mov	r6, r2
 800b7c2:	461f      	mov	r7, r3
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	f003 f963 	bl	800ea90 <_localeconv_r>
 800b7ca:	6803      	ldr	r3, [r0, #0]
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	9309      	str	r3, [sp, #36]	; 0x24
 800b7d0:	f7f4 fd2e 	bl	8000230 <strlen>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	930e      	str	r3, [sp, #56]	; 0x38
 800b7d8:	f8d8 3000 	ldr.w	r3, [r8]
 800b7dc:	900a      	str	r0, [sp, #40]	; 0x28
 800b7de:	3307      	adds	r3, #7
 800b7e0:	f023 0307 	bic.w	r3, r3, #7
 800b7e4:	f103 0208 	add.w	r2, r3, #8
 800b7e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b7ec:	f8d4 b000 	ldr.w	fp, [r4]
 800b7f0:	f8c8 2000 	str.w	r2, [r8]
 800b7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b7fc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800b800:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800b804:	930b      	str	r3, [sp, #44]	; 0x2c
 800b806:	f04f 32ff 	mov.w	r2, #4294967295
 800b80a:	4640      	mov	r0, r8
 800b80c:	4b9c      	ldr	r3, [pc, #624]	; (800ba80 <_printf_float+0x2cc>)
 800b80e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b810:	f7f5 f96c 	bl	8000aec <__aeabi_dcmpun>
 800b814:	bb70      	cbnz	r0, 800b874 <_printf_float+0xc0>
 800b816:	f04f 32ff 	mov.w	r2, #4294967295
 800b81a:	4640      	mov	r0, r8
 800b81c:	4b98      	ldr	r3, [pc, #608]	; (800ba80 <_printf_float+0x2cc>)
 800b81e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b820:	f7f5 f946 	bl	8000ab0 <__aeabi_dcmple>
 800b824:	bb30      	cbnz	r0, 800b874 <_printf_float+0xc0>
 800b826:	2200      	movs	r2, #0
 800b828:	2300      	movs	r3, #0
 800b82a:	4640      	mov	r0, r8
 800b82c:	4651      	mov	r1, sl
 800b82e:	f7f5 f935 	bl	8000a9c <__aeabi_dcmplt>
 800b832:	b110      	cbz	r0, 800b83a <_printf_float+0x86>
 800b834:	232d      	movs	r3, #45	; 0x2d
 800b836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b83a:	4b92      	ldr	r3, [pc, #584]	; (800ba84 <_printf_float+0x2d0>)
 800b83c:	4892      	ldr	r0, [pc, #584]	; (800ba88 <_printf_float+0x2d4>)
 800b83e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b842:	bf94      	ite	ls
 800b844:	4698      	movls	r8, r3
 800b846:	4680      	movhi	r8, r0
 800b848:	2303      	movs	r3, #3
 800b84a:	f04f 0a00 	mov.w	sl, #0
 800b84e:	6123      	str	r3, [r4, #16]
 800b850:	f02b 0304 	bic.w	r3, fp, #4
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	4633      	mov	r3, r6
 800b858:	4621      	mov	r1, r4
 800b85a:	4628      	mov	r0, r5
 800b85c:	9700      	str	r7, [sp, #0]
 800b85e:	aa0f      	add	r2, sp, #60	; 0x3c
 800b860:	f000 f9d4 	bl	800bc0c <_printf_common>
 800b864:	3001      	adds	r0, #1
 800b866:	f040 8090 	bne.w	800b98a <_printf_float+0x1d6>
 800b86a:	f04f 30ff 	mov.w	r0, #4294967295
 800b86e:	b011      	add	sp, #68	; 0x44
 800b870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b874:	4642      	mov	r2, r8
 800b876:	4653      	mov	r3, sl
 800b878:	4640      	mov	r0, r8
 800b87a:	4651      	mov	r1, sl
 800b87c:	f7f5 f936 	bl	8000aec <__aeabi_dcmpun>
 800b880:	b148      	cbz	r0, 800b896 <_printf_float+0xe2>
 800b882:	f1ba 0f00 	cmp.w	sl, #0
 800b886:	bfb8      	it	lt
 800b888:	232d      	movlt	r3, #45	; 0x2d
 800b88a:	4880      	ldr	r0, [pc, #512]	; (800ba8c <_printf_float+0x2d8>)
 800b88c:	bfb8      	it	lt
 800b88e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b892:	4b7f      	ldr	r3, [pc, #508]	; (800ba90 <_printf_float+0x2dc>)
 800b894:	e7d3      	b.n	800b83e <_printf_float+0x8a>
 800b896:	6863      	ldr	r3, [r4, #4]
 800b898:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b89c:	1c5a      	adds	r2, r3, #1
 800b89e:	d142      	bne.n	800b926 <_printf_float+0x172>
 800b8a0:	2306      	movs	r3, #6
 800b8a2:	6063      	str	r3, [r4, #4]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	9206      	str	r2, [sp, #24]
 800b8a8:	aa0e      	add	r2, sp, #56	; 0x38
 800b8aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800b8ae:	aa0d      	add	r2, sp, #52	; 0x34
 800b8b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800b8b4:	9203      	str	r2, [sp, #12]
 800b8b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b8ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b8be:	6023      	str	r3, [r4, #0]
 800b8c0:	6863      	ldr	r3, [r4, #4]
 800b8c2:	4642      	mov	r2, r8
 800b8c4:	9300      	str	r3, [sp, #0]
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	4653      	mov	r3, sl
 800b8ca:	910b      	str	r1, [sp, #44]	; 0x2c
 800b8cc:	f7ff fed4 	bl	800b678 <__cvt>
 800b8d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8d2:	4680      	mov	r8, r0
 800b8d4:	2947      	cmp	r1, #71	; 0x47
 800b8d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b8d8:	d108      	bne.n	800b8ec <_printf_float+0x138>
 800b8da:	1cc8      	adds	r0, r1, #3
 800b8dc:	db02      	blt.n	800b8e4 <_printf_float+0x130>
 800b8de:	6863      	ldr	r3, [r4, #4]
 800b8e0:	4299      	cmp	r1, r3
 800b8e2:	dd40      	ble.n	800b966 <_printf_float+0x1b2>
 800b8e4:	f1a9 0902 	sub.w	r9, r9, #2
 800b8e8:	fa5f f989 	uxtb.w	r9, r9
 800b8ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b8f0:	d81f      	bhi.n	800b932 <_printf_float+0x17e>
 800b8f2:	464a      	mov	r2, r9
 800b8f4:	3901      	subs	r1, #1
 800b8f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b8fa:	910d      	str	r1, [sp, #52]	; 0x34
 800b8fc:	f7ff ff1b 	bl	800b736 <__exponent>
 800b900:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b902:	4682      	mov	sl, r0
 800b904:	1813      	adds	r3, r2, r0
 800b906:	2a01      	cmp	r2, #1
 800b908:	6123      	str	r3, [r4, #16]
 800b90a:	dc02      	bgt.n	800b912 <_printf_float+0x15e>
 800b90c:	6822      	ldr	r2, [r4, #0]
 800b90e:	07d2      	lsls	r2, r2, #31
 800b910:	d501      	bpl.n	800b916 <_printf_float+0x162>
 800b912:	3301      	adds	r3, #1
 800b914:	6123      	str	r3, [r4, #16]
 800b916:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d09b      	beq.n	800b856 <_printf_float+0xa2>
 800b91e:	232d      	movs	r3, #45	; 0x2d
 800b920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b924:	e797      	b.n	800b856 <_printf_float+0xa2>
 800b926:	2947      	cmp	r1, #71	; 0x47
 800b928:	d1bc      	bne.n	800b8a4 <_printf_float+0xf0>
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1ba      	bne.n	800b8a4 <_printf_float+0xf0>
 800b92e:	2301      	movs	r3, #1
 800b930:	e7b7      	b.n	800b8a2 <_printf_float+0xee>
 800b932:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b936:	d118      	bne.n	800b96a <_printf_float+0x1b6>
 800b938:	2900      	cmp	r1, #0
 800b93a:	6863      	ldr	r3, [r4, #4]
 800b93c:	dd0b      	ble.n	800b956 <_printf_float+0x1a2>
 800b93e:	6121      	str	r1, [r4, #16]
 800b940:	b913      	cbnz	r3, 800b948 <_printf_float+0x194>
 800b942:	6822      	ldr	r2, [r4, #0]
 800b944:	07d0      	lsls	r0, r2, #31
 800b946:	d502      	bpl.n	800b94e <_printf_float+0x19a>
 800b948:	3301      	adds	r3, #1
 800b94a:	440b      	add	r3, r1
 800b94c:	6123      	str	r3, [r4, #16]
 800b94e:	f04f 0a00 	mov.w	sl, #0
 800b952:	65a1      	str	r1, [r4, #88]	; 0x58
 800b954:	e7df      	b.n	800b916 <_printf_float+0x162>
 800b956:	b913      	cbnz	r3, 800b95e <_printf_float+0x1aa>
 800b958:	6822      	ldr	r2, [r4, #0]
 800b95a:	07d2      	lsls	r2, r2, #31
 800b95c:	d501      	bpl.n	800b962 <_printf_float+0x1ae>
 800b95e:	3302      	adds	r3, #2
 800b960:	e7f4      	b.n	800b94c <_printf_float+0x198>
 800b962:	2301      	movs	r3, #1
 800b964:	e7f2      	b.n	800b94c <_printf_float+0x198>
 800b966:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b96a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b96c:	4299      	cmp	r1, r3
 800b96e:	db05      	blt.n	800b97c <_printf_float+0x1c8>
 800b970:	6823      	ldr	r3, [r4, #0]
 800b972:	6121      	str	r1, [r4, #16]
 800b974:	07d8      	lsls	r0, r3, #31
 800b976:	d5ea      	bpl.n	800b94e <_printf_float+0x19a>
 800b978:	1c4b      	adds	r3, r1, #1
 800b97a:	e7e7      	b.n	800b94c <_printf_float+0x198>
 800b97c:	2900      	cmp	r1, #0
 800b97e:	bfcc      	ite	gt
 800b980:	2201      	movgt	r2, #1
 800b982:	f1c1 0202 	rsble	r2, r1, #2
 800b986:	4413      	add	r3, r2
 800b988:	e7e0      	b.n	800b94c <_printf_float+0x198>
 800b98a:	6823      	ldr	r3, [r4, #0]
 800b98c:	055a      	lsls	r2, r3, #21
 800b98e:	d407      	bmi.n	800b9a0 <_printf_float+0x1ec>
 800b990:	6923      	ldr	r3, [r4, #16]
 800b992:	4642      	mov	r2, r8
 800b994:	4631      	mov	r1, r6
 800b996:	4628      	mov	r0, r5
 800b998:	47b8      	blx	r7
 800b99a:	3001      	adds	r0, #1
 800b99c:	d12b      	bne.n	800b9f6 <_printf_float+0x242>
 800b99e:	e764      	b.n	800b86a <_printf_float+0xb6>
 800b9a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b9a4:	f240 80dd 	bls.w	800bb62 <_printf_float+0x3ae>
 800b9a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	f7f5 f86a 	bl	8000a88 <__aeabi_dcmpeq>
 800b9b4:	2800      	cmp	r0, #0
 800b9b6:	d033      	beq.n	800ba20 <_printf_float+0x26c>
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	4631      	mov	r1, r6
 800b9bc:	4628      	mov	r0, r5
 800b9be:	4a35      	ldr	r2, [pc, #212]	; (800ba94 <_printf_float+0x2e0>)
 800b9c0:	47b8      	blx	r7
 800b9c2:	3001      	adds	r0, #1
 800b9c4:	f43f af51 	beq.w	800b86a <_printf_float+0xb6>
 800b9c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	db02      	blt.n	800b9d6 <_printf_float+0x222>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	07d8      	lsls	r0, r3, #31
 800b9d4:	d50f      	bpl.n	800b9f6 <_printf_float+0x242>
 800b9d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b9da:	4631      	mov	r1, r6
 800b9dc:	4628      	mov	r0, r5
 800b9de:	47b8      	blx	r7
 800b9e0:	3001      	adds	r0, #1
 800b9e2:	f43f af42 	beq.w	800b86a <_printf_float+0xb6>
 800b9e6:	f04f 0800 	mov.w	r8, #0
 800b9ea:	f104 091a 	add.w	r9, r4, #26
 800b9ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	4543      	cmp	r3, r8
 800b9f4:	dc09      	bgt.n	800ba0a <_printf_float+0x256>
 800b9f6:	6823      	ldr	r3, [r4, #0]
 800b9f8:	079b      	lsls	r3, r3, #30
 800b9fa:	f100 8102 	bmi.w	800bc02 <_printf_float+0x44e>
 800b9fe:	68e0      	ldr	r0, [r4, #12]
 800ba00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba02:	4298      	cmp	r0, r3
 800ba04:	bfb8      	it	lt
 800ba06:	4618      	movlt	r0, r3
 800ba08:	e731      	b.n	800b86e <_printf_float+0xba>
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	464a      	mov	r2, r9
 800ba0e:	4631      	mov	r1, r6
 800ba10:	4628      	mov	r0, r5
 800ba12:	47b8      	blx	r7
 800ba14:	3001      	adds	r0, #1
 800ba16:	f43f af28 	beq.w	800b86a <_printf_float+0xb6>
 800ba1a:	f108 0801 	add.w	r8, r8, #1
 800ba1e:	e7e6      	b.n	800b9ee <_printf_float+0x23a>
 800ba20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	dc38      	bgt.n	800ba98 <_printf_float+0x2e4>
 800ba26:	2301      	movs	r3, #1
 800ba28:	4631      	mov	r1, r6
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	4a19      	ldr	r2, [pc, #100]	; (800ba94 <_printf_float+0x2e0>)
 800ba2e:	47b8      	blx	r7
 800ba30:	3001      	adds	r0, #1
 800ba32:	f43f af1a 	beq.w	800b86a <_printf_float+0xb6>
 800ba36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	d102      	bne.n	800ba44 <_printf_float+0x290>
 800ba3e:	6823      	ldr	r3, [r4, #0]
 800ba40:	07d9      	lsls	r1, r3, #31
 800ba42:	d5d8      	bpl.n	800b9f6 <_printf_float+0x242>
 800ba44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba48:	4631      	mov	r1, r6
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	47b8      	blx	r7
 800ba4e:	3001      	adds	r0, #1
 800ba50:	f43f af0b 	beq.w	800b86a <_printf_float+0xb6>
 800ba54:	f04f 0900 	mov.w	r9, #0
 800ba58:	f104 0a1a 	add.w	sl, r4, #26
 800ba5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba5e:	425b      	negs	r3, r3
 800ba60:	454b      	cmp	r3, r9
 800ba62:	dc01      	bgt.n	800ba68 <_printf_float+0x2b4>
 800ba64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba66:	e794      	b.n	800b992 <_printf_float+0x1de>
 800ba68:	2301      	movs	r3, #1
 800ba6a:	4652      	mov	r2, sl
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	4628      	mov	r0, r5
 800ba70:	47b8      	blx	r7
 800ba72:	3001      	adds	r0, #1
 800ba74:	f43f aef9 	beq.w	800b86a <_printf_float+0xb6>
 800ba78:	f109 0901 	add.w	r9, r9, #1
 800ba7c:	e7ee      	b.n	800ba5c <_printf_float+0x2a8>
 800ba7e:	bf00      	nop
 800ba80:	7fefffff 	.word	0x7fefffff
 800ba84:	0803cbec 	.word	0x0803cbec
 800ba88:	0803cbf0 	.word	0x0803cbf0
 800ba8c:	0803cbf8 	.word	0x0803cbf8
 800ba90:	0803cbf4 	.word	0x0803cbf4
 800ba94:	0803bd01 	.word	0x0803bd01
 800ba98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	bfa8      	it	ge
 800baa0:	461a      	movge	r2, r3
 800baa2:	2a00      	cmp	r2, #0
 800baa4:	4691      	mov	r9, r2
 800baa6:	dc37      	bgt.n	800bb18 <_printf_float+0x364>
 800baa8:	f04f 0b00 	mov.w	fp, #0
 800baac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bab0:	f104 021a 	add.w	r2, r4, #26
 800bab4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800bab8:	ebaa 0309 	sub.w	r3, sl, r9
 800babc:	455b      	cmp	r3, fp
 800babe:	dc33      	bgt.n	800bb28 <_printf_float+0x374>
 800bac0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bac4:	429a      	cmp	r2, r3
 800bac6:	db3b      	blt.n	800bb40 <_printf_float+0x38c>
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	07da      	lsls	r2, r3, #31
 800bacc:	d438      	bmi.n	800bb40 <_printf_float+0x38c>
 800bace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bad0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bad2:	eba3 020a 	sub.w	r2, r3, sl
 800bad6:	eba3 0901 	sub.w	r9, r3, r1
 800bada:	4591      	cmp	r9, r2
 800badc:	bfa8      	it	ge
 800bade:	4691      	movge	r9, r2
 800bae0:	f1b9 0f00 	cmp.w	r9, #0
 800bae4:	dc34      	bgt.n	800bb50 <_printf_float+0x39c>
 800bae6:	f04f 0800 	mov.w	r8, #0
 800baea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800baee:	f104 0a1a 	add.w	sl, r4, #26
 800baf2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800baf6:	1a9b      	subs	r3, r3, r2
 800baf8:	eba3 0309 	sub.w	r3, r3, r9
 800bafc:	4543      	cmp	r3, r8
 800bafe:	f77f af7a 	ble.w	800b9f6 <_printf_float+0x242>
 800bb02:	2301      	movs	r3, #1
 800bb04:	4652      	mov	r2, sl
 800bb06:	4631      	mov	r1, r6
 800bb08:	4628      	mov	r0, r5
 800bb0a:	47b8      	blx	r7
 800bb0c:	3001      	adds	r0, #1
 800bb0e:	f43f aeac 	beq.w	800b86a <_printf_float+0xb6>
 800bb12:	f108 0801 	add.w	r8, r8, #1
 800bb16:	e7ec      	b.n	800baf2 <_printf_float+0x33e>
 800bb18:	4613      	mov	r3, r2
 800bb1a:	4631      	mov	r1, r6
 800bb1c:	4642      	mov	r2, r8
 800bb1e:	4628      	mov	r0, r5
 800bb20:	47b8      	blx	r7
 800bb22:	3001      	adds	r0, #1
 800bb24:	d1c0      	bne.n	800baa8 <_printf_float+0x2f4>
 800bb26:	e6a0      	b.n	800b86a <_printf_float+0xb6>
 800bb28:	2301      	movs	r3, #1
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	920b      	str	r2, [sp, #44]	; 0x2c
 800bb30:	47b8      	blx	r7
 800bb32:	3001      	adds	r0, #1
 800bb34:	f43f ae99 	beq.w	800b86a <_printf_float+0xb6>
 800bb38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb3a:	f10b 0b01 	add.w	fp, fp, #1
 800bb3e:	e7b9      	b.n	800bab4 <_printf_float+0x300>
 800bb40:	4631      	mov	r1, r6
 800bb42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb46:	4628      	mov	r0, r5
 800bb48:	47b8      	blx	r7
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	d1bf      	bne.n	800bace <_printf_float+0x31a>
 800bb4e:	e68c      	b.n	800b86a <_printf_float+0xb6>
 800bb50:	464b      	mov	r3, r9
 800bb52:	4631      	mov	r1, r6
 800bb54:	4628      	mov	r0, r5
 800bb56:	eb08 020a 	add.w	r2, r8, sl
 800bb5a:	47b8      	blx	r7
 800bb5c:	3001      	adds	r0, #1
 800bb5e:	d1c2      	bne.n	800bae6 <_printf_float+0x332>
 800bb60:	e683      	b.n	800b86a <_printf_float+0xb6>
 800bb62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb64:	2a01      	cmp	r2, #1
 800bb66:	dc01      	bgt.n	800bb6c <_printf_float+0x3b8>
 800bb68:	07db      	lsls	r3, r3, #31
 800bb6a:	d537      	bpl.n	800bbdc <_printf_float+0x428>
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	4642      	mov	r2, r8
 800bb70:	4631      	mov	r1, r6
 800bb72:	4628      	mov	r0, r5
 800bb74:	47b8      	blx	r7
 800bb76:	3001      	adds	r0, #1
 800bb78:	f43f ae77 	beq.w	800b86a <_printf_float+0xb6>
 800bb7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb80:	4631      	mov	r1, r6
 800bb82:	4628      	mov	r0, r5
 800bb84:	47b8      	blx	r7
 800bb86:	3001      	adds	r0, #1
 800bb88:	f43f ae6f 	beq.w	800b86a <_printf_float+0xb6>
 800bb8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bb90:	2200      	movs	r2, #0
 800bb92:	2300      	movs	r3, #0
 800bb94:	f7f4 ff78 	bl	8000a88 <__aeabi_dcmpeq>
 800bb98:	b9d8      	cbnz	r0, 800bbd2 <_printf_float+0x41e>
 800bb9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bb9c:	f108 0201 	add.w	r2, r8, #1
 800bba0:	3b01      	subs	r3, #1
 800bba2:	4631      	mov	r1, r6
 800bba4:	4628      	mov	r0, r5
 800bba6:	47b8      	blx	r7
 800bba8:	3001      	adds	r0, #1
 800bbaa:	d10e      	bne.n	800bbca <_printf_float+0x416>
 800bbac:	e65d      	b.n	800b86a <_printf_float+0xb6>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	464a      	mov	r2, r9
 800bbb2:	4631      	mov	r1, r6
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	47b8      	blx	r7
 800bbb8:	3001      	adds	r0, #1
 800bbba:	f43f ae56 	beq.w	800b86a <_printf_float+0xb6>
 800bbbe:	f108 0801 	add.w	r8, r8, #1
 800bbc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bbc4:	3b01      	subs	r3, #1
 800bbc6:	4543      	cmp	r3, r8
 800bbc8:	dcf1      	bgt.n	800bbae <_printf_float+0x3fa>
 800bbca:	4653      	mov	r3, sl
 800bbcc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bbd0:	e6e0      	b.n	800b994 <_printf_float+0x1e0>
 800bbd2:	f04f 0800 	mov.w	r8, #0
 800bbd6:	f104 091a 	add.w	r9, r4, #26
 800bbda:	e7f2      	b.n	800bbc2 <_printf_float+0x40e>
 800bbdc:	2301      	movs	r3, #1
 800bbde:	4642      	mov	r2, r8
 800bbe0:	e7df      	b.n	800bba2 <_printf_float+0x3ee>
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	464a      	mov	r2, r9
 800bbe6:	4631      	mov	r1, r6
 800bbe8:	4628      	mov	r0, r5
 800bbea:	47b8      	blx	r7
 800bbec:	3001      	adds	r0, #1
 800bbee:	f43f ae3c 	beq.w	800b86a <_printf_float+0xb6>
 800bbf2:	f108 0801 	add.w	r8, r8, #1
 800bbf6:	68e3      	ldr	r3, [r4, #12]
 800bbf8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bbfa:	1a5b      	subs	r3, r3, r1
 800bbfc:	4543      	cmp	r3, r8
 800bbfe:	dcf0      	bgt.n	800bbe2 <_printf_float+0x42e>
 800bc00:	e6fd      	b.n	800b9fe <_printf_float+0x24a>
 800bc02:	f04f 0800 	mov.w	r8, #0
 800bc06:	f104 0919 	add.w	r9, r4, #25
 800bc0a:	e7f4      	b.n	800bbf6 <_printf_float+0x442>

0800bc0c <_printf_common>:
 800bc0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc10:	4616      	mov	r6, r2
 800bc12:	4699      	mov	r9, r3
 800bc14:	688a      	ldr	r2, [r1, #8]
 800bc16:	690b      	ldr	r3, [r1, #16]
 800bc18:	4607      	mov	r7, r0
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	bfb8      	it	lt
 800bc1e:	4613      	movlt	r3, r2
 800bc20:	6033      	str	r3, [r6, #0]
 800bc22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc26:	460c      	mov	r4, r1
 800bc28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc2c:	b10a      	cbz	r2, 800bc32 <_printf_common+0x26>
 800bc2e:	3301      	adds	r3, #1
 800bc30:	6033      	str	r3, [r6, #0]
 800bc32:	6823      	ldr	r3, [r4, #0]
 800bc34:	0699      	lsls	r1, r3, #26
 800bc36:	bf42      	ittt	mi
 800bc38:	6833      	ldrmi	r3, [r6, #0]
 800bc3a:	3302      	addmi	r3, #2
 800bc3c:	6033      	strmi	r3, [r6, #0]
 800bc3e:	6825      	ldr	r5, [r4, #0]
 800bc40:	f015 0506 	ands.w	r5, r5, #6
 800bc44:	d106      	bne.n	800bc54 <_printf_common+0x48>
 800bc46:	f104 0a19 	add.w	sl, r4, #25
 800bc4a:	68e3      	ldr	r3, [r4, #12]
 800bc4c:	6832      	ldr	r2, [r6, #0]
 800bc4e:	1a9b      	subs	r3, r3, r2
 800bc50:	42ab      	cmp	r3, r5
 800bc52:	dc28      	bgt.n	800bca6 <_printf_common+0x9a>
 800bc54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bc58:	1e13      	subs	r3, r2, #0
 800bc5a:	6822      	ldr	r2, [r4, #0]
 800bc5c:	bf18      	it	ne
 800bc5e:	2301      	movne	r3, #1
 800bc60:	0692      	lsls	r2, r2, #26
 800bc62:	d42d      	bmi.n	800bcc0 <_printf_common+0xb4>
 800bc64:	4649      	mov	r1, r9
 800bc66:	4638      	mov	r0, r7
 800bc68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc6c:	47c0      	blx	r8
 800bc6e:	3001      	adds	r0, #1
 800bc70:	d020      	beq.n	800bcb4 <_printf_common+0xa8>
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	68e5      	ldr	r5, [r4, #12]
 800bc76:	f003 0306 	and.w	r3, r3, #6
 800bc7a:	2b04      	cmp	r3, #4
 800bc7c:	bf18      	it	ne
 800bc7e:	2500      	movne	r5, #0
 800bc80:	6832      	ldr	r2, [r6, #0]
 800bc82:	f04f 0600 	mov.w	r6, #0
 800bc86:	68a3      	ldr	r3, [r4, #8]
 800bc88:	bf08      	it	eq
 800bc8a:	1aad      	subeq	r5, r5, r2
 800bc8c:	6922      	ldr	r2, [r4, #16]
 800bc8e:	bf08      	it	eq
 800bc90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc94:	4293      	cmp	r3, r2
 800bc96:	bfc4      	itt	gt
 800bc98:	1a9b      	subgt	r3, r3, r2
 800bc9a:	18ed      	addgt	r5, r5, r3
 800bc9c:	341a      	adds	r4, #26
 800bc9e:	42b5      	cmp	r5, r6
 800bca0:	d11a      	bne.n	800bcd8 <_printf_common+0xcc>
 800bca2:	2000      	movs	r0, #0
 800bca4:	e008      	b.n	800bcb8 <_printf_common+0xac>
 800bca6:	2301      	movs	r3, #1
 800bca8:	4652      	mov	r2, sl
 800bcaa:	4649      	mov	r1, r9
 800bcac:	4638      	mov	r0, r7
 800bcae:	47c0      	blx	r8
 800bcb0:	3001      	adds	r0, #1
 800bcb2:	d103      	bne.n	800bcbc <_printf_common+0xb0>
 800bcb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcbc:	3501      	adds	r5, #1
 800bcbe:	e7c4      	b.n	800bc4a <_printf_common+0x3e>
 800bcc0:	2030      	movs	r0, #48	; 0x30
 800bcc2:	18e1      	adds	r1, r4, r3
 800bcc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bcc8:	1c5a      	adds	r2, r3, #1
 800bcca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bcce:	4422      	add	r2, r4
 800bcd0:	3302      	adds	r3, #2
 800bcd2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bcd6:	e7c5      	b.n	800bc64 <_printf_common+0x58>
 800bcd8:	2301      	movs	r3, #1
 800bcda:	4622      	mov	r2, r4
 800bcdc:	4649      	mov	r1, r9
 800bcde:	4638      	mov	r0, r7
 800bce0:	47c0      	blx	r8
 800bce2:	3001      	adds	r0, #1
 800bce4:	d0e6      	beq.n	800bcb4 <_printf_common+0xa8>
 800bce6:	3601      	adds	r6, #1
 800bce8:	e7d9      	b.n	800bc9e <_printf_common+0x92>
	...

0800bcec <_printf_i>:
 800bcec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcf0:	7e0f      	ldrb	r7, [r1, #24]
 800bcf2:	4691      	mov	r9, r2
 800bcf4:	2f78      	cmp	r7, #120	; 0x78
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	460c      	mov	r4, r1
 800bcfa:	469a      	mov	sl, r3
 800bcfc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bcfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bd02:	d807      	bhi.n	800bd14 <_printf_i+0x28>
 800bd04:	2f62      	cmp	r7, #98	; 0x62
 800bd06:	d80a      	bhi.n	800bd1e <_printf_i+0x32>
 800bd08:	2f00      	cmp	r7, #0
 800bd0a:	f000 80d9 	beq.w	800bec0 <_printf_i+0x1d4>
 800bd0e:	2f58      	cmp	r7, #88	; 0x58
 800bd10:	f000 80a4 	beq.w	800be5c <_printf_i+0x170>
 800bd14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bd1c:	e03a      	b.n	800bd94 <_printf_i+0xa8>
 800bd1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bd22:	2b15      	cmp	r3, #21
 800bd24:	d8f6      	bhi.n	800bd14 <_printf_i+0x28>
 800bd26:	a101      	add	r1, pc, #4	; (adr r1, 800bd2c <_printf_i+0x40>)
 800bd28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd2c:	0800bd85 	.word	0x0800bd85
 800bd30:	0800bd99 	.word	0x0800bd99
 800bd34:	0800bd15 	.word	0x0800bd15
 800bd38:	0800bd15 	.word	0x0800bd15
 800bd3c:	0800bd15 	.word	0x0800bd15
 800bd40:	0800bd15 	.word	0x0800bd15
 800bd44:	0800bd99 	.word	0x0800bd99
 800bd48:	0800bd15 	.word	0x0800bd15
 800bd4c:	0800bd15 	.word	0x0800bd15
 800bd50:	0800bd15 	.word	0x0800bd15
 800bd54:	0800bd15 	.word	0x0800bd15
 800bd58:	0800bea7 	.word	0x0800bea7
 800bd5c:	0800bdc9 	.word	0x0800bdc9
 800bd60:	0800be89 	.word	0x0800be89
 800bd64:	0800bd15 	.word	0x0800bd15
 800bd68:	0800bd15 	.word	0x0800bd15
 800bd6c:	0800bec9 	.word	0x0800bec9
 800bd70:	0800bd15 	.word	0x0800bd15
 800bd74:	0800bdc9 	.word	0x0800bdc9
 800bd78:	0800bd15 	.word	0x0800bd15
 800bd7c:	0800bd15 	.word	0x0800bd15
 800bd80:	0800be91 	.word	0x0800be91
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	1d1a      	adds	r2, r3, #4
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	602a      	str	r2, [r5, #0]
 800bd8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bd94:	2301      	movs	r3, #1
 800bd96:	e0a4      	b.n	800bee2 <_printf_i+0x1f6>
 800bd98:	6820      	ldr	r0, [r4, #0]
 800bd9a:	6829      	ldr	r1, [r5, #0]
 800bd9c:	0606      	lsls	r6, r0, #24
 800bd9e:	f101 0304 	add.w	r3, r1, #4
 800bda2:	d50a      	bpl.n	800bdba <_printf_i+0xce>
 800bda4:	680e      	ldr	r6, [r1, #0]
 800bda6:	602b      	str	r3, [r5, #0]
 800bda8:	2e00      	cmp	r6, #0
 800bdaa:	da03      	bge.n	800bdb4 <_printf_i+0xc8>
 800bdac:	232d      	movs	r3, #45	; 0x2d
 800bdae:	4276      	negs	r6, r6
 800bdb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdb4:	230a      	movs	r3, #10
 800bdb6:	485e      	ldr	r0, [pc, #376]	; (800bf30 <_printf_i+0x244>)
 800bdb8:	e019      	b.n	800bdee <_printf_i+0x102>
 800bdba:	680e      	ldr	r6, [r1, #0]
 800bdbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bdc0:	602b      	str	r3, [r5, #0]
 800bdc2:	bf18      	it	ne
 800bdc4:	b236      	sxthne	r6, r6
 800bdc6:	e7ef      	b.n	800bda8 <_printf_i+0xbc>
 800bdc8:	682b      	ldr	r3, [r5, #0]
 800bdca:	6820      	ldr	r0, [r4, #0]
 800bdcc:	1d19      	adds	r1, r3, #4
 800bdce:	6029      	str	r1, [r5, #0]
 800bdd0:	0601      	lsls	r1, r0, #24
 800bdd2:	d501      	bpl.n	800bdd8 <_printf_i+0xec>
 800bdd4:	681e      	ldr	r6, [r3, #0]
 800bdd6:	e002      	b.n	800bdde <_printf_i+0xf2>
 800bdd8:	0646      	lsls	r6, r0, #25
 800bdda:	d5fb      	bpl.n	800bdd4 <_printf_i+0xe8>
 800bddc:	881e      	ldrh	r6, [r3, #0]
 800bdde:	2f6f      	cmp	r7, #111	; 0x6f
 800bde0:	bf0c      	ite	eq
 800bde2:	2308      	moveq	r3, #8
 800bde4:	230a      	movne	r3, #10
 800bde6:	4852      	ldr	r0, [pc, #328]	; (800bf30 <_printf_i+0x244>)
 800bde8:	2100      	movs	r1, #0
 800bdea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bdee:	6865      	ldr	r5, [r4, #4]
 800bdf0:	2d00      	cmp	r5, #0
 800bdf2:	bfa8      	it	ge
 800bdf4:	6821      	ldrge	r1, [r4, #0]
 800bdf6:	60a5      	str	r5, [r4, #8]
 800bdf8:	bfa4      	itt	ge
 800bdfa:	f021 0104 	bicge.w	r1, r1, #4
 800bdfe:	6021      	strge	r1, [r4, #0]
 800be00:	b90e      	cbnz	r6, 800be06 <_printf_i+0x11a>
 800be02:	2d00      	cmp	r5, #0
 800be04:	d04d      	beq.n	800bea2 <_printf_i+0x1b6>
 800be06:	4615      	mov	r5, r2
 800be08:	fbb6 f1f3 	udiv	r1, r6, r3
 800be0c:	fb03 6711 	mls	r7, r3, r1, r6
 800be10:	5dc7      	ldrb	r7, [r0, r7]
 800be12:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800be16:	4637      	mov	r7, r6
 800be18:	42bb      	cmp	r3, r7
 800be1a:	460e      	mov	r6, r1
 800be1c:	d9f4      	bls.n	800be08 <_printf_i+0x11c>
 800be1e:	2b08      	cmp	r3, #8
 800be20:	d10b      	bne.n	800be3a <_printf_i+0x14e>
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	07de      	lsls	r6, r3, #31
 800be26:	d508      	bpl.n	800be3a <_printf_i+0x14e>
 800be28:	6923      	ldr	r3, [r4, #16]
 800be2a:	6861      	ldr	r1, [r4, #4]
 800be2c:	4299      	cmp	r1, r3
 800be2e:	bfde      	ittt	le
 800be30:	2330      	movle	r3, #48	; 0x30
 800be32:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be36:	f105 35ff 	addle.w	r5, r5, #4294967295
 800be3a:	1b52      	subs	r2, r2, r5
 800be3c:	6122      	str	r2, [r4, #16]
 800be3e:	464b      	mov	r3, r9
 800be40:	4621      	mov	r1, r4
 800be42:	4640      	mov	r0, r8
 800be44:	f8cd a000 	str.w	sl, [sp]
 800be48:	aa03      	add	r2, sp, #12
 800be4a:	f7ff fedf 	bl	800bc0c <_printf_common>
 800be4e:	3001      	adds	r0, #1
 800be50:	d14c      	bne.n	800beec <_printf_i+0x200>
 800be52:	f04f 30ff 	mov.w	r0, #4294967295
 800be56:	b004      	add	sp, #16
 800be58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be5c:	4834      	ldr	r0, [pc, #208]	; (800bf30 <_printf_i+0x244>)
 800be5e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800be62:	6829      	ldr	r1, [r5, #0]
 800be64:	6823      	ldr	r3, [r4, #0]
 800be66:	f851 6b04 	ldr.w	r6, [r1], #4
 800be6a:	6029      	str	r1, [r5, #0]
 800be6c:	061d      	lsls	r5, r3, #24
 800be6e:	d514      	bpl.n	800be9a <_printf_i+0x1ae>
 800be70:	07df      	lsls	r7, r3, #31
 800be72:	bf44      	itt	mi
 800be74:	f043 0320 	orrmi.w	r3, r3, #32
 800be78:	6023      	strmi	r3, [r4, #0]
 800be7a:	b91e      	cbnz	r6, 800be84 <_printf_i+0x198>
 800be7c:	6823      	ldr	r3, [r4, #0]
 800be7e:	f023 0320 	bic.w	r3, r3, #32
 800be82:	6023      	str	r3, [r4, #0]
 800be84:	2310      	movs	r3, #16
 800be86:	e7af      	b.n	800bde8 <_printf_i+0xfc>
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	f043 0320 	orr.w	r3, r3, #32
 800be8e:	6023      	str	r3, [r4, #0]
 800be90:	2378      	movs	r3, #120	; 0x78
 800be92:	4828      	ldr	r0, [pc, #160]	; (800bf34 <_printf_i+0x248>)
 800be94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800be98:	e7e3      	b.n	800be62 <_printf_i+0x176>
 800be9a:	0659      	lsls	r1, r3, #25
 800be9c:	bf48      	it	mi
 800be9e:	b2b6      	uxthmi	r6, r6
 800bea0:	e7e6      	b.n	800be70 <_printf_i+0x184>
 800bea2:	4615      	mov	r5, r2
 800bea4:	e7bb      	b.n	800be1e <_printf_i+0x132>
 800bea6:	682b      	ldr	r3, [r5, #0]
 800bea8:	6826      	ldr	r6, [r4, #0]
 800beaa:	1d18      	adds	r0, r3, #4
 800beac:	6961      	ldr	r1, [r4, #20]
 800beae:	6028      	str	r0, [r5, #0]
 800beb0:	0635      	lsls	r5, r6, #24
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	d501      	bpl.n	800beba <_printf_i+0x1ce>
 800beb6:	6019      	str	r1, [r3, #0]
 800beb8:	e002      	b.n	800bec0 <_printf_i+0x1d4>
 800beba:	0670      	lsls	r0, r6, #25
 800bebc:	d5fb      	bpl.n	800beb6 <_printf_i+0x1ca>
 800bebe:	8019      	strh	r1, [r3, #0]
 800bec0:	2300      	movs	r3, #0
 800bec2:	4615      	mov	r5, r2
 800bec4:	6123      	str	r3, [r4, #16]
 800bec6:	e7ba      	b.n	800be3e <_printf_i+0x152>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	2100      	movs	r1, #0
 800becc:	1d1a      	adds	r2, r3, #4
 800bece:	602a      	str	r2, [r5, #0]
 800bed0:	681d      	ldr	r5, [r3, #0]
 800bed2:	6862      	ldr	r2, [r4, #4]
 800bed4:	4628      	mov	r0, r5
 800bed6:	f002 fe61 	bl	800eb9c <memchr>
 800beda:	b108      	cbz	r0, 800bee0 <_printf_i+0x1f4>
 800bedc:	1b40      	subs	r0, r0, r5
 800bede:	6060      	str	r0, [r4, #4]
 800bee0:	6863      	ldr	r3, [r4, #4]
 800bee2:	6123      	str	r3, [r4, #16]
 800bee4:	2300      	movs	r3, #0
 800bee6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800beea:	e7a8      	b.n	800be3e <_printf_i+0x152>
 800beec:	462a      	mov	r2, r5
 800beee:	4649      	mov	r1, r9
 800bef0:	4640      	mov	r0, r8
 800bef2:	6923      	ldr	r3, [r4, #16]
 800bef4:	47d0      	blx	sl
 800bef6:	3001      	adds	r0, #1
 800bef8:	d0ab      	beq.n	800be52 <_printf_i+0x166>
 800befa:	6823      	ldr	r3, [r4, #0]
 800befc:	079b      	lsls	r3, r3, #30
 800befe:	d413      	bmi.n	800bf28 <_printf_i+0x23c>
 800bf00:	68e0      	ldr	r0, [r4, #12]
 800bf02:	9b03      	ldr	r3, [sp, #12]
 800bf04:	4298      	cmp	r0, r3
 800bf06:	bfb8      	it	lt
 800bf08:	4618      	movlt	r0, r3
 800bf0a:	e7a4      	b.n	800be56 <_printf_i+0x16a>
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	4632      	mov	r2, r6
 800bf10:	4649      	mov	r1, r9
 800bf12:	4640      	mov	r0, r8
 800bf14:	47d0      	blx	sl
 800bf16:	3001      	adds	r0, #1
 800bf18:	d09b      	beq.n	800be52 <_printf_i+0x166>
 800bf1a:	3501      	adds	r5, #1
 800bf1c:	68e3      	ldr	r3, [r4, #12]
 800bf1e:	9903      	ldr	r1, [sp, #12]
 800bf20:	1a5b      	subs	r3, r3, r1
 800bf22:	42ab      	cmp	r3, r5
 800bf24:	dcf2      	bgt.n	800bf0c <_printf_i+0x220>
 800bf26:	e7eb      	b.n	800bf00 <_printf_i+0x214>
 800bf28:	2500      	movs	r5, #0
 800bf2a:	f104 0619 	add.w	r6, r4, #25
 800bf2e:	e7f5      	b.n	800bf1c <_printf_i+0x230>
 800bf30:	0803cbfc 	.word	0x0803cbfc
 800bf34:	0803cc0d 	.word	0x0803cc0d

0800bf38 <_scanf_float>:
 800bf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf3c:	b087      	sub	sp, #28
 800bf3e:	9303      	str	r3, [sp, #12]
 800bf40:	688b      	ldr	r3, [r1, #8]
 800bf42:	4617      	mov	r7, r2
 800bf44:	1e5a      	subs	r2, r3, #1
 800bf46:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bf4a:	bf85      	ittet	hi
 800bf4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bf50:	195b      	addhi	r3, r3, r5
 800bf52:	2300      	movls	r3, #0
 800bf54:	9302      	strhi	r3, [sp, #8]
 800bf56:	bf88      	it	hi
 800bf58:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bf5c:	468b      	mov	fp, r1
 800bf5e:	f04f 0500 	mov.w	r5, #0
 800bf62:	bf8c      	ite	hi
 800bf64:	608b      	strhi	r3, [r1, #8]
 800bf66:	9302      	strls	r3, [sp, #8]
 800bf68:	680b      	ldr	r3, [r1, #0]
 800bf6a:	4680      	mov	r8, r0
 800bf6c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bf70:	f84b 3b1c 	str.w	r3, [fp], #28
 800bf74:	460c      	mov	r4, r1
 800bf76:	465e      	mov	r6, fp
 800bf78:	46aa      	mov	sl, r5
 800bf7a:	46a9      	mov	r9, r5
 800bf7c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bf80:	9501      	str	r5, [sp, #4]
 800bf82:	68a2      	ldr	r2, [r4, #8]
 800bf84:	b152      	cbz	r2, 800bf9c <_scanf_float+0x64>
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	2b4e      	cmp	r3, #78	; 0x4e
 800bf8c:	d864      	bhi.n	800c058 <_scanf_float+0x120>
 800bf8e:	2b40      	cmp	r3, #64	; 0x40
 800bf90:	d83c      	bhi.n	800c00c <_scanf_float+0xd4>
 800bf92:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bf96:	b2c8      	uxtb	r0, r1
 800bf98:	280e      	cmp	r0, #14
 800bf9a:	d93a      	bls.n	800c012 <_scanf_float+0xda>
 800bf9c:	f1b9 0f00 	cmp.w	r9, #0
 800bfa0:	d003      	beq.n	800bfaa <_scanf_float+0x72>
 800bfa2:	6823      	ldr	r3, [r4, #0]
 800bfa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bfa8:	6023      	str	r3, [r4, #0]
 800bfaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bfae:	f1ba 0f01 	cmp.w	sl, #1
 800bfb2:	f200 8113 	bhi.w	800c1dc <_scanf_float+0x2a4>
 800bfb6:	455e      	cmp	r6, fp
 800bfb8:	f200 8105 	bhi.w	800c1c6 <_scanf_float+0x28e>
 800bfbc:	2501      	movs	r5, #1
 800bfbe:	4628      	mov	r0, r5
 800bfc0:	b007      	add	sp, #28
 800bfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bfca:	2a0d      	cmp	r2, #13
 800bfcc:	d8e6      	bhi.n	800bf9c <_scanf_float+0x64>
 800bfce:	a101      	add	r1, pc, #4	; (adr r1, 800bfd4 <_scanf_float+0x9c>)
 800bfd0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bfd4:	0800c113 	.word	0x0800c113
 800bfd8:	0800bf9d 	.word	0x0800bf9d
 800bfdc:	0800bf9d 	.word	0x0800bf9d
 800bfe0:	0800bf9d 	.word	0x0800bf9d
 800bfe4:	0800c173 	.word	0x0800c173
 800bfe8:	0800c14b 	.word	0x0800c14b
 800bfec:	0800bf9d 	.word	0x0800bf9d
 800bff0:	0800bf9d 	.word	0x0800bf9d
 800bff4:	0800c121 	.word	0x0800c121
 800bff8:	0800bf9d 	.word	0x0800bf9d
 800bffc:	0800bf9d 	.word	0x0800bf9d
 800c000:	0800bf9d 	.word	0x0800bf9d
 800c004:	0800bf9d 	.word	0x0800bf9d
 800c008:	0800c0d9 	.word	0x0800c0d9
 800c00c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c010:	e7db      	b.n	800bfca <_scanf_float+0x92>
 800c012:	290e      	cmp	r1, #14
 800c014:	d8c2      	bhi.n	800bf9c <_scanf_float+0x64>
 800c016:	a001      	add	r0, pc, #4	; (adr r0, 800c01c <_scanf_float+0xe4>)
 800c018:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c01c:	0800c0cb 	.word	0x0800c0cb
 800c020:	0800bf9d 	.word	0x0800bf9d
 800c024:	0800c0cb 	.word	0x0800c0cb
 800c028:	0800c15f 	.word	0x0800c15f
 800c02c:	0800bf9d 	.word	0x0800bf9d
 800c030:	0800c079 	.word	0x0800c079
 800c034:	0800c0b5 	.word	0x0800c0b5
 800c038:	0800c0b5 	.word	0x0800c0b5
 800c03c:	0800c0b5 	.word	0x0800c0b5
 800c040:	0800c0b5 	.word	0x0800c0b5
 800c044:	0800c0b5 	.word	0x0800c0b5
 800c048:	0800c0b5 	.word	0x0800c0b5
 800c04c:	0800c0b5 	.word	0x0800c0b5
 800c050:	0800c0b5 	.word	0x0800c0b5
 800c054:	0800c0b5 	.word	0x0800c0b5
 800c058:	2b6e      	cmp	r3, #110	; 0x6e
 800c05a:	d809      	bhi.n	800c070 <_scanf_float+0x138>
 800c05c:	2b60      	cmp	r3, #96	; 0x60
 800c05e:	d8b2      	bhi.n	800bfc6 <_scanf_float+0x8e>
 800c060:	2b54      	cmp	r3, #84	; 0x54
 800c062:	d077      	beq.n	800c154 <_scanf_float+0x21c>
 800c064:	2b59      	cmp	r3, #89	; 0x59
 800c066:	d199      	bne.n	800bf9c <_scanf_float+0x64>
 800c068:	2d07      	cmp	r5, #7
 800c06a:	d197      	bne.n	800bf9c <_scanf_float+0x64>
 800c06c:	2508      	movs	r5, #8
 800c06e:	e029      	b.n	800c0c4 <_scanf_float+0x18c>
 800c070:	2b74      	cmp	r3, #116	; 0x74
 800c072:	d06f      	beq.n	800c154 <_scanf_float+0x21c>
 800c074:	2b79      	cmp	r3, #121	; 0x79
 800c076:	e7f6      	b.n	800c066 <_scanf_float+0x12e>
 800c078:	6821      	ldr	r1, [r4, #0]
 800c07a:	05c8      	lsls	r0, r1, #23
 800c07c:	d51a      	bpl.n	800c0b4 <_scanf_float+0x17c>
 800c07e:	9b02      	ldr	r3, [sp, #8]
 800c080:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c084:	6021      	str	r1, [r4, #0]
 800c086:	f109 0901 	add.w	r9, r9, #1
 800c08a:	b11b      	cbz	r3, 800c094 <_scanf_float+0x15c>
 800c08c:	3b01      	subs	r3, #1
 800c08e:	3201      	adds	r2, #1
 800c090:	9302      	str	r3, [sp, #8]
 800c092:	60a2      	str	r2, [r4, #8]
 800c094:	68a3      	ldr	r3, [r4, #8]
 800c096:	3b01      	subs	r3, #1
 800c098:	60a3      	str	r3, [r4, #8]
 800c09a:	6923      	ldr	r3, [r4, #16]
 800c09c:	3301      	adds	r3, #1
 800c09e:	6123      	str	r3, [r4, #16]
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	3b01      	subs	r3, #1
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	607b      	str	r3, [r7, #4]
 800c0a8:	f340 8084 	ble.w	800c1b4 <_scanf_float+0x27c>
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	603b      	str	r3, [r7, #0]
 800c0b2:	e766      	b.n	800bf82 <_scanf_float+0x4a>
 800c0b4:	eb1a 0f05 	cmn.w	sl, r5
 800c0b8:	f47f af70 	bne.w	800bf9c <_scanf_float+0x64>
 800c0bc:	6822      	ldr	r2, [r4, #0]
 800c0be:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c0c2:	6022      	str	r2, [r4, #0]
 800c0c4:	f806 3b01 	strb.w	r3, [r6], #1
 800c0c8:	e7e4      	b.n	800c094 <_scanf_float+0x15c>
 800c0ca:	6822      	ldr	r2, [r4, #0]
 800c0cc:	0610      	lsls	r0, r2, #24
 800c0ce:	f57f af65 	bpl.w	800bf9c <_scanf_float+0x64>
 800c0d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c0d6:	e7f4      	b.n	800c0c2 <_scanf_float+0x18a>
 800c0d8:	f1ba 0f00 	cmp.w	sl, #0
 800c0dc:	d10e      	bne.n	800c0fc <_scanf_float+0x1c4>
 800c0de:	f1b9 0f00 	cmp.w	r9, #0
 800c0e2:	d10e      	bne.n	800c102 <_scanf_float+0x1ca>
 800c0e4:	6822      	ldr	r2, [r4, #0]
 800c0e6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c0ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c0ee:	d108      	bne.n	800c102 <_scanf_float+0x1ca>
 800c0f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c0f4:	f04f 0a01 	mov.w	sl, #1
 800c0f8:	6022      	str	r2, [r4, #0]
 800c0fa:	e7e3      	b.n	800c0c4 <_scanf_float+0x18c>
 800c0fc:	f1ba 0f02 	cmp.w	sl, #2
 800c100:	d055      	beq.n	800c1ae <_scanf_float+0x276>
 800c102:	2d01      	cmp	r5, #1
 800c104:	d002      	beq.n	800c10c <_scanf_float+0x1d4>
 800c106:	2d04      	cmp	r5, #4
 800c108:	f47f af48 	bne.w	800bf9c <_scanf_float+0x64>
 800c10c:	3501      	adds	r5, #1
 800c10e:	b2ed      	uxtb	r5, r5
 800c110:	e7d8      	b.n	800c0c4 <_scanf_float+0x18c>
 800c112:	f1ba 0f01 	cmp.w	sl, #1
 800c116:	f47f af41 	bne.w	800bf9c <_scanf_float+0x64>
 800c11a:	f04f 0a02 	mov.w	sl, #2
 800c11e:	e7d1      	b.n	800c0c4 <_scanf_float+0x18c>
 800c120:	b97d      	cbnz	r5, 800c142 <_scanf_float+0x20a>
 800c122:	f1b9 0f00 	cmp.w	r9, #0
 800c126:	f47f af3c 	bne.w	800bfa2 <_scanf_float+0x6a>
 800c12a:	6822      	ldr	r2, [r4, #0]
 800c12c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c130:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c134:	f47f af39 	bne.w	800bfaa <_scanf_float+0x72>
 800c138:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c13c:	2501      	movs	r5, #1
 800c13e:	6022      	str	r2, [r4, #0]
 800c140:	e7c0      	b.n	800c0c4 <_scanf_float+0x18c>
 800c142:	2d03      	cmp	r5, #3
 800c144:	d0e2      	beq.n	800c10c <_scanf_float+0x1d4>
 800c146:	2d05      	cmp	r5, #5
 800c148:	e7de      	b.n	800c108 <_scanf_float+0x1d0>
 800c14a:	2d02      	cmp	r5, #2
 800c14c:	f47f af26 	bne.w	800bf9c <_scanf_float+0x64>
 800c150:	2503      	movs	r5, #3
 800c152:	e7b7      	b.n	800c0c4 <_scanf_float+0x18c>
 800c154:	2d06      	cmp	r5, #6
 800c156:	f47f af21 	bne.w	800bf9c <_scanf_float+0x64>
 800c15a:	2507      	movs	r5, #7
 800c15c:	e7b2      	b.n	800c0c4 <_scanf_float+0x18c>
 800c15e:	6822      	ldr	r2, [r4, #0]
 800c160:	0591      	lsls	r1, r2, #22
 800c162:	f57f af1b 	bpl.w	800bf9c <_scanf_float+0x64>
 800c166:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c16a:	6022      	str	r2, [r4, #0]
 800c16c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c170:	e7a8      	b.n	800c0c4 <_scanf_float+0x18c>
 800c172:	6822      	ldr	r2, [r4, #0]
 800c174:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c178:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c17c:	d006      	beq.n	800c18c <_scanf_float+0x254>
 800c17e:	0550      	lsls	r0, r2, #21
 800c180:	f57f af0c 	bpl.w	800bf9c <_scanf_float+0x64>
 800c184:	f1b9 0f00 	cmp.w	r9, #0
 800c188:	f43f af0f 	beq.w	800bfaa <_scanf_float+0x72>
 800c18c:	0591      	lsls	r1, r2, #22
 800c18e:	bf58      	it	pl
 800c190:	9901      	ldrpl	r1, [sp, #4]
 800c192:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c196:	bf58      	it	pl
 800c198:	eba9 0101 	subpl.w	r1, r9, r1
 800c19c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c1a0:	f04f 0900 	mov.w	r9, #0
 800c1a4:	bf58      	it	pl
 800c1a6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c1aa:	6022      	str	r2, [r4, #0]
 800c1ac:	e78a      	b.n	800c0c4 <_scanf_float+0x18c>
 800c1ae:	f04f 0a03 	mov.w	sl, #3
 800c1b2:	e787      	b.n	800c0c4 <_scanf_float+0x18c>
 800c1b4:	4639      	mov	r1, r7
 800c1b6:	4640      	mov	r0, r8
 800c1b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c1bc:	4798      	blx	r3
 800c1be:	2800      	cmp	r0, #0
 800c1c0:	f43f aedf 	beq.w	800bf82 <_scanf_float+0x4a>
 800c1c4:	e6ea      	b.n	800bf9c <_scanf_float+0x64>
 800c1c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c1ca:	463a      	mov	r2, r7
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c1d2:	4798      	blx	r3
 800c1d4:	6923      	ldr	r3, [r4, #16]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	6123      	str	r3, [r4, #16]
 800c1da:	e6ec      	b.n	800bfb6 <_scanf_float+0x7e>
 800c1dc:	1e6b      	subs	r3, r5, #1
 800c1de:	2b06      	cmp	r3, #6
 800c1e0:	d825      	bhi.n	800c22e <_scanf_float+0x2f6>
 800c1e2:	2d02      	cmp	r5, #2
 800c1e4:	d836      	bhi.n	800c254 <_scanf_float+0x31c>
 800c1e6:	455e      	cmp	r6, fp
 800c1e8:	f67f aee8 	bls.w	800bfbc <_scanf_float+0x84>
 800c1ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c1f0:	463a      	mov	r2, r7
 800c1f2:	4640      	mov	r0, r8
 800c1f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c1f8:	4798      	blx	r3
 800c1fa:	6923      	ldr	r3, [r4, #16]
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	6123      	str	r3, [r4, #16]
 800c200:	e7f1      	b.n	800c1e6 <_scanf_float+0x2ae>
 800c202:	9802      	ldr	r0, [sp, #8]
 800c204:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c208:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c20c:	463a      	mov	r2, r7
 800c20e:	9002      	str	r0, [sp, #8]
 800c210:	4640      	mov	r0, r8
 800c212:	4798      	blx	r3
 800c214:	6923      	ldr	r3, [r4, #16]
 800c216:	3b01      	subs	r3, #1
 800c218:	6123      	str	r3, [r4, #16]
 800c21a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c21e:	fa5f fa8a 	uxtb.w	sl, sl
 800c222:	f1ba 0f02 	cmp.w	sl, #2
 800c226:	d1ec      	bne.n	800c202 <_scanf_float+0x2ca>
 800c228:	3d03      	subs	r5, #3
 800c22a:	b2ed      	uxtb	r5, r5
 800c22c:	1b76      	subs	r6, r6, r5
 800c22e:	6823      	ldr	r3, [r4, #0]
 800c230:	05da      	lsls	r2, r3, #23
 800c232:	d52f      	bpl.n	800c294 <_scanf_float+0x35c>
 800c234:	055b      	lsls	r3, r3, #21
 800c236:	d510      	bpl.n	800c25a <_scanf_float+0x322>
 800c238:	455e      	cmp	r6, fp
 800c23a:	f67f aebf 	bls.w	800bfbc <_scanf_float+0x84>
 800c23e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c242:	463a      	mov	r2, r7
 800c244:	4640      	mov	r0, r8
 800c246:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c24a:	4798      	blx	r3
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	3b01      	subs	r3, #1
 800c250:	6123      	str	r3, [r4, #16]
 800c252:	e7f1      	b.n	800c238 <_scanf_float+0x300>
 800c254:	46aa      	mov	sl, r5
 800c256:	9602      	str	r6, [sp, #8]
 800c258:	e7df      	b.n	800c21a <_scanf_float+0x2e2>
 800c25a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c25e:	6923      	ldr	r3, [r4, #16]
 800c260:	2965      	cmp	r1, #101	; 0x65
 800c262:	f103 33ff 	add.w	r3, r3, #4294967295
 800c266:	f106 35ff 	add.w	r5, r6, #4294967295
 800c26a:	6123      	str	r3, [r4, #16]
 800c26c:	d00c      	beq.n	800c288 <_scanf_float+0x350>
 800c26e:	2945      	cmp	r1, #69	; 0x45
 800c270:	d00a      	beq.n	800c288 <_scanf_float+0x350>
 800c272:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c276:	463a      	mov	r2, r7
 800c278:	4640      	mov	r0, r8
 800c27a:	4798      	blx	r3
 800c27c:	6923      	ldr	r3, [r4, #16]
 800c27e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c282:	3b01      	subs	r3, #1
 800c284:	1eb5      	subs	r5, r6, #2
 800c286:	6123      	str	r3, [r4, #16]
 800c288:	463a      	mov	r2, r7
 800c28a:	4640      	mov	r0, r8
 800c28c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c290:	4798      	blx	r3
 800c292:	462e      	mov	r6, r5
 800c294:	6825      	ldr	r5, [r4, #0]
 800c296:	f015 0510 	ands.w	r5, r5, #16
 800c29a:	d155      	bne.n	800c348 <_scanf_float+0x410>
 800c29c:	7035      	strb	r5, [r6, #0]
 800c29e:	6823      	ldr	r3, [r4, #0]
 800c2a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c2a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2a8:	d11b      	bne.n	800c2e2 <_scanf_float+0x3aa>
 800c2aa:	9b01      	ldr	r3, [sp, #4]
 800c2ac:	454b      	cmp	r3, r9
 800c2ae:	eba3 0209 	sub.w	r2, r3, r9
 800c2b2:	d123      	bne.n	800c2fc <_scanf_float+0x3c4>
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	4659      	mov	r1, fp
 800c2b8:	4640      	mov	r0, r8
 800c2ba:	f000 ff11 	bl	800d0e0 <_strtod_r>
 800c2be:	6822      	ldr	r2, [r4, #0]
 800c2c0:	9b03      	ldr	r3, [sp, #12]
 800c2c2:	f012 0f02 	tst.w	r2, #2
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	460f      	mov	r7, r1
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	d021      	beq.n	800c312 <_scanf_float+0x3da>
 800c2ce:	1d1a      	adds	r2, r3, #4
 800c2d0:	9903      	ldr	r1, [sp, #12]
 800c2d2:	600a      	str	r2, [r1, #0]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	e9c3 6700 	strd	r6, r7, [r3]
 800c2da:	68e3      	ldr	r3, [r4, #12]
 800c2dc:	3301      	adds	r3, #1
 800c2de:	60e3      	str	r3, [r4, #12]
 800c2e0:	e66d      	b.n	800bfbe <_scanf_float+0x86>
 800c2e2:	9b04      	ldr	r3, [sp, #16]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d0e5      	beq.n	800c2b4 <_scanf_float+0x37c>
 800c2e8:	9905      	ldr	r1, [sp, #20]
 800c2ea:	230a      	movs	r3, #10
 800c2ec:	462a      	mov	r2, r5
 800c2ee:	4640      	mov	r0, r8
 800c2f0:	3101      	adds	r1, #1
 800c2f2:	f000 ff77 	bl	800d1e4 <_strtol_r>
 800c2f6:	9b04      	ldr	r3, [sp, #16]
 800c2f8:	9e05      	ldr	r6, [sp, #20]
 800c2fa:	1ac2      	subs	r2, r0, r3
 800c2fc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c300:	429e      	cmp	r6, r3
 800c302:	bf28      	it	cs
 800c304:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c308:	4630      	mov	r0, r6
 800c30a:	4910      	ldr	r1, [pc, #64]	; (800c34c <_scanf_float+0x414>)
 800c30c:	f000 f8b4 	bl	800c478 <siprintf>
 800c310:	e7d0      	b.n	800c2b4 <_scanf_float+0x37c>
 800c312:	f012 0f04 	tst.w	r2, #4
 800c316:	f103 0204 	add.w	r2, r3, #4
 800c31a:	d1d9      	bne.n	800c2d0 <_scanf_float+0x398>
 800c31c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c320:	f8cc 2000 	str.w	r2, [ip]
 800c324:	f8d3 8000 	ldr.w	r8, [r3]
 800c328:	4602      	mov	r2, r0
 800c32a:	460b      	mov	r3, r1
 800c32c:	f7f4 fbde 	bl	8000aec <__aeabi_dcmpun>
 800c330:	b128      	cbz	r0, 800c33e <_scanf_float+0x406>
 800c332:	4807      	ldr	r0, [pc, #28]	; (800c350 <_scanf_float+0x418>)
 800c334:	f000 f89c 	bl	800c470 <nanf>
 800c338:	f8c8 0000 	str.w	r0, [r8]
 800c33c:	e7cd      	b.n	800c2da <_scanf_float+0x3a2>
 800c33e:	4630      	mov	r0, r6
 800c340:	4639      	mov	r1, r7
 800c342:	f7f4 fc31 	bl	8000ba8 <__aeabi_d2f>
 800c346:	e7f7      	b.n	800c338 <_scanf_float+0x400>
 800c348:	2500      	movs	r5, #0
 800c34a:	e638      	b.n	800bfbe <_scanf_float+0x86>
 800c34c:	0803cc1e 	.word	0x0803cc1e
 800c350:	0803c427 	.word	0x0803c427

0800c354 <iprintf>:
 800c354:	b40f      	push	{r0, r1, r2, r3}
 800c356:	4b0a      	ldr	r3, [pc, #40]	; (800c380 <iprintf+0x2c>)
 800c358:	b513      	push	{r0, r1, r4, lr}
 800c35a:	681c      	ldr	r4, [r3, #0]
 800c35c:	b124      	cbz	r4, 800c368 <iprintf+0x14>
 800c35e:	69a3      	ldr	r3, [r4, #24]
 800c360:	b913      	cbnz	r3, 800c368 <iprintf+0x14>
 800c362:	4620      	mov	r0, r4
 800c364:	f001 ff90 	bl	800e288 <__sinit>
 800c368:	ab05      	add	r3, sp, #20
 800c36a:	4620      	mov	r0, r4
 800c36c:	9a04      	ldr	r2, [sp, #16]
 800c36e:	68a1      	ldr	r1, [r4, #8]
 800c370:	9301      	str	r3, [sp, #4]
 800c372:	f003 fb4d 	bl	800fa10 <_vfiprintf_r>
 800c376:	b002      	add	sp, #8
 800c378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c37c:	b004      	add	sp, #16
 800c37e:	4770      	bx	lr
 800c380:	200000e8 	.word	0x200000e8

0800c384 <_puts_r>:
 800c384:	b570      	push	{r4, r5, r6, lr}
 800c386:	460e      	mov	r6, r1
 800c388:	4605      	mov	r5, r0
 800c38a:	b118      	cbz	r0, 800c394 <_puts_r+0x10>
 800c38c:	6983      	ldr	r3, [r0, #24]
 800c38e:	b90b      	cbnz	r3, 800c394 <_puts_r+0x10>
 800c390:	f001 ff7a 	bl	800e288 <__sinit>
 800c394:	69ab      	ldr	r3, [r5, #24]
 800c396:	68ac      	ldr	r4, [r5, #8]
 800c398:	b913      	cbnz	r3, 800c3a0 <_puts_r+0x1c>
 800c39a:	4628      	mov	r0, r5
 800c39c:	f001 ff74 	bl	800e288 <__sinit>
 800c3a0:	4b2c      	ldr	r3, [pc, #176]	; (800c454 <_puts_r+0xd0>)
 800c3a2:	429c      	cmp	r4, r3
 800c3a4:	d120      	bne.n	800c3e8 <_puts_r+0x64>
 800c3a6:	686c      	ldr	r4, [r5, #4]
 800c3a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3aa:	07db      	lsls	r3, r3, #31
 800c3ac:	d405      	bmi.n	800c3ba <_puts_r+0x36>
 800c3ae:	89a3      	ldrh	r3, [r4, #12]
 800c3b0:	0598      	lsls	r0, r3, #22
 800c3b2:	d402      	bmi.n	800c3ba <_puts_r+0x36>
 800c3b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3b6:	f002 fb70 	bl	800ea9a <__retarget_lock_acquire_recursive>
 800c3ba:	89a3      	ldrh	r3, [r4, #12]
 800c3bc:	0719      	lsls	r1, r3, #28
 800c3be:	d51d      	bpl.n	800c3fc <_puts_r+0x78>
 800c3c0:	6923      	ldr	r3, [r4, #16]
 800c3c2:	b1db      	cbz	r3, 800c3fc <_puts_r+0x78>
 800c3c4:	3e01      	subs	r6, #1
 800c3c6:	68a3      	ldr	r3, [r4, #8]
 800c3c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c3cc:	3b01      	subs	r3, #1
 800c3ce:	60a3      	str	r3, [r4, #8]
 800c3d0:	bb39      	cbnz	r1, 800c422 <_puts_r+0x9e>
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	da38      	bge.n	800c448 <_puts_r+0xc4>
 800c3d6:	4622      	mov	r2, r4
 800c3d8:	210a      	movs	r1, #10
 800c3da:	4628      	mov	r0, r5
 800c3dc:	f000 ff04 	bl	800d1e8 <__swbuf_r>
 800c3e0:	3001      	adds	r0, #1
 800c3e2:	d011      	beq.n	800c408 <_puts_r+0x84>
 800c3e4:	250a      	movs	r5, #10
 800c3e6:	e011      	b.n	800c40c <_puts_r+0x88>
 800c3e8:	4b1b      	ldr	r3, [pc, #108]	; (800c458 <_puts_r+0xd4>)
 800c3ea:	429c      	cmp	r4, r3
 800c3ec:	d101      	bne.n	800c3f2 <_puts_r+0x6e>
 800c3ee:	68ac      	ldr	r4, [r5, #8]
 800c3f0:	e7da      	b.n	800c3a8 <_puts_r+0x24>
 800c3f2:	4b1a      	ldr	r3, [pc, #104]	; (800c45c <_puts_r+0xd8>)
 800c3f4:	429c      	cmp	r4, r3
 800c3f6:	bf08      	it	eq
 800c3f8:	68ec      	ldreq	r4, [r5, #12]
 800c3fa:	e7d5      	b.n	800c3a8 <_puts_r+0x24>
 800c3fc:	4621      	mov	r1, r4
 800c3fe:	4628      	mov	r0, r5
 800c400:	f000 ff44 	bl	800d28c <__swsetup_r>
 800c404:	2800      	cmp	r0, #0
 800c406:	d0dd      	beq.n	800c3c4 <_puts_r+0x40>
 800c408:	f04f 35ff 	mov.w	r5, #4294967295
 800c40c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c40e:	07da      	lsls	r2, r3, #31
 800c410:	d405      	bmi.n	800c41e <_puts_r+0x9a>
 800c412:	89a3      	ldrh	r3, [r4, #12]
 800c414:	059b      	lsls	r3, r3, #22
 800c416:	d402      	bmi.n	800c41e <_puts_r+0x9a>
 800c418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c41a:	f002 fb3f 	bl	800ea9c <__retarget_lock_release_recursive>
 800c41e:	4628      	mov	r0, r5
 800c420:	bd70      	pop	{r4, r5, r6, pc}
 800c422:	2b00      	cmp	r3, #0
 800c424:	da04      	bge.n	800c430 <_puts_r+0xac>
 800c426:	69a2      	ldr	r2, [r4, #24]
 800c428:	429a      	cmp	r2, r3
 800c42a:	dc06      	bgt.n	800c43a <_puts_r+0xb6>
 800c42c:	290a      	cmp	r1, #10
 800c42e:	d004      	beq.n	800c43a <_puts_r+0xb6>
 800c430:	6823      	ldr	r3, [r4, #0]
 800c432:	1c5a      	adds	r2, r3, #1
 800c434:	6022      	str	r2, [r4, #0]
 800c436:	7019      	strb	r1, [r3, #0]
 800c438:	e7c5      	b.n	800c3c6 <_puts_r+0x42>
 800c43a:	4622      	mov	r2, r4
 800c43c:	4628      	mov	r0, r5
 800c43e:	f000 fed3 	bl	800d1e8 <__swbuf_r>
 800c442:	3001      	adds	r0, #1
 800c444:	d1bf      	bne.n	800c3c6 <_puts_r+0x42>
 800c446:	e7df      	b.n	800c408 <_puts_r+0x84>
 800c448:	250a      	movs	r5, #10
 800c44a:	6823      	ldr	r3, [r4, #0]
 800c44c:	1c5a      	adds	r2, r3, #1
 800c44e:	6022      	str	r2, [r4, #0]
 800c450:	701d      	strb	r5, [r3, #0]
 800c452:	e7db      	b.n	800c40c <_puts_r+0x88>
 800c454:	0803ce2c 	.word	0x0803ce2c
 800c458:	0803ce4c 	.word	0x0803ce4c
 800c45c:	0803ce0c 	.word	0x0803ce0c

0800c460 <puts>:
 800c460:	4b02      	ldr	r3, [pc, #8]	; (800c46c <puts+0xc>)
 800c462:	4601      	mov	r1, r0
 800c464:	6818      	ldr	r0, [r3, #0]
 800c466:	f7ff bf8d 	b.w	800c384 <_puts_r>
 800c46a:	bf00      	nop
 800c46c:	200000e8 	.word	0x200000e8

0800c470 <nanf>:
 800c470:	4800      	ldr	r0, [pc, #0]	; (800c474 <nanf+0x4>)
 800c472:	4770      	bx	lr
 800c474:	7fc00000 	.word	0x7fc00000

0800c478 <siprintf>:
 800c478:	b40e      	push	{r1, r2, r3}
 800c47a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c47e:	b500      	push	{lr}
 800c480:	b09c      	sub	sp, #112	; 0x70
 800c482:	ab1d      	add	r3, sp, #116	; 0x74
 800c484:	9002      	str	r0, [sp, #8]
 800c486:	9006      	str	r0, [sp, #24]
 800c488:	9107      	str	r1, [sp, #28]
 800c48a:	9104      	str	r1, [sp, #16]
 800c48c:	4808      	ldr	r0, [pc, #32]	; (800c4b0 <siprintf+0x38>)
 800c48e:	4909      	ldr	r1, [pc, #36]	; (800c4b4 <siprintf+0x3c>)
 800c490:	f853 2b04 	ldr.w	r2, [r3], #4
 800c494:	9105      	str	r1, [sp, #20]
 800c496:	6800      	ldr	r0, [r0, #0]
 800c498:	a902      	add	r1, sp, #8
 800c49a:	9301      	str	r3, [sp, #4]
 800c49c:	f003 f990 	bl	800f7c0 <_svfiprintf_r>
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	9b02      	ldr	r3, [sp, #8]
 800c4a4:	701a      	strb	r2, [r3, #0]
 800c4a6:	b01c      	add	sp, #112	; 0x70
 800c4a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4ac:	b003      	add	sp, #12
 800c4ae:	4770      	bx	lr
 800c4b0:	200000e8 	.word	0x200000e8
 800c4b4:	ffff0208 	.word	0xffff0208

0800c4b8 <strcpy>:
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4be:	f803 2b01 	strb.w	r2, [r3], #1
 800c4c2:	2a00      	cmp	r2, #0
 800c4c4:	d1f9      	bne.n	800c4ba <strcpy+0x2>
 800c4c6:	4770      	bx	lr

0800c4c8 <sulp>:
 800c4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4cc:	460f      	mov	r7, r1
 800c4ce:	4690      	mov	r8, r2
 800c4d0:	f002 fee2 	bl	800f298 <__ulp>
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	460d      	mov	r5, r1
 800c4d8:	f1b8 0f00 	cmp.w	r8, #0
 800c4dc:	d011      	beq.n	800c502 <sulp+0x3a>
 800c4de:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c4e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	dd0b      	ble.n	800c502 <sulp+0x3a>
 800c4ea:	2400      	movs	r4, #0
 800c4ec:	051b      	lsls	r3, r3, #20
 800c4ee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c4f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c4f6:	4622      	mov	r2, r4
 800c4f8:	462b      	mov	r3, r5
 800c4fa:	f7f4 f85d 	bl	80005b8 <__aeabi_dmul>
 800c4fe:	4604      	mov	r4, r0
 800c500:	460d      	mov	r5, r1
 800c502:	4620      	mov	r0, r4
 800c504:	4629      	mov	r1, r5
 800c506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c50a:	0000      	movs	r0, r0
 800c50c:	0000      	movs	r0, r0
	...

0800c510 <_strtod_l>:
 800c510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c514:	469b      	mov	fp, r3
 800c516:	2300      	movs	r3, #0
 800c518:	b09f      	sub	sp, #124	; 0x7c
 800c51a:	931a      	str	r3, [sp, #104]	; 0x68
 800c51c:	4b9e      	ldr	r3, [pc, #632]	; (800c798 <_strtod_l+0x288>)
 800c51e:	4682      	mov	sl, r0
 800c520:	681f      	ldr	r7, [r3, #0]
 800c522:	460e      	mov	r6, r1
 800c524:	4638      	mov	r0, r7
 800c526:	9215      	str	r2, [sp, #84]	; 0x54
 800c528:	f7f3 fe82 	bl	8000230 <strlen>
 800c52c:	f04f 0800 	mov.w	r8, #0
 800c530:	4604      	mov	r4, r0
 800c532:	f04f 0900 	mov.w	r9, #0
 800c536:	9619      	str	r6, [sp, #100]	; 0x64
 800c538:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c53a:	781a      	ldrb	r2, [r3, #0]
 800c53c:	2a2b      	cmp	r2, #43	; 0x2b
 800c53e:	d04c      	beq.n	800c5da <_strtod_l+0xca>
 800c540:	d83a      	bhi.n	800c5b8 <_strtod_l+0xa8>
 800c542:	2a0d      	cmp	r2, #13
 800c544:	d833      	bhi.n	800c5ae <_strtod_l+0x9e>
 800c546:	2a08      	cmp	r2, #8
 800c548:	d833      	bhi.n	800c5b2 <_strtod_l+0xa2>
 800c54a:	2a00      	cmp	r2, #0
 800c54c:	d03d      	beq.n	800c5ca <_strtod_l+0xba>
 800c54e:	2300      	movs	r3, #0
 800c550:	930a      	str	r3, [sp, #40]	; 0x28
 800c552:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800c554:	782b      	ldrb	r3, [r5, #0]
 800c556:	2b30      	cmp	r3, #48	; 0x30
 800c558:	f040 80aa 	bne.w	800c6b0 <_strtod_l+0x1a0>
 800c55c:	786b      	ldrb	r3, [r5, #1]
 800c55e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c562:	2b58      	cmp	r3, #88	; 0x58
 800c564:	d166      	bne.n	800c634 <_strtod_l+0x124>
 800c566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c568:	4650      	mov	r0, sl
 800c56a:	9301      	str	r3, [sp, #4]
 800c56c:	ab1a      	add	r3, sp, #104	; 0x68
 800c56e:	9300      	str	r3, [sp, #0]
 800c570:	4a8a      	ldr	r2, [pc, #552]	; (800c79c <_strtod_l+0x28c>)
 800c572:	f8cd b008 	str.w	fp, [sp, #8]
 800c576:	ab1b      	add	r3, sp, #108	; 0x6c
 800c578:	a919      	add	r1, sp, #100	; 0x64
 800c57a:	f001 ff8b 	bl	800e494 <__gethex>
 800c57e:	f010 0607 	ands.w	r6, r0, #7
 800c582:	4604      	mov	r4, r0
 800c584:	d005      	beq.n	800c592 <_strtod_l+0x82>
 800c586:	2e06      	cmp	r6, #6
 800c588:	d129      	bne.n	800c5de <_strtod_l+0xce>
 800c58a:	2300      	movs	r3, #0
 800c58c:	3501      	adds	r5, #1
 800c58e:	9519      	str	r5, [sp, #100]	; 0x64
 800c590:	930a      	str	r3, [sp, #40]	; 0x28
 800c592:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c594:	2b00      	cmp	r3, #0
 800c596:	f040 858a 	bne.w	800d0ae <_strtod_l+0xb9e>
 800c59a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c59c:	b1d3      	cbz	r3, 800c5d4 <_strtod_l+0xc4>
 800c59e:	4642      	mov	r2, r8
 800c5a0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c5a4:	4610      	mov	r0, r2
 800c5a6:	4619      	mov	r1, r3
 800c5a8:	b01f      	add	sp, #124	; 0x7c
 800c5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ae:	2a20      	cmp	r2, #32
 800c5b0:	d1cd      	bne.n	800c54e <_strtod_l+0x3e>
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	9319      	str	r3, [sp, #100]	; 0x64
 800c5b6:	e7bf      	b.n	800c538 <_strtod_l+0x28>
 800c5b8:	2a2d      	cmp	r2, #45	; 0x2d
 800c5ba:	d1c8      	bne.n	800c54e <_strtod_l+0x3e>
 800c5bc:	2201      	movs	r2, #1
 800c5be:	920a      	str	r2, [sp, #40]	; 0x28
 800c5c0:	1c5a      	adds	r2, r3, #1
 800c5c2:	9219      	str	r2, [sp, #100]	; 0x64
 800c5c4:	785b      	ldrb	r3, [r3, #1]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d1c3      	bne.n	800c552 <_strtod_l+0x42>
 800c5ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c5cc:	9619      	str	r6, [sp, #100]	; 0x64
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f040 856b 	bne.w	800d0aa <_strtod_l+0xb9a>
 800c5d4:	4642      	mov	r2, r8
 800c5d6:	464b      	mov	r3, r9
 800c5d8:	e7e4      	b.n	800c5a4 <_strtod_l+0x94>
 800c5da:	2200      	movs	r2, #0
 800c5dc:	e7ef      	b.n	800c5be <_strtod_l+0xae>
 800c5de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c5e0:	b13a      	cbz	r2, 800c5f2 <_strtod_l+0xe2>
 800c5e2:	2135      	movs	r1, #53	; 0x35
 800c5e4:	a81c      	add	r0, sp, #112	; 0x70
 800c5e6:	f002 ff5b 	bl	800f4a0 <__copybits>
 800c5ea:	4650      	mov	r0, sl
 800c5ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c5ee:	f002 fb23 	bl	800ec38 <_Bfree>
 800c5f2:	3e01      	subs	r6, #1
 800c5f4:	2e04      	cmp	r6, #4
 800c5f6:	d806      	bhi.n	800c606 <_strtod_l+0xf6>
 800c5f8:	e8df f006 	tbb	[pc, r6]
 800c5fc:	1714030a 	.word	0x1714030a
 800c600:	0a          	.byte	0x0a
 800c601:	00          	.byte	0x00
 800c602:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800c606:	0721      	lsls	r1, r4, #28
 800c608:	d5c3      	bpl.n	800c592 <_strtod_l+0x82>
 800c60a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800c60e:	e7c0      	b.n	800c592 <_strtod_l+0x82>
 800c610:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c612:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800c616:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c61a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c61e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c622:	e7f0      	b.n	800c606 <_strtod_l+0xf6>
 800c624:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c7a0 <_strtod_l+0x290>
 800c628:	e7ed      	b.n	800c606 <_strtod_l+0xf6>
 800c62a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c62e:	f04f 38ff 	mov.w	r8, #4294967295
 800c632:	e7e8      	b.n	800c606 <_strtod_l+0xf6>
 800c634:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c636:	1c5a      	adds	r2, r3, #1
 800c638:	9219      	str	r2, [sp, #100]	; 0x64
 800c63a:	785b      	ldrb	r3, [r3, #1]
 800c63c:	2b30      	cmp	r3, #48	; 0x30
 800c63e:	d0f9      	beq.n	800c634 <_strtod_l+0x124>
 800c640:	2b00      	cmp	r3, #0
 800c642:	d0a6      	beq.n	800c592 <_strtod_l+0x82>
 800c644:	2301      	movs	r3, #1
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c64a:	220a      	movs	r2, #10
 800c64c:	9308      	str	r3, [sp, #32]
 800c64e:	2300      	movs	r3, #0
 800c650:	469b      	mov	fp, r3
 800c652:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800c656:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c658:	7805      	ldrb	r5, [r0, #0]
 800c65a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800c65e:	b2d9      	uxtb	r1, r3
 800c660:	2909      	cmp	r1, #9
 800c662:	d927      	bls.n	800c6b4 <_strtod_l+0x1a4>
 800c664:	4622      	mov	r2, r4
 800c666:	4639      	mov	r1, r7
 800c668:	f003 fb5b 	bl	800fd22 <strncmp>
 800c66c:	2800      	cmp	r0, #0
 800c66e:	d033      	beq.n	800c6d8 <_strtod_l+0x1c8>
 800c670:	2000      	movs	r0, #0
 800c672:	462a      	mov	r2, r5
 800c674:	465c      	mov	r4, fp
 800c676:	4603      	mov	r3, r0
 800c678:	9004      	str	r0, [sp, #16]
 800c67a:	2a65      	cmp	r2, #101	; 0x65
 800c67c:	d001      	beq.n	800c682 <_strtod_l+0x172>
 800c67e:	2a45      	cmp	r2, #69	; 0x45
 800c680:	d114      	bne.n	800c6ac <_strtod_l+0x19c>
 800c682:	b91c      	cbnz	r4, 800c68c <_strtod_l+0x17c>
 800c684:	9a07      	ldr	r2, [sp, #28]
 800c686:	4302      	orrs	r2, r0
 800c688:	d09f      	beq.n	800c5ca <_strtod_l+0xba>
 800c68a:	2400      	movs	r4, #0
 800c68c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c68e:	1c72      	adds	r2, r6, #1
 800c690:	9219      	str	r2, [sp, #100]	; 0x64
 800c692:	7872      	ldrb	r2, [r6, #1]
 800c694:	2a2b      	cmp	r2, #43	; 0x2b
 800c696:	d079      	beq.n	800c78c <_strtod_l+0x27c>
 800c698:	2a2d      	cmp	r2, #45	; 0x2d
 800c69a:	f000 8083 	beq.w	800c7a4 <_strtod_l+0x294>
 800c69e:	2700      	movs	r7, #0
 800c6a0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c6a4:	2909      	cmp	r1, #9
 800c6a6:	f240 8083 	bls.w	800c7b0 <_strtod_l+0x2a0>
 800c6aa:	9619      	str	r6, [sp, #100]	; 0x64
 800c6ac:	2500      	movs	r5, #0
 800c6ae:	e09f      	b.n	800c7f0 <_strtod_l+0x2e0>
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	e7c8      	b.n	800c646 <_strtod_l+0x136>
 800c6b4:	f1bb 0f08 	cmp.w	fp, #8
 800c6b8:	bfd5      	itete	le
 800c6ba:	9906      	ldrle	r1, [sp, #24]
 800c6bc:	9905      	ldrgt	r1, [sp, #20]
 800c6be:	fb02 3301 	mlale	r3, r2, r1, r3
 800c6c2:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c6c6:	f100 0001 	add.w	r0, r0, #1
 800c6ca:	bfd4      	ite	le
 800c6cc:	9306      	strle	r3, [sp, #24]
 800c6ce:	9305      	strgt	r3, [sp, #20]
 800c6d0:	f10b 0b01 	add.w	fp, fp, #1
 800c6d4:	9019      	str	r0, [sp, #100]	; 0x64
 800c6d6:	e7be      	b.n	800c656 <_strtod_l+0x146>
 800c6d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c6da:	191a      	adds	r2, r3, r4
 800c6dc:	9219      	str	r2, [sp, #100]	; 0x64
 800c6de:	5d1a      	ldrb	r2, [r3, r4]
 800c6e0:	f1bb 0f00 	cmp.w	fp, #0
 800c6e4:	d036      	beq.n	800c754 <_strtod_l+0x244>
 800c6e6:	465c      	mov	r4, fp
 800c6e8:	9004      	str	r0, [sp, #16]
 800c6ea:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c6ee:	2b09      	cmp	r3, #9
 800c6f0:	d912      	bls.n	800c718 <_strtod_l+0x208>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	e7c1      	b.n	800c67a <_strtod_l+0x16a>
 800c6f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c6f8:	3001      	adds	r0, #1
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	9219      	str	r2, [sp, #100]	; 0x64
 800c6fe:	785a      	ldrb	r2, [r3, #1]
 800c700:	2a30      	cmp	r2, #48	; 0x30
 800c702:	d0f8      	beq.n	800c6f6 <_strtod_l+0x1e6>
 800c704:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c708:	2b08      	cmp	r3, #8
 800c70a:	f200 84d5 	bhi.w	800d0b8 <_strtod_l+0xba8>
 800c70e:	9004      	str	r0, [sp, #16]
 800c710:	2000      	movs	r0, #0
 800c712:	4604      	mov	r4, r0
 800c714:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c716:	9308      	str	r3, [sp, #32]
 800c718:	3a30      	subs	r2, #48	; 0x30
 800c71a:	f100 0301 	add.w	r3, r0, #1
 800c71e:	d013      	beq.n	800c748 <_strtod_l+0x238>
 800c720:	9904      	ldr	r1, [sp, #16]
 800c722:	1905      	adds	r5, r0, r4
 800c724:	4419      	add	r1, r3
 800c726:	9104      	str	r1, [sp, #16]
 800c728:	4623      	mov	r3, r4
 800c72a:	210a      	movs	r1, #10
 800c72c:	42ab      	cmp	r3, r5
 800c72e:	d113      	bne.n	800c758 <_strtod_l+0x248>
 800c730:	1823      	adds	r3, r4, r0
 800c732:	2b08      	cmp	r3, #8
 800c734:	f104 0401 	add.w	r4, r4, #1
 800c738:	4404      	add	r4, r0
 800c73a:	dc1b      	bgt.n	800c774 <_strtod_l+0x264>
 800c73c:	230a      	movs	r3, #10
 800c73e:	9906      	ldr	r1, [sp, #24]
 800c740:	fb03 2301 	mla	r3, r3, r1, r2
 800c744:	9306      	str	r3, [sp, #24]
 800c746:	2300      	movs	r3, #0
 800c748:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c74a:	4618      	mov	r0, r3
 800c74c:	1c51      	adds	r1, r2, #1
 800c74e:	9119      	str	r1, [sp, #100]	; 0x64
 800c750:	7852      	ldrb	r2, [r2, #1]
 800c752:	e7ca      	b.n	800c6ea <_strtod_l+0x1da>
 800c754:	4658      	mov	r0, fp
 800c756:	e7d3      	b.n	800c700 <_strtod_l+0x1f0>
 800c758:	2b08      	cmp	r3, #8
 800c75a:	dc04      	bgt.n	800c766 <_strtod_l+0x256>
 800c75c:	9f06      	ldr	r7, [sp, #24]
 800c75e:	434f      	muls	r7, r1
 800c760:	9706      	str	r7, [sp, #24]
 800c762:	3301      	adds	r3, #1
 800c764:	e7e2      	b.n	800c72c <_strtod_l+0x21c>
 800c766:	1c5f      	adds	r7, r3, #1
 800c768:	2f10      	cmp	r7, #16
 800c76a:	bfde      	ittt	le
 800c76c:	9f05      	ldrle	r7, [sp, #20]
 800c76e:	434f      	mulle	r7, r1
 800c770:	9705      	strle	r7, [sp, #20]
 800c772:	e7f6      	b.n	800c762 <_strtod_l+0x252>
 800c774:	2c10      	cmp	r4, #16
 800c776:	bfdf      	itttt	le
 800c778:	230a      	movle	r3, #10
 800c77a:	9905      	ldrle	r1, [sp, #20]
 800c77c:	fb03 2301 	mlale	r3, r3, r1, r2
 800c780:	9305      	strle	r3, [sp, #20]
 800c782:	e7e0      	b.n	800c746 <_strtod_l+0x236>
 800c784:	2300      	movs	r3, #0
 800c786:	9304      	str	r3, [sp, #16]
 800c788:	2301      	movs	r3, #1
 800c78a:	e77b      	b.n	800c684 <_strtod_l+0x174>
 800c78c:	2700      	movs	r7, #0
 800c78e:	1cb2      	adds	r2, r6, #2
 800c790:	9219      	str	r2, [sp, #100]	; 0x64
 800c792:	78b2      	ldrb	r2, [r6, #2]
 800c794:	e784      	b.n	800c6a0 <_strtod_l+0x190>
 800c796:	bf00      	nop
 800c798:	0803ced0 	.word	0x0803ced0
 800c79c:	0803cc24 	.word	0x0803cc24
 800c7a0:	7ff00000 	.word	0x7ff00000
 800c7a4:	2701      	movs	r7, #1
 800c7a6:	e7f2      	b.n	800c78e <_strtod_l+0x27e>
 800c7a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c7aa:	1c51      	adds	r1, r2, #1
 800c7ac:	9119      	str	r1, [sp, #100]	; 0x64
 800c7ae:	7852      	ldrb	r2, [r2, #1]
 800c7b0:	2a30      	cmp	r2, #48	; 0x30
 800c7b2:	d0f9      	beq.n	800c7a8 <_strtod_l+0x298>
 800c7b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c7b8:	2908      	cmp	r1, #8
 800c7ba:	f63f af77 	bhi.w	800c6ac <_strtod_l+0x19c>
 800c7be:	f04f 0e0a 	mov.w	lr, #10
 800c7c2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800c7c6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c7c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c7ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c7cc:	1c51      	adds	r1, r2, #1
 800c7ce:	9119      	str	r1, [sp, #100]	; 0x64
 800c7d0:	7852      	ldrb	r2, [r2, #1]
 800c7d2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800c7d6:	2d09      	cmp	r5, #9
 800c7d8:	d935      	bls.n	800c846 <_strtod_l+0x336>
 800c7da:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c7dc:	1b49      	subs	r1, r1, r5
 800c7de:	2908      	cmp	r1, #8
 800c7e0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800c7e4:	dc02      	bgt.n	800c7ec <_strtod_l+0x2dc>
 800c7e6:	4565      	cmp	r5, ip
 800c7e8:	bfa8      	it	ge
 800c7ea:	4665      	movge	r5, ip
 800c7ec:	b107      	cbz	r7, 800c7f0 <_strtod_l+0x2e0>
 800c7ee:	426d      	negs	r5, r5
 800c7f0:	2c00      	cmp	r4, #0
 800c7f2:	d14c      	bne.n	800c88e <_strtod_l+0x37e>
 800c7f4:	9907      	ldr	r1, [sp, #28]
 800c7f6:	4301      	orrs	r1, r0
 800c7f8:	f47f aecb 	bne.w	800c592 <_strtod_l+0x82>
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f47f aee4 	bne.w	800c5ca <_strtod_l+0xba>
 800c802:	2a69      	cmp	r2, #105	; 0x69
 800c804:	d026      	beq.n	800c854 <_strtod_l+0x344>
 800c806:	dc23      	bgt.n	800c850 <_strtod_l+0x340>
 800c808:	2a49      	cmp	r2, #73	; 0x49
 800c80a:	d023      	beq.n	800c854 <_strtod_l+0x344>
 800c80c:	2a4e      	cmp	r2, #78	; 0x4e
 800c80e:	f47f aedc 	bne.w	800c5ca <_strtod_l+0xba>
 800c812:	499d      	ldr	r1, [pc, #628]	; (800ca88 <_strtod_l+0x578>)
 800c814:	a819      	add	r0, sp, #100	; 0x64
 800c816:	f002 f88b 	bl	800e930 <__match>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	f43f aed5 	beq.w	800c5ca <_strtod_l+0xba>
 800c820:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	2b28      	cmp	r3, #40	; 0x28
 800c826:	d12c      	bne.n	800c882 <_strtod_l+0x372>
 800c828:	4998      	ldr	r1, [pc, #608]	; (800ca8c <_strtod_l+0x57c>)
 800c82a:	aa1c      	add	r2, sp, #112	; 0x70
 800c82c:	a819      	add	r0, sp, #100	; 0x64
 800c82e:	f002 f893 	bl	800e958 <__hexnan>
 800c832:	2805      	cmp	r0, #5
 800c834:	d125      	bne.n	800c882 <_strtod_l+0x372>
 800c836:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c838:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800c83c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c840:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c844:	e6a5      	b.n	800c592 <_strtod_l+0x82>
 800c846:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800c84a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800c84e:	e7bc      	b.n	800c7ca <_strtod_l+0x2ba>
 800c850:	2a6e      	cmp	r2, #110	; 0x6e
 800c852:	e7dc      	b.n	800c80e <_strtod_l+0x2fe>
 800c854:	498e      	ldr	r1, [pc, #568]	; (800ca90 <_strtod_l+0x580>)
 800c856:	a819      	add	r0, sp, #100	; 0x64
 800c858:	f002 f86a 	bl	800e930 <__match>
 800c85c:	2800      	cmp	r0, #0
 800c85e:	f43f aeb4 	beq.w	800c5ca <_strtod_l+0xba>
 800c862:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c864:	498b      	ldr	r1, [pc, #556]	; (800ca94 <_strtod_l+0x584>)
 800c866:	3b01      	subs	r3, #1
 800c868:	a819      	add	r0, sp, #100	; 0x64
 800c86a:	9319      	str	r3, [sp, #100]	; 0x64
 800c86c:	f002 f860 	bl	800e930 <__match>
 800c870:	b910      	cbnz	r0, 800c878 <_strtod_l+0x368>
 800c872:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c874:	3301      	adds	r3, #1
 800c876:	9319      	str	r3, [sp, #100]	; 0x64
 800c878:	f04f 0800 	mov.w	r8, #0
 800c87c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800ca98 <_strtod_l+0x588>
 800c880:	e687      	b.n	800c592 <_strtod_l+0x82>
 800c882:	4886      	ldr	r0, [pc, #536]	; (800ca9c <_strtod_l+0x58c>)
 800c884:	f003 f9f4 	bl	800fc70 <nan>
 800c888:	4680      	mov	r8, r0
 800c88a:	4689      	mov	r9, r1
 800c88c:	e681      	b.n	800c592 <_strtod_l+0x82>
 800c88e:	9b04      	ldr	r3, [sp, #16]
 800c890:	f1bb 0f00 	cmp.w	fp, #0
 800c894:	bf08      	it	eq
 800c896:	46a3      	moveq	fp, r4
 800c898:	1aeb      	subs	r3, r5, r3
 800c89a:	2c10      	cmp	r4, #16
 800c89c:	9806      	ldr	r0, [sp, #24]
 800c89e:	4626      	mov	r6, r4
 800c8a0:	9307      	str	r3, [sp, #28]
 800c8a2:	bfa8      	it	ge
 800c8a4:	2610      	movge	r6, #16
 800c8a6:	f7f3 fe0d 	bl	80004c4 <__aeabi_ui2d>
 800c8aa:	2c09      	cmp	r4, #9
 800c8ac:	4680      	mov	r8, r0
 800c8ae:	4689      	mov	r9, r1
 800c8b0:	dd13      	ble.n	800c8da <_strtod_l+0x3ca>
 800c8b2:	4b7b      	ldr	r3, [pc, #492]	; (800caa0 <_strtod_l+0x590>)
 800c8b4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c8b8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c8bc:	f7f3 fe7c 	bl	80005b8 <__aeabi_dmul>
 800c8c0:	4680      	mov	r8, r0
 800c8c2:	9805      	ldr	r0, [sp, #20]
 800c8c4:	4689      	mov	r9, r1
 800c8c6:	f7f3 fdfd 	bl	80004c4 <__aeabi_ui2d>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	4640      	mov	r0, r8
 800c8d0:	4649      	mov	r1, r9
 800c8d2:	f7f3 fcbb 	bl	800024c <__adddf3>
 800c8d6:	4680      	mov	r8, r0
 800c8d8:	4689      	mov	r9, r1
 800c8da:	2c0f      	cmp	r4, #15
 800c8dc:	dc36      	bgt.n	800c94c <_strtod_l+0x43c>
 800c8de:	9b07      	ldr	r3, [sp, #28]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	f43f ae56 	beq.w	800c592 <_strtod_l+0x82>
 800c8e6:	dd22      	ble.n	800c92e <_strtod_l+0x41e>
 800c8e8:	2b16      	cmp	r3, #22
 800c8ea:	dc09      	bgt.n	800c900 <_strtod_l+0x3f0>
 800c8ec:	496c      	ldr	r1, [pc, #432]	; (800caa0 <_strtod_l+0x590>)
 800c8ee:	4642      	mov	r2, r8
 800c8f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c8f4:	464b      	mov	r3, r9
 800c8f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8fa:	f7f3 fe5d 	bl	80005b8 <__aeabi_dmul>
 800c8fe:	e7c3      	b.n	800c888 <_strtod_l+0x378>
 800c900:	9a07      	ldr	r2, [sp, #28]
 800c902:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800c906:	4293      	cmp	r3, r2
 800c908:	db20      	blt.n	800c94c <_strtod_l+0x43c>
 800c90a:	4d65      	ldr	r5, [pc, #404]	; (800caa0 <_strtod_l+0x590>)
 800c90c:	f1c4 040f 	rsb	r4, r4, #15
 800c910:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800c914:	4642      	mov	r2, r8
 800c916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c91a:	464b      	mov	r3, r9
 800c91c:	f7f3 fe4c 	bl	80005b8 <__aeabi_dmul>
 800c920:	9b07      	ldr	r3, [sp, #28]
 800c922:	1b1c      	subs	r4, r3, r4
 800c924:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800c928:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c92c:	e7e5      	b.n	800c8fa <_strtod_l+0x3ea>
 800c92e:	9b07      	ldr	r3, [sp, #28]
 800c930:	3316      	adds	r3, #22
 800c932:	db0b      	blt.n	800c94c <_strtod_l+0x43c>
 800c934:	9b04      	ldr	r3, [sp, #16]
 800c936:	4640      	mov	r0, r8
 800c938:	1b5d      	subs	r5, r3, r5
 800c93a:	4b59      	ldr	r3, [pc, #356]	; (800caa0 <_strtod_l+0x590>)
 800c93c:	4649      	mov	r1, r9
 800c93e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c942:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c946:	f7f3 ff61 	bl	800080c <__aeabi_ddiv>
 800c94a:	e79d      	b.n	800c888 <_strtod_l+0x378>
 800c94c:	9b07      	ldr	r3, [sp, #28]
 800c94e:	1ba6      	subs	r6, r4, r6
 800c950:	441e      	add	r6, r3
 800c952:	2e00      	cmp	r6, #0
 800c954:	dd74      	ble.n	800ca40 <_strtod_l+0x530>
 800c956:	f016 030f 	ands.w	r3, r6, #15
 800c95a:	d00a      	beq.n	800c972 <_strtod_l+0x462>
 800c95c:	4950      	ldr	r1, [pc, #320]	; (800caa0 <_strtod_l+0x590>)
 800c95e:	4642      	mov	r2, r8
 800c960:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c964:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c968:	464b      	mov	r3, r9
 800c96a:	f7f3 fe25 	bl	80005b8 <__aeabi_dmul>
 800c96e:	4680      	mov	r8, r0
 800c970:	4689      	mov	r9, r1
 800c972:	f036 060f 	bics.w	r6, r6, #15
 800c976:	d052      	beq.n	800ca1e <_strtod_l+0x50e>
 800c978:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800c97c:	dd27      	ble.n	800c9ce <_strtod_l+0x4be>
 800c97e:	f04f 0b00 	mov.w	fp, #0
 800c982:	f8cd b010 	str.w	fp, [sp, #16]
 800c986:	f8cd b020 	str.w	fp, [sp, #32]
 800c98a:	f8cd b018 	str.w	fp, [sp, #24]
 800c98e:	2322      	movs	r3, #34	; 0x22
 800c990:	f04f 0800 	mov.w	r8, #0
 800c994:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800ca98 <_strtod_l+0x588>
 800c998:	f8ca 3000 	str.w	r3, [sl]
 800c99c:	9b08      	ldr	r3, [sp, #32]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	f43f adf7 	beq.w	800c592 <_strtod_l+0x82>
 800c9a4:	4650      	mov	r0, sl
 800c9a6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c9a8:	f002 f946 	bl	800ec38 <_Bfree>
 800c9ac:	4650      	mov	r0, sl
 800c9ae:	9906      	ldr	r1, [sp, #24]
 800c9b0:	f002 f942 	bl	800ec38 <_Bfree>
 800c9b4:	4650      	mov	r0, sl
 800c9b6:	9904      	ldr	r1, [sp, #16]
 800c9b8:	f002 f93e 	bl	800ec38 <_Bfree>
 800c9bc:	4650      	mov	r0, sl
 800c9be:	9908      	ldr	r1, [sp, #32]
 800c9c0:	f002 f93a 	bl	800ec38 <_Bfree>
 800c9c4:	4659      	mov	r1, fp
 800c9c6:	4650      	mov	r0, sl
 800c9c8:	f002 f936 	bl	800ec38 <_Bfree>
 800c9cc:	e5e1      	b.n	800c592 <_strtod_l+0x82>
 800c9ce:	4b35      	ldr	r3, [pc, #212]	; (800caa4 <_strtod_l+0x594>)
 800c9d0:	4640      	mov	r0, r8
 800c9d2:	9305      	str	r3, [sp, #20]
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	4649      	mov	r1, r9
 800c9d8:	461f      	mov	r7, r3
 800c9da:	1136      	asrs	r6, r6, #4
 800c9dc:	2e01      	cmp	r6, #1
 800c9de:	dc21      	bgt.n	800ca24 <_strtod_l+0x514>
 800c9e0:	b10b      	cbz	r3, 800c9e6 <_strtod_l+0x4d6>
 800c9e2:	4680      	mov	r8, r0
 800c9e4:	4689      	mov	r9, r1
 800c9e6:	4b2f      	ldr	r3, [pc, #188]	; (800caa4 <_strtod_l+0x594>)
 800c9e8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c9ec:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c9f0:	4642      	mov	r2, r8
 800c9f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c9f6:	464b      	mov	r3, r9
 800c9f8:	f7f3 fdde 	bl	80005b8 <__aeabi_dmul>
 800c9fc:	4b26      	ldr	r3, [pc, #152]	; (800ca98 <_strtod_l+0x588>)
 800c9fe:	460a      	mov	r2, r1
 800ca00:	400b      	ands	r3, r1
 800ca02:	4929      	ldr	r1, [pc, #164]	; (800caa8 <_strtod_l+0x598>)
 800ca04:	4680      	mov	r8, r0
 800ca06:	428b      	cmp	r3, r1
 800ca08:	d8b9      	bhi.n	800c97e <_strtod_l+0x46e>
 800ca0a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ca0e:	428b      	cmp	r3, r1
 800ca10:	bf86      	itte	hi
 800ca12:	f04f 38ff 	movhi.w	r8, #4294967295
 800ca16:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800caac <_strtod_l+0x59c>
 800ca1a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ca1e:	2300      	movs	r3, #0
 800ca20:	9305      	str	r3, [sp, #20]
 800ca22:	e07f      	b.n	800cb24 <_strtod_l+0x614>
 800ca24:	07f2      	lsls	r2, r6, #31
 800ca26:	d505      	bpl.n	800ca34 <_strtod_l+0x524>
 800ca28:	9b05      	ldr	r3, [sp, #20]
 800ca2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca2e:	f7f3 fdc3 	bl	80005b8 <__aeabi_dmul>
 800ca32:	2301      	movs	r3, #1
 800ca34:	9a05      	ldr	r2, [sp, #20]
 800ca36:	3701      	adds	r7, #1
 800ca38:	3208      	adds	r2, #8
 800ca3a:	1076      	asrs	r6, r6, #1
 800ca3c:	9205      	str	r2, [sp, #20]
 800ca3e:	e7cd      	b.n	800c9dc <_strtod_l+0x4cc>
 800ca40:	d0ed      	beq.n	800ca1e <_strtod_l+0x50e>
 800ca42:	4276      	negs	r6, r6
 800ca44:	f016 020f 	ands.w	r2, r6, #15
 800ca48:	d00a      	beq.n	800ca60 <_strtod_l+0x550>
 800ca4a:	4b15      	ldr	r3, [pc, #84]	; (800caa0 <_strtod_l+0x590>)
 800ca4c:	4640      	mov	r0, r8
 800ca4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca52:	4649      	mov	r1, r9
 800ca54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca58:	f7f3 fed8 	bl	800080c <__aeabi_ddiv>
 800ca5c:	4680      	mov	r8, r0
 800ca5e:	4689      	mov	r9, r1
 800ca60:	1136      	asrs	r6, r6, #4
 800ca62:	d0dc      	beq.n	800ca1e <_strtod_l+0x50e>
 800ca64:	2e1f      	cmp	r6, #31
 800ca66:	dd23      	ble.n	800cab0 <_strtod_l+0x5a0>
 800ca68:	f04f 0b00 	mov.w	fp, #0
 800ca6c:	f8cd b010 	str.w	fp, [sp, #16]
 800ca70:	f8cd b020 	str.w	fp, [sp, #32]
 800ca74:	f8cd b018 	str.w	fp, [sp, #24]
 800ca78:	2322      	movs	r3, #34	; 0x22
 800ca7a:	f04f 0800 	mov.w	r8, #0
 800ca7e:	f04f 0900 	mov.w	r9, #0
 800ca82:	f8ca 3000 	str.w	r3, [sl]
 800ca86:	e789      	b.n	800c99c <_strtod_l+0x48c>
 800ca88:	0803cbf9 	.word	0x0803cbf9
 800ca8c:	0803cc38 	.word	0x0803cc38
 800ca90:	0803cbf1 	.word	0x0803cbf1
 800ca94:	0803cd7c 	.word	0x0803cd7c
 800ca98:	7ff00000 	.word	0x7ff00000
 800ca9c:	0803c427 	.word	0x0803c427
 800caa0:	0803cf68 	.word	0x0803cf68
 800caa4:	0803cf40 	.word	0x0803cf40
 800caa8:	7ca00000 	.word	0x7ca00000
 800caac:	7fefffff 	.word	0x7fefffff
 800cab0:	f016 0310 	ands.w	r3, r6, #16
 800cab4:	bf18      	it	ne
 800cab6:	236a      	movne	r3, #106	; 0x6a
 800cab8:	4640      	mov	r0, r8
 800caba:	9305      	str	r3, [sp, #20]
 800cabc:	4649      	mov	r1, r9
 800cabe:	2300      	movs	r3, #0
 800cac0:	4fb0      	ldr	r7, [pc, #704]	; (800cd84 <_strtod_l+0x874>)
 800cac2:	07f2      	lsls	r2, r6, #31
 800cac4:	d504      	bpl.n	800cad0 <_strtod_l+0x5c0>
 800cac6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800caca:	f7f3 fd75 	bl	80005b8 <__aeabi_dmul>
 800cace:	2301      	movs	r3, #1
 800cad0:	1076      	asrs	r6, r6, #1
 800cad2:	f107 0708 	add.w	r7, r7, #8
 800cad6:	d1f4      	bne.n	800cac2 <_strtod_l+0x5b2>
 800cad8:	b10b      	cbz	r3, 800cade <_strtod_l+0x5ce>
 800cada:	4680      	mov	r8, r0
 800cadc:	4689      	mov	r9, r1
 800cade:	9b05      	ldr	r3, [sp, #20]
 800cae0:	b1c3      	cbz	r3, 800cb14 <_strtod_l+0x604>
 800cae2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800cae6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800caea:	2b00      	cmp	r3, #0
 800caec:	4649      	mov	r1, r9
 800caee:	dd11      	ble.n	800cb14 <_strtod_l+0x604>
 800caf0:	2b1f      	cmp	r3, #31
 800caf2:	f340 8127 	ble.w	800cd44 <_strtod_l+0x834>
 800caf6:	2b34      	cmp	r3, #52	; 0x34
 800caf8:	bfd8      	it	le
 800cafa:	f04f 33ff 	movle.w	r3, #4294967295
 800cafe:	f04f 0800 	mov.w	r8, #0
 800cb02:	bfcf      	iteee	gt
 800cb04:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800cb08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cb0c:	fa03 f202 	lslle.w	r2, r3, r2
 800cb10:	ea02 0901 	andle.w	r9, r2, r1
 800cb14:	2200      	movs	r2, #0
 800cb16:	2300      	movs	r3, #0
 800cb18:	4640      	mov	r0, r8
 800cb1a:	4649      	mov	r1, r9
 800cb1c:	f7f3 ffb4 	bl	8000a88 <__aeabi_dcmpeq>
 800cb20:	2800      	cmp	r0, #0
 800cb22:	d1a1      	bne.n	800ca68 <_strtod_l+0x558>
 800cb24:	9b06      	ldr	r3, [sp, #24]
 800cb26:	465a      	mov	r2, fp
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	4650      	mov	r0, sl
 800cb2c:	4623      	mov	r3, r4
 800cb2e:	9908      	ldr	r1, [sp, #32]
 800cb30:	f002 f8ea 	bl	800ed08 <__s2b>
 800cb34:	9008      	str	r0, [sp, #32]
 800cb36:	2800      	cmp	r0, #0
 800cb38:	f43f af21 	beq.w	800c97e <_strtod_l+0x46e>
 800cb3c:	9b04      	ldr	r3, [sp, #16]
 800cb3e:	f04f 0b00 	mov.w	fp, #0
 800cb42:	1b5d      	subs	r5, r3, r5
 800cb44:	9b07      	ldr	r3, [sp, #28]
 800cb46:	f8cd b010 	str.w	fp, [sp, #16]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	bfb4      	ite	lt
 800cb4e:	462b      	movlt	r3, r5
 800cb50:	2300      	movge	r3, #0
 800cb52:	930e      	str	r3, [sp, #56]	; 0x38
 800cb54:	9b07      	ldr	r3, [sp, #28]
 800cb56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cb5a:	9314      	str	r3, [sp, #80]	; 0x50
 800cb5c:	9b08      	ldr	r3, [sp, #32]
 800cb5e:	4650      	mov	r0, sl
 800cb60:	6859      	ldr	r1, [r3, #4]
 800cb62:	f002 f829 	bl	800ebb8 <_Balloc>
 800cb66:	9006      	str	r0, [sp, #24]
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	f43f af10 	beq.w	800c98e <_strtod_l+0x47e>
 800cb6e:	9b08      	ldr	r3, [sp, #32]
 800cb70:	300c      	adds	r0, #12
 800cb72:	691a      	ldr	r2, [r3, #16]
 800cb74:	f103 010c 	add.w	r1, r3, #12
 800cb78:	3202      	adds	r2, #2
 800cb7a:	0092      	lsls	r2, r2, #2
 800cb7c:	f7fe fd66 	bl	800b64c <memcpy>
 800cb80:	ab1c      	add	r3, sp, #112	; 0x70
 800cb82:	9301      	str	r3, [sp, #4]
 800cb84:	ab1b      	add	r3, sp, #108	; 0x6c
 800cb86:	9300      	str	r3, [sp, #0]
 800cb88:	4642      	mov	r2, r8
 800cb8a:	464b      	mov	r3, r9
 800cb8c:	4650      	mov	r0, sl
 800cb8e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800cb92:	f002 fbfb 	bl	800f38c <__d2b>
 800cb96:	901a      	str	r0, [sp, #104]	; 0x68
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	f43f aef8 	beq.w	800c98e <_strtod_l+0x47e>
 800cb9e:	2101      	movs	r1, #1
 800cba0:	4650      	mov	r0, sl
 800cba2:	f002 f949 	bl	800ee38 <__i2b>
 800cba6:	4603      	mov	r3, r0
 800cba8:	9004      	str	r0, [sp, #16]
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	f43f aeef 	beq.w	800c98e <_strtod_l+0x47e>
 800cbb0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800cbb2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800cbb4:	2d00      	cmp	r5, #0
 800cbb6:	bfab      	itete	ge
 800cbb8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800cbba:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800cbbc:	18ee      	addge	r6, r5, r3
 800cbbe:	1b5c      	sublt	r4, r3, r5
 800cbc0:	9b05      	ldr	r3, [sp, #20]
 800cbc2:	bfa8      	it	ge
 800cbc4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800cbc6:	eba5 0503 	sub.w	r5, r5, r3
 800cbca:	4415      	add	r5, r2
 800cbcc:	4b6e      	ldr	r3, [pc, #440]	; (800cd88 <_strtod_l+0x878>)
 800cbce:	f105 35ff 	add.w	r5, r5, #4294967295
 800cbd2:	bfb8      	it	lt
 800cbd4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800cbd6:	429d      	cmp	r5, r3
 800cbd8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cbdc:	f280 80c4 	bge.w	800cd68 <_strtod_l+0x858>
 800cbe0:	1b5b      	subs	r3, r3, r5
 800cbe2:	2b1f      	cmp	r3, #31
 800cbe4:	f04f 0701 	mov.w	r7, #1
 800cbe8:	eba2 0203 	sub.w	r2, r2, r3
 800cbec:	f300 80b1 	bgt.w	800cd52 <_strtod_l+0x842>
 800cbf0:	2500      	movs	r5, #0
 800cbf2:	fa07 f303 	lsl.w	r3, r7, r3
 800cbf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbf8:	18b7      	adds	r7, r6, r2
 800cbfa:	9b05      	ldr	r3, [sp, #20]
 800cbfc:	42be      	cmp	r6, r7
 800cbfe:	4414      	add	r4, r2
 800cc00:	441c      	add	r4, r3
 800cc02:	4633      	mov	r3, r6
 800cc04:	bfa8      	it	ge
 800cc06:	463b      	movge	r3, r7
 800cc08:	42a3      	cmp	r3, r4
 800cc0a:	bfa8      	it	ge
 800cc0c:	4623      	movge	r3, r4
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	bfc2      	ittt	gt
 800cc12:	1aff      	subgt	r7, r7, r3
 800cc14:	1ae4      	subgt	r4, r4, r3
 800cc16:	1af6      	subgt	r6, r6, r3
 800cc18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	dd17      	ble.n	800cc4e <_strtod_l+0x73e>
 800cc1e:	461a      	mov	r2, r3
 800cc20:	4650      	mov	r0, sl
 800cc22:	9904      	ldr	r1, [sp, #16]
 800cc24:	f002 f9c6 	bl	800efb4 <__pow5mult>
 800cc28:	9004      	str	r0, [sp, #16]
 800cc2a:	2800      	cmp	r0, #0
 800cc2c:	f43f aeaf 	beq.w	800c98e <_strtod_l+0x47e>
 800cc30:	4601      	mov	r1, r0
 800cc32:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cc34:	4650      	mov	r0, sl
 800cc36:	f002 f915 	bl	800ee64 <__multiply>
 800cc3a:	9009      	str	r0, [sp, #36]	; 0x24
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	f43f aea6 	beq.w	800c98e <_strtod_l+0x47e>
 800cc42:	4650      	mov	r0, sl
 800cc44:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cc46:	f001 fff7 	bl	800ec38 <_Bfree>
 800cc4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc4c:	931a      	str	r3, [sp, #104]	; 0x68
 800cc4e:	2f00      	cmp	r7, #0
 800cc50:	f300 808e 	bgt.w	800cd70 <_strtod_l+0x860>
 800cc54:	9b07      	ldr	r3, [sp, #28]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	dd08      	ble.n	800cc6c <_strtod_l+0x75c>
 800cc5a:	4650      	mov	r0, sl
 800cc5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cc5e:	9906      	ldr	r1, [sp, #24]
 800cc60:	f002 f9a8 	bl	800efb4 <__pow5mult>
 800cc64:	9006      	str	r0, [sp, #24]
 800cc66:	2800      	cmp	r0, #0
 800cc68:	f43f ae91 	beq.w	800c98e <_strtod_l+0x47e>
 800cc6c:	2c00      	cmp	r4, #0
 800cc6e:	dd08      	ble.n	800cc82 <_strtod_l+0x772>
 800cc70:	4622      	mov	r2, r4
 800cc72:	4650      	mov	r0, sl
 800cc74:	9906      	ldr	r1, [sp, #24]
 800cc76:	f002 f9f7 	bl	800f068 <__lshift>
 800cc7a:	9006      	str	r0, [sp, #24]
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	f43f ae86 	beq.w	800c98e <_strtod_l+0x47e>
 800cc82:	2e00      	cmp	r6, #0
 800cc84:	dd08      	ble.n	800cc98 <_strtod_l+0x788>
 800cc86:	4632      	mov	r2, r6
 800cc88:	4650      	mov	r0, sl
 800cc8a:	9904      	ldr	r1, [sp, #16]
 800cc8c:	f002 f9ec 	bl	800f068 <__lshift>
 800cc90:	9004      	str	r0, [sp, #16]
 800cc92:	2800      	cmp	r0, #0
 800cc94:	f43f ae7b 	beq.w	800c98e <_strtod_l+0x47e>
 800cc98:	4650      	mov	r0, sl
 800cc9a:	9a06      	ldr	r2, [sp, #24]
 800cc9c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cc9e:	f002 fa6f 	bl	800f180 <__mdiff>
 800cca2:	4683      	mov	fp, r0
 800cca4:	2800      	cmp	r0, #0
 800cca6:	f43f ae72 	beq.w	800c98e <_strtod_l+0x47e>
 800ccaa:	2400      	movs	r4, #0
 800ccac:	68c3      	ldr	r3, [r0, #12]
 800ccae:	9904      	ldr	r1, [sp, #16]
 800ccb0:	60c4      	str	r4, [r0, #12]
 800ccb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccb4:	f002 fa48 	bl	800f148 <__mcmp>
 800ccb8:	42a0      	cmp	r0, r4
 800ccba:	da6b      	bge.n	800cd94 <_strtod_l+0x884>
 800ccbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccbe:	ea53 0308 	orrs.w	r3, r3, r8
 800ccc2:	f040 8091 	bne.w	800cde8 <_strtod_l+0x8d8>
 800ccc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	f040 808c 	bne.w	800cde8 <_strtod_l+0x8d8>
 800ccd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ccd4:	0d1b      	lsrs	r3, r3, #20
 800ccd6:	051b      	lsls	r3, r3, #20
 800ccd8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ccdc:	f240 8084 	bls.w	800cde8 <_strtod_l+0x8d8>
 800cce0:	f8db 3014 	ldr.w	r3, [fp, #20]
 800cce4:	b91b      	cbnz	r3, 800ccee <_strtod_l+0x7de>
 800cce6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ccea:	2b01      	cmp	r3, #1
 800ccec:	dd7c      	ble.n	800cde8 <_strtod_l+0x8d8>
 800ccee:	4659      	mov	r1, fp
 800ccf0:	2201      	movs	r2, #1
 800ccf2:	4650      	mov	r0, sl
 800ccf4:	f002 f9b8 	bl	800f068 <__lshift>
 800ccf8:	9904      	ldr	r1, [sp, #16]
 800ccfa:	4683      	mov	fp, r0
 800ccfc:	f002 fa24 	bl	800f148 <__mcmp>
 800cd00:	2800      	cmp	r0, #0
 800cd02:	dd71      	ble.n	800cde8 <_strtod_l+0x8d8>
 800cd04:	9905      	ldr	r1, [sp, #20]
 800cd06:	464b      	mov	r3, r9
 800cd08:	4a20      	ldr	r2, [pc, #128]	; (800cd8c <_strtod_l+0x87c>)
 800cd0a:	2900      	cmp	r1, #0
 800cd0c:	f000 808c 	beq.w	800ce28 <_strtod_l+0x918>
 800cd10:	ea02 0109 	and.w	r1, r2, r9
 800cd14:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cd18:	f300 8086 	bgt.w	800ce28 <_strtod_l+0x918>
 800cd1c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cd20:	f77f aeaa 	ble.w	800ca78 <_strtod_l+0x568>
 800cd24:	4640      	mov	r0, r8
 800cd26:	4649      	mov	r1, r9
 800cd28:	4b19      	ldr	r3, [pc, #100]	; (800cd90 <_strtod_l+0x880>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f7f3 fc44 	bl	80005b8 <__aeabi_dmul>
 800cd30:	460b      	mov	r3, r1
 800cd32:	4303      	orrs	r3, r0
 800cd34:	bf08      	it	eq
 800cd36:	2322      	moveq	r3, #34	; 0x22
 800cd38:	4680      	mov	r8, r0
 800cd3a:	4689      	mov	r9, r1
 800cd3c:	bf08      	it	eq
 800cd3e:	f8ca 3000 	streq.w	r3, [sl]
 800cd42:	e62f      	b.n	800c9a4 <_strtod_l+0x494>
 800cd44:	f04f 32ff 	mov.w	r2, #4294967295
 800cd48:	fa02 f303 	lsl.w	r3, r2, r3
 800cd4c:	ea03 0808 	and.w	r8, r3, r8
 800cd50:	e6e0      	b.n	800cb14 <_strtod_l+0x604>
 800cd52:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800cd56:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800cd5a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800cd5e:	35e2      	adds	r5, #226	; 0xe2
 800cd60:	fa07 f505 	lsl.w	r5, r7, r5
 800cd64:	970f      	str	r7, [sp, #60]	; 0x3c
 800cd66:	e747      	b.n	800cbf8 <_strtod_l+0x6e8>
 800cd68:	2301      	movs	r3, #1
 800cd6a:	2500      	movs	r5, #0
 800cd6c:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd6e:	e743      	b.n	800cbf8 <_strtod_l+0x6e8>
 800cd70:	463a      	mov	r2, r7
 800cd72:	4650      	mov	r0, sl
 800cd74:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cd76:	f002 f977 	bl	800f068 <__lshift>
 800cd7a:	901a      	str	r0, [sp, #104]	; 0x68
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	f47f af69 	bne.w	800cc54 <_strtod_l+0x744>
 800cd82:	e604      	b.n	800c98e <_strtod_l+0x47e>
 800cd84:	0803cc50 	.word	0x0803cc50
 800cd88:	fffffc02 	.word	0xfffffc02
 800cd8c:	7ff00000 	.word	0x7ff00000
 800cd90:	39500000 	.word	0x39500000
 800cd94:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cd98:	d165      	bne.n	800ce66 <_strtod_l+0x956>
 800cd9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cda0:	b35a      	cbz	r2, 800cdfa <_strtod_l+0x8ea>
 800cda2:	4a99      	ldr	r2, [pc, #612]	; (800d008 <_strtod_l+0xaf8>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d12b      	bne.n	800ce00 <_strtod_l+0x8f0>
 800cda8:	9b05      	ldr	r3, [sp, #20]
 800cdaa:	4641      	mov	r1, r8
 800cdac:	b303      	cbz	r3, 800cdf0 <_strtod_l+0x8e0>
 800cdae:	464a      	mov	r2, r9
 800cdb0:	4b96      	ldr	r3, [pc, #600]	; (800d00c <_strtod_l+0xafc>)
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cdb8:	f04f 32ff 	mov.w	r2, #4294967295
 800cdbc:	d81b      	bhi.n	800cdf6 <_strtod_l+0x8e6>
 800cdbe:	0d1b      	lsrs	r3, r3, #20
 800cdc0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cdc4:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc8:	4299      	cmp	r1, r3
 800cdca:	d119      	bne.n	800ce00 <_strtod_l+0x8f0>
 800cdcc:	4b90      	ldr	r3, [pc, #576]	; (800d010 <_strtod_l+0xb00>)
 800cdce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d102      	bne.n	800cdda <_strtod_l+0x8ca>
 800cdd4:	3101      	adds	r1, #1
 800cdd6:	f43f adda 	beq.w	800c98e <_strtod_l+0x47e>
 800cdda:	f04f 0800 	mov.w	r8, #0
 800cdde:	4b8b      	ldr	r3, [pc, #556]	; (800d00c <_strtod_l+0xafc>)
 800cde0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cde2:	401a      	ands	r2, r3
 800cde4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800cde8:	9b05      	ldr	r3, [sp, #20]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d19a      	bne.n	800cd24 <_strtod_l+0x814>
 800cdee:	e5d9      	b.n	800c9a4 <_strtod_l+0x494>
 800cdf0:	f04f 33ff 	mov.w	r3, #4294967295
 800cdf4:	e7e8      	b.n	800cdc8 <_strtod_l+0x8b8>
 800cdf6:	4613      	mov	r3, r2
 800cdf8:	e7e6      	b.n	800cdc8 <_strtod_l+0x8b8>
 800cdfa:	ea53 0308 	orrs.w	r3, r3, r8
 800cdfe:	d081      	beq.n	800cd04 <_strtod_l+0x7f4>
 800ce00:	b1e5      	cbz	r5, 800ce3c <_strtod_l+0x92c>
 800ce02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce04:	421d      	tst	r5, r3
 800ce06:	d0ef      	beq.n	800cde8 <_strtod_l+0x8d8>
 800ce08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce0a:	4640      	mov	r0, r8
 800ce0c:	4649      	mov	r1, r9
 800ce0e:	9a05      	ldr	r2, [sp, #20]
 800ce10:	b1c3      	cbz	r3, 800ce44 <_strtod_l+0x934>
 800ce12:	f7ff fb59 	bl	800c4c8 <sulp>
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ce1e:	f7f3 fa15 	bl	800024c <__adddf3>
 800ce22:	4680      	mov	r8, r0
 800ce24:	4689      	mov	r9, r1
 800ce26:	e7df      	b.n	800cde8 <_strtod_l+0x8d8>
 800ce28:	4013      	ands	r3, r2
 800ce2a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ce2e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ce32:	f04f 38ff 	mov.w	r8, #4294967295
 800ce36:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ce3a:	e7d5      	b.n	800cde8 <_strtod_l+0x8d8>
 800ce3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce3e:	ea13 0f08 	tst.w	r3, r8
 800ce42:	e7e0      	b.n	800ce06 <_strtod_l+0x8f6>
 800ce44:	f7ff fb40 	bl	800c4c8 <sulp>
 800ce48:	4602      	mov	r2, r0
 800ce4a:	460b      	mov	r3, r1
 800ce4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ce50:	f7f3 f9fa 	bl	8000248 <__aeabi_dsub>
 800ce54:	2200      	movs	r2, #0
 800ce56:	2300      	movs	r3, #0
 800ce58:	4680      	mov	r8, r0
 800ce5a:	4689      	mov	r9, r1
 800ce5c:	f7f3 fe14 	bl	8000a88 <__aeabi_dcmpeq>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d0c1      	beq.n	800cde8 <_strtod_l+0x8d8>
 800ce64:	e608      	b.n	800ca78 <_strtod_l+0x568>
 800ce66:	4658      	mov	r0, fp
 800ce68:	9904      	ldr	r1, [sp, #16]
 800ce6a:	f002 faeb 	bl	800f444 <__ratio>
 800ce6e:	2200      	movs	r2, #0
 800ce70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ce74:	4606      	mov	r6, r0
 800ce76:	460f      	mov	r7, r1
 800ce78:	f7f3 fe1a 	bl	8000ab0 <__aeabi_dcmple>
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d070      	beq.n	800cf62 <_strtod_l+0xa52>
 800ce80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d042      	beq.n	800cf0c <_strtod_l+0x9fc>
 800ce86:	2600      	movs	r6, #0
 800ce88:	4f62      	ldr	r7, [pc, #392]	; (800d014 <_strtod_l+0xb04>)
 800ce8a:	4d62      	ldr	r5, [pc, #392]	; (800d014 <_strtod_l+0xb04>)
 800ce8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce92:	0d1b      	lsrs	r3, r3, #20
 800ce94:	051b      	lsls	r3, r3, #20
 800ce96:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ce9a:	4b5f      	ldr	r3, [pc, #380]	; (800d018 <_strtod_l+0xb08>)
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	f040 80c3 	bne.w	800d028 <_strtod_l+0xb18>
 800cea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cea4:	4640      	mov	r0, r8
 800cea6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800ceaa:	4649      	mov	r1, r9
 800ceac:	f002 f9f4 	bl	800f298 <__ulp>
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	4630      	mov	r0, r6
 800ceb6:	4639      	mov	r1, r7
 800ceb8:	f7f3 fb7e 	bl	80005b8 <__aeabi_dmul>
 800cebc:	4642      	mov	r2, r8
 800cebe:	464b      	mov	r3, r9
 800cec0:	f7f3 f9c4 	bl	800024c <__adddf3>
 800cec4:	460b      	mov	r3, r1
 800cec6:	4951      	ldr	r1, [pc, #324]	; (800d00c <_strtod_l+0xafc>)
 800cec8:	4a54      	ldr	r2, [pc, #336]	; (800d01c <_strtod_l+0xb0c>)
 800ceca:	4019      	ands	r1, r3
 800cecc:	4291      	cmp	r1, r2
 800cece:	4680      	mov	r8, r0
 800ced0:	d95d      	bls.n	800cf8e <_strtod_l+0xa7e>
 800ced2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ced4:	4b4e      	ldr	r3, [pc, #312]	; (800d010 <_strtod_l+0xb00>)
 800ced6:	429a      	cmp	r2, r3
 800ced8:	d103      	bne.n	800cee2 <_strtod_l+0x9d2>
 800ceda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cedc:	3301      	adds	r3, #1
 800cede:	f43f ad56 	beq.w	800c98e <_strtod_l+0x47e>
 800cee2:	f04f 38ff 	mov.w	r8, #4294967295
 800cee6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800d010 <_strtod_l+0xb00>
 800ceea:	4650      	mov	r0, sl
 800ceec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ceee:	f001 fea3 	bl	800ec38 <_Bfree>
 800cef2:	4650      	mov	r0, sl
 800cef4:	9906      	ldr	r1, [sp, #24]
 800cef6:	f001 fe9f 	bl	800ec38 <_Bfree>
 800cefa:	4650      	mov	r0, sl
 800cefc:	9904      	ldr	r1, [sp, #16]
 800cefe:	f001 fe9b 	bl	800ec38 <_Bfree>
 800cf02:	4659      	mov	r1, fp
 800cf04:	4650      	mov	r0, sl
 800cf06:	f001 fe97 	bl	800ec38 <_Bfree>
 800cf0a:	e627      	b.n	800cb5c <_strtod_l+0x64c>
 800cf0c:	f1b8 0f00 	cmp.w	r8, #0
 800cf10:	d119      	bne.n	800cf46 <_strtod_l+0xa36>
 800cf12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf18:	b9e3      	cbnz	r3, 800cf54 <_strtod_l+0xa44>
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	4639      	mov	r1, r7
 800cf20:	4b3c      	ldr	r3, [pc, #240]	; (800d014 <_strtod_l+0xb04>)
 800cf22:	f7f3 fdbb 	bl	8000a9c <__aeabi_dcmplt>
 800cf26:	b9c8      	cbnz	r0, 800cf5c <_strtod_l+0xa4c>
 800cf28:	2200      	movs	r2, #0
 800cf2a:	4630      	mov	r0, r6
 800cf2c:	4639      	mov	r1, r7
 800cf2e:	4b3c      	ldr	r3, [pc, #240]	; (800d020 <_strtod_l+0xb10>)
 800cf30:	f7f3 fb42 	bl	80005b8 <__aeabi_dmul>
 800cf34:	4604      	mov	r4, r0
 800cf36:	460d      	mov	r5, r1
 800cf38:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800cf3c:	9416      	str	r4, [sp, #88]	; 0x58
 800cf3e:	9317      	str	r3, [sp, #92]	; 0x5c
 800cf40:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800cf44:	e7a2      	b.n	800ce8c <_strtod_l+0x97c>
 800cf46:	f1b8 0f01 	cmp.w	r8, #1
 800cf4a:	d103      	bne.n	800cf54 <_strtod_l+0xa44>
 800cf4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	f43f ad92 	beq.w	800ca78 <_strtod_l+0x568>
 800cf54:	2600      	movs	r6, #0
 800cf56:	2400      	movs	r4, #0
 800cf58:	4f32      	ldr	r7, [pc, #200]	; (800d024 <_strtod_l+0xb14>)
 800cf5a:	e796      	b.n	800ce8a <_strtod_l+0x97a>
 800cf5c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800cf5e:	4d30      	ldr	r5, [pc, #192]	; (800d020 <_strtod_l+0xb10>)
 800cf60:	e7ea      	b.n	800cf38 <_strtod_l+0xa28>
 800cf62:	4b2f      	ldr	r3, [pc, #188]	; (800d020 <_strtod_l+0xb10>)
 800cf64:	2200      	movs	r2, #0
 800cf66:	4630      	mov	r0, r6
 800cf68:	4639      	mov	r1, r7
 800cf6a:	f7f3 fb25 	bl	80005b8 <__aeabi_dmul>
 800cf6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf70:	4604      	mov	r4, r0
 800cf72:	460d      	mov	r5, r1
 800cf74:	b933      	cbnz	r3, 800cf84 <_strtod_l+0xa74>
 800cf76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cf7a:	9010      	str	r0, [sp, #64]	; 0x40
 800cf7c:	9311      	str	r3, [sp, #68]	; 0x44
 800cf7e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800cf82:	e783      	b.n	800ce8c <_strtod_l+0x97c>
 800cf84:	4602      	mov	r2, r0
 800cf86:	460b      	mov	r3, r1
 800cf88:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800cf8c:	e7f7      	b.n	800cf7e <_strtod_l+0xa6e>
 800cf8e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800cf92:	9b05      	ldr	r3, [sp, #20]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d1a8      	bne.n	800ceea <_strtod_l+0x9da>
 800cf98:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cf9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cf9e:	0d1b      	lsrs	r3, r3, #20
 800cfa0:	051b      	lsls	r3, r3, #20
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d1a1      	bne.n	800ceea <_strtod_l+0x9da>
 800cfa6:	4620      	mov	r0, r4
 800cfa8:	4629      	mov	r1, r5
 800cfaa:	f7f4 f967 	bl	800127c <__aeabi_d2lz>
 800cfae:	f7f3 fad5 	bl	800055c <__aeabi_l2d>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	460b      	mov	r3, r1
 800cfb6:	4620      	mov	r0, r4
 800cfb8:	4629      	mov	r1, r5
 800cfba:	f7f3 f945 	bl	8000248 <__aeabi_dsub>
 800cfbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cfc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cfc4:	ea43 0308 	orr.w	r3, r3, r8
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	4604      	mov	r4, r0
 800cfcc:	460d      	mov	r5, r1
 800cfce:	d066      	beq.n	800d09e <_strtod_l+0xb8e>
 800cfd0:	a309      	add	r3, pc, #36	; (adr r3, 800cff8 <_strtod_l+0xae8>)
 800cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd6:	f7f3 fd61 	bl	8000a9c <__aeabi_dcmplt>
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	f47f ace2 	bne.w	800c9a4 <_strtod_l+0x494>
 800cfe0:	a307      	add	r3, pc, #28	; (adr r3, 800d000 <_strtod_l+0xaf0>)
 800cfe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe6:	4620      	mov	r0, r4
 800cfe8:	4629      	mov	r1, r5
 800cfea:	f7f3 fd75 	bl	8000ad8 <__aeabi_dcmpgt>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	f43f af7b 	beq.w	800ceea <_strtod_l+0x9da>
 800cff4:	e4d6      	b.n	800c9a4 <_strtod_l+0x494>
 800cff6:	bf00      	nop
 800cff8:	94a03595 	.word	0x94a03595
 800cffc:	3fdfffff 	.word	0x3fdfffff
 800d000:	35afe535 	.word	0x35afe535
 800d004:	3fe00000 	.word	0x3fe00000
 800d008:	000fffff 	.word	0x000fffff
 800d00c:	7ff00000 	.word	0x7ff00000
 800d010:	7fefffff 	.word	0x7fefffff
 800d014:	3ff00000 	.word	0x3ff00000
 800d018:	7fe00000 	.word	0x7fe00000
 800d01c:	7c9fffff 	.word	0x7c9fffff
 800d020:	3fe00000 	.word	0x3fe00000
 800d024:	bff00000 	.word	0xbff00000
 800d028:	9b05      	ldr	r3, [sp, #20]
 800d02a:	b313      	cbz	r3, 800d072 <_strtod_l+0xb62>
 800d02c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d02e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d032:	d81e      	bhi.n	800d072 <_strtod_l+0xb62>
 800d034:	a326      	add	r3, pc, #152	; (adr r3, 800d0d0 <_strtod_l+0xbc0>)
 800d036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03a:	4620      	mov	r0, r4
 800d03c:	4629      	mov	r1, r5
 800d03e:	f7f3 fd37 	bl	8000ab0 <__aeabi_dcmple>
 800d042:	b190      	cbz	r0, 800d06a <_strtod_l+0xb5a>
 800d044:	4629      	mov	r1, r5
 800d046:	4620      	mov	r0, r4
 800d048:	f7f3 fd8e 	bl	8000b68 <__aeabi_d2uiz>
 800d04c:	2801      	cmp	r0, #1
 800d04e:	bf38      	it	cc
 800d050:	2001      	movcc	r0, #1
 800d052:	f7f3 fa37 	bl	80004c4 <__aeabi_ui2d>
 800d056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d058:	4604      	mov	r4, r0
 800d05a:	460d      	mov	r5, r1
 800d05c:	b9d3      	cbnz	r3, 800d094 <_strtod_l+0xb84>
 800d05e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d062:	9012      	str	r0, [sp, #72]	; 0x48
 800d064:	9313      	str	r3, [sp, #76]	; 0x4c
 800d066:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d06a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d06c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d070:	1a9f      	subs	r7, r3, r2
 800d072:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d076:	f002 f90f 	bl	800f298 <__ulp>
 800d07a:	4602      	mov	r2, r0
 800d07c:	460b      	mov	r3, r1
 800d07e:	4630      	mov	r0, r6
 800d080:	4639      	mov	r1, r7
 800d082:	f7f3 fa99 	bl	80005b8 <__aeabi_dmul>
 800d086:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d08a:	f7f3 f8df 	bl	800024c <__adddf3>
 800d08e:	4680      	mov	r8, r0
 800d090:	4689      	mov	r9, r1
 800d092:	e77e      	b.n	800cf92 <_strtod_l+0xa82>
 800d094:	4602      	mov	r2, r0
 800d096:	460b      	mov	r3, r1
 800d098:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d09c:	e7e3      	b.n	800d066 <_strtod_l+0xb56>
 800d09e:	a30e      	add	r3, pc, #56	; (adr r3, 800d0d8 <_strtod_l+0xbc8>)
 800d0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a4:	f7f3 fcfa 	bl	8000a9c <__aeabi_dcmplt>
 800d0a8:	e7a1      	b.n	800cfee <_strtod_l+0xade>
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	930a      	str	r3, [sp, #40]	; 0x28
 800d0ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d0b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d0b2:	6013      	str	r3, [r2, #0]
 800d0b4:	f7ff ba71 	b.w	800c59a <_strtod_l+0x8a>
 800d0b8:	2a65      	cmp	r2, #101	; 0x65
 800d0ba:	f43f ab63 	beq.w	800c784 <_strtod_l+0x274>
 800d0be:	2a45      	cmp	r2, #69	; 0x45
 800d0c0:	f43f ab60 	beq.w	800c784 <_strtod_l+0x274>
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	f7ff bb95 	b.w	800c7f4 <_strtod_l+0x2e4>
 800d0ca:	bf00      	nop
 800d0cc:	f3af 8000 	nop.w
 800d0d0:	ffc00000 	.word	0xffc00000
 800d0d4:	41dfffff 	.word	0x41dfffff
 800d0d8:	94a03595 	.word	0x94a03595
 800d0dc:	3fcfffff 	.word	0x3fcfffff

0800d0e0 <_strtod_r>:
 800d0e0:	4b01      	ldr	r3, [pc, #4]	; (800d0e8 <_strtod_r+0x8>)
 800d0e2:	f7ff ba15 	b.w	800c510 <_strtod_l>
 800d0e6:	bf00      	nop
 800d0e8:	20000150 	.word	0x20000150

0800d0ec <_strtol_l.constprop.0>:
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0f2:	4680      	mov	r8, r0
 800d0f4:	d001      	beq.n	800d0fa <_strtol_l.constprop.0+0xe>
 800d0f6:	2b24      	cmp	r3, #36	; 0x24
 800d0f8:	d906      	bls.n	800d108 <_strtol_l.constprop.0+0x1c>
 800d0fa:	f7fe faa1 	bl	800b640 <__errno>
 800d0fe:	2316      	movs	r3, #22
 800d100:	6003      	str	r3, [r0, #0]
 800d102:	2000      	movs	r0, #0
 800d104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d108:	460d      	mov	r5, r1
 800d10a:	4f35      	ldr	r7, [pc, #212]	; (800d1e0 <_strtol_l.constprop.0+0xf4>)
 800d10c:	4628      	mov	r0, r5
 800d10e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d112:	5de6      	ldrb	r6, [r4, r7]
 800d114:	f016 0608 	ands.w	r6, r6, #8
 800d118:	d1f8      	bne.n	800d10c <_strtol_l.constprop.0+0x20>
 800d11a:	2c2d      	cmp	r4, #45	; 0x2d
 800d11c:	d12f      	bne.n	800d17e <_strtol_l.constprop.0+0x92>
 800d11e:	2601      	movs	r6, #1
 800d120:	782c      	ldrb	r4, [r5, #0]
 800d122:	1c85      	adds	r5, r0, #2
 800d124:	2b00      	cmp	r3, #0
 800d126:	d057      	beq.n	800d1d8 <_strtol_l.constprop.0+0xec>
 800d128:	2b10      	cmp	r3, #16
 800d12a:	d109      	bne.n	800d140 <_strtol_l.constprop.0+0x54>
 800d12c:	2c30      	cmp	r4, #48	; 0x30
 800d12e:	d107      	bne.n	800d140 <_strtol_l.constprop.0+0x54>
 800d130:	7828      	ldrb	r0, [r5, #0]
 800d132:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d136:	2858      	cmp	r0, #88	; 0x58
 800d138:	d149      	bne.n	800d1ce <_strtol_l.constprop.0+0xe2>
 800d13a:	2310      	movs	r3, #16
 800d13c:	786c      	ldrb	r4, [r5, #1]
 800d13e:	3502      	adds	r5, #2
 800d140:	2700      	movs	r7, #0
 800d142:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800d146:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d14a:	fbbe f9f3 	udiv	r9, lr, r3
 800d14e:	4638      	mov	r0, r7
 800d150:	fb03 ea19 	mls	sl, r3, r9, lr
 800d154:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d158:	f1bc 0f09 	cmp.w	ip, #9
 800d15c:	d814      	bhi.n	800d188 <_strtol_l.constprop.0+0x9c>
 800d15e:	4664      	mov	r4, ip
 800d160:	42a3      	cmp	r3, r4
 800d162:	dd22      	ble.n	800d1aa <_strtol_l.constprop.0+0xbe>
 800d164:	2f00      	cmp	r7, #0
 800d166:	db1d      	blt.n	800d1a4 <_strtol_l.constprop.0+0xb8>
 800d168:	4581      	cmp	r9, r0
 800d16a:	d31b      	bcc.n	800d1a4 <_strtol_l.constprop.0+0xb8>
 800d16c:	d101      	bne.n	800d172 <_strtol_l.constprop.0+0x86>
 800d16e:	45a2      	cmp	sl, r4
 800d170:	db18      	blt.n	800d1a4 <_strtol_l.constprop.0+0xb8>
 800d172:	2701      	movs	r7, #1
 800d174:	fb00 4003 	mla	r0, r0, r3, r4
 800d178:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d17c:	e7ea      	b.n	800d154 <_strtol_l.constprop.0+0x68>
 800d17e:	2c2b      	cmp	r4, #43	; 0x2b
 800d180:	bf04      	itt	eq
 800d182:	782c      	ldrbeq	r4, [r5, #0]
 800d184:	1c85      	addeq	r5, r0, #2
 800d186:	e7cd      	b.n	800d124 <_strtol_l.constprop.0+0x38>
 800d188:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d18c:	f1bc 0f19 	cmp.w	ip, #25
 800d190:	d801      	bhi.n	800d196 <_strtol_l.constprop.0+0xaa>
 800d192:	3c37      	subs	r4, #55	; 0x37
 800d194:	e7e4      	b.n	800d160 <_strtol_l.constprop.0+0x74>
 800d196:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d19a:	f1bc 0f19 	cmp.w	ip, #25
 800d19e:	d804      	bhi.n	800d1aa <_strtol_l.constprop.0+0xbe>
 800d1a0:	3c57      	subs	r4, #87	; 0x57
 800d1a2:	e7dd      	b.n	800d160 <_strtol_l.constprop.0+0x74>
 800d1a4:	f04f 37ff 	mov.w	r7, #4294967295
 800d1a8:	e7e6      	b.n	800d178 <_strtol_l.constprop.0+0x8c>
 800d1aa:	2f00      	cmp	r7, #0
 800d1ac:	da07      	bge.n	800d1be <_strtol_l.constprop.0+0xd2>
 800d1ae:	2322      	movs	r3, #34	; 0x22
 800d1b0:	4670      	mov	r0, lr
 800d1b2:	f8c8 3000 	str.w	r3, [r8]
 800d1b6:	2a00      	cmp	r2, #0
 800d1b8:	d0a4      	beq.n	800d104 <_strtol_l.constprop.0+0x18>
 800d1ba:	1e69      	subs	r1, r5, #1
 800d1bc:	e005      	b.n	800d1ca <_strtol_l.constprop.0+0xde>
 800d1be:	b106      	cbz	r6, 800d1c2 <_strtol_l.constprop.0+0xd6>
 800d1c0:	4240      	negs	r0, r0
 800d1c2:	2a00      	cmp	r2, #0
 800d1c4:	d09e      	beq.n	800d104 <_strtol_l.constprop.0+0x18>
 800d1c6:	2f00      	cmp	r7, #0
 800d1c8:	d1f7      	bne.n	800d1ba <_strtol_l.constprop.0+0xce>
 800d1ca:	6011      	str	r1, [r2, #0]
 800d1cc:	e79a      	b.n	800d104 <_strtol_l.constprop.0+0x18>
 800d1ce:	2430      	movs	r4, #48	; 0x30
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d1b5      	bne.n	800d140 <_strtol_l.constprop.0+0x54>
 800d1d4:	2308      	movs	r3, #8
 800d1d6:	e7b3      	b.n	800d140 <_strtol_l.constprop.0+0x54>
 800d1d8:	2c30      	cmp	r4, #48	; 0x30
 800d1da:	d0a9      	beq.n	800d130 <_strtol_l.constprop.0+0x44>
 800d1dc:	230a      	movs	r3, #10
 800d1de:	e7af      	b.n	800d140 <_strtol_l.constprop.0+0x54>
 800d1e0:	0803cc79 	.word	0x0803cc79

0800d1e4 <_strtol_r>:
 800d1e4:	f7ff bf82 	b.w	800d0ec <_strtol_l.constprop.0>

0800d1e8 <__swbuf_r>:
 800d1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ea:	460e      	mov	r6, r1
 800d1ec:	4614      	mov	r4, r2
 800d1ee:	4605      	mov	r5, r0
 800d1f0:	b118      	cbz	r0, 800d1fa <__swbuf_r+0x12>
 800d1f2:	6983      	ldr	r3, [r0, #24]
 800d1f4:	b90b      	cbnz	r3, 800d1fa <__swbuf_r+0x12>
 800d1f6:	f001 f847 	bl	800e288 <__sinit>
 800d1fa:	4b21      	ldr	r3, [pc, #132]	; (800d280 <__swbuf_r+0x98>)
 800d1fc:	429c      	cmp	r4, r3
 800d1fe:	d12b      	bne.n	800d258 <__swbuf_r+0x70>
 800d200:	686c      	ldr	r4, [r5, #4]
 800d202:	69a3      	ldr	r3, [r4, #24]
 800d204:	60a3      	str	r3, [r4, #8]
 800d206:	89a3      	ldrh	r3, [r4, #12]
 800d208:	071a      	lsls	r2, r3, #28
 800d20a:	d52f      	bpl.n	800d26c <__swbuf_r+0x84>
 800d20c:	6923      	ldr	r3, [r4, #16]
 800d20e:	b36b      	cbz	r3, 800d26c <__swbuf_r+0x84>
 800d210:	6923      	ldr	r3, [r4, #16]
 800d212:	6820      	ldr	r0, [r4, #0]
 800d214:	b2f6      	uxtb	r6, r6
 800d216:	1ac0      	subs	r0, r0, r3
 800d218:	6963      	ldr	r3, [r4, #20]
 800d21a:	4637      	mov	r7, r6
 800d21c:	4283      	cmp	r3, r0
 800d21e:	dc04      	bgt.n	800d22a <__swbuf_r+0x42>
 800d220:	4621      	mov	r1, r4
 800d222:	4628      	mov	r0, r5
 800d224:	f000 ff9c 	bl	800e160 <_fflush_r>
 800d228:	bb30      	cbnz	r0, 800d278 <__swbuf_r+0x90>
 800d22a:	68a3      	ldr	r3, [r4, #8]
 800d22c:	3001      	adds	r0, #1
 800d22e:	3b01      	subs	r3, #1
 800d230:	60a3      	str	r3, [r4, #8]
 800d232:	6823      	ldr	r3, [r4, #0]
 800d234:	1c5a      	adds	r2, r3, #1
 800d236:	6022      	str	r2, [r4, #0]
 800d238:	701e      	strb	r6, [r3, #0]
 800d23a:	6963      	ldr	r3, [r4, #20]
 800d23c:	4283      	cmp	r3, r0
 800d23e:	d004      	beq.n	800d24a <__swbuf_r+0x62>
 800d240:	89a3      	ldrh	r3, [r4, #12]
 800d242:	07db      	lsls	r3, r3, #31
 800d244:	d506      	bpl.n	800d254 <__swbuf_r+0x6c>
 800d246:	2e0a      	cmp	r6, #10
 800d248:	d104      	bne.n	800d254 <__swbuf_r+0x6c>
 800d24a:	4621      	mov	r1, r4
 800d24c:	4628      	mov	r0, r5
 800d24e:	f000 ff87 	bl	800e160 <_fflush_r>
 800d252:	b988      	cbnz	r0, 800d278 <__swbuf_r+0x90>
 800d254:	4638      	mov	r0, r7
 800d256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d258:	4b0a      	ldr	r3, [pc, #40]	; (800d284 <__swbuf_r+0x9c>)
 800d25a:	429c      	cmp	r4, r3
 800d25c:	d101      	bne.n	800d262 <__swbuf_r+0x7a>
 800d25e:	68ac      	ldr	r4, [r5, #8]
 800d260:	e7cf      	b.n	800d202 <__swbuf_r+0x1a>
 800d262:	4b09      	ldr	r3, [pc, #36]	; (800d288 <__swbuf_r+0xa0>)
 800d264:	429c      	cmp	r4, r3
 800d266:	bf08      	it	eq
 800d268:	68ec      	ldreq	r4, [r5, #12]
 800d26a:	e7ca      	b.n	800d202 <__swbuf_r+0x1a>
 800d26c:	4621      	mov	r1, r4
 800d26e:	4628      	mov	r0, r5
 800d270:	f000 f80c 	bl	800d28c <__swsetup_r>
 800d274:	2800      	cmp	r0, #0
 800d276:	d0cb      	beq.n	800d210 <__swbuf_r+0x28>
 800d278:	f04f 37ff 	mov.w	r7, #4294967295
 800d27c:	e7ea      	b.n	800d254 <__swbuf_r+0x6c>
 800d27e:	bf00      	nop
 800d280:	0803ce2c 	.word	0x0803ce2c
 800d284:	0803ce4c 	.word	0x0803ce4c
 800d288:	0803ce0c 	.word	0x0803ce0c

0800d28c <__swsetup_r>:
 800d28c:	4b32      	ldr	r3, [pc, #200]	; (800d358 <__swsetup_r+0xcc>)
 800d28e:	b570      	push	{r4, r5, r6, lr}
 800d290:	681d      	ldr	r5, [r3, #0]
 800d292:	4606      	mov	r6, r0
 800d294:	460c      	mov	r4, r1
 800d296:	b125      	cbz	r5, 800d2a2 <__swsetup_r+0x16>
 800d298:	69ab      	ldr	r3, [r5, #24]
 800d29a:	b913      	cbnz	r3, 800d2a2 <__swsetup_r+0x16>
 800d29c:	4628      	mov	r0, r5
 800d29e:	f000 fff3 	bl	800e288 <__sinit>
 800d2a2:	4b2e      	ldr	r3, [pc, #184]	; (800d35c <__swsetup_r+0xd0>)
 800d2a4:	429c      	cmp	r4, r3
 800d2a6:	d10f      	bne.n	800d2c8 <__swsetup_r+0x3c>
 800d2a8:	686c      	ldr	r4, [r5, #4]
 800d2aa:	89a3      	ldrh	r3, [r4, #12]
 800d2ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2b0:	0719      	lsls	r1, r3, #28
 800d2b2:	d42c      	bmi.n	800d30e <__swsetup_r+0x82>
 800d2b4:	06dd      	lsls	r5, r3, #27
 800d2b6:	d411      	bmi.n	800d2dc <__swsetup_r+0x50>
 800d2b8:	2309      	movs	r3, #9
 800d2ba:	6033      	str	r3, [r6, #0]
 800d2bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c4:	81a3      	strh	r3, [r4, #12]
 800d2c6:	e03e      	b.n	800d346 <__swsetup_r+0xba>
 800d2c8:	4b25      	ldr	r3, [pc, #148]	; (800d360 <__swsetup_r+0xd4>)
 800d2ca:	429c      	cmp	r4, r3
 800d2cc:	d101      	bne.n	800d2d2 <__swsetup_r+0x46>
 800d2ce:	68ac      	ldr	r4, [r5, #8]
 800d2d0:	e7eb      	b.n	800d2aa <__swsetup_r+0x1e>
 800d2d2:	4b24      	ldr	r3, [pc, #144]	; (800d364 <__swsetup_r+0xd8>)
 800d2d4:	429c      	cmp	r4, r3
 800d2d6:	bf08      	it	eq
 800d2d8:	68ec      	ldreq	r4, [r5, #12]
 800d2da:	e7e6      	b.n	800d2aa <__swsetup_r+0x1e>
 800d2dc:	0758      	lsls	r0, r3, #29
 800d2de:	d512      	bpl.n	800d306 <__swsetup_r+0x7a>
 800d2e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d2e2:	b141      	cbz	r1, 800d2f6 <__swsetup_r+0x6a>
 800d2e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d2e8:	4299      	cmp	r1, r3
 800d2ea:	d002      	beq.n	800d2f2 <__swsetup_r+0x66>
 800d2ec:	4630      	mov	r0, r6
 800d2ee:	f002 f92f 	bl	800f550 <_free_r>
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	6363      	str	r3, [r4, #52]	; 0x34
 800d2f6:	89a3      	ldrh	r3, [r4, #12]
 800d2f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d2fc:	81a3      	strh	r3, [r4, #12]
 800d2fe:	2300      	movs	r3, #0
 800d300:	6063      	str	r3, [r4, #4]
 800d302:	6923      	ldr	r3, [r4, #16]
 800d304:	6023      	str	r3, [r4, #0]
 800d306:	89a3      	ldrh	r3, [r4, #12]
 800d308:	f043 0308 	orr.w	r3, r3, #8
 800d30c:	81a3      	strh	r3, [r4, #12]
 800d30e:	6923      	ldr	r3, [r4, #16]
 800d310:	b94b      	cbnz	r3, 800d326 <__swsetup_r+0x9a>
 800d312:	89a3      	ldrh	r3, [r4, #12]
 800d314:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d31c:	d003      	beq.n	800d326 <__swsetup_r+0x9a>
 800d31e:	4621      	mov	r1, r4
 800d320:	4630      	mov	r0, r6
 800d322:	f001 fbe1 	bl	800eae8 <__smakebuf_r>
 800d326:	89a0      	ldrh	r0, [r4, #12]
 800d328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d32c:	f010 0301 	ands.w	r3, r0, #1
 800d330:	d00a      	beq.n	800d348 <__swsetup_r+0xbc>
 800d332:	2300      	movs	r3, #0
 800d334:	60a3      	str	r3, [r4, #8]
 800d336:	6963      	ldr	r3, [r4, #20]
 800d338:	425b      	negs	r3, r3
 800d33a:	61a3      	str	r3, [r4, #24]
 800d33c:	6923      	ldr	r3, [r4, #16]
 800d33e:	b943      	cbnz	r3, 800d352 <__swsetup_r+0xc6>
 800d340:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d344:	d1ba      	bne.n	800d2bc <__swsetup_r+0x30>
 800d346:	bd70      	pop	{r4, r5, r6, pc}
 800d348:	0781      	lsls	r1, r0, #30
 800d34a:	bf58      	it	pl
 800d34c:	6963      	ldrpl	r3, [r4, #20]
 800d34e:	60a3      	str	r3, [r4, #8]
 800d350:	e7f4      	b.n	800d33c <__swsetup_r+0xb0>
 800d352:	2000      	movs	r0, #0
 800d354:	e7f7      	b.n	800d346 <__swsetup_r+0xba>
 800d356:	bf00      	nop
 800d358:	200000e8 	.word	0x200000e8
 800d35c:	0803ce2c 	.word	0x0803ce2c
 800d360:	0803ce4c 	.word	0x0803ce4c
 800d364:	0803ce0c 	.word	0x0803ce0c

0800d368 <quorem>:
 800d368:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d36c:	6903      	ldr	r3, [r0, #16]
 800d36e:	690c      	ldr	r4, [r1, #16]
 800d370:	4607      	mov	r7, r0
 800d372:	42a3      	cmp	r3, r4
 800d374:	f2c0 8082 	blt.w	800d47c <quorem+0x114>
 800d378:	3c01      	subs	r4, #1
 800d37a:	f100 0514 	add.w	r5, r0, #20
 800d37e:	f101 0814 	add.w	r8, r1, #20
 800d382:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d386:	9301      	str	r3, [sp, #4]
 800d388:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d38c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d390:	3301      	adds	r3, #1
 800d392:	429a      	cmp	r2, r3
 800d394:	fbb2 f6f3 	udiv	r6, r2, r3
 800d398:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d39c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d3a0:	d331      	bcc.n	800d406 <quorem+0x9e>
 800d3a2:	f04f 0e00 	mov.w	lr, #0
 800d3a6:	4640      	mov	r0, r8
 800d3a8:	46ac      	mov	ip, r5
 800d3aa:	46f2      	mov	sl, lr
 800d3ac:	f850 2b04 	ldr.w	r2, [r0], #4
 800d3b0:	b293      	uxth	r3, r2
 800d3b2:	fb06 e303 	mla	r3, r6, r3, lr
 800d3b6:	0c12      	lsrs	r2, r2, #16
 800d3b8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d3bc:	b29b      	uxth	r3, r3
 800d3be:	fb06 e202 	mla	r2, r6, r2, lr
 800d3c2:	ebaa 0303 	sub.w	r3, sl, r3
 800d3c6:	f8dc a000 	ldr.w	sl, [ip]
 800d3ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d3ce:	fa1f fa8a 	uxth.w	sl, sl
 800d3d2:	4453      	add	r3, sl
 800d3d4:	f8dc a000 	ldr.w	sl, [ip]
 800d3d8:	b292      	uxth	r2, r2
 800d3da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d3de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3e8:	4581      	cmp	r9, r0
 800d3ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d3ee:	f84c 3b04 	str.w	r3, [ip], #4
 800d3f2:	d2db      	bcs.n	800d3ac <quorem+0x44>
 800d3f4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d3f8:	b92b      	cbnz	r3, 800d406 <quorem+0x9e>
 800d3fa:	9b01      	ldr	r3, [sp, #4]
 800d3fc:	3b04      	subs	r3, #4
 800d3fe:	429d      	cmp	r5, r3
 800d400:	461a      	mov	r2, r3
 800d402:	d32f      	bcc.n	800d464 <quorem+0xfc>
 800d404:	613c      	str	r4, [r7, #16]
 800d406:	4638      	mov	r0, r7
 800d408:	f001 fe9e 	bl	800f148 <__mcmp>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	db25      	blt.n	800d45c <quorem+0xf4>
 800d410:	4628      	mov	r0, r5
 800d412:	f04f 0c00 	mov.w	ip, #0
 800d416:	3601      	adds	r6, #1
 800d418:	f858 1b04 	ldr.w	r1, [r8], #4
 800d41c:	f8d0 e000 	ldr.w	lr, [r0]
 800d420:	b28b      	uxth	r3, r1
 800d422:	ebac 0303 	sub.w	r3, ip, r3
 800d426:	fa1f f28e 	uxth.w	r2, lr
 800d42a:	4413      	add	r3, r2
 800d42c:	0c0a      	lsrs	r2, r1, #16
 800d42e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d432:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d436:	b29b      	uxth	r3, r3
 800d438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d43c:	45c1      	cmp	r9, r8
 800d43e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d442:	f840 3b04 	str.w	r3, [r0], #4
 800d446:	d2e7      	bcs.n	800d418 <quorem+0xb0>
 800d448:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d44c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d450:	b922      	cbnz	r2, 800d45c <quorem+0xf4>
 800d452:	3b04      	subs	r3, #4
 800d454:	429d      	cmp	r5, r3
 800d456:	461a      	mov	r2, r3
 800d458:	d30a      	bcc.n	800d470 <quorem+0x108>
 800d45a:	613c      	str	r4, [r7, #16]
 800d45c:	4630      	mov	r0, r6
 800d45e:	b003      	add	sp, #12
 800d460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d464:	6812      	ldr	r2, [r2, #0]
 800d466:	3b04      	subs	r3, #4
 800d468:	2a00      	cmp	r2, #0
 800d46a:	d1cb      	bne.n	800d404 <quorem+0x9c>
 800d46c:	3c01      	subs	r4, #1
 800d46e:	e7c6      	b.n	800d3fe <quorem+0x96>
 800d470:	6812      	ldr	r2, [r2, #0]
 800d472:	3b04      	subs	r3, #4
 800d474:	2a00      	cmp	r2, #0
 800d476:	d1f0      	bne.n	800d45a <quorem+0xf2>
 800d478:	3c01      	subs	r4, #1
 800d47a:	e7eb      	b.n	800d454 <quorem+0xec>
 800d47c:	2000      	movs	r0, #0
 800d47e:	e7ee      	b.n	800d45e <quorem+0xf6>

0800d480 <_dtoa_r>:
 800d480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	4616      	mov	r6, r2
 800d486:	461f      	mov	r7, r3
 800d488:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d48a:	b099      	sub	sp, #100	; 0x64
 800d48c:	4605      	mov	r5, r0
 800d48e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d492:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d496:	b974      	cbnz	r4, 800d4b6 <_dtoa_r+0x36>
 800d498:	2010      	movs	r0, #16
 800d49a:	f001 fb65 	bl	800eb68 <malloc>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	6268      	str	r0, [r5, #36]	; 0x24
 800d4a2:	b920      	cbnz	r0, 800d4ae <_dtoa_r+0x2e>
 800d4a4:	21ea      	movs	r1, #234	; 0xea
 800d4a6:	4ba8      	ldr	r3, [pc, #672]	; (800d748 <_dtoa_r+0x2c8>)
 800d4a8:	48a8      	ldr	r0, [pc, #672]	; (800d74c <_dtoa_r+0x2cc>)
 800d4aa:	f002 fc6d 	bl	800fd88 <__assert_func>
 800d4ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d4b2:	6004      	str	r4, [r0, #0]
 800d4b4:	60c4      	str	r4, [r0, #12]
 800d4b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d4b8:	6819      	ldr	r1, [r3, #0]
 800d4ba:	b151      	cbz	r1, 800d4d2 <_dtoa_r+0x52>
 800d4bc:	685a      	ldr	r2, [r3, #4]
 800d4be:	2301      	movs	r3, #1
 800d4c0:	4093      	lsls	r3, r2
 800d4c2:	604a      	str	r2, [r1, #4]
 800d4c4:	608b      	str	r3, [r1, #8]
 800d4c6:	4628      	mov	r0, r5
 800d4c8:	f001 fbb6 	bl	800ec38 <_Bfree>
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d4d0:	601a      	str	r2, [r3, #0]
 800d4d2:	1e3b      	subs	r3, r7, #0
 800d4d4:	bfaf      	iteee	ge
 800d4d6:	2300      	movge	r3, #0
 800d4d8:	2201      	movlt	r2, #1
 800d4da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d4de:	9305      	strlt	r3, [sp, #20]
 800d4e0:	bfa8      	it	ge
 800d4e2:	f8c8 3000 	strge.w	r3, [r8]
 800d4e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d4ea:	4b99      	ldr	r3, [pc, #612]	; (800d750 <_dtoa_r+0x2d0>)
 800d4ec:	bfb8      	it	lt
 800d4ee:	f8c8 2000 	strlt.w	r2, [r8]
 800d4f2:	ea33 0309 	bics.w	r3, r3, r9
 800d4f6:	d119      	bne.n	800d52c <_dtoa_r+0xac>
 800d4f8:	f242 730f 	movw	r3, #9999	; 0x270f
 800d4fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d4fe:	6013      	str	r3, [r2, #0]
 800d500:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d504:	4333      	orrs	r3, r6
 800d506:	f000 857f 	beq.w	800e008 <_dtoa_r+0xb88>
 800d50a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d50c:	b953      	cbnz	r3, 800d524 <_dtoa_r+0xa4>
 800d50e:	4b91      	ldr	r3, [pc, #580]	; (800d754 <_dtoa_r+0x2d4>)
 800d510:	e022      	b.n	800d558 <_dtoa_r+0xd8>
 800d512:	4b91      	ldr	r3, [pc, #580]	; (800d758 <_dtoa_r+0x2d8>)
 800d514:	9303      	str	r3, [sp, #12]
 800d516:	3308      	adds	r3, #8
 800d518:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d51a:	6013      	str	r3, [r2, #0]
 800d51c:	9803      	ldr	r0, [sp, #12]
 800d51e:	b019      	add	sp, #100	; 0x64
 800d520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d524:	4b8b      	ldr	r3, [pc, #556]	; (800d754 <_dtoa_r+0x2d4>)
 800d526:	9303      	str	r3, [sp, #12]
 800d528:	3303      	adds	r3, #3
 800d52a:	e7f5      	b.n	800d518 <_dtoa_r+0x98>
 800d52c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d530:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d534:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d538:	2200      	movs	r2, #0
 800d53a:	2300      	movs	r3, #0
 800d53c:	f7f3 faa4 	bl	8000a88 <__aeabi_dcmpeq>
 800d540:	4680      	mov	r8, r0
 800d542:	b158      	cbz	r0, 800d55c <_dtoa_r+0xdc>
 800d544:	2301      	movs	r3, #1
 800d546:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d548:	6013      	str	r3, [r2, #0]
 800d54a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	f000 8558 	beq.w	800e002 <_dtoa_r+0xb82>
 800d552:	4882      	ldr	r0, [pc, #520]	; (800d75c <_dtoa_r+0x2dc>)
 800d554:	6018      	str	r0, [r3, #0]
 800d556:	1e43      	subs	r3, r0, #1
 800d558:	9303      	str	r3, [sp, #12]
 800d55a:	e7df      	b.n	800d51c <_dtoa_r+0x9c>
 800d55c:	ab16      	add	r3, sp, #88	; 0x58
 800d55e:	9301      	str	r3, [sp, #4]
 800d560:	ab17      	add	r3, sp, #92	; 0x5c
 800d562:	9300      	str	r3, [sp, #0]
 800d564:	4628      	mov	r0, r5
 800d566:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d56a:	f001 ff0f 	bl	800f38c <__d2b>
 800d56e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d572:	4683      	mov	fp, r0
 800d574:	2c00      	cmp	r4, #0
 800d576:	d07f      	beq.n	800d678 <_dtoa_r+0x1f8>
 800d578:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d57c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d57e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d582:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d586:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d58a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d58e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d592:	2200      	movs	r2, #0
 800d594:	4b72      	ldr	r3, [pc, #456]	; (800d760 <_dtoa_r+0x2e0>)
 800d596:	f7f2 fe57 	bl	8000248 <__aeabi_dsub>
 800d59a:	a365      	add	r3, pc, #404	; (adr r3, 800d730 <_dtoa_r+0x2b0>)
 800d59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a0:	f7f3 f80a 	bl	80005b8 <__aeabi_dmul>
 800d5a4:	a364      	add	r3, pc, #400	; (adr r3, 800d738 <_dtoa_r+0x2b8>)
 800d5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5aa:	f7f2 fe4f 	bl	800024c <__adddf3>
 800d5ae:	4606      	mov	r6, r0
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	460f      	mov	r7, r1
 800d5b4:	f7f2 ff96 	bl	80004e4 <__aeabi_i2d>
 800d5b8:	a361      	add	r3, pc, #388	; (adr r3, 800d740 <_dtoa_r+0x2c0>)
 800d5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5be:	f7f2 fffb 	bl	80005b8 <__aeabi_dmul>
 800d5c2:	4602      	mov	r2, r0
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	4630      	mov	r0, r6
 800d5c8:	4639      	mov	r1, r7
 800d5ca:	f7f2 fe3f 	bl	800024c <__adddf3>
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	460f      	mov	r7, r1
 800d5d2:	f7f3 faa1 	bl	8000b18 <__aeabi_d2iz>
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	4682      	mov	sl, r0
 800d5da:	2300      	movs	r3, #0
 800d5dc:	4630      	mov	r0, r6
 800d5de:	4639      	mov	r1, r7
 800d5e0:	f7f3 fa5c 	bl	8000a9c <__aeabi_dcmplt>
 800d5e4:	b148      	cbz	r0, 800d5fa <_dtoa_r+0x17a>
 800d5e6:	4650      	mov	r0, sl
 800d5e8:	f7f2 ff7c 	bl	80004e4 <__aeabi_i2d>
 800d5ec:	4632      	mov	r2, r6
 800d5ee:	463b      	mov	r3, r7
 800d5f0:	f7f3 fa4a 	bl	8000a88 <__aeabi_dcmpeq>
 800d5f4:	b908      	cbnz	r0, 800d5fa <_dtoa_r+0x17a>
 800d5f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d5fa:	f1ba 0f16 	cmp.w	sl, #22
 800d5fe:	d858      	bhi.n	800d6b2 <_dtoa_r+0x232>
 800d600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d604:	4b57      	ldr	r3, [pc, #348]	; (800d764 <_dtoa_r+0x2e4>)
 800d606:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60e:	f7f3 fa45 	bl	8000a9c <__aeabi_dcmplt>
 800d612:	2800      	cmp	r0, #0
 800d614:	d04f      	beq.n	800d6b6 <_dtoa_r+0x236>
 800d616:	2300      	movs	r3, #0
 800d618:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d61c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d61e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d620:	1b1c      	subs	r4, r3, r4
 800d622:	1e63      	subs	r3, r4, #1
 800d624:	9309      	str	r3, [sp, #36]	; 0x24
 800d626:	bf49      	itett	mi
 800d628:	f1c4 0301 	rsbmi	r3, r4, #1
 800d62c:	2300      	movpl	r3, #0
 800d62e:	9306      	strmi	r3, [sp, #24]
 800d630:	2300      	movmi	r3, #0
 800d632:	bf54      	ite	pl
 800d634:	9306      	strpl	r3, [sp, #24]
 800d636:	9309      	strmi	r3, [sp, #36]	; 0x24
 800d638:	f1ba 0f00 	cmp.w	sl, #0
 800d63c:	db3d      	blt.n	800d6ba <_dtoa_r+0x23a>
 800d63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d640:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d644:	4453      	add	r3, sl
 800d646:	9309      	str	r3, [sp, #36]	; 0x24
 800d648:	2300      	movs	r3, #0
 800d64a:	930a      	str	r3, [sp, #40]	; 0x28
 800d64c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d64e:	2b09      	cmp	r3, #9
 800d650:	f200 808c 	bhi.w	800d76c <_dtoa_r+0x2ec>
 800d654:	2b05      	cmp	r3, #5
 800d656:	bfc4      	itt	gt
 800d658:	3b04      	subgt	r3, #4
 800d65a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800d65c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d65e:	bfc8      	it	gt
 800d660:	2400      	movgt	r4, #0
 800d662:	f1a3 0302 	sub.w	r3, r3, #2
 800d666:	bfd8      	it	le
 800d668:	2401      	movle	r4, #1
 800d66a:	2b03      	cmp	r3, #3
 800d66c:	f200 808a 	bhi.w	800d784 <_dtoa_r+0x304>
 800d670:	e8df f003 	tbb	[pc, r3]
 800d674:	5b4d4f2d 	.word	0x5b4d4f2d
 800d678:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800d67c:	441c      	add	r4, r3
 800d67e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800d682:	2b20      	cmp	r3, #32
 800d684:	bfc3      	ittte	gt
 800d686:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d68a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800d68e:	fa09 f303 	lslgt.w	r3, r9, r3
 800d692:	f1c3 0320 	rsble	r3, r3, #32
 800d696:	bfc6      	itte	gt
 800d698:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d69c:	4318      	orrgt	r0, r3
 800d69e:	fa06 f003 	lslle.w	r0, r6, r3
 800d6a2:	f7f2 ff0f 	bl	80004c4 <__aeabi_ui2d>
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d6ac:	3c01      	subs	r4, #1
 800d6ae:	9313      	str	r3, [sp, #76]	; 0x4c
 800d6b0:	e76f      	b.n	800d592 <_dtoa_r+0x112>
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	e7b2      	b.n	800d61c <_dtoa_r+0x19c>
 800d6b6:	900f      	str	r0, [sp, #60]	; 0x3c
 800d6b8:	e7b1      	b.n	800d61e <_dtoa_r+0x19e>
 800d6ba:	9b06      	ldr	r3, [sp, #24]
 800d6bc:	eba3 030a 	sub.w	r3, r3, sl
 800d6c0:	9306      	str	r3, [sp, #24]
 800d6c2:	f1ca 0300 	rsb	r3, sl, #0
 800d6c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	930e      	str	r3, [sp, #56]	; 0x38
 800d6cc:	e7be      	b.n	800d64c <_dtoa_r+0x1cc>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	dc58      	bgt.n	800d78a <_dtoa_r+0x30a>
 800d6d8:	f04f 0901 	mov.w	r9, #1
 800d6dc:	464b      	mov	r3, r9
 800d6de:	f8cd 9020 	str.w	r9, [sp, #32]
 800d6e2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800d6ea:	6042      	str	r2, [r0, #4]
 800d6ec:	2204      	movs	r2, #4
 800d6ee:	f102 0614 	add.w	r6, r2, #20
 800d6f2:	429e      	cmp	r6, r3
 800d6f4:	6841      	ldr	r1, [r0, #4]
 800d6f6:	d94e      	bls.n	800d796 <_dtoa_r+0x316>
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	f001 fa5d 	bl	800ebb8 <_Balloc>
 800d6fe:	9003      	str	r0, [sp, #12]
 800d700:	2800      	cmp	r0, #0
 800d702:	d14c      	bne.n	800d79e <_dtoa_r+0x31e>
 800d704:	4602      	mov	r2, r0
 800d706:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d70a:	4b17      	ldr	r3, [pc, #92]	; (800d768 <_dtoa_r+0x2e8>)
 800d70c:	e6cc      	b.n	800d4a8 <_dtoa_r+0x28>
 800d70e:	2301      	movs	r3, #1
 800d710:	e7de      	b.n	800d6d0 <_dtoa_r+0x250>
 800d712:	2300      	movs	r3, #0
 800d714:	930b      	str	r3, [sp, #44]	; 0x2c
 800d716:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d718:	eb0a 0903 	add.w	r9, sl, r3
 800d71c:	f109 0301 	add.w	r3, r9, #1
 800d720:	2b01      	cmp	r3, #1
 800d722:	9308      	str	r3, [sp, #32]
 800d724:	bfb8      	it	lt
 800d726:	2301      	movlt	r3, #1
 800d728:	e7dd      	b.n	800d6e6 <_dtoa_r+0x266>
 800d72a:	2301      	movs	r3, #1
 800d72c:	e7f2      	b.n	800d714 <_dtoa_r+0x294>
 800d72e:	bf00      	nop
 800d730:	636f4361 	.word	0x636f4361
 800d734:	3fd287a7 	.word	0x3fd287a7
 800d738:	8b60c8b3 	.word	0x8b60c8b3
 800d73c:	3fc68a28 	.word	0x3fc68a28
 800d740:	509f79fb 	.word	0x509f79fb
 800d744:	3fd34413 	.word	0x3fd34413
 800d748:	0803cd86 	.word	0x0803cd86
 800d74c:	0803cd9d 	.word	0x0803cd9d
 800d750:	7ff00000 	.word	0x7ff00000
 800d754:	0803cd82 	.word	0x0803cd82
 800d758:	0803cd79 	.word	0x0803cd79
 800d75c:	0803bd02 	.word	0x0803bd02
 800d760:	3ff80000 	.word	0x3ff80000
 800d764:	0803cf68 	.word	0x0803cf68
 800d768:	0803cdf8 	.word	0x0803cdf8
 800d76c:	2401      	movs	r4, #1
 800d76e:	2300      	movs	r3, #0
 800d770:	940b      	str	r4, [sp, #44]	; 0x2c
 800d772:	9322      	str	r3, [sp, #136]	; 0x88
 800d774:	f04f 39ff 	mov.w	r9, #4294967295
 800d778:	2200      	movs	r2, #0
 800d77a:	2312      	movs	r3, #18
 800d77c:	f8cd 9020 	str.w	r9, [sp, #32]
 800d780:	9223      	str	r2, [sp, #140]	; 0x8c
 800d782:	e7b0      	b.n	800d6e6 <_dtoa_r+0x266>
 800d784:	2301      	movs	r3, #1
 800d786:	930b      	str	r3, [sp, #44]	; 0x2c
 800d788:	e7f4      	b.n	800d774 <_dtoa_r+0x2f4>
 800d78a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800d78e:	464b      	mov	r3, r9
 800d790:	f8cd 9020 	str.w	r9, [sp, #32]
 800d794:	e7a7      	b.n	800d6e6 <_dtoa_r+0x266>
 800d796:	3101      	adds	r1, #1
 800d798:	6041      	str	r1, [r0, #4]
 800d79a:	0052      	lsls	r2, r2, #1
 800d79c:	e7a7      	b.n	800d6ee <_dtoa_r+0x26e>
 800d79e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d7a0:	9a03      	ldr	r2, [sp, #12]
 800d7a2:	601a      	str	r2, [r3, #0]
 800d7a4:	9b08      	ldr	r3, [sp, #32]
 800d7a6:	2b0e      	cmp	r3, #14
 800d7a8:	f200 80a8 	bhi.w	800d8fc <_dtoa_r+0x47c>
 800d7ac:	2c00      	cmp	r4, #0
 800d7ae:	f000 80a5 	beq.w	800d8fc <_dtoa_r+0x47c>
 800d7b2:	f1ba 0f00 	cmp.w	sl, #0
 800d7b6:	dd34      	ble.n	800d822 <_dtoa_r+0x3a2>
 800d7b8:	4a9a      	ldr	r2, [pc, #616]	; (800da24 <_dtoa_r+0x5a4>)
 800d7ba:	f00a 030f 	and.w	r3, sl, #15
 800d7be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d7c2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d7c6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d7ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d7ce:	ea4f 142a 	mov.w	r4, sl, asr #4
 800d7d2:	d016      	beq.n	800d802 <_dtoa_r+0x382>
 800d7d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7d8:	4b93      	ldr	r3, [pc, #588]	; (800da28 <_dtoa_r+0x5a8>)
 800d7da:	2703      	movs	r7, #3
 800d7dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d7e0:	f7f3 f814 	bl	800080c <__aeabi_ddiv>
 800d7e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7e8:	f004 040f 	and.w	r4, r4, #15
 800d7ec:	4e8e      	ldr	r6, [pc, #568]	; (800da28 <_dtoa_r+0x5a8>)
 800d7ee:	b954      	cbnz	r4, 800d806 <_dtoa_r+0x386>
 800d7f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d7f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7f8:	f7f3 f808 	bl	800080c <__aeabi_ddiv>
 800d7fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d800:	e029      	b.n	800d856 <_dtoa_r+0x3d6>
 800d802:	2702      	movs	r7, #2
 800d804:	e7f2      	b.n	800d7ec <_dtoa_r+0x36c>
 800d806:	07e1      	lsls	r1, r4, #31
 800d808:	d508      	bpl.n	800d81c <_dtoa_r+0x39c>
 800d80a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d80e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d812:	f7f2 fed1 	bl	80005b8 <__aeabi_dmul>
 800d816:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d81a:	3701      	adds	r7, #1
 800d81c:	1064      	asrs	r4, r4, #1
 800d81e:	3608      	adds	r6, #8
 800d820:	e7e5      	b.n	800d7ee <_dtoa_r+0x36e>
 800d822:	f000 80a5 	beq.w	800d970 <_dtoa_r+0x4f0>
 800d826:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d82a:	f1ca 0400 	rsb	r4, sl, #0
 800d82e:	4b7d      	ldr	r3, [pc, #500]	; (800da24 <_dtoa_r+0x5a4>)
 800d830:	f004 020f 	and.w	r2, r4, #15
 800d834:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d83c:	f7f2 febc 	bl	80005b8 <__aeabi_dmul>
 800d840:	2702      	movs	r7, #2
 800d842:	2300      	movs	r3, #0
 800d844:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d848:	4e77      	ldr	r6, [pc, #476]	; (800da28 <_dtoa_r+0x5a8>)
 800d84a:	1124      	asrs	r4, r4, #4
 800d84c:	2c00      	cmp	r4, #0
 800d84e:	f040 8084 	bne.w	800d95a <_dtoa_r+0x4da>
 800d852:	2b00      	cmp	r3, #0
 800d854:	d1d2      	bne.n	800d7fc <_dtoa_r+0x37c>
 800d856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d858:	2b00      	cmp	r3, #0
 800d85a:	f000 808b 	beq.w	800d974 <_dtoa_r+0x4f4>
 800d85e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d862:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d866:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d86a:	2200      	movs	r2, #0
 800d86c:	4b6f      	ldr	r3, [pc, #444]	; (800da2c <_dtoa_r+0x5ac>)
 800d86e:	f7f3 f915 	bl	8000a9c <__aeabi_dcmplt>
 800d872:	2800      	cmp	r0, #0
 800d874:	d07e      	beq.n	800d974 <_dtoa_r+0x4f4>
 800d876:	9b08      	ldr	r3, [sp, #32]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d07b      	beq.n	800d974 <_dtoa_r+0x4f4>
 800d87c:	f1b9 0f00 	cmp.w	r9, #0
 800d880:	dd38      	ble.n	800d8f4 <_dtoa_r+0x474>
 800d882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d886:	2200      	movs	r2, #0
 800d888:	4b69      	ldr	r3, [pc, #420]	; (800da30 <_dtoa_r+0x5b0>)
 800d88a:	f7f2 fe95 	bl	80005b8 <__aeabi_dmul>
 800d88e:	464c      	mov	r4, r9
 800d890:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d894:	f10a 38ff 	add.w	r8, sl, #4294967295
 800d898:	3701      	adds	r7, #1
 800d89a:	4638      	mov	r0, r7
 800d89c:	f7f2 fe22 	bl	80004e4 <__aeabi_i2d>
 800d8a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8a4:	f7f2 fe88 	bl	80005b8 <__aeabi_dmul>
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	4b62      	ldr	r3, [pc, #392]	; (800da34 <_dtoa_r+0x5b4>)
 800d8ac:	f7f2 fcce 	bl	800024c <__adddf3>
 800d8b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d8b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d8b8:	9611      	str	r6, [sp, #68]	; 0x44
 800d8ba:	2c00      	cmp	r4, #0
 800d8bc:	d15d      	bne.n	800d97a <_dtoa_r+0x4fa>
 800d8be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	4b5c      	ldr	r3, [pc, #368]	; (800da38 <_dtoa_r+0x5b8>)
 800d8c6:	f7f2 fcbf 	bl	8000248 <__aeabi_dsub>
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	460b      	mov	r3, r1
 800d8ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d8d2:	4633      	mov	r3, r6
 800d8d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d8d6:	f7f3 f8ff 	bl	8000ad8 <__aeabi_dcmpgt>
 800d8da:	2800      	cmp	r0, #0
 800d8dc:	f040 829c 	bne.w	800de18 <_dtoa_r+0x998>
 800d8e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d8e6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d8ea:	f7f3 f8d7 	bl	8000a9c <__aeabi_dcmplt>
 800d8ee:	2800      	cmp	r0, #0
 800d8f0:	f040 8290 	bne.w	800de14 <_dtoa_r+0x994>
 800d8f4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800d8f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d8fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	f2c0 8152 	blt.w	800dba8 <_dtoa_r+0x728>
 800d904:	f1ba 0f0e 	cmp.w	sl, #14
 800d908:	f300 814e 	bgt.w	800dba8 <_dtoa_r+0x728>
 800d90c:	4b45      	ldr	r3, [pc, #276]	; (800da24 <_dtoa_r+0x5a4>)
 800d90e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d912:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d916:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d91a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	f280 80db 	bge.w	800dad8 <_dtoa_r+0x658>
 800d922:	9b08      	ldr	r3, [sp, #32]
 800d924:	2b00      	cmp	r3, #0
 800d926:	f300 80d7 	bgt.w	800dad8 <_dtoa_r+0x658>
 800d92a:	f040 8272 	bne.w	800de12 <_dtoa_r+0x992>
 800d92e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d932:	2200      	movs	r2, #0
 800d934:	4b40      	ldr	r3, [pc, #256]	; (800da38 <_dtoa_r+0x5b8>)
 800d936:	f7f2 fe3f 	bl	80005b8 <__aeabi_dmul>
 800d93a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d93e:	f7f3 f8c1 	bl	8000ac4 <__aeabi_dcmpge>
 800d942:	9c08      	ldr	r4, [sp, #32]
 800d944:	4626      	mov	r6, r4
 800d946:	2800      	cmp	r0, #0
 800d948:	f040 8248 	bne.w	800dddc <_dtoa_r+0x95c>
 800d94c:	2331      	movs	r3, #49	; 0x31
 800d94e:	9f03      	ldr	r7, [sp, #12]
 800d950:	f10a 0a01 	add.w	sl, sl, #1
 800d954:	f807 3b01 	strb.w	r3, [r7], #1
 800d958:	e244      	b.n	800dde4 <_dtoa_r+0x964>
 800d95a:	07e2      	lsls	r2, r4, #31
 800d95c:	d505      	bpl.n	800d96a <_dtoa_r+0x4ea>
 800d95e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d962:	f7f2 fe29 	bl	80005b8 <__aeabi_dmul>
 800d966:	2301      	movs	r3, #1
 800d968:	3701      	adds	r7, #1
 800d96a:	1064      	asrs	r4, r4, #1
 800d96c:	3608      	adds	r6, #8
 800d96e:	e76d      	b.n	800d84c <_dtoa_r+0x3cc>
 800d970:	2702      	movs	r7, #2
 800d972:	e770      	b.n	800d856 <_dtoa_r+0x3d6>
 800d974:	46d0      	mov	r8, sl
 800d976:	9c08      	ldr	r4, [sp, #32]
 800d978:	e78f      	b.n	800d89a <_dtoa_r+0x41a>
 800d97a:	9903      	ldr	r1, [sp, #12]
 800d97c:	4b29      	ldr	r3, [pc, #164]	; (800da24 <_dtoa_r+0x5a4>)
 800d97e:	4421      	add	r1, r4
 800d980:	9112      	str	r1, [sp, #72]	; 0x48
 800d982:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d984:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d988:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d98c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d990:	2900      	cmp	r1, #0
 800d992:	d055      	beq.n	800da40 <_dtoa_r+0x5c0>
 800d994:	2000      	movs	r0, #0
 800d996:	4929      	ldr	r1, [pc, #164]	; (800da3c <_dtoa_r+0x5bc>)
 800d998:	f7f2 ff38 	bl	800080c <__aeabi_ddiv>
 800d99c:	463b      	mov	r3, r7
 800d99e:	4632      	mov	r2, r6
 800d9a0:	f7f2 fc52 	bl	8000248 <__aeabi_dsub>
 800d9a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d9a8:	9f03      	ldr	r7, [sp, #12]
 800d9aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9ae:	f7f3 f8b3 	bl	8000b18 <__aeabi_d2iz>
 800d9b2:	4604      	mov	r4, r0
 800d9b4:	f7f2 fd96 	bl	80004e4 <__aeabi_i2d>
 800d9b8:	4602      	mov	r2, r0
 800d9ba:	460b      	mov	r3, r1
 800d9bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9c0:	f7f2 fc42 	bl	8000248 <__aeabi_dsub>
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	460b      	mov	r3, r1
 800d9c8:	3430      	adds	r4, #48	; 0x30
 800d9ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d9ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d9d2:	f807 4b01 	strb.w	r4, [r7], #1
 800d9d6:	f7f3 f861 	bl	8000a9c <__aeabi_dcmplt>
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	d174      	bne.n	800dac8 <_dtoa_r+0x648>
 800d9de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	4911      	ldr	r1, [pc, #68]	; (800da2c <_dtoa_r+0x5ac>)
 800d9e6:	f7f2 fc2f 	bl	8000248 <__aeabi_dsub>
 800d9ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d9ee:	f7f3 f855 	bl	8000a9c <__aeabi_dcmplt>
 800d9f2:	2800      	cmp	r0, #0
 800d9f4:	f040 80b7 	bne.w	800db66 <_dtoa_r+0x6e6>
 800d9f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9fa:	429f      	cmp	r7, r3
 800d9fc:	f43f af7a 	beq.w	800d8f4 <_dtoa_r+0x474>
 800da00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800da04:	2200      	movs	r2, #0
 800da06:	4b0a      	ldr	r3, [pc, #40]	; (800da30 <_dtoa_r+0x5b0>)
 800da08:	f7f2 fdd6 	bl	80005b8 <__aeabi_dmul>
 800da0c:	2200      	movs	r2, #0
 800da0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800da12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da16:	4b06      	ldr	r3, [pc, #24]	; (800da30 <_dtoa_r+0x5b0>)
 800da18:	f7f2 fdce 	bl	80005b8 <__aeabi_dmul>
 800da1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da20:	e7c3      	b.n	800d9aa <_dtoa_r+0x52a>
 800da22:	bf00      	nop
 800da24:	0803cf68 	.word	0x0803cf68
 800da28:	0803cf40 	.word	0x0803cf40
 800da2c:	3ff00000 	.word	0x3ff00000
 800da30:	40240000 	.word	0x40240000
 800da34:	401c0000 	.word	0x401c0000
 800da38:	40140000 	.word	0x40140000
 800da3c:	3fe00000 	.word	0x3fe00000
 800da40:	4630      	mov	r0, r6
 800da42:	4639      	mov	r1, r7
 800da44:	f7f2 fdb8 	bl	80005b8 <__aeabi_dmul>
 800da48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800da4e:	9c03      	ldr	r4, [sp, #12]
 800da50:	9314      	str	r3, [sp, #80]	; 0x50
 800da52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da56:	f7f3 f85f 	bl	8000b18 <__aeabi_d2iz>
 800da5a:	9015      	str	r0, [sp, #84]	; 0x54
 800da5c:	f7f2 fd42 	bl	80004e4 <__aeabi_i2d>
 800da60:	4602      	mov	r2, r0
 800da62:	460b      	mov	r3, r1
 800da64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da68:	f7f2 fbee 	bl	8000248 <__aeabi_dsub>
 800da6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da6e:	4606      	mov	r6, r0
 800da70:	3330      	adds	r3, #48	; 0x30
 800da72:	f804 3b01 	strb.w	r3, [r4], #1
 800da76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da78:	460f      	mov	r7, r1
 800da7a:	429c      	cmp	r4, r3
 800da7c:	f04f 0200 	mov.w	r2, #0
 800da80:	d124      	bne.n	800dacc <_dtoa_r+0x64c>
 800da82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800da86:	4bb0      	ldr	r3, [pc, #704]	; (800dd48 <_dtoa_r+0x8c8>)
 800da88:	f7f2 fbe0 	bl	800024c <__adddf3>
 800da8c:	4602      	mov	r2, r0
 800da8e:	460b      	mov	r3, r1
 800da90:	4630      	mov	r0, r6
 800da92:	4639      	mov	r1, r7
 800da94:	f7f3 f820 	bl	8000ad8 <__aeabi_dcmpgt>
 800da98:	2800      	cmp	r0, #0
 800da9a:	d163      	bne.n	800db64 <_dtoa_r+0x6e4>
 800da9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800daa0:	2000      	movs	r0, #0
 800daa2:	49a9      	ldr	r1, [pc, #676]	; (800dd48 <_dtoa_r+0x8c8>)
 800daa4:	f7f2 fbd0 	bl	8000248 <__aeabi_dsub>
 800daa8:	4602      	mov	r2, r0
 800daaa:	460b      	mov	r3, r1
 800daac:	4630      	mov	r0, r6
 800daae:	4639      	mov	r1, r7
 800dab0:	f7f2 fff4 	bl	8000a9c <__aeabi_dcmplt>
 800dab4:	2800      	cmp	r0, #0
 800dab6:	f43f af1d 	beq.w	800d8f4 <_dtoa_r+0x474>
 800daba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dabc:	1e7b      	subs	r3, r7, #1
 800dabe:	9314      	str	r3, [sp, #80]	; 0x50
 800dac0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800dac4:	2b30      	cmp	r3, #48	; 0x30
 800dac6:	d0f8      	beq.n	800daba <_dtoa_r+0x63a>
 800dac8:	46c2      	mov	sl, r8
 800daca:	e03b      	b.n	800db44 <_dtoa_r+0x6c4>
 800dacc:	4b9f      	ldr	r3, [pc, #636]	; (800dd4c <_dtoa_r+0x8cc>)
 800dace:	f7f2 fd73 	bl	80005b8 <__aeabi_dmul>
 800dad2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dad6:	e7bc      	b.n	800da52 <_dtoa_r+0x5d2>
 800dad8:	9f03      	ldr	r7, [sp, #12]
 800dada:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800dade:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dae2:	4640      	mov	r0, r8
 800dae4:	4649      	mov	r1, r9
 800dae6:	f7f2 fe91 	bl	800080c <__aeabi_ddiv>
 800daea:	f7f3 f815 	bl	8000b18 <__aeabi_d2iz>
 800daee:	4604      	mov	r4, r0
 800daf0:	f7f2 fcf8 	bl	80004e4 <__aeabi_i2d>
 800daf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800daf8:	f7f2 fd5e 	bl	80005b8 <__aeabi_dmul>
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	4640      	mov	r0, r8
 800db02:	4649      	mov	r1, r9
 800db04:	f7f2 fba0 	bl	8000248 <__aeabi_dsub>
 800db08:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800db0c:	f807 6b01 	strb.w	r6, [r7], #1
 800db10:	9e03      	ldr	r6, [sp, #12]
 800db12:	f8dd c020 	ldr.w	ip, [sp, #32]
 800db16:	1bbe      	subs	r6, r7, r6
 800db18:	45b4      	cmp	ip, r6
 800db1a:	4602      	mov	r2, r0
 800db1c:	460b      	mov	r3, r1
 800db1e:	d136      	bne.n	800db8e <_dtoa_r+0x70e>
 800db20:	f7f2 fb94 	bl	800024c <__adddf3>
 800db24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db28:	4680      	mov	r8, r0
 800db2a:	4689      	mov	r9, r1
 800db2c:	f7f2 ffd4 	bl	8000ad8 <__aeabi_dcmpgt>
 800db30:	bb58      	cbnz	r0, 800db8a <_dtoa_r+0x70a>
 800db32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db36:	4640      	mov	r0, r8
 800db38:	4649      	mov	r1, r9
 800db3a:	f7f2 ffa5 	bl	8000a88 <__aeabi_dcmpeq>
 800db3e:	b108      	cbz	r0, 800db44 <_dtoa_r+0x6c4>
 800db40:	07e1      	lsls	r1, r4, #31
 800db42:	d422      	bmi.n	800db8a <_dtoa_r+0x70a>
 800db44:	4628      	mov	r0, r5
 800db46:	4659      	mov	r1, fp
 800db48:	f001 f876 	bl	800ec38 <_Bfree>
 800db4c:	2300      	movs	r3, #0
 800db4e:	703b      	strb	r3, [r7, #0]
 800db50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800db52:	f10a 0001 	add.w	r0, sl, #1
 800db56:	6018      	str	r0, [r3, #0]
 800db58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	f43f acde 	beq.w	800d51c <_dtoa_r+0x9c>
 800db60:	601f      	str	r7, [r3, #0]
 800db62:	e4db      	b.n	800d51c <_dtoa_r+0x9c>
 800db64:	4627      	mov	r7, r4
 800db66:	463b      	mov	r3, r7
 800db68:	461f      	mov	r7, r3
 800db6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db6e:	2a39      	cmp	r2, #57	; 0x39
 800db70:	d107      	bne.n	800db82 <_dtoa_r+0x702>
 800db72:	9a03      	ldr	r2, [sp, #12]
 800db74:	429a      	cmp	r2, r3
 800db76:	d1f7      	bne.n	800db68 <_dtoa_r+0x6e8>
 800db78:	2230      	movs	r2, #48	; 0x30
 800db7a:	9903      	ldr	r1, [sp, #12]
 800db7c:	f108 0801 	add.w	r8, r8, #1
 800db80:	700a      	strb	r2, [r1, #0]
 800db82:	781a      	ldrb	r2, [r3, #0]
 800db84:	3201      	adds	r2, #1
 800db86:	701a      	strb	r2, [r3, #0]
 800db88:	e79e      	b.n	800dac8 <_dtoa_r+0x648>
 800db8a:	46d0      	mov	r8, sl
 800db8c:	e7eb      	b.n	800db66 <_dtoa_r+0x6e6>
 800db8e:	2200      	movs	r2, #0
 800db90:	4b6e      	ldr	r3, [pc, #440]	; (800dd4c <_dtoa_r+0x8cc>)
 800db92:	f7f2 fd11 	bl	80005b8 <__aeabi_dmul>
 800db96:	2200      	movs	r2, #0
 800db98:	2300      	movs	r3, #0
 800db9a:	4680      	mov	r8, r0
 800db9c:	4689      	mov	r9, r1
 800db9e:	f7f2 ff73 	bl	8000a88 <__aeabi_dcmpeq>
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d09b      	beq.n	800dade <_dtoa_r+0x65e>
 800dba6:	e7cd      	b.n	800db44 <_dtoa_r+0x6c4>
 800dba8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dbaa:	2a00      	cmp	r2, #0
 800dbac:	f000 80d0 	beq.w	800dd50 <_dtoa_r+0x8d0>
 800dbb0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dbb2:	2a01      	cmp	r2, #1
 800dbb4:	f300 80ae 	bgt.w	800dd14 <_dtoa_r+0x894>
 800dbb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dbba:	2a00      	cmp	r2, #0
 800dbbc:	f000 80a6 	beq.w	800dd0c <_dtoa_r+0x88c>
 800dbc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dbc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dbc6:	9f06      	ldr	r7, [sp, #24]
 800dbc8:	9a06      	ldr	r2, [sp, #24]
 800dbca:	2101      	movs	r1, #1
 800dbcc:	441a      	add	r2, r3
 800dbce:	9206      	str	r2, [sp, #24]
 800dbd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	441a      	add	r2, r3
 800dbd6:	9209      	str	r2, [sp, #36]	; 0x24
 800dbd8:	f001 f92e 	bl	800ee38 <__i2b>
 800dbdc:	4606      	mov	r6, r0
 800dbde:	2f00      	cmp	r7, #0
 800dbe0:	dd0c      	ble.n	800dbfc <_dtoa_r+0x77c>
 800dbe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	dd09      	ble.n	800dbfc <_dtoa_r+0x77c>
 800dbe8:	42bb      	cmp	r3, r7
 800dbea:	bfa8      	it	ge
 800dbec:	463b      	movge	r3, r7
 800dbee:	9a06      	ldr	r2, [sp, #24]
 800dbf0:	1aff      	subs	r7, r7, r3
 800dbf2:	1ad2      	subs	r2, r2, r3
 800dbf4:	9206      	str	r2, [sp, #24]
 800dbf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbf8:	1ad3      	subs	r3, r2, r3
 800dbfa:	9309      	str	r3, [sp, #36]	; 0x24
 800dbfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbfe:	b1f3      	cbz	r3, 800dc3e <_dtoa_r+0x7be>
 800dc00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	f000 80a8 	beq.w	800dd58 <_dtoa_r+0x8d8>
 800dc08:	2c00      	cmp	r4, #0
 800dc0a:	dd10      	ble.n	800dc2e <_dtoa_r+0x7ae>
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	4622      	mov	r2, r4
 800dc10:	4628      	mov	r0, r5
 800dc12:	f001 f9cf 	bl	800efb4 <__pow5mult>
 800dc16:	465a      	mov	r2, fp
 800dc18:	4601      	mov	r1, r0
 800dc1a:	4606      	mov	r6, r0
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	f001 f921 	bl	800ee64 <__multiply>
 800dc22:	4680      	mov	r8, r0
 800dc24:	4659      	mov	r1, fp
 800dc26:	4628      	mov	r0, r5
 800dc28:	f001 f806 	bl	800ec38 <_Bfree>
 800dc2c:	46c3      	mov	fp, r8
 800dc2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc30:	1b1a      	subs	r2, r3, r4
 800dc32:	d004      	beq.n	800dc3e <_dtoa_r+0x7be>
 800dc34:	4659      	mov	r1, fp
 800dc36:	4628      	mov	r0, r5
 800dc38:	f001 f9bc 	bl	800efb4 <__pow5mult>
 800dc3c:	4683      	mov	fp, r0
 800dc3e:	2101      	movs	r1, #1
 800dc40:	4628      	mov	r0, r5
 800dc42:	f001 f8f9 	bl	800ee38 <__i2b>
 800dc46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc48:	4604      	mov	r4, r0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	f340 8086 	ble.w	800dd5c <_dtoa_r+0x8dc>
 800dc50:	461a      	mov	r2, r3
 800dc52:	4601      	mov	r1, r0
 800dc54:	4628      	mov	r0, r5
 800dc56:	f001 f9ad 	bl	800efb4 <__pow5mult>
 800dc5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dc5c:	4604      	mov	r4, r0
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	dd7f      	ble.n	800dd62 <_dtoa_r+0x8e2>
 800dc62:	f04f 0800 	mov.w	r8, #0
 800dc66:	6923      	ldr	r3, [r4, #16]
 800dc68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc6c:	6918      	ldr	r0, [r3, #16]
 800dc6e:	f001 f895 	bl	800ed9c <__hi0bits>
 800dc72:	f1c0 0020 	rsb	r0, r0, #32
 800dc76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc78:	4418      	add	r0, r3
 800dc7a:	f010 001f 	ands.w	r0, r0, #31
 800dc7e:	f000 8092 	beq.w	800dda6 <_dtoa_r+0x926>
 800dc82:	f1c0 0320 	rsb	r3, r0, #32
 800dc86:	2b04      	cmp	r3, #4
 800dc88:	f340 808a 	ble.w	800dda0 <_dtoa_r+0x920>
 800dc8c:	f1c0 001c 	rsb	r0, r0, #28
 800dc90:	9b06      	ldr	r3, [sp, #24]
 800dc92:	4407      	add	r7, r0
 800dc94:	4403      	add	r3, r0
 800dc96:	9306      	str	r3, [sp, #24]
 800dc98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc9a:	4403      	add	r3, r0
 800dc9c:	9309      	str	r3, [sp, #36]	; 0x24
 800dc9e:	9b06      	ldr	r3, [sp, #24]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	dd05      	ble.n	800dcb0 <_dtoa_r+0x830>
 800dca4:	4659      	mov	r1, fp
 800dca6:	461a      	mov	r2, r3
 800dca8:	4628      	mov	r0, r5
 800dcaa:	f001 f9dd 	bl	800f068 <__lshift>
 800dcae:	4683      	mov	fp, r0
 800dcb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	dd05      	ble.n	800dcc2 <_dtoa_r+0x842>
 800dcb6:	4621      	mov	r1, r4
 800dcb8:	461a      	mov	r2, r3
 800dcba:	4628      	mov	r0, r5
 800dcbc:	f001 f9d4 	bl	800f068 <__lshift>
 800dcc0:	4604      	mov	r4, r0
 800dcc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d070      	beq.n	800ddaa <_dtoa_r+0x92a>
 800dcc8:	4621      	mov	r1, r4
 800dcca:	4658      	mov	r0, fp
 800dccc:	f001 fa3c 	bl	800f148 <__mcmp>
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	da6a      	bge.n	800ddaa <_dtoa_r+0x92a>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	4659      	mov	r1, fp
 800dcd8:	220a      	movs	r2, #10
 800dcda:	4628      	mov	r0, r5
 800dcdc:	f000 ffce 	bl	800ec7c <__multadd>
 800dce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dce2:	4683      	mov	fp, r0
 800dce4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	f000 8194 	beq.w	800e016 <_dtoa_r+0xb96>
 800dcee:	4631      	mov	r1, r6
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	220a      	movs	r2, #10
 800dcf4:	4628      	mov	r0, r5
 800dcf6:	f000 ffc1 	bl	800ec7c <__multadd>
 800dcfa:	f1b9 0f00 	cmp.w	r9, #0
 800dcfe:	4606      	mov	r6, r0
 800dd00:	f300 8093 	bgt.w	800de2a <_dtoa_r+0x9aa>
 800dd04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd06:	2b02      	cmp	r3, #2
 800dd08:	dc57      	bgt.n	800ddba <_dtoa_r+0x93a>
 800dd0a:	e08e      	b.n	800de2a <_dtoa_r+0x9aa>
 800dd0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dd0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dd12:	e757      	b.n	800dbc4 <_dtoa_r+0x744>
 800dd14:	9b08      	ldr	r3, [sp, #32]
 800dd16:	1e5c      	subs	r4, r3, #1
 800dd18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd1a:	42a3      	cmp	r3, r4
 800dd1c:	bfb7      	itett	lt
 800dd1e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dd20:	1b1c      	subge	r4, r3, r4
 800dd22:	1ae2      	sublt	r2, r4, r3
 800dd24:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800dd26:	bfbe      	ittt	lt
 800dd28:	940a      	strlt	r4, [sp, #40]	; 0x28
 800dd2a:	189b      	addlt	r3, r3, r2
 800dd2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800dd2e:	9b08      	ldr	r3, [sp, #32]
 800dd30:	bfb8      	it	lt
 800dd32:	2400      	movlt	r4, #0
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	bfbb      	ittet	lt
 800dd38:	9b06      	ldrlt	r3, [sp, #24]
 800dd3a:	9a08      	ldrlt	r2, [sp, #32]
 800dd3c:	9f06      	ldrge	r7, [sp, #24]
 800dd3e:	1a9f      	sublt	r7, r3, r2
 800dd40:	bfac      	ite	ge
 800dd42:	9b08      	ldrge	r3, [sp, #32]
 800dd44:	2300      	movlt	r3, #0
 800dd46:	e73f      	b.n	800dbc8 <_dtoa_r+0x748>
 800dd48:	3fe00000 	.word	0x3fe00000
 800dd4c:	40240000 	.word	0x40240000
 800dd50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dd52:	9f06      	ldr	r7, [sp, #24]
 800dd54:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800dd56:	e742      	b.n	800dbde <_dtoa_r+0x75e>
 800dd58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd5a:	e76b      	b.n	800dc34 <_dtoa_r+0x7b4>
 800dd5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd5e:	2b01      	cmp	r3, #1
 800dd60:	dc19      	bgt.n	800dd96 <_dtoa_r+0x916>
 800dd62:	9b04      	ldr	r3, [sp, #16]
 800dd64:	b9bb      	cbnz	r3, 800dd96 <_dtoa_r+0x916>
 800dd66:	9b05      	ldr	r3, [sp, #20]
 800dd68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd6c:	b99b      	cbnz	r3, 800dd96 <_dtoa_r+0x916>
 800dd6e:	9b05      	ldr	r3, [sp, #20]
 800dd70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd74:	0d1b      	lsrs	r3, r3, #20
 800dd76:	051b      	lsls	r3, r3, #20
 800dd78:	b183      	cbz	r3, 800dd9c <_dtoa_r+0x91c>
 800dd7a:	f04f 0801 	mov.w	r8, #1
 800dd7e:	9b06      	ldr	r3, [sp, #24]
 800dd80:	3301      	adds	r3, #1
 800dd82:	9306      	str	r3, [sp, #24]
 800dd84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd86:	3301      	adds	r3, #1
 800dd88:	9309      	str	r3, [sp, #36]	; 0x24
 800dd8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	f47f af6a 	bne.w	800dc66 <_dtoa_r+0x7e6>
 800dd92:	2001      	movs	r0, #1
 800dd94:	e76f      	b.n	800dc76 <_dtoa_r+0x7f6>
 800dd96:	f04f 0800 	mov.w	r8, #0
 800dd9a:	e7f6      	b.n	800dd8a <_dtoa_r+0x90a>
 800dd9c:	4698      	mov	r8, r3
 800dd9e:	e7f4      	b.n	800dd8a <_dtoa_r+0x90a>
 800dda0:	f43f af7d 	beq.w	800dc9e <_dtoa_r+0x81e>
 800dda4:	4618      	mov	r0, r3
 800dda6:	301c      	adds	r0, #28
 800dda8:	e772      	b.n	800dc90 <_dtoa_r+0x810>
 800ddaa:	9b08      	ldr	r3, [sp, #32]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	dc36      	bgt.n	800de1e <_dtoa_r+0x99e>
 800ddb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ddb2:	2b02      	cmp	r3, #2
 800ddb4:	dd33      	ble.n	800de1e <_dtoa_r+0x99e>
 800ddb6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ddba:	f1b9 0f00 	cmp.w	r9, #0
 800ddbe:	d10d      	bne.n	800dddc <_dtoa_r+0x95c>
 800ddc0:	4621      	mov	r1, r4
 800ddc2:	464b      	mov	r3, r9
 800ddc4:	2205      	movs	r2, #5
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	f000 ff58 	bl	800ec7c <__multadd>
 800ddcc:	4601      	mov	r1, r0
 800ddce:	4604      	mov	r4, r0
 800ddd0:	4658      	mov	r0, fp
 800ddd2:	f001 f9b9 	bl	800f148 <__mcmp>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	f73f adb8 	bgt.w	800d94c <_dtoa_r+0x4cc>
 800dddc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ddde:	9f03      	ldr	r7, [sp, #12]
 800dde0:	ea6f 0a03 	mvn.w	sl, r3
 800dde4:	f04f 0800 	mov.w	r8, #0
 800dde8:	4621      	mov	r1, r4
 800ddea:	4628      	mov	r0, r5
 800ddec:	f000 ff24 	bl	800ec38 <_Bfree>
 800ddf0:	2e00      	cmp	r6, #0
 800ddf2:	f43f aea7 	beq.w	800db44 <_dtoa_r+0x6c4>
 800ddf6:	f1b8 0f00 	cmp.w	r8, #0
 800ddfa:	d005      	beq.n	800de08 <_dtoa_r+0x988>
 800ddfc:	45b0      	cmp	r8, r6
 800ddfe:	d003      	beq.n	800de08 <_dtoa_r+0x988>
 800de00:	4641      	mov	r1, r8
 800de02:	4628      	mov	r0, r5
 800de04:	f000 ff18 	bl	800ec38 <_Bfree>
 800de08:	4631      	mov	r1, r6
 800de0a:	4628      	mov	r0, r5
 800de0c:	f000 ff14 	bl	800ec38 <_Bfree>
 800de10:	e698      	b.n	800db44 <_dtoa_r+0x6c4>
 800de12:	2400      	movs	r4, #0
 800de14:	4626      	mov	r6, r4
 800de16:	e7e1      	b.n	800dddc <_dtoa_r+0x95c>
 800de18:	46c2      	mov	sl, r8
 800de1a:	4626      	mov	r6, r4
 800de1c:	e596      	b.n	800d94c <_dtoa_r+0x4cc>
 800de1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800de24:	2b00      	cmp	r3, #0
 800de26:	f000 80fd 	beq.w	800e024 <_dtoa_r+0xba4>
 800de2a:	2f00      	cmp	r7, #0
 800de2c:	dd05      	ble.n	800de3a <_dtoa_r+0x9ba>
 800de2e:	4631      	mov	r1, r6
 800de30:	463a      	mov	r2, r7
 800de32:	4628      	mov	r0, r5
 800de34:	f001 f918 	bl	800f068 <__lshift>
 800de38:	4606      	mov	r6, r0
 800de3a:	f1b8 0f00 	cmp.w	r8, #0
 800de3e:	d05c      	beq.n	800defa <_dtoa_r+0xa7a>
 800de40:	4628      	mov	r0, r5
 800de42:	6871      	ldr	r1, [r6, #4]
 800de44:	f000 feb8 	bl	800ebb8 <_Balloc>
 800de48:	4607      	mov	r7, r0
 800de4a:	b928      	cbnz	r0, 800de58 <_dtoa_r+0x9d8>
 800de4c:	4602      	mov	r2, r0
 800de4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800de52:	4b7f      	ldr	r3, [pc, #508]	; (800e050 <_dtoa_r+0xbd0>)
 800de54:	f7ff bb28 	b.w	800d4a8 <_dtoa_r+0x28>
 800de58:	6932      	ldr	r2, [r6, #16]
 800de5a:	f106 010c 	add.w	r1, r6, #12
 800de5e:	3202      	adds	r2, #2
 800de60:	0092      	lsls	r2, r2, #2
 800de62:	300c      	adds	r0, #12
 800de64:	f7fd fbf2 	bl	800b64c <memcpy>
 800de68:	2201      	movs	r2, #1
 800de6a:	4639      	mov	r1, r7
 800de6c:	4628      	mov	r0, r5
 800de6e:	f001 f8fb 	bl	800f068 <__lshift>
 800de72:	46b0      	mov	r8, r6
 800de74:	4606      	mov	r6, r0
 800de76:	9b03      	ldr	r3, [sp, #12]
 800de78:	3301      	adds	r3, #1
 800de7a:	9308      	str	r3, [sp, #32]
 800de7c:	9b03      	ldr	r3, [sp, #12]
 800de7e:	444b      	add	r3, r9
 800de80:	930a      	str	r3, [sp, #40]	; 0x28
 800de82:	9b04      	ldr	r3, [sp, #16]
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	9309      	str	r3, [sp, #36]	; 0x24
 800de8a:	9b08      	ldr	r3, [sp, #32]
 800de8c:	4621      	mov	r1, r4
 800de8e:	3b01      	subs	r3, #1
 800de90:	4658      	mov	r0, fp
 800de92:	9304      	str	r3, [sp, #16]
 800de94:	f7ff fa68 	bl	800d368 <quorem>
 800de98:	4603      	mov	r3, r0
 800de9a:	4641      	mov	r1, r8
 800de9c:	3330      	adds	r3, #48	; 0x30
 800de9e:	9006      	str	r0, [sp, #24]
 800dea0:	4658      	mov	r0, fp
 800dea2:	930b      	str	r3, [sp, #44]	; 0x2c
 800dea4:	f001 f950 	bl	800f148 <__mcmp>
 800dea8:	4632      	mov	r2, r6
 800deaa:	4681      	mov	r9, r0
 800deac:	4621      	mov	r1, r4
 800deae:	4628      	mov	r0, r5
 800deb0:	f001 f966 	bl	800f180 <__mdiff>
 800deb4:	68c2      	ldr	r2, [r0, #12]
 800deb6:	4607      	mov	r7, r0
 800deb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800deba:	bb02      	cbnz	r2, 800defe <_dtoa_r+0xa7e>
 800debc:	4601      	mov	r1, r0
 800debe:	4658      	mov	r0, fp
 800dec0:	f001 f942 	bl	800f148 <__mcmp>
 800dec4:	4602      	mov	r2, r0
 800dec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dec8:	4639      	mov	r1, r7
 800deca:	4628      	mov	r0, r5
 800decc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800ded0:	f000 feb2 	bl	800ec38 <_Bfree>
 800ded4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ded6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ded8:	9f08      	ldr	r7, [sp, #32]
 800deda:	ea43 0102 	orr.w	r1, r3, r2
 800dede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dee0:	430b      	orrs	r3, r1
 800dee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dee4:	d10d      	bne.n	800df02 <_dtoa_r+0xa82>
 800dee6:	2b39      	cmp	r3, #57	; 0x39
 800dee8:	d029      	beq.n	800df3e <_dtoa_r+0xabe>
 800deea:	f1b9 0f00 	cmp.w	r9, #0
 800deee:	dd01      	ble.n	800def4 <_dtoa_r+0xa74>
 800def0:	9b06      	ldr	r3, [sp, #24]
 800def2:	3331      	adds	r3, #49	; 0x31
 800def4:	9a04      	ldr	r2, [sp, #16]
 800def6:	7013      	strb	r3, [r2, #0]
 800def8:	e776      	b.n	800dde8 <_dtoa_r+0x968>
 800defa:	4630      	mov	r0, r6
 800defc:	e7b9      	b.n	800de72 <_dtoa_r+0x9f2>
 800defe:	2201      	movs	r2, #1
 800df00:	e7e2      	b.n	800dec8 <_dtoa_r+0xa48>
 800df02:	f1b9 0f00 	cmp.w	r9, #0
 800df06:	db06      	blt.n	800df16 <_dtoa_r+0xa96>
 800df08:	9922      	ldr	r1, [sp, #136]	; 0x88
 800df0a:	ea41 0909 	orr.w	r9, r1, r9
 800df0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df10:	ea59 0101 	orrs.w	r1, r9, r1
 800df14:	d120      	bne.n	800df58 <_dtoa_r+0xad8>
 800df16:	2a00      	cmp	r2, #0
 800df18:	ddec      	ble.n	800def4 <_dtoa_r+0xa74>
 800df1a:	4659      	mov	r1, fp
 800df1c:	2201      	movs	r2, #1
 800df1e:	4628      	mov	r0, r5
 800df20:	9308      	str	r3, [sp, #32]
 800df22:	f001 f8a1 	bl	800f068 <__lshift>
 800df26:	4621      	mov	r1, r4
 800df28:	4683      	mov	fp, r0
 800df2a:	f001 f90d 	bl	800f148 <__mcmp>
 800df2e:	2800      	cmp	r0, #0
 800df30:	9b08      	ldr	r3, [sp, #32]
 800df32:	dc02      	bgt.n	800df3a <_dtoa_r+0xaba>
 800df34:	d1de      	bne.n	800def4 <_dtoa_r+0xa74>
 800df36:	07da      	lsls	r2, r3, #31
 800df38:	d5dc      	bpl.n	800def4 <_dtoa_r+0xa74>
 800df3a:	2b39      	cmp	r3, #57	; 0x39
 800df3c:	d1d8      	bne.n	800def0 <_dtoa_r+0xa70>
 800df3e:	2339      	movs	r3, #57	; 0x39
 800df40:	9a04      	ldr	r2, [sp, #16]
 800df42:	7013      	strb	r3, [r2, #0]
 800df44:	463b      	mov	r3, r7
 800df46:	461f      	mov	r7, r3
 800df48:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800df4c:	3b01      	subs	r3, #1
 800df4e:	2a39      	cmp	r2, #57	; 0x39
 800df50:	d050      	beq.n	800dff4 <_dtoa_r+0xb74>
 800df52:	3201      	adds	r2, #1
 800df54:	701a      	strb	r2, [r3, #0]
 800df56:	e747      	b.n	800dde8 <_dtoa_r+0x968>
 800df58:	2a00      	cmp	r2, #0
 800df5a:	dd03      	ble.n	800df64 <_dtoa_r+0xae4>
 800df5c:	2b39      	cmp	r3, #57	; 0x39
 800df5e:	d0ee      	beq.n	800df3e <_dtoa_r+0xabe>
 800df60:	3301      	adds	r3, #1
 800df62:	e7c7      	b.n	800def4 <_dtoa_r+0xa74>
 800df64:	9a08      	ldr	r2, [sp, #32]
 800df66:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df68:	f802 3c01 	strb.w	r3, [r2, #-1]
 800df6c:	428a      	cmp	r2, r1
 800df6e:	d02a      	beq.n	800dfc6 <_dtoa_r+0xb46>
 800df70:	4659      	mov	r1, fp
 800df72:	2300      	movs	r3, #0
 800df74:	220a      	movs	r2, #10
 800df76:	4628      	mov	r0, r5
 800df78:	f000 fe80 	bl	800ec7c <__multadd>
 800df7c:	45b0      	cmp	r8, r6
 800df7e:	4683      	mov	fp, r0
 800df80:	f04f 0300 	mov.w	r3, #0
 800df84:	f04f 020a 	mov.w	r2, #10
 800df88:	4641      	mov	r1, r8
 800df8a:	4628      	mov	r0, r5
 800df8c:	d107      	bne.n	800df9e <_dtoa_r+0xb1e>
 800df8e:	f000 fe75 	bl	800ec7c <__multadd>
 800df92:	4680      	mov	r8, r0
 800df94:	4606      	mov	r6, r0
 800df96:	9b08      	ldr	r3, [sp, #32]
 800df98:	3301      	adds	r3, #1
 800df9a:	9308      	str	r3, [sp, #32]
 800df9c:	e775      	b.n	800de8a <_dtoa_r+0xa0a>
 800df9e:	f000 fe6d 	bl	800ec7c <__multadd>
 800dfa2:	4631      	mov	r1, r6
 800dfa4:	4680      	mov	r8, r0
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	220a      	movs	r2, #10
 800dfaa:	4628      	mov	r0, r5
 800dfac:	f000 fe66 	bl	800ec7c <__multadd>
 800dfb0:	4606      	mov	r6, r0
 800dfb2:	e7f0      	b.n	800df96 <_dtoa_r+0xb16>
 800dfb4:	f1b9 0f00 	cmp.w	r9, #0
 800dfb8:	bfcc      	ite	gt
 800dfba:	464f      	movgt	r7, r9
 800dfbc:	2701      	movle	r7, #1
 800dfbe:	f04f 0800 	mov.w	r8, #0
 800dfc2:	9a03      	ldr	r2, [sp, #12]
 800dfc4:	4417      	add	r7, r2
 800dfc6:	4659      	mov	r1, fp
 800dfc8:	2201      	movs	r2, #1
 800dfca:	4628      	mov	r0, r5
 800dfcc:	9308      	str	r3, [sp, #32]
 800dfce:	f001 f84b 	bl	800f068 <__lshift>
 800dfd2:	4621      	mov	r1, r4
 800dfd4:	4683      	mov	fp, r0
 800dfd6:	f001 f8b7 	bl	800f148 <__mcmp>
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	dcb2      	bgt.n	800df44 <_dtoa_r+0xac4>
 800dfde:	d102      	bne.n	800dfe6 <_dtoa_r+0xb66>
 800dfe0:	9b08      	ldr	r3, [sp, #32]
 800dfe2:	07db      	lsls	r3, r3, #31
 800dfe4:	d4ae      	bmi.n	800df44 <_dtoa_r+0xac4>
 800dfe6:	463b      	mov	r3, r7
 800dfe8:	461f      	mov	r7, r3
 800dfea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dfee:	2a30      	cmp	r2, #48	; 0x30
 800dff0:	d0fa      	beq.n	800dfe8 <_dtoa_r+0xb68>
 800dff2:	e6f9      	b.n	800dde8 <_dtoa_r+0x968>
 800dff4:	9a03      	ldr	r2, [sp, #12]
 800dff6:	429a      	cmp	r2, r3
 800dff8:	d1a5      	bne.n	800df46 <_dtoa_r+0xac6>
 800dffa:	2331      	movs	r3, #49	; 0x31
 800dffc:	f10a 0a01 	add.w	sl, sl, #1
 800e000:	e779      	b.n	800def6 <_dtoa_r+0xa76>
 800e002:	4b14      	ldr	r3, [pc, #80]	; (800e054 <_dtoa_r+0xbd4>)
 800e004:	f7ff baa8 	b.w	800d558 <_dtoa_r+0xd8>
 800e008:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	f47f aa81 	bne.w	800d512 <_dtoa_r+0x92>
 800e010:	4b11      	ldr	r3, [pc, #68]	; (800e058 <_dtoa_r+0xbd8>)
 800e012:	f7ff baa1 	b.w	800d558 <_dtoa_r+0xd8>
 800e016:	f1b9 0f00 	cmp.w	r9, #0
 800e01a:	dc03      	bgt.n	800e024 <_dtoa_r+0xba4>
 800e01c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e01e:	2b02      	cmp	r3, #2
 800e020:	f73f aecb 	bgt.w	800ddba <_dtoa_r+0x93a>
 800e024:	9f03      	ldr	r7, [sp, #12]
 800e026:	4621      	mov	r1, r4
 800e028:	4658      	mov	r0, fp
 800e02a:	f7ff f99d 	bl	800d368 <quorem>
 800e02e:	9a03      	ldr	r2, [sp, #12]
 800e030:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e034:	f807 3b01 	strb.w	r3, [r7], #1
 800e038:	1aba      	subs	r2, r7, r2
 800e03a:	4591      	cmp	r9, r2
 800e03c:	ddba      	ble.n	800dfb4 <_dtoa_r+0xb34>
 800e03e:	4659      	mov	r1, fp
 800e040:	2300      	movs	r3, #0
 800e042:	220a      	movs	r2, #10
 800e044:	4628      	mov	r0, r5
 800e046:	f000 fe19 	bl	800ec7c <__multadd>
 800e04a:	4683      	mov	fp, r0
 800e04c:	e7eb      	b.n	800e026 <_dtoa_r+0xba6>
 800e04e:	bf00      	nop
 800e050:	0803cdf8 	.word	0x0803cdf8
 800e054:	0803bd01 	.word	0x0803bd01
 800e058:	0803cd79 	.word	0x0803cd79

0800e05c <__sflush_r>:
 800e05c:	898a      	ldrh	r2, [r1, #12]
 800e05e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e060:	4605      	mov	r5, r0
 800e062:	0710      	lsls	r0, r2, #28
 800e064:	460c      	mov	r4, r1
 800e066:	d457      	bmi.n	800e118 <__sflush_r+0xbc>
 800e068:	684b      	ldr	r3, [r1, #4]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	dc04      	bgt.n	800e078 <__sflush_r+0x1c>
 800e06e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e070:	2b00      	cmp	r3, #0
 800e072:	dc01      	bgt.n	800e078 <__sflush_r+0x1c>
 800e074:	2000      	movs	r0, #0
 800e076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e07a:	2e00      	cmp	r6, #0
 800e07c:	d0fa      	beq.n	800e074 <__sflush_r+0x18>
 800e07e:	2300      	movs	r3, #0
 800e080:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e084:	682f      	ldr	r7, [r5, #0]
 800e086:	602b      	str	r3, [r5, #0]
 800e088:	d032      	beq.n	800e0f0 <__sflush_r+0x94>
 800e08a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e08c:	89a3      	ldrh	r3, [r4, #12]
 800e08e:	075a      	lsls	r2, r3, #29
 800e090:	d505      	bpl.n	800e09e <__sflush_r+0x42>
 800e092:	6863      	ldr	r3, [r4, #4]
 800e094:	1ac0      	subs	r0, r0, r3
 800e096:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e098:	b10b      	cbz	r3, 800e09e <__sflush_r+0x42>
 800e09a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e09c:	1ac0      	subs	r0, r0, r3
 800e09e:	2300      	movs	r3, #0
 800e0a0:	4602      	mov	r2, r0
 800e0a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	6a21      	ldr	r1, [r4, #32]
 800e0a8:	47b0      	blx	r6
 800e0aa:	1c43      	adds	r3, r0, #1
 800e0ac:	89a3      	ldrh	r3, [r4, #12]
 800e0ae:	d106      	bne.n	800e0be <__sflush_r+0x62>
 800e0b0:	6829      	ldr	r1, [r5, #0]
 800e0b2:	291d      	cmp	r1, #29
 800e0b4:	d82c      	bhi.n	800e110 <__sflush_r+0xb4>
 800e0b6:	4a29      	ldr	r2, [pc, #164]	; (800e15c <__sflush_r+0x100>)
 800e0b8:	40ca      	lsrs	r2, r1
 800e0ba:	07d6      	lsls	r6, r2, #31
 800e0bc:	d528      	bpl.n	800e110 <__sflush_r+0xb4>
 800e0be:	2200      	movs	r2, #0
 800e0c0:	6062      	str	r2, [r4, #4]
 800e0c2:	6922      	ldr	r2, [r4, #16]
 800e0c4:	04d9      	lsls	r1, r3, #19
 800e0c6:	6022      	str	r2, [r4, #0]
 800e0c8:	d504      	bpl.n	800e0d4 <__sflush_r+0x78>
 800e0ca:	1c42      	adds	r2, r0, #1
 800e0cc:	d101      	bne.n	800e0d2 <__sflush_r+0x76>
 800e0ce:	682b      	ldr	r3, [r5, #0]
 800e0d0:	b903      	cbnz	r3, 800e0d4 <__sflush_r+0x78>
 800e0d2:	6560      	str	r0, [r4, #84]	; 0x54
 800e0d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e0d6:	602f      	str	r7, [r5, #0]
 800e0d8:	2900      	cmp	r1, #0
 800e0da:	d0cb      	beq.n	800e074 <__sflush_r+0x18>
 800e0dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e0e0:	4299      	cmp	r1, r3
 800e0e2:	d002      	beq.n	800e0ea <__sflush_r+0x8e>
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	f001 fa33 	bl	800f550 <_free_r>
 800e0ea:	2000      	movs	r0, #0
 800e0ec:	6360      	str	r0, [r4, #52]	; 0x34
 800e0ee:	e7c2      	b.n	800e076 <__sflush_r+0x1a>
 800e0f0:	6a21      	ldr	r1, [r4, #32]
 800e0f2:	2301      	movs	r3, #1
 800e0f4:	4628      	mov	r0, r5
 800e0f6:	47b0      	blx	r6
 800e0f8:	1c41      	adds	r1, r0, #1
 800e0fa:	d1c7      	bne.n	800e08c <__sflush_r+0x30>
 800e0fc:	682b      	ldr	r3, [r5, #0]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d0c4      	beq.n	800e08c <__sflush_r+0x30>
 800e102:	2b1d      	cmp	r3, #29
 800e104:	d001      	beq.n	800e10a <__sflush_r+0xae>
 800e106:	2b16      	cmp	r3, #22
 800e108:	d101      	bne.n	800e10e <__sflush_r+0xb2>
 800e10a:	602f      	str	r7, [r5, #0]
 800e10c:	e7b2      	b.n	800e074 <__sflush_r+0x18>
 800e10e:	89a3      	ldrh	r3, [r4, #12]
 800e110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e114:	81a3      	strh	r3, [r4, #12]
 800e116:	e7ae      	b.n	800e076 <__sflush_r+0x1a>
 800e118:	690f      	ldr	r7, [r1, #16]
 800e11a:	2f00      	cmp	r7, #0
 800e11c:	d0aa      	beq.n	800e074 <__sflush_r+0x18>
 800e11e:	0793      	lsls	r3, r2, #30
 800e120:	bf18      	it	ne
 800e122:	2300      	movne	r3, #0
 800e124:	680e      	ldr	r6, [r1, #0]
 800e126:	bf08      	it	eq
 800e128:	694b      	ldreq	r3, [r1, #20]
 800e12a:	1bf6      	subs	r6, r6, r7
 800e12c:	600f      	str	r7, [r1, #0]
 800e12e:	608b      	str	r3, [r1, #8]
 800e130:	2e00      	cmp	r6, #0
 800e132:	dd9f      	ble.n	800e074 <__sflush_r+0x18>
 800e134:	4633      	mov	r3, r6
 800e136:	463a      	mov	r2, r7
 800e138:	4628      	mov	r0, r5
 800e13a:	6a21      	ldr	r1, [r4, #32]
 800e13c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800e140:	47e0      	blx	ip
 800e142:	2800      	cmp	r0, #0
 800e144:	dc06      	bgt.n	800e154 <__sflush_r+0xf8>
 800e146:	89a3      	ldrh	r3, [r4, #12]
 800e148:	f04f 30ff 	mov.w	r0, #4294967295
 800e14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e150:	81a3      	strh	r3, [r4, #12]
 800e152:	e790      	b.n	800e076 <__sflush_r+0x1a>
 800e154:	4407      	add	r7, r0
 800e156:	1a36      	subs	r6, r6, r0
 800e158:	e7ea      	b.n	800e130 <__sflush_r+0xd4>
 800e15a:	bf00      	nop
 800e15c:	20400001 	.word	0x20400001

0800e160 <_fflush_r>:
 800e160:	b538      	push	{r3, r4, r5, lr}
 800e162:	690b      	ldr	r3, [r1, #16]
 800e164:	4605      	mov	r5, r0
 800e166:	460c      	mov	r4, r1
 800e168:	b913      	cbnz	r3, 800e170 <_fflush_r+0x10>
 800e16a:	2500      	movs	r5, #0
 800e16c:	4628      	mov	r0, r5
 800e16e:	bd38      	pop	{r3, r4, r5, pc}
 800e170:	b118      	cbz	r0, 800e17a <_fflush_r+0x1a>
 800e172:	6983      	ldr	r3, [r0, #24]
 800e174:	b90b      	cbnz	r3, 800e17a <_fflush_r+0x1a>
 800e176:	f000 f887 	bl	800e288 <__sinit>
 800e17a:	4b14      	ldr	r3, [pc, #80]	; (800e1cc <_fflush_r+0x6c>)
 800e17c:	429c      	cmp	r4, r3
 800e17e:	d11b      	bne.n	800e1b8 <_fflush_r+0x58>
 800e180:	686c      	ldr	r4, [r5, #4]
 800e182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d0ef      	beq.n	800e16a <_fflush_r+0xa>
 800e18a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e18c:	07d0      	lsls	r0, r2, #31
 800e18e:	d404      	bmi.n	800e19a <_fflush_r+0x3a>
 800e190:	0599      	lsls	r1, r3, #22
 800e192:	d402      	bmi.n	800e19a <_fflush_r+0x3a>
 800e194:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e196:	f000 fc80 	bl	800ea9a <__retarget_lock_acquire_recursive>
 800e19a:	4628      	mov	r0, r5
 800e19c:	4621      	mov	r1, r4
 800e19e:	f7ff ff5d 	bl	800e05c <__sflush_r>
 800e1a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e1a4:	4605      	mov	r5, r0
 800e1a6:	07da      	lsls	r2, r3, #31
 800e1a8:	d4e0      	bmi.n	800e16c <_fflush_r+0xc>
 800e1aa:	89a3      	ldrh	r3, [r4, #12]
 800e1ac:	059b      	lsls	r3, r3, #22
 800e1ae:	d4dd      	bmi.n	800e16c <_fflush_r+0xc>
 800e1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1b2:	f000 fc73 	bl	800ea9c <__retarget_lock_release_recursive>
 800e1b6:	e7d9      	b.n	800e16c <_fflush_r+0xc>
 800e1b8:	4b05      	ldr	r3, [pc, #20]	; (800e1d0 <_fflush_r+0x70>)
 800e1ba:	429c      	cmp	r4, r3
 800e1bc:	d101      	bne.n	800e1c2 <_fflush_r+0x62>
 800e1be:	68ac      	ldr	r4, [r5, #8]
 800e1c0:	e7df      	b.n	800e182 <_fflush_r+0x22>
 800e1c2:	4b04      	ldr	r3, [pc, #16]	; (800e1d4 <_fflush_r+0x74>)
 800e1c4:	429c      	cmp	r4, r3
 800e1c6:	bf08      	it	eq
 800e1c8:	68ec      	ldreq	r4, [r5, #12]
 800e1ca:	e7da      	b.n	800e182 <_fflush_r+0x22>
 800e1cc:	0803ce2c 	.word	0x0803ce2c
 800e1d0:	0803ce4c 	.word	0x0803ce4c
 800e1d4:	0803ce0c 	.word	0x0803ce0c

0800e1d8 <std>:
 800e1d8:	2300      	movs	r3, #0
 800e1da:	b510      	push	{r4, lr}
 800e1dc:	4604      	mov	r4, r0
 800e1de:	e9c0 3300 	strd	r3, r3, [r0]
 800e1e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1e6:	6083      	str	r3, [r0, #8]
 800e1e8:	8181      	strh	r1, [r0, #12]
 800e1ea:	6643      	str	r3, [r0, #100]	; 0x64
 800e1ec:	81c2      	strh	r2, [r0, #14]
 800e1ee:	6183      	str	r3, [r0, #24]
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	2208      	movs	r2, #8
 800e1f4:	305c      	adds	r0, #92	; 0x5c
 800e1f6:	f7fd fa37 	bl	800b668 <memset>
 800e1fa:	4b05      	ldr	r3, [pc, #20]	; (800e210 <std+0x38>)
 800e1fc:	6224      	str	r4, [r4, #32]
 800e1fe:	6263      	str	r3, [r4, #36]	; 0x24
 800e200:	4b04      	ldr	r3, [pc, #16]	; (800e214 <std+0x3c>)
 800e202:	62a3      	str	r3, [r4, #40]	; 0x28
 800e204:	4b04      	ldr	r3, [pc, #16]	; (800e218 <std+0x40>)
 800e206:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e208:	4b04      	ldr	r3, [pc, #16]	; (800e21c <std+0x44>)
 800e20a:	6323      	str	r3, [r4, #48]	; 0x30
 800e20c:	bd10      	pop	{r4, pc}
 800e20e:	bf00      	nop
 800e210:	0800fc9d 	.word	0x0800fc9d
 800e214:	0800fcbf 	.word	0x0800fcbf
 800e218:	0800fcf7 	.word	0x0800fcf7
 800e21c:	0800fd1b 	.word	0x0800fd1b

0800e220 <_cleanup_r>:
 800e220:	4901      	ldr	r1, [pc, #4]	; (800e228 <_cleanup_r+0x8>)
 800e222:	f000 b8af 	b.w	800e384 <_fwalk_reent>
 800e226:	bf00      	nop
 800e228:	0800e161 	.word	0x0800e161

0800e22c <__sfmoreglue>:
 800e22c:	2268      	movs	r2, #104	; 0x68
 800e22e:	b570      	push	{r4, r5, r6, lr}
 800e230:	1e4d      	subs	r5, r1, #1
 800e232:	4355      	muls	r5, r2
 800e234:	460e      	mov	r6, r1
 800e236:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e23a:	f001 f9f1 	bl	800f620 <_malloc_r>
 800e23e:	4604      	mov	r4, r0
 800e240:	b140      	cbz	r0, 800e254 <__sfmoreglue+0x28>
 800e242:	2100      	movs	r1, #0
 800e244:	e9c0 1600 	strd	r1, r6, [r0]
 800e248:	300c      	adds	r0, #12
 800e24a:	60a0      	str	r0, [r4, #8]
 800e24c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e250:	f7fd fa0a 	bl	800b668 <memset>
 800e254:	4620      	mov	r0, r4
 800e256:	bd70      	pop	{r4, r5, r6, pc}

0800e258 <__sfp_lock_acquire>:
 800e258:	4801      	ldr	r0, [pc, #4]	; (800e260 <__sfp_lock_acquire+0x8>)
 800e25a:	f000 bc1e 	b.w	800ea9a <__retarget_lock_acquire_recursive>
 800e25e:	bf00      	nop
 800e260:	200071f1 	.word	0x200071f1

0800e264 <__sfp_lock_release>:
 800e264:	4801      	ldr	r0, [pc, #4]	; (800e26c <__sfp_lock_release+0x8>)
 800e266:	f000 bc19 	b.w	800ea9c <__retarget_lock_release_recursive>
 800e26a:	bf00      	nop
 800e26c:	200071f1 	.word	0x200071f1

0800e270 <__sinit_lock_acquire>:
 800e270:	4801      	ldr	r0, [pc, #4]	; (800e278 <__sinit_lock_acquire+0x8>)
 800e272:	f000 bc12 	b.w	800ea9a <__retarget_lock_acquire_recursive>
 800e276:	bf00      	nop
 800e278:	200071f2 	.word	0x200071f2

0800e27c <__sinit_lock_release>:
 800e27c:	4801      	ldr	r0, [pc, #4]	; (800e284 <__sinit_lock_release+0x8>)
 800e27e:	f000 bc0d 	b.w	800ea9c <__retarget_lock_release_recursive>
 800e282:	bf00      	nop
 800e284:	200071f2 	.word	0x200071f2

0800e288 <__sinit>:
 800e288:	b510      	push	{r4, lr}
 800e28a:	4604      	mov	r4, r0
 800e28c:	f7ff fff0 	bl	800e270 <__sinit_lock_acquire>
 800e290:	69a3      	ldr	r3, [r4, #24]
 800e292:	b11b      	cbz	r3, 800e29c <__sinit+0x14>
 800e294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e298:	f7ff bff0 	b.w	800e27c <__sinit_lock_release>
 800e29c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e2a0:	6523      	str	r3, [r4, #80]	; 0x50
 800e2a2:	4b13      	ldr	r3, [pc, #76]	; (800e2f0 <__sinit+0x68>)
 800e2a4:	4a13      	ldr	r2, [pc, #76]	; (800e2f4 <__sinit+0x6c>)
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	62a2      	str	r2, [r4, #40]	; 0x28
 800e2aa:	42a3      	cmp	r3, r4
 800e2ac:	bf08      	it	eq
 800e2ae:	2301      	moveq	r3, #1
 800e2b0:	4620      	mov	r0, r4
 800e2b2:	bf08      	it	eq
 800e2b4:	61a3      	streq	r3, [r4, #24]
 800e2b6:	f000 f81f 	bl	800e2f8 <__sfp>
 800e2ba:	6060      	str	r0, [r4, #4]
 800e2bc:	4620      	mov	r0, r4
 800e2be:	f000 f81b 	bl	800e2f8 <__sfp>
 800e2c2:	60a0      	str	r0, [r4, #8]
 800e2c4:	4620      	mov	r0, r4
 800e2c6:	f000 f817 	bl	800e2f8 <__sfp>
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	2104      	movs	r1, #4
 800e2ce:	60e0      	str	r0, [r4, #12]
 800e2d0:	6860      	ldr	r0, [r4, #4]
 800e2d2:	f7ff ff81 	bl	800e1d8 <std>
 800e2d6:	2201      	movs	r2, #1
 800e2d8:	2109      	movs	r1, #9
 800e2da:	68a0      	ldr	r0, [r4, #8]
 800e2dc:	f7ff ff7c 	bl	800e1d8 <std>
 800e2e0:	2202      	movs	r2, #2
 800e2e2:	2112      	movs	r1, #18
 800e2e4:	68e0      	ldr	r0, [r4, #12]
 800e2e6:	f7ff ff77 	bl	800e1d8 <std>
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	61a3      	str	r3, [r4, #24]
 800e2ee:	e7d1      	b.n	800e294 <__sinit+0xc>
 800e2f0:	0803cbe8 	.word	0x0803cbe8
 800e2f4:	0800e221 	.word	0x0800e221

0800e2f8 <__sfp>:
 800e2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2fa:	4607      	mov	r7, r0
 800e2fc:	f7ff ffac 	bl	800e258 <__sfp_lock_acquire>
 800e300:	4b1e      	ldr	r3, [pc, #120]	; (800e37c <__sfp+0x84>)
 800e302:	681e      	ldr	r6, [r3, #0]
 800e304:	69b3      	ldr	r3, [r6, #24]
 800e306:	b913      	cbnz	r3, 800e30e <__sfp+0x16>
 800e308:	4630      	mov	r0, r6
 800e30a:	f7ff ffbd 	bl	800e288 <__sinit>
 800e30e:	3648      	adds	r6, #72	; 0x48
 800e310:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e314:	3b01      	subs	r3, #1
 800e316:	d503      	bpl.n	800e320 <__sfp+0x28>
 800e318:	6833      	ldr	r3, [r6, #0]
 800e31a:	b30b      	cbz	r3, 800e360 <__sfp+0x68>
 800e31c:	6836      	ldr	r6, [r6, #0]
 800e31e:	e7f7      	b.n	800e310 <__sfp+0x18>
 800e320:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e324:	b9d5      	cbnz	r5, 800e35c <__sfp+0x64>
 800e326:	4b16      	ldr	r3, [pc, #88]	; (800e380 <__sfp+0x88>)
 800e328:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e32c:	60e3      	str	r3, [r4, #12]
 800e32e:	6665      	str	r5, [r4, #100]	; 0x64
 800e330:	f000 fbb2 	bl	800ea98 <__retarget_lock_init_recursive>
 800e334:	f7ff ff96 	bl	800e264 <__sfp_lock_release>
 800e338:	2208      	movs	r2, #8
 800e33a:	4629      	mov	r1, r5
 800e33c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e340:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e344:	6025      	str	r5, [r4, #0]
 800e346:	61a5      	str	r5, [r4, #24]
 800e348:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e34c:	f7fd f98c 	bl	800b668 <memset>
 800e350:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e354:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e358:	4620      	mov	r0, r4
 800e35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e35c:	3468      	adds	r4, #104	; 0x68
 800e35e:	e7d9      	b.n	800e314 <__sfp+0x1c>
 800e360:	2104      	movs	r1, #4
 800e362:	4638      	mov	r0, r7
 800e364:	f7ff ff62 	bl	800e22c <__sfmoreglue>
 800e368:	4604      	mov	r4, r0
 800e36a:	6030      	str	r0, [r6, #0]
 800e36c:	2800      	cmp	r0, #0
 800e36e:	d1d5      	bne.n	800e31c <__sfp+0x24>
 800e370:	f7ff ff78 	bl	800e264 <__sfp_lock_release>
 800e374:	230c      	movs	r3, #12
 800e376:	603b      	str	r3, [r7, #0]
 800e378:	e7ee      	b.n	800e358 <__sfp+0x60>
 800e37a:	bf00      	nop
 800e37c:	0803cbe8 	.word	0x0803cbe8
 800e380:	ffff0001 	.word	0xffff0001

0800e384 <_fwalk_reent>:
 800e384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e388:	4606      	mov	r6, r0
 800e38a:	4688      	mov	r8, r1
 800e38c:	2700      	movs	r7, #0
 800e38e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e392:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e396:	f1b9 0901 	subs.w	r9, r9, #1
 800e39a:	d505      	bpl.n	800e3a8 <_fwalk_reent+0x24>
 800e39c:	6824      	ldr	r4, [r4, #0]
 800e39e:	2c00      	cmp	r4, #0
 800e3a0:	d1f7      	bne.n	800e392 <_fwalk_reent+0xe>
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3a8:	89ab      	ldrh	r3, [r5, #12]
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d907      	bls.n	800e3be <_fwalk_reent+0x3a>
 800e3ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e3b2:	3301      	adds	r3, #1
 800e3b4:	d003      	beq.n	800e3be <_fwalk_reent+0x3a>
 800e3b6:	4629      	mov	r1, r5
 800e3b8:	4630      	mov	r0, r6
 800e3ba:	47c0      	blx	r8
 800e3bc:	4307      	orrs	r7, r0
 800e3be:	3568      	adds	r5, #104	; 0x68
 800e3c0:	e7e9      	b.n	800e396 <_fwalk_reent+0x12>

0800e3c2 <rshift>:
 800e3c2:	6903      	ldr	r3, [r0, #16]
 800e3c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e3c8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e3cc:	f100 0414 	add.w	r4, r0, #20
 800e3d0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e3d4:	dd46      	ble.n	800e464 <rshift+0xa2>
 800e3d6:	f011 011f 	ands.w	r1, r1, #31
 800e3da:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e3de:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e3e2:	d10c      	bne.n	800e3fe <rshift+0x3c>
 800e3e4:	4629      	mov	r1, r5
 800e3e6:	f100 0710 	add.w	r7, r0, #16
 800e3ea:	42b1      	cmp	r1, r6
 800e3ec:	d335      	bcc.n	800e45a <rshift+0x98>
 800e3ee:	1a9b      	subs	r3, r3, r2
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	1eea      	subs	r2, r5, #3
 800e3f4:	4296      	cmp	r6, r2
 800e3f6:	bf38      	it	cc
 800e3f8:	2300      	movcc	r3, #0
 800e3fa:	4423      	add	r3, r4
 800e3fc:	e015      	b.n	800e42a <rshift+0x68>
 800e3fe:	46a1      	mov	r9, r4
 800e400:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e404:	f1c1 0820 	rsb	r8, r1, #32
 800e408:	40cf      	lsrs	r7, r1
 800e40a:	f105 0e04 	add.w	lr, r5, #4
 800e40e:	4576      	cmp	r6, lr
 800e410:	46f4      	mov	ip, lr
 800e412:	d816      	bhi.n	800e442 <rshift+0x80>
 800e414:	1a9a      	subs	r2, r3, r2
 800e416:	0092      	lsls	r2, r2, #2
 800e418:	3a04      	subs	r2, #4
 800e41a:	3501      	adds	r5, #1
 800e41c:	42ae      	cmp	r6, r5
 800e41e:	bf38      	it	cc
 800e420:	2200      	movcc	r2, #0
 800e422:	18a3      	adds	r3, r4, r2
 800e424:	50a7      	str	r7, [r4, r2]
 800e426:	b107      	cbz	r7, 800e42a <rshift+0x68>
 800e428:	3304      	adds	r3, #4
 800e42a:	42a3      	cmp	r3, r4
 800e42c:	eba3 0204 	sub.w	r2, r3, r4
 800e430:	bf08      	it	eq
 800e432:	2300      	moveq	r3, #0
 800e434:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e438:	6102      	str	r2, [r0, #16]
 800e43a:	bf08      	it	eq
 800e43c:	6143      	streq	r3, [r0, #20]
 800e43e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e442:	f8dc c000 	ldr.w	ip, [ip]
 800e446:	fa0c fc08 	lsl.w	ip, ip, r8
 800e44a:	ea4c 0707 	orr.w	r7, ip, r7
 800e44e:	f849 7b04 	str.w	r7, [r9], #4
 800e452:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e456:	40cf      	lsrs	r7, r1
 800e458:	e7d9      	b.n	800e40e <rshift+0x4c>
 800e45a:	f851 cb04 	ldr.w	ip, [r1], #4
 800e45e:	f847 cf04 	str.w	ip, [r7, #4]!
 800e462:	e7c2      	b.n	800e3ea <rshift+0x28>
 800e464:	4623      	mov	r3, r4
 800e466:	e7e0      	b.n	800e42a <rshift+0x68>

0800e468 <__hexdig_fun>:
 800e468:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e46c:	2b09      	cmp	r3, #9
 800e46e:	d802      	bhi.n	800e476 <__hexdig_fun+0xe>
 800e470:	3820      	subs	r0, #32
 800e472:	b2c0      	uxtb	r0, r0
 800e474:	4770      	bx	lr
 800e476:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e47a:	2b05      	cmp	r3, #5
 800e47c:	d801      	bhi.n	800e482 <__hexdig_fun+0x1a>
 800e47e:	3847      	subs	r0, #71	; 0x47
 800e480:	e7f7      	b.n	800e472 <__hexdig_fun+0xa>
 800e482:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e486:	2b05      	cmp	r3, #5
 800e488:	d801      	bhi.n	800e48e <__hexdig_fun+0x26>
 800e48a:	3827      	subs	r0, #39	; 0x27
 800e48c:	e7f1      	b.n	800e472 <__hexdig_fun+0xa>
 800e48e:	2000      	movs	r0, #0
 800e490:	4770      	bx	lr
	...

0800e494 <__gethex>:
 800e494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e498:	b08b      	sub	sp, #44	; 0x2c
 800e49a:	9305      	str	r3, [sp, #20]
 800e49c:	4bb2      	ldr	r3, [pc, #712]	; (800e768 <__gethex+0x2d4>)
 800e49e:	9002      	str	r0, [sp, #8]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	468b      	mov	fp, r1
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	4690      	mov	r8, r2
 800e4a8:	9303      	str	r3, [sp, #12]
 800e4aa:	f7f1 fec1 	bl	8000230 <strlen>
 800e4ae:	4682      	mov	sl, r0
 800e4b0:	9b03      	ldr	r3, [sp, #12]
 800e4b2:	f8db 2000 	ldr.w	r2, [fp]
 800e4b6:	4403      	add	r3, r0
 800e4b8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e4bc:	9306      	str	r3, [sp, #24]
 800e4be:	1c93      	adds	r3, r2, #2
 800e4c0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e4c4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e4c8:	32fe      	adds	r2, #254	; 0xfe
 800e4ca:	18d1      	adds	r1, r2, r3
 800e4cc:	461f      	mov	r7, r3
 800e4ce:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e4d2:	9101      	str	r1, [sp, #4]
 800e4d4:	2830      	cmp	r0, #48	; 0x30
 800e4d6:	d0f8      	beq.n	800e4ca <__gethex+0x36>
 800e4d8:	f7ff ffc6 	bl	800e468 <__hexdig_fun>
 800e4dc:	4604      	mov	r4, r0
 800e4de:	2800      	cmp	r0, #0
 800e4e0:	d13a      	bne.n	800e558 <__gethex+0xc4>
 800e4e2:	4652      	mov	r2, sl
 800e4e4:	4638      	mov	r0, r7
 800e4e6:	9903      	ldr	r1, [sp, #12]
 800e4e8:	f001 fc1b 	bl	800fd22 <strncmp>
 800e4ec:	4605      	mov	r5, r0
 800e4ee:	2800      	cmp	r0, #0
 800e4f0:	d166      	bne.n	800e5c0 <__gethex+0x12c>
 800e4f2:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e4f6:	eb07 060a 	add.w	r6, r7, sl
 800e4fa:	f7ff ffb5 	bl	800e468 <__hexdig_fun>
 800e4fe:	2800      	cmp	r0, #0
 800e500:	d060      	beq.n	800e5c4 <__gethex+0x130>
 800e502:	4633      	mov	r3, r6
 800e504:	7818      	ldrb	r0, [r3, #0]
 800e506:	461f      	mov	r7, r3
 800e508:	2830      	cmp	r0, #48	; 0x30
 800e50a:	f103 0301 	add.w	r3, r3, #1
 800e50e:	d0f9      	beq.n	800e504 <__gethex+0x70>
 800e510:	f7ff ffaa 	bl	800e468 <__hexdig_fun>
 800e514:	2301      	movs	r3, #1
 800e516:	fab0 f480 	clz	r4, r0
 800e51a:	4635      	mov	r5, r6
 800e51c:	0964      	lsrs	r4, r4, #5
 800e51e:	9301      	str	r3, [sp, #4]
 800e520:	463a      	mov	r2, r7
 800e522:	4616      	mov	r6, r2
 800e524:	7830      	ldrb	r0, [r6, #0]
 800e526:	3201      	adds	r2, #1
 800e528:	f7ff ff9e 	bl	800e468 <__hexdig_fun>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	d1f8      	bne.n	800e522 <__gethex+0x8e>
 800e530:	4652      	mov	r2, sl
 800e532:	4630      	mov	r0, r6
 800e534:	9903      	ldr	r1, [sp, #12]
 800e536:	f001 fbf4 	bl	800fd22 <strncmp>
 800e53a:	b980      	cbnz	r0, 800e55e <__gethex+0xca>
 800e53c:	b94d      	cbnz	r5, 800e552 <__gethex+0xbe>
 800e53e:	eb06 050a 	add.w	r5, r6, sl
 800e542:	462a      	mov	r2, r5
 800e544:	4616      	mov	r6, r2
 800e546:	7830      	ldrb	r0, [r6, #0]
 800e548:	3201      	adds	r2, #1
 800e54a:	f7ff ff8d 	bl	800e468 <__hexdig_fun>
 800e54e:	2800      	cmp	r0, #0
 800e550:	d1f8      	bne.n	800e544 <__gethex+0xb0>
 800e552:	1bad      	subs	r5, r5, r6
 800e554:	00ad      	lsls	r5, r5, #2
 800e556:	e004      	b.n	800e562 <__gethex+0xce>
 800e558:	2400      	movs	r4, #0
 800e55a:	4625      	mov	r5, r4
 800e55c:	e7e0      	b.n	800e520 <__gethex+0x8c>
 800e55e:	2d00      	cmp	r5, #0
 800e560:	d1f7      	bne.n	800e552 <__gethex+0xbe>
 800e562:	7833      	ldrb	r3, [r6, #0]
 800e564:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e568:	2b50      	cmp	r3, #80	; 0x50
 800e56a:	d139      	bne.n	800e5e0 <__gethex+0x14c>
 800e56c:	7873      	ldrb	r3, [r6, #1]
 800e56e:	2b2b      	cmp	r3, #43	; 0x2b
 800e570:	d02a      	beq.n	800e5c8 <__gethex+0x134>
 800e572:	2b2d      	cmp	r3, #45	; 0x2d
 800e574:	d02c      	beq.n	800e5d0 <__gethex+0x13c>
 800e576:	f04f 0900 	mov.w	r9, #0
 800e57a:	1c71      	adds	r1, r6, #1
 800e57c:	7808      	ldrb	r0, [r1, #0]
 800e57e:	f7ff ff73 	bl	800e468 <__hexdig_fun>
 800e582:	1e43      	subs	r3, r0, #1
 800e584:	b2db      	uxtb	r3, r3
 800e586:	2b18      	cmp	r3, #24
 800e588:	d82a      	bhi.n	800e5e0 <__gethex+0x14c>
 800e58a:	f1a0 0210 	sub.w	r2, r0, #16
 800e58e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e592:	f7ff ff69 	bl	800e468 <__hexdig_fun>
 800e596:	1e43      	subs	r3, r0, #1
 800e598:	b2db      	uxtb	r3, r3
 800e59a:	2b18      	cmp	r3, #24
 800e59c:	d91b      	bls.n	800e5d6 <__gethex+0x142>
 800e59e:	f1b9 0f00 	cmp.w	r9, #0
 800e5a2:	d000      	beq.n	800e5a6 <__gethex+0x112>
 800e5a4:	4252      	negs	r2, r2
 800e5a6:	4415      	add	r5, r2
 800e5a8:	f8cb 1000 	str.w	r1, [fp]
 800e5ac:	b1d4      	cbz	r4, 800e5e4 <__gethex+0x150>
 800e5ae:	9b01      	ldr	r3, [sp, #4]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	bf14      	ite	ne
 800e5b4:	2700      	movne	r7, #0
 800e5b6:	2706      	moveq	r7, #6
 800e5b8:	4638      	mov	r0, r7
 800e5ba:	b00b      	add	sp, #44	; 0x2c
 800e5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c0:	463e      	mov	r6, r7
 800e5c2:	4625      	mov	r5, r4
 800e5c4:	2401      	movs	r4, #1
 800e5c6:	e7cc      	b.n	800e562 <__gethex+0xce>
 800e5c8:	f04f 0900 	mov.w	r9, #0
 800e5cc:	1cb1      	adds	r1, r6, #2
 800e5ce:	e7d5      	b.n	800e57c <__gethex+0xe8>
 800e5d0:	f04f 0901 	mov.w	r9, #1
 800e5d4:	e7fa      	b.n	800e5cc <__gethex+0x138>
 800e5d6:	230a      	movs	r3, #10
 800e5d8:	fb03 0202 	mla	r2, r3, r2, r0
 800e5dc:	3a10      	subs	r2, #16
 800e5de:	e7d6      	b.n	800e58e <__gethex+0xfa>
 800e5e0:	4631      	mov	r1, r6
 800e5e2:	e7e1      	b.n	800e5a8 <__gethex+0x114>
 800e5e4:	4621      	mov	r1, r4
 800e5e6:	1bf3      	subs	r3, r6, r7
 800e5e8:	3b01      	subs	r3, #1
 800e5ea:	2b07      	cmp	r3, #7
 800e5ec:	dc0a      	bgt.n	800e604 <__gethex+0x170>
 800e5ee:	9802      	ldr	r0, [sp, #8]
 800e5f0:	f000 fae2 	bl	800ebb8 <_Balloc>
 800e5f4:	4604      	mov	r4, r0
 800e5f6:	b940      	cbnz	r0, 800e60a <__gethex+0x176>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	21de      	movs	r1, #222	; 0xde
 800e5fc:	4b5b      	ldr	r3, [pc, #364]	; (800e76c <__gethex+0x2d8>)
 800e5fe:	485c      	ldr	r0, [pc, #368]	; (800e770 <__gethex+0x2dc>)
 800e600:	f001 fbc2 	bl	800fd88 <__assert_func>
 800e604:	3101      	adds	r1, #1
 800e606:	105b      	asrs	r3, r3, #1
 800e608:	e7ef      	b.n	800e5ea <__gethex+0x156>
 800e60a:	f04f 0b00 	mov.w	fp, #0
 800e60e:	f100 0914 	add.w	r9, r0, #20
 800e612:	f1ca 0301 	rsb	r3, sl, #1
 800e616:	f8cd 9010 	str.w	r9, [sp, #16]
 800e61a:	f8cd b004 	str.w	fp, [sp, #4]
 800e61e:	9308      	str	r3, [sp, #32]
 800e620:	42b7      	cmp	r7, r6
 800e622:	d33f      	bcc.n	800e6a4 <__gethex+0x210>
 800e624:	9f04      	ldr	r7, [sp, #16]
 800e626:	9b01      	ldr	r3, [sp, #4]
 800e628:	f847 3b04 	str.w	r3, [r7], #4
 800e62c:	eba7 0709 	sub.w	r7, r7, r9
 800e630:	10bf      	asrs	r7, r7, #2
 800e632:	6127      	str	r7, [r4, #16]
 800e634:	4618      	mov	r0, r3
 800e636:	f000 fbb1 	bl	800ed9c <__hi0bits>
 800e63a:	017f      	lsls	r7, r7, #5
 800e63c:	f8d8 6000 	ldr.w	r6, [r8]
 800e640:	1a3f      	subs	r7, r7, r0
 800e642:	42b7      	cmp	r7, r6
 800e644:	dd62      	ble.n	800e70c <__gethex+0x278>
 800e646:	1bbf      	subs	r7, r7, r6
 800e648:	4639      	mov	r1, r7
 800e64a:	4620      	mov	r0, r4
 800e64c:	f000 ff4b 	bl	800f4e6 <__any_on>
 800e650:	4682      	mov	sl, r0
 800e652:	b1a8      	cbz	r0, 800e680 <__gethex+0x1ec>
 800e654:	f04f 0a01 	mov.w	sl, #1
 800e658:	1e7b      	subs	r3, r7, #1
 800e65a:	1159      	asrs	r1, r3, #5
 800e65c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e660:	f003 021f 	and.w	r2, r3, #31
 800e664:	fa0a f202 	lsl.w	r2, sl, r2
 800e668:	420a      	tst	r2, r1
 800e66a:	d009      	beq.n	800e680 <__gethex+0x1ec>
 800e66c:	4553      	cmp	r3, sl
 800e66e:	dd05      	ble.n	800e67c <__gethex+0x1e8>
 800e670:	4620      	mov	r0, r4
 800e672:	1eb9      	subs	r1, r7, #2
 800e674:	f000 ff37 	bl	800f4e6 <__any_on>
 800e678:	2800      	cmp	r0, #0
 800e67a:	d144      	bne.n	800e706 <__gethex+0x272>
 800e67c:	f04f 0a02 	mov.w	sl, #2
 800e680:	4639      	mov	r1, r7
 800e682:	4620      	mov	r0, r4
 800e684:	f7ff fe9d 	bl	800e3c2 <rshift>
 800e688:	443d      	add	r5, r7
 800e68a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e68e:	42ab      	cmp	r3, r5
 800e690:	da4a      	bge.n	800e728 <__gethex+0x294>
 800e692:	4621      	mov	r1, r4
 800e694:	9802      	ldr	r0, [sp, #8]
 800e696:	f000 facf 	bl	800ec38 <_Bfree>
 800e69a:	2300      	movs	r3, #0
 800e69c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e69e:	27a3      	movs	r7, #163	; 0xa3
 800e6a0:	6013      	str	r3, [r2, #0]
 800e6a2:	e789      	b.n	800e5b8 <__gethex+0x124>
 800e6a4:	1e73      	subs	r3, r6, #1
 800e6a6:	9a06      	ldr	r2, [sp, #24]
 800e6a8:	9307      	str	r3, [sp, #28]
 800e6aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d019      	beq.n	800e6e6 <__gethex+0x252>
 800e6b2:	f1bb 0f20 	cmp.w	fp, #32
 800e6b6:	d107      	bne.n	800e6c8 <__gethex+0x234>
 800e6b8:	9b04      	ldr	r3, [sp, #16]
 800e6ba:	9a01      	ldr	r2, [sp, #4]
 800e6bc:	f843 2b04 	str.w	r2, [r3], #4
 800e6c0:	9304      	str	r3, [sp, #16]
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	469b      	mov	fp, r3
 800e6c6:	9301      	str	r3, [sp, #4]
 800e6c8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e6cc:	f7ff fecc 	bl	800e468 <__hexdig_fun>
 800e6d0:	9b01      	ldr	r3, [sp, #4]
 800e6d2:	f000 000f 	and.w	r0, r0, #15
 800e6d6:	fa00 f00b 	lsl.w	r0, r0, fp
 800e6da:	4303      	orrs	r3, r0
 800e6dc:	9301      	str	r3, [sp, #4]
 800e6de:	f10b 0b04 	add.w	fp, fp, #4
 800e6e2:	9b07      	ldr	r3, [sp, #28]
 800e6e4:	e00d      	b.n	800e702 <__gethex+0x26e>
 800e6e6:	9a08      	ldr	r2, [sp, #32]
 800e6e8:	1e73      	subs	r3, r6, #1
 800e6ea:	4413      	add	r3, r2
 800e6ec:	42bb      	cmp	r3, r7
 800e6ee:	d3e0      	bcc.n	800e6b2 <__gethex+0x21e>
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	4652      	mov	r2, sl
 800e6f4:	9903      	ldr	r1, [sp, #12]
 800e6f6:	9309      	str	r3, [sp, #36]	; 0x24
 800e6f8:	f001 fb13 	bl	800fd22 <strncmp>
 800e6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6fe:	2800      	cmp	r0, #0
 800e700:	d1d7      	bne.n	800e6b2 <__gethex+0x21e>
 800e702:	461e      	mov	r6, r3
 800e704:	e78c      	b.n	800e620 <__gethex+0x18c>
 800e706:	f04f 0a03 	mov.w	sl, #3
 800e70a:	e7b9      	b.n	800e680 <__gethex+0x1ec>
 800e70c:	da09      	bge.n	800e722 <__gethex+0x28e>
 800e70e:	1bf7      	subs	r7, r6, r7
 800e710:	4621      	mov	r1, r4
 800e712:	463a      	mov	r2, r7
 800e714:	9802      	ldr	r0, [sp, #8]
 800e716:	f000 fca7 	bl	800f068 <__lshift>
 800e71a:	4604      	mov	r4, r0
 800e71c:	1bed      	subs	r5, r5, r7
 800e71e:	f100 0914 	add.w	r9, r0, #20
 800e722:	f04f 0a00 	mov.w	sl, #0
 800e726:	e7b0      	b.n	800e68a <__gethex+0x1f6>
 800e728:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e72c:	42a8      	cmp	r0, r5
 800e72e:	dd72      	ble.n	800e816 <__gethex+0x382>
 800e730:	1b45      	subs	r5, r0, r5
 800e732:	42ae      	cmp	r6, r5
 800e734:	dc35      	bgt.n	800e7a2 <__gethex+0x30e>
 800e736:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e73a:	2b02      	cmp	r3, #2
 800e73c:	d029      	beq.n	800e792 <__gethex+0x2fe>
 800e73e:	2b03      	cmp	r3, #3
 800e740:	d02b      	beq.n	800e79a <__gethex+0x306>
 800e742:	2b01      	cmp	r3, #1
 800e744:	d11c      	bne.n	800e780 <__gethex+0x2ec>
 800e746:	42ae      	cmp	r6, r5
 800e748:	d11a      	bne.n	800e780 <__gethex+0x2ec>
 800e74a:	2e01      	cmp	r6, #1
 800e74c:	d112      	bne.n	800e774 <__gethex+0x2e0>
 800e74e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e752:	9a05      	ldr	r2, [sp, #20]
 800e754:	2762      	movs	r7, #98	; 0x62
 800e756:	6013      	str	r3, [r2, #0]
 800e758:	2301      	movs	r3, #1
 800e75a:	6123      	str	r3, [r4, #16]
 800e75c:	f8c9 3000 	str.w	r3, [r9]
 800e760:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e762:	601c      	str	r4, [r3, #0]
 800e764:	e728      	b.n	800e5b8 <__gethex+0x124>
 800e766:	bf00      	nop
 800e768:	0803ced0 	.word	0x0803ced0
 800e76c:	0803cdf8 	.word	0x0803cdf8
 800e770:	0803ce6c 	.word	0x0803ce6c
 800e774:	4620      	mov	r0, r4
 800e776:	1e71      	subs	r1, r6, #1
 800e778:	f000 feb5 	bl	800f4e6 <__any_on>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	d1e6      	bne.n	800e74e <__gethex+0x2ba>
 800e780:	4621      	mov	r1, r4
 800e782:	9802      	ldr	r0, [sp, #8]
 800e784:	f000 fa58 	bl	800ec38 <_Bfree>
 800e788:	2300      	movs	r3, #0
 800e78a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e78c:	2750      	movs	r7, #80	; 0x50
 800e78e:	6013      	str	r3, [r2, #0]
 800e790:	e712      	b.n	800e5b8 <__gethex+0x124>
 800e792:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e794:	2b00      	cmp	r3, #0
 800e796:	d1f3      	bne.n	800e780 <__gethex+0x2ec>
 800e798:	e7d9      	b.n	800e74e <__gethex+0x2ba>
 800e79a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d1d6      	bne.n	800e74e <__gethex+0x2ba>
 800e7a0:	e7ee      	b.n	800e780 <__gethex+0x2ec>
 800e7a2:	1e6f      	subs	r7, r5, #1
 800e7a4:	f1ba 0f00 	cmp.w	sl, #0
 800e7a8:	d132      	bne.n	800e810 <__gethex+0x37c>
 800e7aa:	b127      	cbz	r7, 800e7b6 <__gethex+0x322>
 800e7ac:	4639      	mov	r1, r7
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	f000 fe99 	bl	800f4e6 <__any_on>
 800e7b4:	4682      	mov	sl, r0
 800e7b6:	2101      	movs	r1, #1
 800e7b8:	117b      	asrs	r3, r7, #5
 800e7ba:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e7be:	f007 071f 	and.w	r7, r7, #31
 800e7c2:	fa01 f707 	lsl.w	r7, r1, r7
 800e7c6:	421f      	tst	r7, r3
 800e7c8:	f04f 0702 	mov.w	r7, #2
 800e7cc:	4629      	mov	r1, r5
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	bf18      	it	ne
 800e7d2:	f04a 0a02 	orrne.w	sl, sl, #2
 800e7d6:	1b76      	subs	r6, r6, r5
 800e7d8:	f7ff fdf3 	bl	800e3c2 <rshift>
 800e7dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e7e0:	f1ba 0f00 	cmp.w	sl, #0
 800e7e4:	d048      	beq.n	800e878 <__gethex+0x3e4>
 800e7e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e7ea:	2b02      	cmp	r3, #2
 800e7ec:	d015      	beq.n	800e81a <__gethex+0x386>
 800e7ee:	2b03      	cmp	r3, #3
 800e7f0:	d017      	beq.n	800e822 <__gethex+0x38e>
 800e7f2:	2b01      	cmp	r3, #1
 800e7f4:	d109      	bne.n	800e80a <__gethex+0x376>
 800e7f6:	f01a 0f02 	tst.w	sl, #2
 800e7fa:	d006      	beq.n	800e80a <__gethex+0x376>
 800e7fc:	f8d9 0000 	ldr.w	r0, [r9]
 800e800:	ea4a 0a00 	orr.w	sl, sl, r0
 800e804:	f01a 0f01 	tst.w	sl, #1
 800e808:	d10e      	bne.n	800e828 <__gethex+0x394>
 800e80a:	f047 0710 	orr.w	r7, r7, #16
 800e80e:	e033      	b.n	800e878 <__gethex+0x3e4>
 800e810:	f04f 0a01 	mov.w	sl, #1
 800e814:	e7cf      	b.n	800e7b6 <__gethex+0x322>
 800e816:	2701      	movs	r7, #1
 800e818:	e7e2      	b.n	800e7e0 <__gethex+0x34c>
 800e81a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e81c:	f1c3 0301 	rsb	r3, r3, #1
 800e820:	9315      	str	r3, [sp, #84]	; 0x54
 800e822:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e824:	2b00      	cmp	r3, #0
 800e826:	d0f0      	beq.n	800e80a <__gethex+0x376>
 800e828:	f04f 0c00 	mov.w	ip, #0
 800e82c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e830:	f104 0314 	add.w	r3, r4, #20
 800e834:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e838:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e83c:	4618      	mov	r0, r3
 800e83e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e842:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e846:	d01c      	beq.n	800e882 <__gethex+0x3ee>
 800e848:	3201      	adds	r2, #1
 800e84a:	6002      	str	r2, [r0, #0]
 800e84c:	2f02      	cmp	r7, #2
 800e84e:	f104 0314 	add.w	r3, r4, #20
 800e852:	d13d      	bne.n	800e8d0 <__gethex+0x43c>
 800e854:	f8d8 2000 	ldr.w	r2, [r8]
 800e858:	3a01      	subs	r2, #1
 800e85a:	42b2      	cmp	r2, r6
 800e85c:	d10a      	bne.n	800e874 <__gethex+0x3e0>
 800e85e:	2201      	movs	r2, #1
 800e860:	1171      	asrs	r1, r6, #5
 800e862:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e866:	f006 061f 	and.w	r6, r6, #31
 800e86a:	fa02 f606 	lsl.w	r6, r2, r6
 800e86e:	421e      	tst	r6, r3
 800e870:	bf18      	it	ne
 800e872:	4617      	movne	r7, r2
 800e874:	f047 0720 	orr.w	r7, r7, #32
 800e878:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e87a:	601c      	str	r4, [r3, #0]
 800e87c:	9b05      	ldr	r3, [sp, #20]
 800e87e:	601d      	str	r5, [r3, #0]
 800e880:	e69a      	b.n	800e5b8 <__gethex+0x124>
 800e882:	4299      	cmp	r1, r3
 800e884:	f843 cc04 	str.w	ip, [r3, #-4]
 800e888:	d8d8      	bhi.n	800e83c <__gethex+0x3a8>
 800e88a:	68a3      	ldr	r3, [r4, #8]
 800e88c:	459b      	cmp	fp, r3
 800e88e:	db17      	blt.n	800e8c0 <__gethex+0x42c>
 800e890:	6861      	ldr	r1, [r4, #4]
 800e892:	9802      	ldr	r0, [sp, #8]
 800e894:	3101      	adds	r1, #1
 800e896:	f000 f98f 	bl	800ebb8 <_Balloc>
 800e89a:	4681      	mov	r9, r0
 800e89c:	b918      	cbnz	r0, 800e8a6 <__gethex+0x412>
 800e89e:	4602      	mov	r2, r0
 800e8a0:	2184      	movs	r1, #132	; 0x84
 800e8a2:	4b19      	ldr	r3, [pc, #100]	; (800e908 <__gethex+0x474>)
 800e8a4:	e6ab      	b.n	800e5fe <__gethex+0x16a>
 800e8a6:	6922      	ldr	r2, [r4, #16]
 800e8a8:	f104 010c 	add.w	r1, r4, #12
 800e8ac:	3202      	adds	r2, #2
 800e8ae:	0092      	lsls	r2, r2, #2
 800e8b0:	300c      	adds	r0, #12
 800e8b2:	f7fc fecb 	bl	800b64c <memcpy>
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	9802      	ldr	r0, [sp, #8]
 800e8ba:	f000 f9bd 	bl	800ec38 <_Bfree>
 800e8be:	464c      	mov	r4, r9
 800e8c0:	6923      	ldr	r3, [r4, #16]
 800e8c2:	1c5a      	adds	r2, r3, #1
 800e8c4:	6122      	str	r2, [r4, #16]
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e8cc:	615a      	str	r2, [r3, #20]
 800e8ce:	e7bd      	b.n	800e84c <__gethex+0x3b8>
 800e8d0:	6922      	ldr	r2, [r4, #16]
 800e8d2:	455a      	cmp	r2, fp
 800e8d4:	dd0b      	ble.n	800e8ee <__gethex+0x45a>
 800e8d6:	2101      	movs	r1, #1
 800e8d8:	4620      	mov	r0, r4
 800e8da:	f7ff fd72 	bl	800e3c2 <rshift>
 800e8de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e8e2:	3501      	adds	r5, #1
 800e8e4:	42ab      	cmp	r3, r5
 800e8e6:	f6ff aed4 	blt.w	800e692 <__gethex+0x1fe>
 800e8ea:	2701      	movs	r7, #1
 800e8ec:	e7c2      	b.n	800e874 <__gethex+0x3e0>
 800e8ee:	f016 061f 	ands.w	r6, r6, #31
 800e8f2:	d0fa      	beq.n	800e8ea <__gethex+0x456>
 800e8f4:	4453      	add	r3, sl
 800e8f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e8fa:	f000 fa4f 	bl	800ed9c <__hi0bits>
 800e8fe:	f1c6 0620 	rsb	r6, r6, #32
 800e902:	42b0      	cmp	r0, r6
 800e904:	dbe7      	blt.n	800e8d6 <__gethex+0x442>
 800e906:	e7f0      	b.n	800e8ea <__gethex+0x456>
 800e908:	0803cdf8 	.word	0x0803cdf8

0800e90c <L_shift>:
 800e90c:	f1c2 0208 	rsb	r2, r2, #8
 800e910:	0092      	lsls	r2, r2, #2
 800e912:	b570      	push	{r4, r5, r6, lr}
 800e914:	f1c2 0620 	rsb	r6, r2, #32
 800e918:	6843      	ldr	r3, [r0, #4]
 800e91a:	6804      	ldr	r4, [r0, #0]
 800e91c:	fa03 f506 	lsl.w	r5, r3, r6
 800e920:	432c      	orrs	r4, r5
 800e922:	40d3      	lsrs	r3, r2
 800e924:	6004      	str	r4, [r0, #0]
 800e926:	f840 3f04 	str.w	r3, [r0, #4]!
 800e92a:	4288      	cmp	r0, r1
 800e92c:	d3f4      	bcc.n	800e918 <L_shift+0xc>
 800e92e:	bd70      	pop	{r4, r5, r6, pc}

0800e930 <__match>:
 800e930:	b530      	push	{r4, r5, lr}
 800e932:	6803      	ldr	r3, [r0, #0]
 800e934:	3301      	adds	r3, #1
 800e936:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e93a:	b914      	cbnz	r4, 800e942 <__match+0x12>
 800e93c:	6003      	str	r3, [r0, #0]
 800e93e:	2001      	movs	r0, #1
 800e940:	bd30      	pop	{r4, r5, pc}
 800e942:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e946:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e94a:	2d19      	cmp	r5, #25
 800e94c:	bf98      	it	ls
 800e94e:	3220      	addls	r2, #32
 800e950:	42a2      	cmp	r2, r4
 800e952:	d0f0      	beq.n	800e936 <__match+0x6>
 800e954:	2000      	movs	r0, #0
 800e956:	e7f3      	b.n	800e940 <__match+0x10>

0800e958 <__hexnan>:
 800e958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e95c:	2500      	movs	r5, #0
 800e95e:	680b      	ldr	r3, [r1, #0]
 800e960:	4682      	mov	sl, r0
 800e962:	115e      	asrs	r6, r3, #5
 800e964:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e968:	f013 031f 	ands.w	r3, r3, #31
 800e96c:	bf18      	it	ne
 800e96e:	3604      	addne	r6, #4
 800e970:	1f37      	subs	r7, r6, #4
 800e972:	46b9      	mov	r9, r7
 800e974:	463c      	mov	r4, r7
 800e976:	46ab      	mov	fp, r5
 800e978:	b087      	sub	sp, #28
 800e97a:	4690      	mov	r8, r2
 800e97c:	6802      	ldr	r2, [r0, #0]
 800e97e:	9301      	str	r3, [sp, #4]
 800e980:	f846 5c04 	str.w	r5, [r6, #-4]
 800e984:	9502      	str	r5, [sp, #8]
 800e986:	7851      	ldrb	r1, [r2, #1]
 800e988:	1c53      	adds	r3, r2, #1
 800e98a:	9303      	str	r3, [sp, #12]
 800e98c:	b341      	cbz	r1, 800e9e0 <__hexnan+0x88>
 800e98e:	4608      	mov	r0, r1
 800e990:	9205      	str	r2, [sp, #20]
 800e992:	9104      	str	r1, [sp, #16]
 800e994:	f7ff fd68 	bl	800e468 <__hexdig_fun>
 800e998:	2800      	cmp	r0, #0
 800e99a:	d14f      	bne.n	800ea3c <__hexnan+0xe4>
 800e99c:	9904      	ldr	r1, [sp, #16]
 800e99e:	9a05      	ldr	r2, [sp, #20]
 800e9a0:	2920      	cmp	r1, #32
 800e9a2:	d818      	bhi.n	800e9d6 <__hexnan+0x7e>
 800e9a4:	9b02      	ldr	r3, [sp, #8]
 800e9a6:	459b      	cmp	fp, r3
 800e9a8:	dd13      	ble.n	800e9d2 <__hexnan+0x7a>
 800e9aa:	454c      	cmp	r4, r9
 800e9ac:	d206      	bcs.n	800e9bc <__hexnan+0x64>
 800e9ae:	2d07      	cmp	r5, #7
 800e9b0:	dc04      	bgt.n	800e9bc <__hexnan+0x64>
 800e9b2:	462a      	mov	r2, r5
 800e9b4:	4649      	mov	r1, r9
 800e9b6:	4620      	mov	r0, r4
 800e9b8:	f7ff ffa8 	bl	800e90c <L_shift>
 800e9bc:	4544      	cmp	r4, r8
 800e9be:	d950      	bls.n	800ea62 <__hexnan+0x10a>
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	f1a4 0904 	sub.w	r9, r4, #4
 800e9c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e9ca:	461d      	mov	r5, r3
 800e9cc:	464c      	mov	r4, r9
 800e9ce:	f8cd b008 	str.w	fp, [sp, #8]
 800e9d2:	9a03      	ldr	r2, [sp, #12]
 800e9d4:	e7d7      	b.n	800e986 <__hexnan+0x2e>
 800e9d6:	2929      	cmp	r1, #41	; 0x29
 800e9d8:	d156      	bne.n	800ea88 <__hexnan+0x130>
 800e9da:	3202      	adds	r2, #2
 800e9dc:	f8ca 2000 	str.w	r2, [sl]
 800e9e0:	f1bb 0f00 	cmp.w	fp, #0
 800e9e4:	d050      	beq.n	800ea88 <__hexnan+0x130>
 800e9e6:	454c      	cmp	r4, r9
 800e9e8:	d206      	bcs.n	800e9f8 <__hexnan+0xa0>
 800e9ea:	2d07      	cmp	r5, #7
 800e9ec:	dc04      	bgt.n	800e9f8 <__hexnan+0xa0>
 800e9ee:	462a      	mov	r2, r5
 800e9f0:	4649      	mov	r1, r9
 800e9f2:	4620      	mov	r0, r4
 800e9f4:	f7ff ff8a 	bl	800e90c <L_shift>
 800e9f8:	4544      	cmp	r4, r8
 800e9fa:	d934      	bls.n	800ea66 <__hexnan+0x10e>
 800e9fc:	4623      	mov	r3, r4
 800e9fe:	f1a8 0204 	sub.w	r2, r8, #4
 800ea02:	f853 1b04 	ldr.w	r1, [r3], #4
 800ea06:	429f      	cmp	r7, r3
 800ea08:	f842 1f04 	str.w	r1, [r2, #4]!
 800ea0c:	d2f9      	bcs.n	800ea02 <__hexnan+0xaa>
 800ea0e:	1b3b      	subs	r3, r7, r4
 800ea10:	f023 0303 	bic.w	r3, r3, #3
 800ea14:	3304      	adds	r3, #4
 800ea16:	3401      	adds	r4, #1
 800ea18:	3e03      	subs	r6, #3
 800ea1a:	42b4      	cmp	r4, r6
 800ea1c:	bf88      	it	hi
 800ea1e:	2304      	movhi	r3, #4
 800ea20:	2200      	movs	r2, #0
 800ea22:	4443      	add	r3, r8
 800ea24:	f843 2b04 	str.w	r2, [r3], #4
 800ea28:	429f      	cmp	r7, r3
 800ea2a:	d2fb      	bcs.n	800ea24 <__hexnan+0xcc>
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	b91b      	cbnz	r3, 800ea38 <__hexnan+0xe0>
 800ea30:	4547      	cmp	r7, r8
 800ea32:	d127      	bne.n	800ea84 <__hexnan+0x12c>
 800ea34:	2301      	movs	r3, #1
 800ea36:	603b      	str	r3, [r7, #0]
 800ea38:	2005      	movs	r0, #5
 800ea3a:	e026      	b.n	800ea8a <__hexnan+0x132>
 800ea3c:	3501      	adds	r5, #1
 800ea3e:	2d08      	cmp	r5, #8
 800ea40:	f10b 0b01 	add.w	fp, fp, #1
 800ea44:	dd06      	ble.n	800ea54 <__hexnan+0xfc>
 800ea46:	4544      	cmp	r4, r8
 800ea48:	d9c3      	bls.n	800e9d2 <__hexnan+0x7a>
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	2501      	movs	r5, #1
 800ea4e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ea52:	3c04      	subs	r4, #4
 800ea54:	6822      	ldr	r2, [r4, #0]
 800ea56:	f000 000f 	and.w	r0, r0, #15
 800ea5a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ea5e:	6022      	str	r2, [r4, #0]
 800ea60:	e7b7      	b.n	800e9d2 <__hexnan+0x7a>
 800ea62:	2508      	movs	r5, #8
 800ea64:	e7b5      	b.n	800e9d2 <__hexnan+0x7a>
 800ea66:	9b01      	ldr	r3, [sp, #4]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d0df      	beq.n	800ea2c <__hexnan+0xd4>
 800ea6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea70:	f1c3 0320 	rsb	r3, r3, #32
 800ea74:	fa22 f303 	lsr.w	r3, r2, r3
 800ea78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea7c:	401a      	ands	r2, r3
 800ea7e:	f846 2c04 	str.w	r2, [r6, #-4]
 800ea82:	e7d3      	b.n	800ea2c <__hexnan+0xd4>
 800ea84:	3f04      	subs	r7, #4
 800ea86:	e7d1      	b.n	800ea2c <__hexnan+0xd4>
 800ea88:	2004      	movs	r0, #4
 800ea8a:	b007      	add	sp, #28
 800ea8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ea90 <_localeconv_r>:
 800ea90:	4800      	ldr	r0, [pc, #0]	; (800ea94 <_localeconv_r+0x4>)
 800ea92:	4770      	bx	lr
 800ea94:	20000240 	.word	0x20000240

0800ea98 <__retarget_lock_init_recursive>:
 800ea98:	4770      	bx	lr

0800ea9a <__retarget_lock_acquire_recursive>:
 800ea9a:	4770      	bx	lr

0800ea9c <__retarget_lock_release_recursive>:
 800ea9c:	4770      	bx	lr

0800ea9e <__swhatbuf_r>:
 800ea9e:	b570      	push	{r4, r5, r6, lr}
 800eaa0:	460e      	mov	r6, r1
 800eaa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eaa6:	4614      	mov	r4, r2
 800eaa8:	2900      	cmp	r1, #0
 800eaaa:	461d      	mov	r5, r3
 800eaac:	b096      	sub	sp, #88	; 0x58
 800eaae:	da08      	bge.n	800eac2 <__swhatbuf_r+0x24>
 800eab0:	2200      	movs	r2, #0
 800eab2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800eab6:	602a      	str	r2, [r5, #0]
 800eab8:	061a      	lsls	r2, r3, #24
 800eaba:	d410      	bmi.n	800eade <__swhatbuf_r+0x40>
 800eabc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eac0:	e00e      	b.n	800eae0 <__swhatbuf_r+0x42>
 800eac2:	466a      	mov	r2, sp
 800eac4:	f001 f9a0 	bl	800fe08 <_fstat_r>
 800eac8:	2800      	cmp	r0, #0
 800eaca:	dbf1      	blt.n	800eab0 <__swhatbuf_r+0x12>
 800eacc:	9a01      	ldr	r2, [sp, #4]
 800eace:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ead2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ead6:	425a      	negs	r2, r3
 800ead8:	415a      	adcs	r2, r3
 800eada:	602a      	str	r2, [r5, #0]
 800eadc:	e7ee      	b.n	800eabc <__swhatbuf_r+0x1e>
 800eade:	2340      	movs	r3, #64	; 0x40
 800eae0:	2000      	movs	r0, #0
 800eae2:	6023      	str	r3, [r4, #0]
 800eae4:	b016      	add	sp, #88	; 0x58
 800eae6:	bd70      	pop	{r4, r5, r6, pc}

0800eae8 <__smakebuf_r>:
 800eae8:	898b      	ldrh	r3, [r1, #12]
 800eaea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800eaec:	079d      	lsls	r5, r3, #30
 800eaee:	4606      	mov	r6, r0
 800eaf0:	460c      	mov	r4, r1
 800eaf2:	d507      	bpl.n	800eb04 <__smakebuf_r+0x1c>
 800eaf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800eaf8:	6023      	str	r3, [r4, #0]
 800eafa:	6123      	str	r3, [r4, #16]
 800eafc:	2301      	movs	r3, #1
 800eafe:	6163      	str	r3, [r4, #20]
 800eb00:	b002      	add	sp, #8
 800eb02:	bd70      	pop	{r4, r5, r6, pc}
 800eb04:	466a      	mov	r2, sp
 800eb06:	ab01      	add	r3, sp, #4
 800eb08:	f7ff ffc9 	bl	800ea9e <__swhatbuf_r>
 800eb0c:	9900      	ldr	r1, [sp, #0]
 800eb0e:	4605      	mov	r5, r0
 800eb10:	4630      	mov	r0, r6
 800eb12:	f000 fd85 	bl	800f620 <_malloc_r>
 800eb16:	b948      	cbnz	r0, 800eb2c <__smakebuf_r+0x44>
 800eb18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb1c:	059a      	lsls	r2, r3, #22
 800eb1e:	d4ef      	bmi.n	800eb00 <__smakebuf_r+0x18>
 800eb20:	f023 0303 	bic.w	r3, r3, #3
 800eb24:	f043 0302 	orr.w	r3, r3, #2
 800eb28:	81a3      	strh	r3, [r4, #12]
 800eb2a:	e7e3      	b.n	800eaf4 <__smakebuf_r+0xc>
 800eb2c:	4b0d      	ldr	r3, [pc, #52]	; (800eb64 <__smakebuf_r+0x7c>)
 800eb2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800eb30:	89a3      	ldrh	r3, [r4, #12]
 800eb32:	6020      	str	r0, [r4, #0]
 800eb34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb38:	81a3      	strh	r3, [r4, #12]
 800eb3a:	9b00      	ldr	r3, [sp, #0]
 800eb3c:	6120      	str	r0, [r4, #16]
 800eb3e:	6163      	str	r3, [r4, #20]
 800eb40:	9b01      	ldr	r3, [sp, #4]
 800eb42:	b15b      	cbz	r3, 800eb5c <__smakebuf_r+0x74>
 800eb44:	4630      	mov	r0, r6
 800eb46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb4a:	f001 f96f 	bl	800fe2c <_isatty_r>
 800eb4e:	b128      	cbz	r0, 800eb5c <__smakebuf_r+0x74>
 800eb50:	89a3      	ldrh	r3, [r4, #12]
 800eb52:	f023 0303 	bic.w	r3, r3, #3
 800eb56:	f043 0301 	orr.w	r3, r3, #1
 800eb5a:	81a3      	strh	r3, [r4, #12]
 800eb5c:	89a0      	ldrh	r0, [r4, #12]
 800eb5e:	4305      	orrs	r5, r0
 800eb60:	81a5      	strh	r5, [r4, #12]
 800eb62:	e7cd      	b.n	800eb00 <__smakebuf_r+0x18>
 800eb64:	0800e221 	.word	0x0800e221

0800eb68 <malloc>:
 800eb68:	4b02      	ldr	r3, [pc, #8]	; (800eb74 <malloc+0xc>)
 800eb6a:	4601      	mov	r1, r0
 800eb6c:	6818      	ldr	r0, [r3, #0]
 800eb6e:	f000 bd57 	b.w	800f620 <_malloc_r>
 800eb72:	bf00      	nop
 800eb74:	200000e8 	.word	0x200000e8

0800eb78 <__ascii_mbtowc>:
 800eb78:	b082      	sub	sp, #8
 800eb7a:	b901      	cbnz	r1, 800eb7e <__ascii_mbtowc+0x6>
 800eb7c:	a901      	add	r1, sp, #4
 800eb7e:	b142      	cbz	r2, 800eb92 <__ascii_mbtowc+0x1a>
 800eb80:	b14b      	cbz	r3, 800eb96 <__ascii_mbtowc+0x1e>
 800eb82:	7813      	ldrb	r3, [r2, #0]
 800eb84:	600b      	str	r3, [r1, #0]
 800eb86:	7812      	ldrb	r2, [r2, #0]
 800eb88:	1e10      	subs	r0, r2, #0
 800eb8a:	bf18      	it	ne
 800eb8c:	2001      	movne	r0, #1
 800eb8e:	b002      	add	sp, #8
 800eb90:	4770      	bx	lr
 800eb92:	4610      	mov	r0, r2
 800eb94:	e7fb      	b.n	800eb8e <__ascii_mbtowc+0x16>
 800eb96:	f06f 0001 	mvn.w	r0, #1
 800eb9a:	e7f8      	b.n	800eb8e <__ascii_mbtowc+0x16>

0800eb9c <memchr>:
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	b510      	push	{r4, lr}
 800eba0:	b2c9      	uxtb	r1, r1
 800eba2:	4402      	add	r2, r0
 800eba4:	4293      	cmp	r3, r2
 800eba6:	4618      	mov	r0, r3
 800eba8:	d101      	bne.n	800ebae <memchr+0x12>
 800ebaa:	2000      	movs	r0, #0
 800ebac:	e003      	b.n	800ebb6 <memchr+0x1a>
 800ebae:	7804      	ldrb	r4, [r0, #0]
 800ebb0:	3301      	adds	r3, #1
 800ebb2:	428c      	cmp	r4, r1
 800ebb4:	d1f6      	bne.n	800eba4 <memchr+0x8>
 800ebb6:	bd10      	pop	{r4, pc}

0800ebb8 <_Balloc>:
 800ebb8:	b570      	push	{r4, r5, r6, lr}
 800ebba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ebbc:	4604      	mov	r4, r0
 800ebbe:	460d      	mov	r5, r1
 800ebc0:	b976      	cbnz	r6, 800ebe0 <_Balloc+0x28>
 800ebc2:	2010      	movs	r0, #16
 800ebc4:	f7ff ffd0 	bl	800eb68 <malloc>
 800ebc8:	4602      	mov	r2, r0
 800ebca:	6260      	str	r0, [r4, #36]	; 0x24
 800ebcc:	b920      	cbnz	r0, 800ebd8 <_Balloc+0x20>
 800ebce:	2166      	movs	r1, #102	; 0x66
 800ebd0:	4b17      	ldr	r3, [pc, #92]	; (800ec30 <_Balloc+0x78>)
 800ebd2:	4818      	ldr	r0, [pc, #96]	; (800ec34 <_Balloc+0x7c>)
 800ebd4:	f001 f8d8 	bl	800fd88 <__assert_func>
 800ebd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ebdc:	6006      	str	r6, [r0, #0]
 800ebde:	60c6      	str	r6, [r0, #12]
 800ebe0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ebe2:	68f3      	ldr	r3, [r6, #12]
 800ebe4:	b183      	cbz	r3, 800ec08 <_Balloc+0x50>
 800ebe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebe8:	68db      	ldr	r3, [r3, #12]
 800ebea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ebee:	b9b8      	cbnz	r0, 800ec20 <_Balloc+0x68>
 800ebf0:	2101      	movs	r1, #1
 800ebf2:	fa01 f605 	lsl.w	r6, r1, r5
 800ebf6:	1d72      	adds	r2, r6, #5
 800ebf8:	4620      	mov	r0, r4
 800ebfa:	0092      	lsls	r2, r2, #2
 800ebfc:	f000 fc94 	bl	800f528 <_calloc_r>
 800ec00:	b160      	cbz	r0, 800ec1c <_Balloc+0x64>
 800ec02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec06:	e00e      	b.n	800ec26 <_Balloc+0x6e>
 800ec08:	2221      	movs	r2, #33	; 0x21
 800ec0a:	2104      	movs	r1, #4
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	f000 fc8b 	bl	800f528 <_calloc_r>
 800ec12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec14:	60f0      	str	r0, [r6, #12]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d1e4      	bne.n	800ebe6 <_Balloc+0x2e>
 800ec1c:	2000      	movs	r0, #0
 800ec1e:	bd70      	pop	{r4, r5, r6, pc}
 800ec20:	6802      	ldr	r2, [r0, #0]
 800ec22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ec26:	2300      	movs	r3, #0
 800ec28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec2c:	e7f7      	b.n	800ec1e <_Balloc+0x66>
 800ec2e:	bf00      	nop
 800ec30:	0803cd86 	.word	0x0803cd86
 800ec34:	0803cee4 	.word	0x0803cee4

0800ec38 <_Bfree>:
 800ec38:	b570      	push	{r4, r5, r6, lr}
 800ec3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec3c:	4605      	mov	r5, r0
 800ec3e:	460c      	mov	r4, r1
 800ec40:	b976      	cbnz	r6, 800ec60 <_Bfree+0x28>
 800ec42:	2010      	movs	r0, #16
 800ec44:	f7ff ff90 	bl	800eb68 <malloc>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	6268      	str	r0, [r5, #36]	; 0x24
 800ec4c:	b920      	cbnz	r0, 800ec58 <_Bfree+0x20>
 800ec4e:	218a      	movs	r1, #138	; 0x8a
 800ec50:	4b08      	ldr	r3, [pc, #32]	; (800ec74 <_Bfree+0x3c>)
 800ec52:	4809      	ldr	r0, [pc, #36]	; (800ec78 <_Bfree+0x40>)
 800ec54:	f001 f898 	bl	800fd88 <__assert_func>
 800ec58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec5c:	6006      	str	r6, [r0, #0]
 800ec5e:	60c6      	str	r6, [r0, #12]
 800ec60:	b13c      	cbz	r4, 800ec72 <_Bfree+0x3a>
 800ec62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ec64:	6862      	ldr	r2, [r4, #4]
 800ec66:	68db      	ldr	r3, [r3, #12]
 800ec68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ec6c:	6021      	str	r1, [r4, #0]
 800ec6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	0803cd86 	.word	0x0803cd86
 800ec78:	0803cee4 	.word	0x0803cee4

0800ec7c <__multadd>:
 800ec7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec80:	4607      	mov	r7, r0
 800ec82:	460c      	mov	r4, r1
 800ec84:	461e      	mov	r6, r3
 800ec86:	2000      	movs	r0, #0
 800ec88:	690d      	ldr	r5, [r1, #16]
 800ec8a:	f101 0c14 	add.w	ip, r1, #20
 800ec8e:	f8dc 3000 	ldr.w	r3, [ip]
 800ec92:	3001      	adds	r0, #1
 800ec94:	b299      	uxth	r1, r3
 800ec96:	fb02 6101 	mla	r1, r2, r1, r6
 800ec9a:	0c1e      	lsrs	r6, r3, #16
 800ec9c:	0c0b      	lsrs	r3, r1, #16
 800ec9e:	fb02 3306 	mla	r3, r2, r6, r3
 800eca2:	b289      	uxth	r1, r1
 800eca4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eca8:	4285      	cmp	r5, r0
 800ecaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ecae:	f84c 1b04 	str.w	r1, [ip], #4
 800ecb2:	dcec      	bgt.n	800ec8e <__multadd+0x12>
 800ecb4:	b30e      	cbz	r6, 800ecfa <__multadd+0x7e>
 800ecb6:	68a3      	ldr	r3, [r4, #8]
 800ecb8:	42ab      	cmp	r3, r5
 800ecba:	dc19      	bgt.n	800ecf0 <__multadd+0x74>
 800ecbc:	6861      	ldr	r1, [r4, #4]
 800ecbe:	4638      	mov	r0, r7
 800ecc0:	3101      	adds	r1, #1
 800ecc2:	f7ff ff79 	bl	800ebb8 <_Balloc>
 800ecc6:	4680      	mov	r8, r0
 800ecc8:	b928      	cbnz	r0, 800ecd6 <__multadd+0x5a>
 800ecca:	4602      	mov	r2, r0
 800eccc:	21b5      	movs	r1, #181	; 0xb5
 800ecce:	4b0c      	ldr	r3, [pc, #48]	; (800ed00 <__multadd+0x84>)
 800ecd0:	480c      	ldr	r0, [pc, #48]	; (800ed04 <__multadd+0x88>)
 800ecd2:	f001 f859 	bl	800fd88 <__assert_func>
 800ecd6:	6922      	ldr	r2, [r4, #16]
 800ecd8:	f104 010c 	add.w	r1, r4, #12
 800ecdc:	3202      	adds	r2, #2
 800ecde:	0092      	lsls	r2, r2, #2
 800ece0:	300c      	adds	r0, #12
 800ece2:	f7fc fcb3 	bl	800b64c <memcpy>
 800ece6:	4621      	mov	r1, r4
 800ece8:	4638      	mov	r0, r7
 800ecea:	f7ff ffa5 	bl	800ec38 <_Bfree>
 800ecee:	4644      	mov	r4, r8
 800ecf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ecf4:	3501      	adds	r5, #1
 800ecf6:	615e      	str	r6, [r3, #20]
 800ecf8:	6125      	str	r5, [r4, #16]
 800ecfa:	4620      	mov	r0, r4
 800ecfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed00:	0803cdf8 	.word	0x0803cdf8
 800ed04:	0803cee4 	.word	0x0803cee4

0800ed08 <__s2b>:
 800ed08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed0c:	4615      	mov	r5, r2
 800ed0e:	2209      	movs	r2, #9
 800ed10:	461f      	mov	r7, r3
 800ed12:	3308      	adds	r3, #8
 800ed14:	460c      	mov	r4, r1
 800ed16:	fb93 f3f2 	sdiv	r3, r3, r2
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	2201      	movs	r2, #1
 800ed1e:	2100      	movs	r1, #0
 800ed20:	429a      	cmp	r2, r3
 800ed22:	db09      	blt.n	800ed38 <__s2b+0x30>
 800ed24:	4630      	mov	r0, r6
 800ed26:	f7ff ff47 	bl	800ebb8 <_Balloc>
 800ed2a:	b940      	cbnz	r0, 800ed3e <__s2b+0x36>
 800ed2c:	4602      	mov	r2, r0
 800ed2e:	21ce      	movs	r1, #206	; 0xce
 800ed30:	4b18      	ldr	r3, [pc, #96]	; (800ed94 <__s2b+0x8c>)
 800ed32:	4819      	ldr	r0, [pc, #100]	; (800ed98 <__s2b+0x90>)
 800ed34:	f001 f828 	bl	800fd88 <__assert_func>
 800ed38:	0052      	lsls	r2, r2, #1
 800ed3a:	3101      	adds	r1, #1
 800ed3c:	e7f0      	b.n	800ed20 <__s2b+0x18>
 800ed3e:	9b08      	ldr	r3, [sp, #32]
 800ed40:	2d09      	cmp	r5, #9
 800ed42:	6143      	str	r3, [r0, #20]
 800ed44:	f04f 0301 	mov.w	r3, #1
 800ed48:	6103      	str	r3, [r0, #16]
 800ed4a:	dd16      	ble.n	800ed7a <__s2b+0x72>
 800ed4c:	f104 0909 	add.w	r9, r4, #9
 800ed50:	46c8      	mov	r8, r9
 800ed52:	442c      	add	r4, r5
 800ed54:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ed58:	4601      	mov	r1, r0
 800ed5a:	220a      	movs	r2, #10
 800ed5c:	4630      	mov	r0, r6
 800ed5e:	3b30      	subs	r3, #48	; 0x30
 800ed60:	f7ff ff8c 	bl	800ec7c <__multadd>
 800ed64:	45a0      	cmp	r8, r4
 800ed66:	d1f5      	bne.n	800ed54 <__s2b+0x4c>
 800ed68:	f1a5 0408 	sub.w	r4, r5, #8
 800ed6c:	444c      	add	r4, r9
 800ed6e:	1b2d      	subs	r5, r5, r4
 800ed70:	1963      	adds	r3, r4, r5
 800ed72:	42bb      	cmp	r3, r7
 800ed74:	db04      	blt.n	800ed80 <__s2b+0x78>
 800ed76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed7a:	2509      	movs	r5, #9
 800ed7c:	340a      	adds	r4, #10
 800ed7e:	e7f6      	b.n	800ed6e <__s2b+0x66>
 800ed80:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ed84:	4601      	mov	r1, r0
 800ed86:	220a      	movs	r2, #10
 800ed88:	4630      	mov	r0, r6
 800ed8a:	3b30      	subs	r3, #48	; 0x30
 800ed8c:	f7ff ff76 	bl	800ec7c <__multadd>
 800ed90:	e7ee      	b.n	800ed70 <__s2b+0x68>
 800ed92:	bf00      	nop
 800ed94:	0803cdf8 	.word	0x0803cdf8
 800ed98:	0803cee4 	.word	0x0803cee4

0800ed9c <__hi0bits>:
 800ed9c:	0c02      	lsrs	r2, r0, #16
 800ed9e:	0412      	lsls	r2, r2, #16
 800eda0:	4603      	mov	r3, r0
 800eda2:	b9ca      	cbnz	r2, 800edd8 <__hi0bits+0x3c>
 800eda4:	0403      	lsls	r3, r0, #16
 800eda6:	2010      	movs	r0, #16
 800eda8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800edac:	bf04      	itt	eq
 800edae:	021b      	lsleq	r3, r3, #8
 800edb0:	3008      	addeq	r0, #8
 800edb2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800edb6:	bf04      	itt	eq
 800edb8:	011b      	lsleq	r3, r3, #4
 800edba:	3004      	addeq	r0, #4
 800edbc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800edc0:	bf04      	itt	eq
 800edc2:	009b      	lsleq	r3, r3, #2
 800edc4:	3002      	addeq	r0, #2
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	db05      	blt.n	800edd6 <__hi0bits+0x3a>
 800edca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800edce:	f100 0001 	add.w	r0, r0, #1
 800edd2:	bf08      	it	eq
 800edd4:	2020      	moveq	r0, #32
 800edd6:	4770      	bx	lr
 800edd8:	2000      	movs	r0, #0
 800edda:	e7e5      	b.n	800eda8 <__hi0bits+0xc>

0800eddc <__lo0bits>:
 800eddc:	6803      	ldr	r3, [r0, #0]
 800edde:	4602      	mov	r2, r0
 800ede0:	f013 0007 	ands.w	r0, r3, #7
 800ede4:	d00b      	beq.n	800edfe <__lo0bits+0x22>
 800ede6:	07d9      	lsls	r1, r3, #31
 800ede8:	d421      	bmi.n	800ee2e <__lo0bits+0x52>
 800edea:	0798      	lsls	r0, r3, #30
 800edec:	bf49      	itett	mi
 800edee:	085b      	lsrmi	r3, r3, #1
 800edf0:	089b      	lsrpl	r3, r3, #2
 800edf2:	2001      	movmi	r0, #1
 800edf4:	6013      	strmi	r3, [r2, #0]
 800edf6:	bf5c      	itt	pl
 800edf8:	2002      	movpl	r0, #2
 800edfa:	6013      	strpl	r3, [r2, #0]
 800edfc:	4770      	bx	lr
 800edfe:	b299      	uxth	r1, r3
 800ee00:	b909      	cbnz	r1, 800ee06 <__lo0bits+0x2a>
 800ee02:	2010      	movs	r0, #16
 800ee04:	0c1b      	lsrs	r3, r3, #16
 800ee06:	b2d9      	uxtb	r1, r3
 800ee08:	b909      	cbnz	r1, 800ee0e <__lo0bits+0x32>
 800ee0a:	3008      	adds	r0, #8
 800ee0c:	0a1b      	lsrs	r3, r3, #8
 800ee0e:	0719      	lsls	r1, r3, #28
 800ee10:	bf04      	itt	eq
 800ee12:	091b      	lsreq	r3, r3, #4
 800ee14:	3004      	addeq	r0, #4
 800ee16:	0799      	lsls	r1, r3, #30
 800ee18:	bf04      	itt	eq
 800ee1a:	089b      	lsreq	r3, r3, #2
 800ee1c:	3002      	addeq	r0, #2
 800ee1e:	07d9      	lsls	r1, r3, #31
 800ee20:	d403      	bmi.n	800ee2a <__lo0bits+0x4e>
 800ee22:	085b      	lsrs	r3, r3, #1
 800ee24:	f100 0001 	add.w	r0, r0, #1
 800ee28:	d003      	beq.n	800ee32 <__lo0bits+0x56>
 800ee2a:	6013      	str	r3, [r2, #0]
 800ee2c:	4770      	bx	lr
 800ee2e:	2000      	movs	r0, #0
 800ee30:	4770      	bx	lr
 800ee32:	2020      	movs	r0, #32
 800ee34:	4770      	bx	lr
	...

0800ee38 <__i2b>:
 800ee38:	b510      	push	{r4, lr}
 800ee3a:	460c      	mov	r4, r1
 800ee3c:	2101      	movs	r1, #1
 800ee3e:	f7ff febb 	bl	800ebb8 <_Balloc>
 800ee42:	4602      	mov	r2, r0
 800ee44:	b928      	cbnz	r0, 800ee52 <__i2b+0x1a>
 800ee46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ee4a:	4b04      	ldr	r3, [pc, #16]	; (800ee5c <__i2b+0x24>)
 800ee4c:	4804      	ldr	r0, [pc, #16]	; (800ee60 <__i2b+0x28>)
 800ee4e:	f000 ff9b 	bl	800fd88 <__assert_func>
 800ee52:	2301      	movs	r3, #1
 800ee54:	6144      	str	r4, [r0, #20]
 800ee56:	6103      	str	r3, [r0, #16]
 800ee58:	bd10      	pop	{r4, pc}
 800ee5a:	bf00      	nop
 800ee5c:	0803cdf8 	.word	0x0803cdf8
 800ee60:	0803cee4 	.word	0x0803cee4

0800ee64 <__multiply>:
 800ee64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee68:	4691      	mov	r9, r2
 800ee6a:	690a      	ldr	r2, [r1, #16]
 800ee6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ee70:	460c      	mov	r4, r1
 800ee72:	429a      	cmp	r2, r3
 800ee74:	bfbe      	ittt	lt
 800ee76:	460b      	movlt	r3, r1
 800ee78:	464c      	movlt	r4, r9
 800ee7a:	4699      	movlt	r9, r3
 800ee7c:	6927      	ldr	r7, [r4, #16]
 800ee7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ee82:	68a3      	ldr	r3, [r4, #8]
 800ee84:	6861      	ldr	r1, [r4, #4]
 800ee86:	eb07 060a 	add.w	r6, r7, sl
 800ee8a:	42b3      	cmp	r3, r6
 800ee8c:	b085      	sub	sp, #20
 800ee8e:	bfb8      	it	lt
 800ee90:	3101      	addlt	r1, #1
 800ee92:	f7ff fe91 	bl	800ebb8 <_Balloc>
 800ee96:	b930      	cbnz	r0, 800eea6 <__multiply+0x42>
 800ee98:	4602      	mov	r2, r0
 800ee9a:	f240 115d 	movw	r1, #349	; 0x15d
 800ee9e:	4b43      	ldr	r3, [pc, #268]	; (800efac <__multiply+0x148>)
 800eea0:	4843      	ldr	r0, [pc, #268]	; (800efb0 <__multiply+0x14c>)
 800eea2:	f000 ff71 	bl	800fd88 <__assert_func>
 800eea6:	f100 0514 	add.w	r5, r0, #20
 800eeaa:	462b      	mov	r3, r5
 800eeac:	2200      	movs	r2, #0
 800eeae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eeb2:	4543      	cmp	r3, r8
 800eeb4:	d321      	bcc.n	800eefa <__multiply+0x96>
 800eeb6:	f104 0314 	add.w	r3, r4, #20
 800eeba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800eebe:	f109 0314 	add.w	r3, r9, #20
 800eec2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800eec6:	9202      	str	r2, [sp, #8]
 800eec8:	1b3a      	subs	r2, r7, r4
 800eeca:	3a15      	subs	r2, #21
 800eecc:	f022 0203 	bic.w	r2, r2, #3
 800eed0:	3204      	adds	r2, #4
 800eed2:	f104 0115 	add.w	r1, r4, #21
 800eed6:	428f      	cmp	r7, r1
 800eed8:	bf38      	it	cc
 800eeda:	2204      	movcc	r2, #4
 800eedc:	9201      	str	r2, [sp, #4]
 800eede:	9a02      	ldr	r2, [sp, #8]
 800eee0:	9303      	str	r3, [sp, #12]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d80c      	bhi.n	800ef00 <__multiply+0x9c>
 800eee6:	2e00      	cmp	r6, #0
 800eee8:	dd03      	ble.n	800eef2 <__multiply+0x8e>
 800eeea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d059      	beq.n	800efa6 <__multiply+0x142>
 800eef2:	6106      	str	r6, [r0, #16]
 800eef4:	b005      	add	sp, #20
 800eef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eefa:	f843 2b04 	str.w	r2, [r3], #4
 800eefe:	e7d8      	b.n	800eeb2 <__multiply+0x4e>
 800ef00:	f8b3 a000 	ldrh.w	sl, [r3]
 800ef04:	f1ba 0f00 	cmp.w	sl, #0
 800ef08:	d023      	beq.n	800ef52 <__multiply+0xee>
 800ef0a:	46a9      	mov	r9, r5
 800ef0c:	f04f 0c00 	mov.w	ip, #0
 800ef10:	f104 0e14 	add.w	lr, r4, #20
 800ef14:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ef18:	f8d9 1000 	ldr.w	r1, [r9]
 800ef1c:	fa1f fb82 	uxth.w	fp, r2
 800ef20:	b289      	uxth	r1, r1
 800ef22:	fb0a 110b 	mla	r1, sl, fp, r1
 800ef26:	4461      	add	r1, ip
 800ef28:	f8d9 c000 	ldr.w	ip, [r9]
 800ef2c:	0c12      	lsrs	r2, r2, #16
 800ef2e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ef32:	fb0a c202 	mla	r2, sl, r2, ip
 800ef36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ef3a:	b289      	uxth	r1, r1
 800ef3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ef40:	4577      	cmp	r7, lr
 800ef42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ef46:	f849 1b04 	str.w	r1, [r9], #4
 800ef4a:	d8e3      	bhi.n	800ef14 <__multiply+0xb0>
 800ef4c:	9a01      	ldr	r2, [sp, #4]
 800ef4e:	f845 c002 	str.w	ip, [r5, r2]
 800ef52:	9a03      	ldr	r2, [sp, #12]
 800ef54:	3304      	adds	r3, #4
 800ef56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ef5a:	f1b9 0f00 	cmp.w	r9, #0
 800ef5e:	d020      	beq.n	800efa2 <__multiply+0x13e>
 800ef60:	46ae      	mov	lr, r5
 800ef62:	f04f 0a00 	mov.w	sl, #0
 800ef66:	6829      	ldr	r1, [r5, #0]
 800ef68:	f104 0c14 	add.w	ip, r4, #20
 800ef6c:	f8bc b000 	ldrh.w	fp, [ip]
 800ef70:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ef74:	b289      	uxth	r1, r1
 800ef76:	fb09 220b 	mla	r2, r9, fp, r2
 800ef7a:	4492      	add	sl, r2
 800ef7c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ef80:	f84e 1b04 	str.w	r1, [lr], #4
 800ef84:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ef88:	f8be 1000 	ldrh.w	r1, [lr]
 800ef8c:	0c12      	lsrs	r2, r2, #16
 800ef8e:	fb09 1102 	mla	r1, r9, r2, r1
 800ef92:	4567      	cmp	r7, ip
 800ef94:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ef98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ef9c:	d8e6      	bhi.n	800ef6c <__multiply+0x108>
 800ef9e:	9a01      	ldr	r2, [sp, #4]
 800efa0:	50a9      	str	r1, [r5, r2]
 800efa2:	3504      	adds	r5, #4
 800efa4:	e79b      	b.n	800eede <__multiply+0x7a>
 800efa6:	3e01      	subs	r6, #1
 800efa8:	e79d      	b.n	800eee6 <__multiply+0x82>
 800efaa:	bf00      	nop
 800efac:	0803cdf8 	.word	0x0803cdf8
 800efb0:	0803cee4 	.word	0x0803cee4

0800efb4 <__pow5mult>:
 800efb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efb8:	4615      	mov	r5, r2
 800efba:	f012 0203 	ands.w	r2, r2, #3
 800efbe:	4606      	mov	r6, r0
 800efc0:	460f      	mov	r7, r1
 800efc2:	d007      	beq.n	800efd4 <__pow5mult+0x20>
 800efc4:	4c25      	ldr	r4, [pc, #148]	; (800f05c <__pow5mult+0xa8>)
 800efc6:	3a01      	subs	r2, #1
 800efc8:	2300      	movs	r3, #0
 800efca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800efce:	f7ff fe55 	bl	800ec7c <__multadd>
 800efd2:	4607      	mov	r7, r0
 800efd4:	10ad      	asrs	r5, r5, #2
 800efd6:	d03d      	beq.n	800f054 <__pow5mult+0xa0>
 800efd8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800efda:	b97c      	cbnz	r4, 800effc <__pow5mult+0x48>
 800efdc:	2010      	movs	r0, #16
 800efde:	f7ff fdc3 	bl	800eb68 <malloc>
 800efe2:	4602      	mov	r2, r0
 800efe4:	6270      	str	r0, [r6, #36]	; 0x24
 800efe6:	b928      	cbnz	r0, 800eff4 <__pow5mult+0x40>
 800efe8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800efec:	4b1c      	ldr	r3, [pc, #112]	; (800f060 <__pow5mult+0xac>)
 800efee:	481d      	ldr	r0, [pc, #116]	; (800f064 <__pow5mult+0xb0>)
 800eff0:	f000 feca 	bl	800fd88 <__assert_func>
 800eff4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eff8:	6004      	str	r4, [r0, #0]
 800effa:	60c4      	str	r4, [r0, #12]
 800effc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f000:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f004:	b94c      	cbnz	r4, 800f01a <__pow5mult+0x66>
 800f006:	f240 2171 	movw	r1, #625	; 0x271
 800f00a:	4630      	mov	r0, r6
 800f00c:	f7ff ff14 	bl	800ee38 <__i2b>
 800f010:	2300      	movs	r3, #0
 800f012:	4604      	mov	r4, r0
 800f014:	f8c8 0008 	str.w	r0, [r8, #8]
 800f018:	6003      	str	r3, [r0, #0]
 800f01a:	f04f 0900 	mov.w	r9, #0
 800f01e:	07eb      	lsls	r3, r5, #31
 800f020:	d50a      	bpl.n	800f038 <__pow5mult+0x84>
 800f022:	4639      	mov	r1, r7
 800f024:	4622      	mov	r2, r4
 800f026:	4630      	mov	r0, r6
 800f028:	f7ff ff1c 	bl	800ee64 <__multiply>
 800f02c:	4680      	mov	r8, r0
 800f02e:	4639      	mov	r1, r7
 800f030:	4630      	mov	r0, r6
 800f032:	f7ff fe01 	bl	800ec38 <_Bfree>
 800f036:	4647      	mov	r7, r8
 800f038:	106d      	asrs	r5, r5, #1
 800f03a:	d00b      	beq.n	800f054 <__pow5mult+0xa0>
 800f03c:	6820      	ldr	r0, [r4, #0]
 800f03e:	b938      	cbnz	r0, 800f050 <__pow5mult+0x9c>
 800f040:	4622      	mov	r2, r4
 800f042:	4621      	mov	r1, r4
 800f044:	4630      	mov	r0, r6
 800f046:	f7ff ff0d 	bl	800ee64 <__multiply>
 800f04a:	6020      	str	r0, [r4, #0]
 800f04c:	f8c0 9000 	str.w	r9, [r0]
 800f050:	4604      	mov	r4, r0
 800f052:	e7e4      	b.n	800f01e <__pow5mult+0x6a>
 800f054:	4638      	mov	r0, r7
 800f056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f05a:	bf00      	nop
 800f05c:	0803d030 	.word	0x0803d030
 800f060:	0803cd86 	.word	0x0803cd86
 800f064:	0803cee4 	.word	0x0803cee4

0800f068 <__lshift>:
 800f068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f06c:	460c      	mov	r4, r1
 800f06e:	4607      	mov	r7, r0
 800f070:	4691      	mov	r9, r2
 800f072:	6923      	ldr	r3, [r4, #16]
 800f074:	6849      	ldr	r1, [r1, #4]
 800f076:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f07a:	68a3      	ldr	r3, [r4, #8]
 800f07c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f080:	f108 0601 	add.w	r6, r8, #1
 800f084:	42b3      	cmp	r3, r6
 800f086:	db0b      	blt.n	800f0a0 <__lshift+0x38>
 800f088:	4638      	mov	r0, r7
 800f08a:	f7ff fd95 	bl	800ebb8 <_Balloc>
 800f08e:	4605      	mov	r5, r0
 800f090:	b948      	cbnz	r0, 800f0a6 <__lshift+0x3e>
 800f092:	4602      	mov	r2, r0
 800f094:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f098:	4b29      	ldr	r3, [pc, #164]	; (800f140 <__lshift+0xd8>)
 800f09a:	482a      	ldr	r0, [pc, #168]	; (800f144 <__lshift+0xdc>)
 800f09c:	f000 fe74 	bl	800fd88 <__assert_func>
 800f0a0:	3101      	adds	r1, #1
 800f0a2:	005b      	lsls	r3, r3, #1
 800f0a4:	e7ee      	b.n	800f084 <__lshift+0x1c>
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	f100 0114 	add.w	r1, r0, #20
 800f0ac:	f100 0210 	add.w	r2, r0, #16
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	4553      	cmp	r3, sl
 800f0b4:	db37      	blt.n	800f126 <__lshift+0xbe>
 800f0b6:	6920      	ldr	r0, [r4, #16]
 800f0b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f0bc:	f104 0314 	add.w	r3, r4, #20
 800f0c0:	f019 091f 	ands.w	r9, r9, #31
 800f0c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f0c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f0cc:	d02f      	beq.n	800f12e <__lshift+0xc6>
 800f0ce:	468a      	mov	sl, r1
 800f0d0:	f04f 0c00 	mov.w	ip, #0
 800f0d4:	f1c9 0e20 	rsb	lr, r9, #32
 800f0d8:	681a      	ldr	r2, [r3, #0]
 800f0da:	fa02 f209 	lsl.w	r2, r2, r9
 800f0de:	ea42 020c 	orr.w	r2, r2, ip
 800f0e2:	f84a 2b04 	str.w	r2, [sl], #4
 800f0e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0ea:	4298      	cmp	r0, r3
 800f0ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f0f0:	d8f2      	bhi.n	800f0d8 <__lshift+0x70>
 800f0f2:	1b03      	subs	r3, r0, r4
 800f0f4:	3b15      	subs	r3, #21
 800f0f6:	f023 0303 	bic.w	r3, r3, #3
 800f0fa:	3304      	adds	r3, #4
 800f0fc:	f104 0215 	add.w	r2, r4, #21
 800f100:	4290      	cmp	r0, r2
 800f102:	bf38      	it	cc
 800f104:	2304      	movcc	r3, #4
 800f106:	f841 c003 	str.w	ip, [r1, r3]
 800f10a:	f1bc 0f00 	cmp.w	ip, #0
 800f10e:	d001      	beq.n	800f114 <__lshift+0xac>
 800f110:	f108 0602 	add.w	r6, r8, #2
 800f114:	3e01      	subs	r6, #1
 800f116:	4638      	mov	r0, r7
 800f118:	4621      	mov	r1, r4
 800f11a:	612e      	str	r6, [r5, #16]
 800f11c:	f7ff fd8c 	bl	800ec38 <_Bfree>
 800f120:	4628      	mov	r0, r5
 800f122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f126:	f842 0f04 	str.w	r0, [r2, #4]!
 800f12a:	3301      	adds	r3, #1
 800f12c:	e7c1      	b.n	800f0b2 <__lshift+0x4a>
 800f12e:	3904      	subs	r1, #4
 800f130:	f853 2b04 	ldr.w	r2, [r3], #4
 800f134:	4298      	cmp	r0, r3
 800f136:	f841 2f04 	str.w	r2, [r1, #4]!
 800f13a:	d8f9      	bhi.n	800f130 <__lshift+0xc8>
 800f13c:	e7ea      	b.n	800f114 <__lshift+0xac>
 800f13e:	bf00      	nop
 800f140:	0803cdf8 	.word	0x0803cdf8
 800f144:	0803cee4 	.word	0x0803cee4

0800f148 <__mcmp>:
 800f148:	4603      	mov	r3, r0
 800f14a:	690a      	ldr	r2, [r1, #16]
 800f14c:	6900      	ldr	r0, [r0, #16]
 800f14e:	b530      	push	{r4, r5, lr}
 800f150:	1a80      	subs	r0, r0, r2
 800f152:	d10d      	bne.n	800f170 <__mcmp+0x28>
 800f154:	3314      	adds	r3, #20
 800f156:	3114      	adds	r1, #20
 800f158:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f15c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f160:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f164:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f168:	4295      	cmp	r5, r2
 800f16a:	d002      	beq.n	800f172 <__mcmp+0x2a>
 800f16c:	d304      	bcc.n	800f178 <__mcmp+0x30>
 800f16e:	2001      	movs	r0, #1
 800f170:	bd30      	pop	{r4, r5, pc}
 800f172:	42a3      	cmp	r3, r4
 800f174:	d3f4      	bcc.n	800f160 <__mcmp+0x18>
 800f176:	e7fb      	b.n	800f170 <__mcmp+0x28>
 800f178:	f04f 30ff 	mov.w	r0, #4294967295
 800f17c:	e7f8      	b.n	800f170 <__mcmp+0x28>
	...

0800f180 <__mdiff>:
 800f180:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f184:	460d      	mov	r5, r1
 800f186:	4607      	mov	r7, r0
 800f188:	4611      	mov	r1, r2
 800f18a:	4628      	mov	r0, r5
 800f18c:	4614      	mov	r4, r2
 800f18e:	f7ff ffdb 	bl	800f148 <__mcmp>
 800f192:	1e06      	subs	r6, r0, #0
 800f194:	d111      	bne.n	800f1ba <__mdiff+0x3a>
 800f196:	4631      	mov	r1, r6
 800f198:	4638      	mov	r0, r7
 800f19a:	f7ff fd0d 	bl	800ebb8 <_Balloc>
 800f19e:	4602      	mov	r2, r0
 800f1a0:	b928      	cbnz	r0, 800f1ae <__mdiff+0x2e>
 800f1a2:	f240 2132 	movw	r1, #562	; 0x232
 800f1a6:	4b3a      	ldr	r3, [pc, #232]	; (800f290 <__mdiff+0x110>)
 800f1a8:	483a      	ldr	r0, [pc, #232]	; (800f294 <__mdiff+0x114>)
 800f1aa:	f000 fded 	bl	800fd88 <__assert_func>
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f1b4:	4610      	mov	r0, r2
 800f1b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ba:	bfa4      	itt	ge
 800f1bc:	4623      	movge	r3, r4
 800f1be:	462c      	movge	r4, r5
 800f1c0:	4638      	mov	r0, r7
 800f1c2:	6861      	ldr	r1, [r4, #4]
 800f1c4:	bfa6      	itte	ge
 800f1c6:	461d      	movge	r5, r3
 800f1c8:	2600      	movge	r6, #0
 800f1ca:	2601      	movlt	r6, #1
 800f1cc:	f7ff fcf4 	bl	800ebb8 <_Balloc>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	b918      	cbnz	r0, 800f1dc <__mdiff+0x5c>
 800f1d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f1d8:	4b2d      	ldr	r3, [pc, #180]	; (800f290 <__mdiff+0x110>)
 800f1da:	e7e5      	b.n	800f1a8 <__mdiff+0x28>
 800f1dc:	f102 0814 	add.w	r8, r2, #20
 800f1e0:	46c2      	mov	sl, r8
 800f1e2:	f04f 0c00 	mov.w	ip, #0
 800f1e6:	6927      	ldr	r7, [r4, #16]
 800f1e8:	60c6      	str	r6, [r0, #12]
 800f1ea:	692e      	ldr	r6, [r5, #16]
 800f1ec:	f104 0014 	add.w	r0, r4, #20
 800f1f0:	f105 0914 	add.w	r9, r5, #20
 800f1f4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800f1f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f1fc:	3410      	adds	r4, #16
 800f1fe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800f202:	f859 3b04 	ldr.w	r3, [r9], #4
 800f206:	fa1f f18b 	uxth.w	r1, fp
 800f20a:	448c      	add	ip, r1
 800f20c:	b299      	uxth	r1, r3
 800f20e:	0c1b      	lsrs	r3, r3, #16
 800f210:	ebac 0101 	sub.w	r1, ip, r1
 800f214:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f218:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f21c:	b289      	uxth	r1, r1
 800f21e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800f222:	454e      	cmp	r6, r9
 800f224:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f228:	f84a 3b04 	str.w	r3, [sl], #4
 800f22c:	d8e7      	bhi.n	800f1fe <__mdiff+0x7e>
 800f22e:	1b73      	subs	r3, r6, r5
 800f230:	3b15      	subs	r3, #21
 800f232:	f023 0303 	bic.w	r3, r3, #3
 800f236:	3515      	adds	r5, #21
 800f238:	3304      	adds	r3, #4
 800f23a:	42ae      	cmp	r6, r5
 800f23c:	bf38      	it	cc
 800f23e:	2304      	movcc	r3, #4
 800f240:	4418      	add	r0, r3
 800f242:	4443      	add	r3, r8
 800f244:	461e      	mov	r6, r3
 800f246:	4605      	mov	r5, r0
 800f248:	4575      	cmp	r5, lr
 800f24a:	d30e      	bcc.n	800f26a <__mdiff+0xea>
 800f24c:	f10e 0103 	add.w	r1, lr, #3
 800f250:	1a09      	subs	r1, r1, r0
 800f252:	f021 0103 	bic.w	r1, r1, #3
 800f256:	3803      	subs	r0, #3
 800f258:	4586      	cmp	lr, r0
 800f25a:	bf38      	it	cc
 800f25c:	2100      	movcc	r1, #0
 800f25e:	4419      	add	r1, r3
 800f260:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f264:	b18b      	cbz	r3, 800f28a <__mdiff+0x10a>
 800f266:	6117      	str	r7, [r2, #16]
 800f268:	e7a4      	b.n	800f1b4 <__mdiff+0x34>
 800f26a:	f855 8b04 	ldr.w	r8, [r5], #4
 800f26e:	fa1f f188 	uxth.w	r1, r8
 800f272:	4461      	add	r1, ip
 800f274:	140c      	asrs	r4, r1, #16
 800f276:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f27a:	b289      	uxth	r1, r1
 800f27c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f280:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800f284:	f846 1b04 	str.w	r1, [r6], #4
 800f288:	e7de      	b.n	800f248 <__mdiff+0xc8>
 800f28a:	3f01      	subs	r7, #1
 800f28c:	e7e8      	b.n	800f260 <__mdiff+0xe0>
 800f28e:	bf00      	nop
 800f290:	0803cdf8 	.word	0x0803cdf8
 800f294:	0803cee4 	.word	0x0803cee4

0800f298 <__ulp>:
 800f298:	4b11      	ldr	r3, [pc, #68]	; (800f2e0 <__ulp+0x48>)
 800f29a:	400b      	ands	r3, r1
 800f29c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	dd02      	ble.n	800f2aa <__ulp+0x12>
 800f2a4:	2000      	movs	r0, #0
 800f2a6:	4619      	mov	r1, r3
 800f2a8:	4770      	bx	lr
 800f2aa:	425b      	negs	r3, r3
 800f2ac:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800f2b0:	f04f 0000 	mov.w	r0, #0
 800f2b4:	f04f 0100 	mov.w	r1, #0
 800f2b8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f2bc:	da04      	bge.n	800f2c8 <__ulp+0x30>
 800f2be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f2c2:	fa43 f102 	asr.w	r1, r3, r2
 800f2c6:	4770      	bx	lr
 800f2c8:	f1a2 0314 	sub.w	r3, r2, #20
 800f2cc:	2b1e      	cmp	r3, #30
 800f2ce:	bfd6      	itet	le
 800f2d0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800f2d4:	2301      	movgt	r3, #1
 800f2d6:	fa22 f303 	lsrle.w	r3, r2, r3
 800f2da:	4618      	mov	r0, r3
 800f2dc:	4770      	bx	lr
 800f2de:	bf00      	nop
 800f2e0:	7ff00000 	.word	0x7ff00000

0800f2e4 <__b2d>:
 800f2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2e8:	6907      	ldr	r7, [r0, #16]
 800f2ea:	f100 0914 	add.w	r9, r0, #20
 800f2ee:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800f2f2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800f2f6:	f1a7 0804 	sub.w	r8, r7, #4
 800f2fa:	4630      	mov	r0, r6
 800f2fc:	f7ff fd4e 	bl	800ed9c <__hi0bits>
 800f300:	f1c0 0320 	rsb	r3, r0, #32
 800f304:	280a      	cmp	r0, #10
 800f306:	600b      	str	r3, [r1, #0]
 800f308:	491f      	ldr	r1, [pc, #124]	; (800f388 <__b2d+0xa4>)
 800f30a:	dc17      	bgt.n	800f33c <__b2d+0x58>
 800f30c:	45c1      	cmp	r9, r8
 800f30e:	bf28      	it	cs
 800f310:	2200      	movcs	r2, #0
 800f312:	f1c0 0c0b 	rsb	ip, r0, #11
 800f316:	fa26 f30c 	lsr.w	r3, r6, ip
 800f31a:	bf38      	it	cc
 800f31c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f320:	ea43 0501 	orr.w	r5, r3, r1
 800f324:	f100 0315 	add.w	r3, r0, #21
 800f328:	fa06 f303 	lsl.w	r3, r6, r3
 800f32c:	fa22 f20c 	lsr.w	r2, r2, ip
 800f330:	ea43 0402 	orr.w	r4, r3, r2
 800f334:	4620      	mov	r0, r4
 800f336:	4629      	mov	r1, r5
 800f338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f33c:	45c1      	cmp	r9, r8
 800f33e:	bf2e      	itee	cs
 800f340:	2200      	movcs	r2, #0
 800f342:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f346:	f1a7 0808 	subcc.w	r8, r7, #8
 800f34a:	f1b0 030b 	subs.w	r3, r0, #11
 800f34e:	d016      	beq.n	800f37e <__b2d+0x9a>
 800f350:	f1c3 0720 	rsb	r7, r3, #32
 800f354:	fa22 f107 	lsr.w	r1, r2, r7
 800f358:	45c8      	cmp	r8, r9
 800f35a:	fa06 f603 	lsl.w	r6, r6, r3
 800f35e:	ea46 0601 	orr.w	r6, r6, r1
 800f362:	bf94      	ite	ls
 800f364:	2100      	movls	r1, #0
 800f366:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800f36a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800f36e:	fa02 f003 	lsl.w	r0, r2, r3
 800f372:	40f9      	lsrs	r1, r7
 800f374:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f378:	ea40 0401 	orr.w	r4, r0, r1
 800f37c:	e7da      	b.n	800f334 <__b2d+0x50>
 800f37e:	4614      	mov	r4, r2
 800f380:	ea46 0501 	orr.w	r5, r6, r1
 800f384:	e7d6      	b.n	800f334 <__b2d+0x50>
 800f386:	bf00      	nop
 800f388:	3ff00000 	.word	0x3ff00000

0800f38c <__d2b>:
 800f38c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f390:	2101      	movs	r1, #1
 800f392:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f396:	4690      	mov	r8, r2
 800f398:	461d      	mov	r5, r3
 800f39a:	f7ff fc0d 	bl	800ebb8 <_Balloc>
 800f39e:	4604      	mov	r4, r0
 800f3a0:	b930      	cbnz	r0, 800f3b0 <__d2b+0x24>
 800f3a2:	4602      	mov	r2, r0
 800f3a4:	f240 310a 	movw	r1, #778	; 0x30a
 800f3a8:	4b24      	ldr	r3, [pc, #144]	; (800f43c <__d2b+0xb0>)
 800f3aa:	4825      	ldr	r0, [pc, #148]	; (800f440 <__d2b+0xb4>)
 800f3ac:	f000 fcec 	bl	800fd88 <__assert_func>
 800f3b0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f3b4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f3b8:	bb2d      	cbnz	r5, 800f406 <__d2b+0x7a>
 800f3ba:	9301      	str	r3, [sp, #4]
 800f3bc:	f1b8 0300 	subs.w	r3, r8, #0
 800f3c0:	d026      	beq.n	800f410 <__d2b+0x84>
 800f3c2:	4668      	mov	r0, sp
 800f3c4:	9300      	str	r3, [sp, #0]
 800f3c6:	f7ff fd09 	bl	800eddc <__lo0bits>
 800f3ca:	9900      	ldr	r1, [sp, #0]
 800f3cc:	b1f0      	cbz	r0, 800f40c <__d2b+0x80>
 800f3ce:	9a01      	ldr	r2, [sp, #4]
 800f3d0:	f1c0 0320 	rsb	r3, r0, #32
 800f3d4:	fa02 f303 	lsl.w	r3, r2, r3
 800f3d8:	430b      	orrs	r3, r1
 800f3da:	40c2      	lsrs	r2, r0
 800f3dc:	6163      	str	r3, [r4, #20]
 800f3de:	9201      	str	r2, [sp, #4]
 800f3e0:	9b01      	ldr	r3, [sp, #4]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	bf14      	ite	ne
 800f3e6:	2102      	movne	r1, #2
 800f3e8:	2101      	moveq	r1, #1
 800f3ea:	61a3      	str	r3, [r4, #24]
 800f3ec:	6121      	str	r1, [r4, #16]
 800f3ee:	b1c5      	cbz	r5, 800f422 <__d2b+0x96>
 800f3f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f3f4:	4405      	add	r5, r0
 800f3f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f3fa:	603d      	str	r5, [r7, #0]
 800f3fc:	6030      	str	r0, [r6, #0]
 800f3fe:	4620      	mov	r0, r4
 800f400:	b002      	add	sp, #8
 800f402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f406:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f40a:	e7d6      	b.n	800f3ba <__d2b+0x2e>
 800f40c:	6161      	str	r1, [r4, #20]
 800f40e:	e7e7      	b.n	800f3e0 <__d2b+0x54>
 800f410:	a801      	add	r0, sp, #4
 800f412:	f7ff fce3 	bl	800eddc <__lo0bits>
 800f416:	2101      	movs	r1, #1
 800f418:	9b01      	ldr	r3, [sp, #4]
 800f41a:	6121      	str	r1, [r4, #16]
 800f41c:	6163      	str	r3, [r4, #20]
 800f41e:	3020      	adds	r0, #32
 800f420:	e7e5      	b.n	800f3ee <__d2b+0x62>
 800f422:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f426:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f42a:	6038      	str	r0, [r7, #0]
 800f42c:	6918      	ldr	r0, [r3, #16]
 800f42e:	f7ff fcb5 	bl	800ed9c <__hi0bits>
 800f432:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f436:	6031      	str	r1, [r6, #0]
 800f438:	e7e1      	b.n	800f3fe <__d2b+0x72>
 800f43a:	bf00      	nop
 800f43c:	0803cdf8 	.word	0x0803cdf8
 800f440:	0803cee4 	.word	0x0803cee4

0800f444 <__ratio>:
 800f444:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f448:	4688      	mov	r8, r1
 800f44a:	4669      	mov	r1, sp
 800f44c:	4681      	mov	r9, r0
 800f44e:	f7ff ff49 	bl	800f2e4 <__b2d>
 800f452:	460f      	mov	r7, r1
 800f454:	4604      	mov	r4, r0
 800f456:	460d      	mov	r5, r1
 800f458:	4640      	mov	r0, r8
 800f45a:	a901      	add	r1, sp, #4
 800f45c:	f7ff ff42 	bl	800f2e4 <__b2d>
 800f460:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f464:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f468:	468b      	mov	fp, r1
 800f46a:	eba3 0c02 	sub.w	ip, r3, r2
 800f46e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f472:	1a9b      	subs	r3, r3, r2
 800f474:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f478:	2b00      	cmp	r3, #0
 800f47a:	bfd5      	itete	le
 800f47c:	460a      	movle	r2, r1
 800f47e:	462a      	movgt	r2, r5
 800f480:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f484:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f488:	bfd8      	it	le
 800f48a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f48e:	465b      	mov	r3, fp
 800f490:	4602      	mov	r2, r0
 800f492:	4639      	mov	r1, r7
 800f494:	4620      	mov	r0, r4
 800f496:	f7f1 f9b9 	bl	800080c <__aeabi_ddiv>
 800f49a:	b003      	add	sp, #12
 800f49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f4a0 <__copybits>:
 800f4a0:	3901      	subs	r1, #1
 800f4a2:	b570      	push	{r4, r5, r6, lr}
 800f4a4:	1149      	asrs	r1, r1, #5
 800f4a6:	6914      	ldr	r4, [r2, #16]
 800f4a8:	3101      	adds	r1, #1
 800f4aa:	f102 0314 	add.w	r3, r2, #20
 800f4ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f4b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f4b6:	1f05      	subs	r5, r0, #4
 800f4b8:	42a3      	cmp	r3, r4
 800f4ba:	d30c      	bcc.n	800f4d6 <__copybits+0x36>
 800f4bc:	1aa3      	subs	r3, r4, r2
 800f4be:	3b11      	subs	r3, #17
 800f4c0:	f023 0303 	bic.w	r3, r3, #3
 800f4c4:	3211      	adds	r2, #17
 800f4c6:	42a2      	cmp	r2, r4
 800f4c8:	bf88      	it	hi
 800f4ca:	2300      	movhi	r3, #0
 800f4cc:	4418      	add	r0, r3
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	4288      	cmp	r0, r1
 800f4d2:	d305      	bcc.n	800f4e0 <__copybits+0x40>
 800f4d4:	bd70      	pop	{r4, r5, r6, pc}
 800f4d6:	f853 6b04 	ldr.w	r6, [r3], #4
 800f4da:	f845 6f04 	str.w	r6, [r5, #4]!
 800f4de:	e7eb      	b.n	800f4b8 <__copybits+0x18>
 800f4e0:	f840 3b04 	str.w	r3, [r0], #4
 800f4e4:	e7f4      	b.n	800f4d0 <__copybits+0x30>

0800f4e6 <__any_on>:
 800f4e6:	f100 0214 	add.w	r2, r0, #20
 800f4ea:	6900      	ldr	r0, [r0, #16]
 800f4ec:	114b      	asrs	r3, r1, #5
 800f4ee:	4298      	cmp	r0, r3
 800f4f0:	b510      	push	{r4, lr}
 800f4f2:	db11      	blt.n	800f518 <__any_on+0x32>
 800f4f4:	dd0a      	ble.n	800f50c <__any_on+0x26>
 800f4f6:	f011 011f 	ands.w	r1, r1, #31
 800f4fa:	d007      	beq.n	800f50c <__any_on+0x26>
 800f4fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f500:	fa24 f001 	lsr.w	r0, r4, r1
 800f504:	fa00 f101 	lsl.w	r1, r0, r1
 800f508:	428c      	cmp	r4, r1
 800f50a:	d10b      	bne.n	800f524 <__any_on+0x3e>
 800f50c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f510:	4293      	cmp	r3, r2
 800f512:	d803      	bhi.n	800f51c <__any_on+0x36>
 800f514:	2000      	movs	r0, #0
 800f516:	bd10      	pop	{r4, pc}
 800f518:	4603      	mov	r3, r0
 800f51a:	e7f7      	b.n	800f50c <__any_on+0x26>
 800f51c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f520:	2900      	cmp	r1, #0
 800f522:	d0f5      	beq.n	800f510 <__any_on+0x2a>
 800f524:	2001      	movs	r0, #1
 800f526:	e7f6      	b.n	800f516 <__any_on+0x30>

0800f528 <_calloc_r>:
 800f528:	b570      	push	{r4, r5, r6, lr}
 800f52a:	fba1 5402 	umull	r5, r4, r1, r2
 800f52e:	b934      	cbnz	r4, 800f53e <_calloc_r+0x16>
 800f530:	4629      	mov	r1, r5
 800f532:	f000 f875 	bl	800f620 <_malloc_r>
 800f536:	4606      	mov	r6, r0
 800f538:	b928      	cbnz	r0, 800f546 <_calloc_r+0x1e>
 800f53a:	4630      	mov	r0, r6
 800f53c:	bd70      	pop	{r4, r5, r6, pc}
 800f53e:	220c      	movs	r2, #12
 800f540:	2600      	movs	r6, #0
 800f542:	6002      	str	r2, [r0, #0]
 800f544:	e7f9      	b.n	800f53a <_calloc_r+0x12>
 800f546:	462a      	mov	r2, r5
 800f548:	4621      	mov	r1, r4
 800f54a:	f7fc f88d 	bl	800b668 <memset>
 800f54e:	e7f4      	b.n	800f53a <_calloc_r+0x12>

0800f550 <_free_r>:
 800f550:	b538      	push	{r3, r4, r5, lr}
 800f552:	4605      	mov	r5, r0
 800f554:	2900      	cmp	r1, #0
 800f556:	d040      	beq.n	800f5da <_free_r+0x8a>
 800f558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f55c:	1f0c      	subs	r4, r1, #4
 800f55e:	2b00      	cmp	r3, #0
 800f560:	bfb8      	it	lt
 800f562:	18e4      	addlt	r4, r4, r3
 800f564:	f000 fc9e 	bl	800fea4 <__malloc_lock>
 800f568:	4a1c      	ldr	r2, [pc, #112]	; (800f5dc <_free_r+0x8c>)
 800f56a:	6813      	ldr	r3, [r2, #0]
 800f56c:	b933      	cbnz	r3, 800f57c <_free_r+0x2c>
 800f56e:	6063      	str	r3, [r4, #4]
 800f570:	6014      	str	r4, [r2, #0]
 800f572:	4628      	mov	r0, r5
 800f574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f578:	f000 bc9a 	b.w	800feb0 <__malloc_unlock>
 800f57c:	42a3      	cmp	r3, r4
 800f57e:	d908      	bls.n	800f592 <_free_r+0x42>
 800f580:	6820      	ldr	r0, [r4, #0]
 800f582:	1821      	adds	r1, r4, r0
 800f584:	428b      	cmp	r3, r1
 800f586:	bf01      	itttt	eq
 800f588:	6819      	ldreq	r1, [r3, #0]
 800f58a:	685b      	ldreq	r3, [r3, #4]
 800f58c:	1809      	addeq	r1, r1, r0
 800f58e:	6021      	streq	r1, [r4, #0]
 800f590:	e7ed      	b.n	800f56e <_free_r+0x1e>
 800f592:	461a      	mov	r2, r3
 800f594:	685b      	ldr	r3, [r3, #4]
 800f596:	b10b      	cbz	r3, 800f59c <_free_r+0x4c>
 800f598:	42a3      	cmp	r3, r4
 800f59a:	d9fa      	bls.n	800f592 <_free_r+0x42>
 800f59c:	6811      	ldr	r1, [r2, #0]
 800f59e:	1850      	adds	r0, r2, r1
 800f5a0:	42a0      	cmp	r0, r4
 800f5a2:	d10b      	bne.n	800f5bc <_free_r+0x6c>
 800f5a4:	6820      	ldr	r0, [r4, #0]
 800f5a6:	4401      	add	r1, r0
 800f5a8:	1850      	adds	r0, r2, r1
 800f5aa:	4283      	cmp	r3, r0
 800f5ac:	6011      	str	r1, [r2, #0]
 800f5ae:	d1e0      	bne.n	800f572 <_free_r+0x22>
 800f5b0:	6818      	ldr	r0, [r3, #0]
 800f5b2:	685b      	ldr	r3, [r3, #4]
 800f5b4:	4401      	add	r1, r0
 800f5b6:	6011      	str	r1, [r2, #0]
 800f5b8:	6053      	str	r3, [r2, #4]
 800f5ba:	e7da      	b.n	800f572 <_free_r+0x22>
 800f5bc:	d902      	bls.n	800f5c4 <_free_r+0x74>
 800f5be:	230c      	movs	r3, #12
 800f5c0:	602b      	str	r3, [r5, #0]
 800f5c2:	e7d6      	b.n	800f572 <_free_r+0x22>
 800f5c4:	6820      	ldr	r0, [r4, #0]
 800f5c6:	1821      	adds	r1, r4, r0
 800f5c8:	428b      	cmp	r3, r1
 800f5ca:	bf01      	itttt	eq
 800f5cc:	6819      	ldreq	r1, [r3, #0]
 800f5ce:	685b      	ldreq	r3, [r3, #4]
 800f5d0:	1809      	addeq	r1, r1, r0
 800f5d2:	6021      	streq	r1, [r4, #0]
 800f5d4:	6063      	str	r3, [r4, #4]
 800f5d6:	6054      	str	r4, [r2, #4]
 800f5d8:	e7cb      	b.n	800f572 <_free_r+0x22>
 800f5da:	bd38      	pop	{r3, r4, r5, pc}
 800f5dc:	200071f4 	.word	0x200071f4

0800f5e0 <sbrk_aligned>:
 800f5e0:	b570      	push	{r4, r5, r6, lr}
 800f5e2:	4e0e      	ldr	r6, [pc, #56]	; (800f61c <sbrk_aligned+0x3c>)
 800f5e4:	460c      	mov	r4, r1
 800f5e6:	6831      	ldr	r1, [r6, #0]
 800f5e8:	4605      	mov	r5, r0
 800f5ea:	b911      	cbnz	r1, 800f5f2 <sbrk_aligned+0x12>
 800f5ec:	f000 fb46 	bl	800fc7c <_sbrk_r>
 800f5f0:	6030      	str	r0, [r6, #0]
 800f5f2:	4621      	mov	r1, r4
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	f000 fb41 	bl	800fc7c <_sbrk_r>
 800f5fa:	1c43      	adds	r3, r0, #1
 800f5fc:	d00a      	beq.n	800f614 <sbrk_aligned+0x34>
 800f5fe:	1cc4      	adds	r4, r0, #3
 800f600:	f024 0403 	bic.w	r4, r4, #3
 800f604:	42a0      	cmp	r0, r4
 800f606:	d007      	beq.n	800f618 <sbrk_aligned+0x38>
 800f608:	1a21      	subs	r1, r4, r0
 800f60a:	4628      	mov	r0, r5
 800f60c:	f000 fb36 	bl	800fc7c <_sbrk_r>
 800f610:	3001      	adds	r0, #1
 800f612:	d101      	bne.n	800f618 <sbrk_aligned+0x38>
 800f614:	f04f 34ff 	mov.w	r4, #4294967295
 800f618:	4620      	mov	r0, r4
 800f61a:	bd70      	pop	{r4, r5, r6, pc}
 800f61c:	200071f8 	.word	0x200071f8

0800f620 <_malloc_r>:
 800f620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f624:	1ccd      	adds	r5, r1, #3
 800f626:	f025 0503 	bic.w	r5, r5, #3
 800f62a:	3508      	adds	r5, #8
 800f62c:	2d0c      	cmp	r5, #12
 800f62e:	bf38      	it	cc
 800f630:	250c      	movcc	r5, #12
 800f632:	2d00      	cmp	r5, #0
 800f634:	4607      	mov	r7, r0
 800f636:	db01      	blt.n	800f63c <_malloc_r+0x1c>
 800f638:	42a9      	cmp	r1, r5
 800f63a:	d905      	bls.n	800f648 <_malloc_r+0x28>
 800f63c:	230c      	movs	r3, #12
 800f63e:	2600      	movs	r6, #0
 800f640:	603b      	str	r3, [r7, #0]
 800f642:	4630      	mov	r0, r6
 800f644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f648:	4e2e      	ldr	r6, [pc, #184]	; (800f704 <_malloc_r+0xe4>)
 800f64a:	f000 fc2b 	bl	800fea4 <__malloc_lock>
 800f64e:	6833      	ldr	r3, [r6, #0]
 800f650:	461c      	mov	r4, r3
 800f652:	bb34      	cbnz	r4, 800f6a2 <_malloc_r+0x82>
 800f654:	4629      	mov	r1, r5
 800f656:	4638      	mov	r0, r7
 800f658:	f7ff ffc2 	bl	800f5e0 <sbrk_aligned>
 800f65c:	1c43      	adds	r3, r0, #1
 800f65e:	4604      	mov	r4, r0
 800f660:	d14d      	bne.n	800f6fe <_malloc_r+0xde>
 800f662:	6834      	ldr	r4, [r6, #0]
 800f664:	4626      	mov	r6, r4
 800f666:	2e00      	cmp	r6, #0
 800f668:	d140      	bne.n	800f6ec <_malloc_r+0xcc>
 800f66a:	6823      	ldr	r3, [r4, #0]
 800f66c:	4631      	mov	r1, r6
 800f66e:	4638      	mov	r0, r7
 800f670:	eb04 0803 	add.w	r8, r4, r3
 800f674:	f000 fb02 	bl	800fc7c <_sbrk_r>
 800f678:	4580      	cmp	r8, r0
 800f67a:	d13a      	bne.n	800f6f2 <_malloc_r+0xd2>
 800f67c:	6821      	ldr	r1, [r4, #0]
 800f67e:	3503      	adds	r5, #3
 800f680:	1a6d      	subs	r5, r5, r1
 800f682:	f025 0503 	bic.w	r5, r5, #3
 800f686:	3508      	adds	r5, #8
 800f688:	2d0c      	cmp	r5, #12
 800f68a:	bf38      	it	cc
 800f68c:	250c      	movcc	r5, #12
 800f68e:	4638      	mov	r0, r7
 800f690:	4629      	mov	r1, r5
 800f692:	f7ff ffa5 	bl	800f5e0 <sbrk_aligned>
 800f696:	3001      	adds	r0, #1
 800f698:	d02b      	beq.n	800f6f2 <_malloc_r+0xd2>
 800f69a:	6823      	ldr	r3, [r4, #0]
 800f69c:	442b      	add	r3, r5
 800f69e:	6023      	str	r3, [r4, #0]
 800f6a0:	e00e      	b.n	800f6c0 <_malloc_r+0xa0>
 800f6a2:	6822      	ldr	r2, [r4, #0]
 800f6a4:	1b52      	subs	r2, r2, r5
 800f6a6:	d41e      	bmi.n	800f6e6 <_malloc_r+0xc6>
 800f6a8:	2a0b      	cmp	r2, #11
 800f6aa:	d916      	bls.n	800f6da <_malloc_r+0xba>
 800f6ac:	1961      	adds	r1, r4, r5
 800f6ae:	42a3      	cmp	r3, r4
 800f6b0:	6025      	str	r5, [r4, #0]
 800f6b2:	bf18      	it	ne
 800f6b4:	6059      	strne	r1, [r3, #4]
 800f6b6:	6863      	ldr	r3, [r4, #4]
 800f6b8:	bf08      	it	eq
 800f6ba:	6031      	streq	r1, [r6, #0]
 800f6bc:	5162      	str	r2, [r4, r5]
 800f6be:	604b      	str	r3, [r1, #4]
 800f6c0:	4638      	mov	r0, r7
 800f6c2:	f104 060b 	add.w	r6, r4, #11
 800f6c6:	f000 fbf3 	bl	800feb0 <__malloc_unlock>
 800f6ca:	f026 0607 	bic.w	r6, r6, #7
 800f6ce:	1d23      	adds	r3, r4, #4
 800f6d0:	1af2      	subs	r2, r6, r3
 800f6d2:	d0b6      	beq.n	800f642 <_malloc_r+0x22>
 800f6d4:	1b9b      	subs	r3, r3, r6
 800f6d6:	50a3      	str	r3, [r4, r2]
 800f6d8:	e7b3      	b.n	800f642 <_malloc_r+0x22>
 800f6da:	6862      	ldr	r2, [r4, #4]
 800f6dc:	42a3      	cmp	r3, r4
 800f6de:	bf0c      	ite	eq
 800f6e0:	6032      	streq	r2, [r6, #0]
 800f6e2:	605a      	strne	r2, [r3, #4]
 800f6e4:	e7ec      	b.n	800f6c0 <_malloc_r+0xa0>
 800f6e6:	4623      	mov	r3, r4
 800f6e8:	6864      	ldr	r4, [r4, #4]
 800f6ea:	e7b2      	b.n	800f652 <_malloc_r+0x32>
 800f6ec:	4634      	mov	r4, r6
 800f6ee:	6876      	ldr	r6, [r6, #4]
 800f6f0:	e7b9      	b.n	800f666 <_malloc_r+0x46>
 800f6f2:	230c      	movs	r3, #12
 800f6f4:	4638      	mov	r0, r7
 800f6f6:	603b      	str	r3, [r7, #0]
 800f6f8:	f000 fbda 	bl	800feb0 <__malloc_unlock>
 800f6fc:	e7a1      	b.n	800f642 <_malloc_r+0x22>
 800f6fe:	6025      	str	r5, [r4, #0]
 800f700:	e7de      	b.n	800f6c0 <_malloc_r+0xa0>
 800f702:	bf00      	nop
 800f704:	200071f4 	.word	0x200071f4

0800f708 <__ssputs_r>:
 800f708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f70c:	688e      	ldr	r6, [r1, #8]
 800f70e:	4682      	mov	sl, r0
 800f710:	429e      	cmp	r6, r3
 800f712:	460c      	mov	r4, r1
 800f714:	4690      	mov	r8, r2
 800f716:	461f      	mov	r7, r3
 800f718:	d838      	bhi.n	800f78c <__ssputs_r+0x84>
 800f71a:	898a      	ldrh	r2, [r1, #12]
 800f71c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f720:	d032      	beq.n	800f788 <__ssputs_r+0x80>
 800f722:	6825      	ldr	r5, [r4, #0]
 800f724:	6909      	ldr	r1, [r1, #16]
 800f726:	3301      	adds	r3, #1
 800f728:	eba5 0901 	sub.w	r9, r5, r1
 800f72c:	6965      	ldr	r5, [r4, #20]
 800f72e:	444b      	add	r3, r9
 800f730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f738:	106d      	asrs	r5, r5, #1
 800f73a:	429d      	cmp	r5, r3
 800f73c:	bf38      	it	cc
 800f73e:	461d      	movcc	r5, r3
 800f740:	0553      	lsls	r3, r2, #21
 800f742:	d531      	bpl.n	800f7a8 <__ssputs_r+0xa0>
 800f744:	4629      	mov	r1, r5
 800f746:	f7ff ff6b 	bl	800f620 <_malloc_r>
 800f74a:	4606      	mov	r6, r0
 800f74c:	b950      	cbnz	r0, 800f764 <__ssputs_r+0x5c>
 800f74e:	230c      	movs	r3, #12
 800f750:	f04f 30ff 	mov.w	r0, #4294967295
 800f754:	f8ca 3000 	str.w	r3, [sl]
 800f758:	89a3      	ldrh	r3, [r4, #12]
 800f75a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f75e:	81a3      	strh	r3, [r4, #12]
 800f760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f764:	464a      	mov	r2, r9
 800f766:	6921      	ldr	r1, [r4, #16]
 800f768:	f7fb ff70 	bl	800b64c <memcpy>
 800f76c:	89a3      	ldrh	r3, [r4, #12]
 800f76e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f776:	81a3      	strh	r3, [r4, #12]
 800f778:	6126      	str	r6, [r4, #16]
 800f77a:	444e      	add	r6, r9
 800f77c:	6026      	str	r6, [r4, #0]
 800f77e:	463e      	mov	r6, r7
 800f780:	6165      	str	r5, [r4, #20]
 800f782:	eba5 0509 	sub.w	r5, r5, r9
 800f786:	60a5      	str	r5, [r4, #8]
 800f788:	42be      	cmp	r6, r7
 800f78a:	d900      	bls.n	800f78e <__ssputs_r+0x86>
 800f78c:	463e      	mov	r6, r7
 800f78e:	4632      	mov	r2, r6
 800f790:	4641      	mov	r1, r8
 800f792:	6820      	ldr	r0, [r4, #0]
 800f794:	f000 fb6c 	bl	800fe70 <memmove>
 800f798:	68a3      	ldr	r3, [r4, #8]
 800f79a:	2000      	movs	r0, #0
 800f79c:	1b9b      	subs	r3, r3, r6
 800f79e:	60a3      	str	r3, [r4, #8]
 800f7a0:	6823      	ldr	r3, [r4, #0]
 800f7a2:	4433      	add	r3, r6
 800f7a4:	6023      	str	r3, [r4, #0]
 800f7a6:	e7db      	b.n	800f760 <__ssputs_r+0x58>
 800f7a8:	462a      	mov	r2, r5
 800f7aa:	f000 fb87 	bl	800febc <_realloc_r>
 800f7ae:	4606      	mov	r6, r0
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d1e1      	bne.n	800f778 <__ssputs_r+0x70>
 800f7b4:	4650      	mov	r0, sl
 800f7b6:	6921      	ldr	r1, [r4, #16]
 800f7b8:	f7ff feca 	bl	800f550 <_free_r>
 800f7bc:	e7c7      	b.n	800f74e <__ssputs_r+0x46>
	...

0800f7c0 <_svfiprintf_r>:
 800f7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7c4:	4698      	mov	r8, r3
 800f7c6:	898b      	ldrh	r3, [r1, #12]
 800f7c8:	4607      	mov	r7, r0
 800f7ca:	061b      	lsls	r3, r3, #24
 800f7cc:	460d      	mov	r5, r1
 800f7ce:	4614      	mov	r4, r2
 800f7d0:	b09d      	sub	sp, #116	; 0x74
 800f7d2:	d50e      	bpl.n	800f7f2 <_svfiprintf_r+0x32>
 800f7d4:	690b      	ldr	r3, [r1, #16]
 800f7d6:	b963      	cbnz	r3, 800f7f2 <_svfiprintf_r+0x32>
 800f7d8:	2140      	movs	r1, #64	; 0x40
 800f7da:	f7ff ff21 	bl	800f620 <_malloc_r>
 800f7de:	6028      	str	r0, [r5, #0]
 800f7e0:	6128      	str	r0, [r5, #16]
 800f7e2:	b920      	cbnz	r0, 800f7ee <_svfiprintf_r+0x2e>
 800f7e4:	230c      	movs	r3, #12
 800f7e6:	603b      	str	r3, [r7, #0]
 800f7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f7ec:	e0d1      	b.n	800f992 <_svfiprintf_r+0x1d2>
 800f7ee:	2340      	movs	r3, #64	; 0x40
 800f7f0:	616b      	str	r3, [r5, #20]
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	9309      	str	r3, [sp, #36]	; 0x24
 800f7f6:	2320      	movs	r3, #32
 800f7f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f7fc:	2330      	movs	r3, #48	; 0x30
 800f7fe:	f04f 0901 	mov.w	r9, #1
 800f802:	f8cd 800c 	str.w	r8, [sp, #12]
 800f806:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f9ac <_svfiprintf_r+0x1ec>
 800f80a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f80e:	4623      	mov	r3, r4
 800f810:	469a      	mov	sl, r3
 800f812:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f816:	b10a      	cbz	r2, 800f81c <_svfiprintf_r+0x5c>
 800f818:	2a25      	cmp	r2, #37	; 0x25
 800f81a:	d1f9      	bne.n	800f810 <_svfiprintf_r+0x50>
 800f81c:	ebba 0b04 	subs.w	fp, sl, r4
 800f820:	d00b      	beq.n	800f83a <_svfiprintf_r+0x7a>
 800f822:	465b      	mov	r3, fp
 800f824:	4622      	mov	r2, r4
 800f826:	4629      	mov	r1, r5
 800f828:	4638      	mov	r0, r7
 800f82a:	f7ff ff6d 	bl	800f708 <__ssputs_r>
 800f82e:	3001      	adds	r0, #1
 800f830:	f000 80aa 	beq.w	800f988 <_svfiprintf_r+0x1c8>
 800f834:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f836:	445a      	add	r2, fp
 800f838:	9209      	str	r2, [sp, #36]	; 0x24
 800f83a:	f89a 3000 	ldrb.w	r3, [sl]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	f000 80a2 	beq.w	800f988 <_svfiprintf_r+0x1c8>
 800f844:	2300      	movs	r3, #0
 800f846:	f04f 32ff 	mov.w	r2, #4294967295
 800f84a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f84e:	f10a 0a01 	add.w	sl, sl, #1
 800f852:	9304      	str	r3, [sp, #16]
 800f854:	9307      	str	r3, [sp, #28]
 800f856:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f85a:	931a      	str	r3, [sp, #104]	; 0x68
 800f85c:	4654      	mov	r4, sl
 800f85e:	2205      	movs	r2, #5
 800f860:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f864:	4851      	ldr	r0, [pc, #324]	; (800f9ac <_svfiprintf_r+0x1ec>)
 800f866:	f7ff f999 	bl	800eb9c <memchr>
 800f86a:	9a04      	ldr	r2, [sp, #16]
 800f86c:	b9d8      	cbnz	r0, 800f8a6 <_svfiprintf_r+0xe6>
 800f86e:	06d0      	lsls	r0, r2, #27
 800f870:	bf44      	itt	mi
 800f872:	2320      	movmi	r3, #32
 800f874:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f878:	0711      	lsls	r1, r2, #28
 800f87a:	bf44      	itt	mi
 800f87c:	232b      	movmi	r3, #43	; 0x2b
 800f87e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f882:	f89a 3000 	ldrb.w	r3, [sl]
 800f886:	2b2a      	cmp	r3, #42	; 0x2a
 800f888:	d015      	beq.n	800f8b6 <_svfiprintf_r+0xf6>
 800f88a:	4654      	mov	r4, sl
 800f88c:	2000      	movs	r0, #0
 800f88e:	f04f 0c0a 	mov.w	ip, #10
 800f892:	9a07      	ldr	r2, [sp, #28]
 800f894:	4621      	mov	r1, r4
 800f896:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f89a:	3b30      	subs	r3, #48	; 0x30
 800f89c:	2b09      	cmp	r3, #9
 800f89e:	d94e      	bls.n	800f93e <_svfiprintf_r+0x17e>
 800f8a0:	b1b0      	cbz	r0, 800f8d0 <_svfiprintf_r+0x110>
 800f8a2:	9207      	str	r2, [sp, #28]
 800f8a4:	e014      	b.n	800f8d0 <_svfiprintf_r+0x110>
 800f8a6:	eba0 0308 	sub.w	r3, r0, r8
 800f8aa:	fa09 f303 	lsl.w	r3, r9, r3
 800f8ae:	4313      	orrs	r3, r2
 800f8b0:	46a2      	mov	sl, r4
 800f8b2:	9304      	str	r3, [sp, #16]
 800f8b4:	e7d2      	b.n	800f85c <_svfiprintf_r+0x9c>
 800f8b6:	9b03      	ldr	r3, [sp, #12]
 800f8b8:	1d19      	adds	r1, r3, #4
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	9103      	str	r1, [sp, #12]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	bfbb      	ittet	lt
 800f8c2:	425b      	neglt	r3, r3
 800f8c4:	f042 0202 	orrlt.w	r2, r2, #2
 800f8c8:	9307      	strge	r3, [sp, #28]
 800f8ca:	9307      	strlt	r3, [sp, #28]
 800f8cc:	bfb8      	it	lt
 800f8ce:	9204      	strlt	r2, [sp, #16]
 800f8d0:	7823      	ldrb	r3, [r4, #0]
 800f8d2:	2b2e      	cmp	r3, #46	; 0x2e
 800f8d4:	d10c      	bne.n	800f8f0 <_svfiprintf_r+0x130>
 800f8d6:	7863      	ldrb	r3, [r4, #1]
 800f8d8:	2b2a      	cmp	r3, #42	; 0x2a
 800f8da:	d135      	bne.n	800f948 <_svfiprintf_r+0x188>
 800f8dc:	9b03      	ldr	r3, [sp, #12]
 800f8de:	3402      	adds	r4, #2
 800f8e0:	1d1a      	adds	r2, r3, #4
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	9203      	str	r2, [sp, #12]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	bfb8      	it	lt
 800f8ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800f8ee:	9305      	str	r3, [sp, #20]
 800f8f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800f9b0 <_svfiprintf_r+0x1f0>
 800f8f4:	2203      	movs	r2, #3
 800f8f6:	4650      	mov	r0, sl
 800f8f8:	7821      	ldrb	r1, [r4, #0]
 800f8fa:	f7ff f94f 	bl	800eb9c <memchr>
 800f8fe:	b140      	cbz	r0, 800f912 <_svfiprintf_r+0x152>
 800f900:	2340      	movs	r3, #64	; 0x40
 800f902:	eba0 000a 	sub.w	r0, r0, sl
 800f906:	fa03 f000 	lsl.w	r0, r3, r0
 800f90a:	9b04      	ldr	r3, [sp, #16]
 800f90c:	3401      	adds	r4, #1
 800f90e:	4303      	orrs	r3, r0
 800f910:	9304      	str	r3, [sp, #16]
 800f912:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f916:	2206      	movs	r2, #6
 800f918:	4826      	ldr	r0, [pc, #152]	; (800f9b4 <_svfiprintf_r+0x1f4>)
 800f91a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f91e:	f7ff f93d 	bl	800eb9c <memchr>
 800f922:	2800      	cmp	r0, #0
 800f924:	d038      	beq.n	800f998 <_svfiprintf_r+0x1d8>
 800f926:	4b24      	ldr	r3, [pc, #144]	; (800f9b8 <_svfiprintf_r+0x1f8>)
 800f928:	bb1b      	cbnz	r3, 800f972 <_svfiprintf_r+0x1b2>
 800f92a:	9b03      	ldr	r3, [sp, #12]
 800f92c:	3307      	adds	r3, #7
 800f92e:	f023 0307 	bic.w	r3, r3, #7
 800f932:	3308      	adds	r3, #8
 800f934:	9303      	str	r3, [sp, #12]
 800f936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f938:	4433      	add	r3, r6
 800f93a:	9309      	str	r3, [sp, #36]	; 0x24
 800f93c:	e767      	b.n	800f80e <_svfiprintf_r+0x4e>
 800f93e:	460c      	mov	r4, r1
 800f940:	2001      	movs	r0, #1
 800f942:	fb0c 3202 	mla	r2, ip, r2, r3
 800f946:	e7a5      	b.n	800f894 <_svfiprintf_r+0xd4>
 800f948:	2300      	movs	r3, #0
 800f94a:	f04f 0c0a 	mov.w	ip, #10
 800f94e:	4619      	mov	r1, r3
 800f950:	3401      	adds	r4, #1
 800f952:	9305      	str	r3, [sp, #20]
 800f954:	4620      	mov	r0, r4
 800f956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f95a:	3a30      	subs	r2, #48	; 0x30
 800f95c:	2a09      	cmp	r2, #9
 800f95e:	d903      	bls.n	800f968 <_svfiprintf_r+0x1a8>
 800f960:	2b00      	cmp	r3, #0
 800f962:	d0c5      	beq.n	800f8f0 <_svfiprintf_r+0x130>
 800f964:	9105      	str	r1, [sp, #20]
 800f966:	e7c3      	b.n	800f8f0 <_svfiprintf_r+0x130>
 800f968:	4604      	mov	r4, r0
 800f96a:	2301      	movs	r3, #1
 800f96c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f970:	e7f0      	b.n	800f954 <_svfiprintf_r+0x194>
 800f972:	ab03      	add	r3, sp, #12
 800f974:	9300      	str	r3, [sp, #0]
 800f976:	462a      	mov	r2, r5
 800f978:	4638      	mov	r0, r7
 800f97a:	4b10      	ldr	r3, [pc, #64]	; (800f9bc <_svfiprintf_r+0x1fc>)
 800f97c:	a904      	add	r1, sp, #16
 800f97e:	f7fb ff19 	bl	800b7b4 <_printf_float>
 800f982:	1c42      	adds	r2, r0, #1
 800f984:	4606      	mov	r6, r0
 800f986:	d1d6      	bne.n	800f936 <_svfiprintf_r+0x176>
 800f988:	89ab      	ldrh	r3, [r5, #12]
 800f98a:	065b      	lsls	r3, r3, #25
 800f98c:	f53f af2c 	bmi.w	800f7e8 <_svfiprintf_r+0x28>
 800f990:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f992:	b01d      	add	sp, #116	; 0x74
 800f994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f998:	ab03      	add	r3, sp, #12
 800f99a:	9300      	str	r3, [sp, #0]
 800f99c:	462a      	mov	r2, r5
 800f99e:	4638      	mov	r0, r7
 800f9a0:	4b06      	ldr	r3, [pc, #24]	; (800f9bc <_svfiprintf_r+0x1fc>)
 800f9a2:	a904      	add	r1, sp, #16
 800f9a4:	f7fc f9a2 	bl	800bcec <_printf_i>
 800f9a8:	e7eb      	b.n	800f982 <_svfiprintf_r+0x1c2>
 800f9aa:	bf00      	nop
 800f9ac:	0803d03c 	.word	0x0803d03c
 800f9b0:	0803d042 	.word	0x0803d042
 800f9b4:	0803d046 	.word	0x0803d046
 800f9b8:	0800b7b5 	.word	0x0800b7b5
 800f9bc:	0800f709 	.word	0x0800f709

0800f9c0 <__sfputc_r>:
 800f9c0:	6893      	ldr	r3, [r2, #8]
 800f9c2:	b410      	push	{r4}
 800f9c4:	3b01      	subs	r3, #1
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	6093      	str	r3, [r2, #8]
 800f9ca:	da07      	bge.n	800f9dc <__sfputc_r+0x1c>
 800f9cc:	6994      	ldr	r4, [r2, #24]
 800f9ce:	42a3      	cmp	r3, r4
 800f9d0:	db01      	blt.n	800f9d6 <__sfputc_r+0x16>
 800f9d2:	290a      	cmp	r1, #10
 800f9d4:	d102      	bne.n	800f9dc <__sfputc_r+0x1c>
 800f9d6:	bc10      	pop	{r4}
 800f9d8:	f7fd bc06 	b.w	800d1e8 <__swbuf_r>
 800f9dc:	6813      	ldr	r3, [r2, #0]
 800f9de:	1c58      	adds	r0, r3, #1
 800f9e0:	6010      	str	r0, [r2, #0]
 800f9e2:	7019      	strb	r1, [r3, #0]
 800f9e4:	4608      	mov	r0, r1
 800f9e6:	bc10      	pop	{r4}
 800f9e8:	4770      	bx	lr

0800f9ea <__sfputs_r>:
 800f9ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ec:	4606      	mov	r6, r0
 800f9ee:	460f      	mov	r7, r1
 800f9f0:	4614      	mov	r4, r2
 800f9f2:	18d5      	adds	r5, r2, r3
 800f9f4:	42ac      	cmp	r4, r5
 800f9f6:	d101      	bne.n	800f9fc <__sfputs_r+0x12>
 800f9f8:	2000      	movs	r0, #0
 800f9fa:	e007      	b.n	800fa0c <__sfputs_r+0x22>
 800f9fc:	463a      	mov	r2, r7
 800f9fe:	4630      	mov	r0, r6
 800fa00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa04:	f7ff ffdc 	bl	800f9c0 <__sfputc_r>
 800fa08:	1c43      	adds	r3, r0, #1
 800fa0a:	d1f3      	bne.n	800f9f4 <__sfputs_r+0xa>
 800fa0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fa10 <_vfiprintf_r>:
 800fa10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa14:	460d      	mov	r5, r1
 800fa16:	4614      	mov	r4, r2
 800fa18:	4698      	mov	r8, r3
 800fa1a:	4606      	mov	r6, r0
 800fa1c:	b09d      	sub	sp, #116	; 0x74
 800fa1e:	b118      	cbz	r0, 800fa28 <_vfiprintf_r+0x18>
 800fa20:	6983      	ldr	r3, [r0, #24]
 800fa22:	b90b      	cbnz	r3, 800fa28 <_vfiprintf_r+0x18>
 800fa24:	f7fe fc30 	bl	800e288 <__sinit>
 800fa28:	4b89      	ldr	r3, [pc, #548]	; (800fc50 <_vfiprintf_r+0x240>)
 800fa2a:	429d      	cmp	r5, r3
 800fa2c:	d11b      	bne.n	800fa66 <_vfiprintf_r+0x56>
 800fa2e:	6875      	ldr	r5, [r6, #4]
 800fa30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa32:	07d9      	lsls	r1, r3, #31
 800fa34:	d405      	bmi.n	800fa42 <_vfiprintf_r+0x32>
 800fa36:	89ab      	ldrh	r3, [r5, #12]
 800fa38:	059a      	lsls	r2, r3, #22
 800fa3a:	d402      	bmi.n	800fa42 <_vfiprintf_r+0x32>
 800fa3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fa3e:	f7ff f82c 	bl	800ea9a <__retarget_lock_acquire_recursive>
 800fa42:	89ab      	ldrh	r3, [r5, #12]
 800fa44:	071b      	lsls	r3, r3, #28
 800fa46:	d501      	bpl.n	800fa4c <_vfiprintf_r+0x3c>
 800fa48:	692b      	ldr	r3, [r5, #16]
 800fa4a:	b9eb      	cbnz	r3, 800fa88 <_vfiprintf_r+0x78>
 800fa4c:	4629      	mov	r1, r5
 800fa4e:	4630      	mov	r0, r6
 800fa50:	f7fd fc1c 	bl	800d28c <__swsetup_r>
 800fa54:	b1c0      	cbz	r0, 800fa88 <_vfiprintf_r+0x78>
 800fa56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa58:	07dc      	lsls	r4, r3, #31
 800fa5a:	d50e      	bpl.n	800fa7a <_vfiprintf_r+0x6a>
 800fa5c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa60:	b01d      	add	sp, #116	; 0x74
 800fa62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa66:	4b7b      	ldr	r3, [pc, #492]	; (800fc54 <_vfiprintf_r+0x244>)
 800fa68:	429d      	cmp	r5, r3
 800fa6a:	d101      	bne.n	800fa70 <_vfiprintf_r+0x60>
 800fa6c:	68b5      	ldr	r5, [r6, #8]
 800fa6e:	e7df      	b.n	800fa30 <_vfiprintf_r+0x20>
 800fa70:	4b79      	ldr	r3, [pc, #484]	; (800fc58 <_vfiprintf_r+0x248>)
 800fa72:	429d      	cmp	r5, r3
 800fa74:	bf08      	it	eq
 800fa76:	68f5      	ldreq	r5, [r6, #12]
 800fa78:	e7da      	b.n	800fa30 <_vfiprintf_r+0x20>
 800fa7a:	89ab      	ldrh	r3, [r5, #12]
 800fa7c:	0598      	lsls	r0, r3, #22
 800fa7e:	d4ed      	bmi.n	800fa5c <_vfiprintf_r+0x4c>
 800fa80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fa82:	f7ff f80b 	bl	800ea9c <__retarget_lock_release_recursive>
 800fa86:	e7e9      	b.n	800fa5c <_vfiprintf_r+0x4c>
 800fa88:	2300      	movs	r3, #0
 800fa8a:	9309      	str	r3, [sp, #36]	; 0x24
 800fa8c:	2320      	movs	r3, #32
 800fa8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fa92:	2330      	movs	r3, #48	; 0x30
 800fa94:	f04f 0901 	mov.w	r9, #1
 800fa98:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa9c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800fc5c <_vfiprintf_r+0x24c>
 800faa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800faa4:	4623      	mov	r3, r4
 800faa6:	469a      	mov	sl, r3
 800faa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800faac:	b10a      	cbz	r2, 800fab2 <_vfiprintf_r+0xa2>
 800faae:	2a25      	cmp	r2, #37	; 0x25
 800fab0:	d1f9      	bne.n	800faa6 <_vfiprintf_r+0x96>
 800fab2:	ebba 0b04 	subs.w	fp, sl, r4
 800fab6:	d00b      	beq.n	800fad0 <_vfiprintf_r+0xc0>
 800fab8:	465b      	mov	r3, fp
 800faba:	4622      	mov	r2, r4
 800fabc:	4629      	mov	r1, r5
 800fabe:	4630      	mov	r0, r6
 800fac0:	f7ff ff93 	bl	800f9ea <__sfputs_r>
 800fac4:	3001      	adds	r0, #1
 800fac6:	f000 80aa 	beq.w	800fc1e <_vfiprintf_r+0x20e>
 800faca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800facc:	445a      	add	r2, fp
 800face:	9209      	str	r2, [sp, #36]	; 0x24
 800fad0:	f89a 3000 	ldrb.w	r3, [sl]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	f000 80a2 	beq.w	800fc1e <_vfiprintf_r+0x20e>
 800fada:	2300      	movs	r3, #0
 800fadc:	f04f 32ff 	mov.w	r2, #4294967295
 800fae0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fae4:	f10a 0a01 	add.w	sl, sl, #1
 800fae8:	9304      	str	r3, [sp, #16]
 800faea:	9307      	str	r3, [sp, #28]
 800faec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800faf0:	931a      	str	r3, [sp, #104]	; 0x68
 800faf2:	4654      	mov	r4, sl
 800faf4:	2205      	movs	r2, #5
 800faf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fafa:	4858      	ldr	r0, [pc, #352]	; (800fc5c <_vfiprintf_r+0x24c>)
 800fafc:	f7ff f84e 	bl	800eb9c <memchr>
 800fb00:	9a04      	ldr	r2, [sp, #16]
 800fb02:	b9d8      	cbnz	r0, 800fb3c <_vfiprintf_r+0x12c>
 800fb04:	06d1      	lsls	r1, r2, #27
 800fb06:	bf44      	itt	mi
 800fb08:	2320      	movmi	r3, #32
 800fb0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb0e:	0713      	lsls	r3, r2, #28
 800fb10:	bf44      	itt	mi
 800fb12:	232b      	movmi	r3, #43	; 0x2b
 800fb14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb18:	f89a 3000 	ldrb.w	r3, [sl]
 800fb1c:	2b2a      	cmp	r3, #42	; 0x2a
 800fb1e:	d015      	beq.n	800fb4c <_vfiprintf_r+0x13c>
 800fb20:	4654      	mov	r4, sl
 800fb22:	2000      	movs	r0, #0
 800fb24:	f04f 0c0a 	mov.w	ip, #10
 800fb28:	9a07      	ldr	r2, [sp, #28]
 800fb2a:	4621      	mov	r1, r4
 800fb2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb30:	3b30      	subs	r3, #48	; 0x30
 800fb32:	2b09      	cmp	r3, #9
 800fb34:	d94e      	bls.n	800fbd4 <_vfiprintf_r+0x1c4>
 800fb36:	b1b0      	cbz	r0, 800fb66 <_vfiprintf_r+0x156>
 800fb38:	9207      	str	r2, [sp, #28]
 800fb3a:	e014      	b.n	800fb66 <_vfiprintf_r+0x156>
 800fb3c:	eba0 0308 	sub.w	r3, r0, r8
 800fb40:	fa09 f303 	lsl.w	r3, r9, r3
 800fb44:	4313      	orrs	r3, r2
 800fb46:	46a2      	mov	sl, r4
 800fb48:	9304      	str	r3, [sp, #16]
 800fb4a:	e7d2      	b.n	800faf2 <_vfiprintf_r+0xe2>
 800fb4c:	9b03      	ldr	r3, [sp, #12]
 800fb4e:	1d19      	adds	r1, r3, #4
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	9103      	str	r1, [sp, #12]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	bfbb      	ittet	lt
 800fb58:	425b      	neglt	r3, r3
 800fb5a:	f042 0202 	orrlt.w	r2, r2, #2
 800fb5e:	9307      	strge	r3, [sp, #28]
 800fb60:	9307      	strlt	r3, [sp, #28]
 800fb62:	bfb8      	it	lt
 800fb64:	9204      	strlt	r2, [sp, #16]
 800fb66:	7823      	ldrb	r3, [r4, #0]
 800fb68:	2b2e      	cmp	r3, #46	; 0x2e
 800fb6a:	d10c      	bne.n	800fb86 <_vfiprintf_r+0x176>
 800fb6c:	7863      	ldrb	r3, [r4, #1]
 800fb6e:	2b2a      	cmp	r3, #42	; 0x2a
 800fb70:	d135      	bne.n	800fbde <_vfiprintf_r+0x1ce>
 800fb72:	9b03      	ldr	r3, [sp, #12]
 800fb74:	3402      	adds	r4, #2
 800fb76:	1d1a      	adds	r2, r3, #4
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	9203      	str	r2, [sp, #12]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	bfb8      	it	lt
 800fb80:	f04f 33ff 	movlt.w	r3, #4294967295
 800fb84:	9305      	str	r3, [sp, #20]
 800fb86:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800fc60 <_vfiprintf_r+0x250>
 800fb8a:	2203      	movs	r2, #3
 800fb8c:	4650      	mov	r0, sl
 800fb8e:	7821      	ldrb	r1, [r4, #0]
 800fb90:	f7ff f804 	bl	800eb9c <memchr>
 800fb94:	b140      	cbz	r0, 800fba8 <_vfiprintf_r+0x198>
 800fb96:	2340      	movs	r3, #64	; 0x40
 800fb98:	eba0 000a 	sub.w	r0, r0, sl
 800fb9c:	fa03 f000 	lsl.w	r0, r3, r0
 800fba0:	9b04      	ldr	r3, [sp, #16]
 800fba2:	3401      	adds	r4, #1
 800fba4:	4303      	orrs	r3, r0
 800fba6:	9304      	str	r3, [sp, #16]
 800fba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbac:	2206      	movs	r2, #6
 800fbae:	482d      	ldr	r0, [pc, #180]	; (800fc64 <_vfiprintf_r+0x254>)
 800fbb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fbb4:	f7fe fff2 	bl	800eb9c <memchr>
 800fbb8:	2800      	cmp	r0, #0
 800fbba:	d03f      	beq.n	800fc3c <_vfiprintf_r+0x22c>
 800fbbc:	4b2a      	ldr	r3, [pc, #168]	; (800fc68 <_vfiprintf_r+0x258>)
 800fbbe:	bb1b      	cbnz	r3, 800fc08 <_vfiprintf_r+0x1f8>
 800fbc0:	9b03      	ldr	r3, [sp, #12]
 800fbc2:	3307      	adds	r3, #7
 800fbc4:	f023 0307 	bic.w	r3, r3, #7
 800fbc8:	3308      	adds	r3, #8
 800fbca:	9303      	str	r3, [sp, #12]
 800fbcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbce:	443b      	add	r3, r7
 800fbd0:	9309      	str	r3, [sp, #36]	; 0x24
 800fbd2:	e767      	b.n	800faa4 <_vfiprintf_r+0x94>
 800fbd4:	460c      	mov	r4, r1
 800fbd6:	2001      	movs	r0, #1
 800fbd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fbdc:	e7a5      	b.n	800fb2a <_vfiprintf_r+0x11a>
 800fbde:	2300      	movs	r3, #0
 800fbe0:	f04f 0c0a 	mov.w	ip, #10
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	3401      	adds	r4, #1
 800fbe8:	9305      	str	r3, [sp, #20]
 800fbea:	4620      	mov	r0, r4
 800fbec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fbf0:	3a30      	subs	r2, #48	; 0x30
 800fbf2:	2a09      	cmp	r2, #9
 800fbf4:	d903      	bls.n	800fbfe <_vfiprintf_r+0x1ee>
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d0c5      	beq.n	800fb86 <_vfiprintf_r+0x176>
 800fbfa:	9105      	str	r1, [sp, #20]
 800fbfc:	e7c3      	b.n	800fb86 <_vfiprintf_r+0x176>
 800fbfe:	4604      	mov	r4, r0
 800fc00:	2301      	movs	r3, #1
 800fc02:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc06:	e7f0      	b.n	800fbea <_vfiprintf_r+0x1da>
 800fc08:	ab03      	add	r3, sp, #12
 800fc0a:	9300      	str	r3, [sp, #0]
 800fc0c:	462a      	mov	r2, r5
 800fc0e:	4630      	mov	r0, r6
 800fc10:	4b16      	ldr	r3, [pc, #88]	; (800fc6c <_vfiprintf_r+0x25c>)
 800fc12:	a904      	add	r1, sp, #16
 800fc14:	f7fb fdce 	bl	800b7b4 <_printf_float>
 800fc18:	4607      	mov	r7, r0
 800fc1a:	1c78      	adds	r0, r7, #1
 800fc1c:	d1d6      	bne.n	800fbcc <_vfiprintf_r+0x1bc>
 800fc1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc20:	07d9      	lsls	r1, r3, #31
 800fc22:	d405      	bmi.n	800fc30 <_vfiprintf_r+0x220>
 800fc24:	89ab      	ldrh	r3, [r5, #12]
 800fc26:	059a      	lsls	r2, r3, #22
 800fc28:	d402      	bmi.n	800fc30 <_vfiprintf_r+0x220>
 800fc2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc2c:	f7fe ff36 	bl	800ea9c <__retarget_lock_release_recursive>
 800fc30:	89ab      	ldrh	r3, [r5, #12]
 800fc32:	065b      	lsls	r3, r3, #25
 800fc34:	f53f af12 	bmi.w	800fa5c <_vfiprintf_r+0x4c>
 800fc38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc3a:	e711      	b.n	800fa60 <_vfiprintf_r+0x50>
 800fc3c:	ab03      	add	r3, sp, #12
 800fc3e:	9300      	str	r3, [sp, #0]
 800fc40:	462a      	mov	r2, r5
 800fc42:	4630      	mov	r0, r6
 800fc44:	4b09      	ldr	r3, [pc, #36]	; (800fc6c <_vfiprintf_r+0x25c>)
 800fc46:	a904      	add	r1, sp, #16
 800fc48:	f7fc f850 	bl	800bcec <_printf_i>
 800fc4c:	e7e4      	b.n	800fc18 <_vfiprintf_r+0x208>
 800fc4e:	bf00      	nop
 800fc50:	0803ce2c 	.word	0x0803ce2c
 800fc54:	0803ce4c 	.word	0x0803ce4c
 800fc58:	0803ce0c 	.word	0x0803ce0c
 800fc5c:	0803d03c 	.word	0x0803d03c
 800fc60:	0803d042 	.word	0x0803d042
 800fc64:	0803d046 	.word	0x0803d046
 800fc68:	0800b7b5 	.word	0x0800b7b5
 800fc6c:	0800f9eb 	.word	0x0800f9eb

0800fc70 <nan>:
 800fc70:	2000      	movs	r0, #0
 800fc72:	4901      	ldr	r1, [pc, #4]	; (800fc78 <nan+0x8>)
 800fc74:	4770      	bx	lr
 800fc76:	bf00      	nop
 800fc78:	7ff80000 	.word	0x7ff80000

0800fc7c <_sbrk_r>:
 800fc7c:	b538      	push	{r3, r4, r5, lr}
 800fc7e:	2300      	movs	r3, #0
 800fc80:	4d05      	ldr	r5, [pc, #20]	; (800fc98 <_sbrk_r+0x1c>)
 800fc82:	4604      	mov	r4, r0
 800fc84:	4608      	mov	r0, r1
 800fc86:	602b      	str	r3, [r5, #0]
 800fc88:	f000 f9e6 	bl	8010058 <_sbrk>
 800fc8c:	1c43      	adds	r3, r0, #1
 800fc8e:	d102      	bne.n	800fc96 <_sbrk_r+0x1a>
 800fc90:	682b      	ldr	r3, [r5, #0]
 800fc92:	b103      	cbz	r3, 800fc96 <_sbrk_r+0x1a>
 800fc94:	6023      	str	r3, [r4, #0]
 800fc96:	bd38      	pop	{r3, r4, r5, pc}
 800fc98:	200071fc 	.word	0x200071fc

0800fc9c <__sread>:
 800fc9c:	b510      	push	{r4, lr}
 800fc9e:	460c      	mov	r4, r1
 800fca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fca4:	f000 f93a 	bl	800ff1c <_read_r>
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	bfab      	itete	ge
 800fcac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fcae:	89a3      	ldrhlt	r3, [r4, #12]
 800fcb0:	181b      	addge	r3, r3, r0
 800fcb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fcb6:	bfac      	ite	ge
 800fcb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800fcba:	81a3      	strhlt	r3, [r4, #12]
 800fcbc:	bd10      	pop	{r4, pc}

0800fcbe <__swrite>:
 800fcbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcc2:	461f      	mov	r7, r3
 800fcc4:	898b      	ldrh	r3, [r1, #12]
 800fcc6:	4605      	mov	r5, r0
 800fcc8:	05db      	lsls	r3, r3, #23
 800fcca:	460c      	mov	r4, r1
 800fccc:	4616      	mov	r6, r2
 800fcce:	d505      	bpl.n	800fcdc <__swrite+0x1e>
 800fcd0:	2302      	movs	r3, #2
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcd8:	f000 f8b8 	bl	800fe4c <_lseek_r>
 800fcdc:	89a3      	ldrh	r3, [r4, #12]
 800fcde:	4632      	mov	r2, r6
 800fce0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fce4:	81a3      	strh	r3, [r4, #12]
 800fce6:	4628      	mov	r0, r5
 800fce8:	463b      	mov	r3, r7
 800fcea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcf2:	f000 b837 	b.w	800fd64 <_write_r>

0800fcf6 <__sseek>:
 800fcf6:	b510      	push	{r4, lr}
 800fcf8:	460c      	mov	r4, r1
 800fcfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcfe:	f000 f8a5 	bl	800fe4c <_lseek_r>
 800fd02:	1c43      	adds	r3, r0, #1
 800fd04:	89a3      	ldrh	r3, [r4, #12]
 800fd06:	bf15      	itete	ne
 800fd08:	6560      	strne	r0, [r4, #84]	; 0x54
 800fd0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fd0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fd12:	81a3      	strheq	r3, [r4, #12]
 800fd14:	bf18      	it	ne
 800fd16:	81a3      	strhne	r3, [r4, #12]
 800fd18:	bd10      	pop	{r4, pc}

0800fd1a <__sclose>:
 800fd1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd1e:	f000 b851 	b.w	800fdc4 <_close_r>

0800fd22 <strncmp>:
 800fd22:	4603      	mov	r3, r0
 800fd24:	b510      	push	{r4, lr}
 800fd26:	b172      	cbz	r2, 800fd46 <strncmp+0x24>
 800fd28:	3901      	subs	r1, #1
 800fd2a:	1884      	adds	r4, r0, r2
 800fd2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fd30:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fd34:	4290      	cmp	r0, r2
 800fd36:	d101      	bne.n	800fd3c <strncmp+0x1a>
 800fd38:	42a3      	cmp	r3, r4
 800fd3a:	d101      	bne.n	800fd40 <strncmp+0x1e>
 800fd3c:	1a80      	subs	r0, r0, r2
 800fd3e:	bd10      	pop	{r4, pc}
 800fd40:	2800      	cmp	r0, #0
 800fd42:	d1f3      	bne.n	800fd2c <strncmp+0xa>
 800fd44:	e7fa      	b.n	800fd3c <strncmp+0x1a>
 800fd46:	4610      	mov	r0, r2
 800fd48:	e7f9      	b.n	800fd3e <strncmp+0x1c>

0800fd4a <__ascii_wctomb>:
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	4608      	mov	r0, r1
 800fd4e:	b141      	cbz	r1, 800fd62 <__ascii_wctomb+0x18>
 800fd50:	2aff      	cmp	r2, #255	; 0xff
 800fd52:	d904      	bls.n	800fd5e <__ascii_wctomb+0x14>
 800fd54:	228a      	movs	r2, #138	; 0x8a
 800fd56:	f04f 30ff 	mov.w	r0, #4294967295
 800fd5a:	601a      	str	r2, [r3, #0]
 800fd5c:	4770      	bx	lr
 800fd5e:	2001      	movs	r0, #1
 800fd60:	700a      	strb	r2, [r1, #0]
 800fd62:	4770      	bx	lr

0800fd64 <_write_r>:
 800fd64:	b538      	push	{r3, r4, r5, lr}
 800fd66:	4604      	mov	r4, r0
 800fd68:	4608      	mov	r0, r1
 800fd6a:	4611      	mov	r1, r2
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	4d05      	ldr	r5, [pc, #20]	; (800fd84 <_write_r+0x20>)
 800fd70:	602a      	str	r2, [r5, #0]
 800fd72:	461a      	mov	r2, r3
 800fd74:	f000 f97e 	bl	8010074 <_write>
 800fd78:	1c43      	adds	r3, r0, #1
 800fd7a:	d102      	bne.n	800fd82 <_write_r+0x1e>
 800fd7c:	682b      	ldr	r3, [r5, #0]
 800fd7e:	b103      	cbz	r3, 800fd82 <_write_r+0x1e>
 800fd80:	6023      	str	r3, [r4, #0]
 800fd82:	bd38      	pop	{r3, r4, r5, pc}
 800fd84:	200071fc 	.word	0x200071fc

0800fd88 <__assert_func>:
 800fd88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd8a:	4614      	mov	r4, r2
 800fd8c:	461a      	mov	r2, r3
 800fd8e:	4b09      	ldr	r3, [pc, #36]	; (800fdb4 <__assert_func+0x2c>)
 800fd90:	4605      	mov	r5, r0
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	68d8      	ldr	r0, [r3, #12]
 800fd96:	b14c      	cbz	r4, 800fdac <__assert_func+0x24>
 800fd98:	4b07      	ldr	r3, [pc, #28]	; (800fdb8 <__assert_func+0x30>)
 800fd9a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fd9e:	9100      	str	r1, [sp, #0]
 800fda0:	462b      	mov	r3, r5
 800fda2:	4906      	ldr	r1, [pc, #24]	; (800fdbc <__assert_func+0x34>)
 800fda4:	f000 f81e 	bl	800fde4 <fiprintf>
 800fda8:	f000 f8ca 	bl	800ff40 <abort>
 800fdac:	4b04      	ldr	r3, [pc, #16]	; (800fdc0 <__assert_func+0x38>)
 800fdae:	461c      	mov	r4, r3
 800fdb0:	e7f3      	b.n	800fd9a <__assert_func+0x12>
 800fdb2:	bf00      	nop
 800fdb4:	200000e8 	.word	0x200000e8
 800fdb8:	0803d04d 	.word	0x0803d04d
 800fdbc:	0803d05a 	.word	0x0803d05a
 800fdc0:	0803c427 	.word	0x0803c427

0800fdc4 <_close_r>:
 800fdc4:	b538      	push	{r3, r4, r5, lr}
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	4d05      	ldr	r5, [pc, #20]	; (800fde0 <_close_r+0x1c>)
 800fdca:	4604      	mov	r4, r0
 800fdcc:	4608      	mov	r0, r1
 800fdce:	602b      	str	r3, [r5, #0]
 800fdd0:	f000 f90a 	bl	800ffe8 <_close>
 800fdd4:	1c43      	adds	r3, r0, #1
 800fdd6:	d102      	bne.n	800fdde <_close_r+0x1a>
 800fdd8:	682b      	ldr	r3, [r5, #0]
 800fdda:	b103      	cbz	r3, 800fdde <_close_r+0x1a>
 800fddc:	6023      	str	r3, [r4, #0]
 800fdde:	bd38      	pop	{r3, r4, r5, pc}
 800fde0:	200071fc 	.word	0x200071fc

0800fde4 <fiprintf>:
 800fde4:	b40e      	push	{r1, r2, r3}
 800fde6:	b503      	push	{r0, r1, lr}
 800fde8:	4601      	mov	r1, r0
 800fdea:	ab03      	add	r3, sp, #12
 800fdec:	4805      	ldr	r0, [pc, #20]	; (800fe04 <fiprintf+0x20>)
 800fdee:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdf2:	6800      	ldr	r0, [r0, #0]
 800fdf4:	9301      	str	r3, [sp, #4]
 800fdf6:	f7ff fe0b 	bl	800fa10 <_vfiprintf_r>
 800fdfa:	b002      	add	sp, #8
 800fdfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe00:	b003      	add	sp, #12
 800fe02:	4770      	bx	lr
 800fe04:	200000e8 	.word	0x200000e8

0800fe08 <_fstat_r>:
 800fe08:	b538      	push	{r3, r4, r5, lr}
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	4d06      	ldr	r5, [pc, #24]	; (800fe28 <_fstat_r+0x20>)
 800fe0e:	4604      	mov	r4, r0
 800fe10:	4608      	mov	r0, r1
 800fe12:	4611      	mov	r1, r2
 800fe14:	602b      	str	r3, [r5, #0]
 800fe16:	f000 f8ef 	bl	800fff8 <_fstat>
 800fe1a:	1c43      	adds	r3, r0, #1
 800fe1c:	d102      	bne.n	800fe24 <_fstat_r+0x1c>
 800fe1e:	682b      	ldr	r3, [r5, #0]
 800fe20:	b103      	cbz	r3, 800fe24 <_fstat_r+0x1c>
 800fe22:	6023      	str	r3, [r4, #0]
 800fe24:	bd38      	pop	{r3, r4, r5, pc}
 800fe26:	bf00      	nop
 800fe28:	200071fc 	.word	0x200071fc

0800fe2c <_isatty_r>:
 800fe2c:	b538      	push	{r3, r4, r5, lr}
 800fe2e:	2300      	movs	r3, #0
 800fe30:	4d05      	ldr	r5, [pc, #20]	; (800fe48 <_isatty_r+0x1c>)
 800fe32:	4604      	mov	r4, r0
 800fe34:	4608      	mov	r0, r1
 800fe36:	602b      	str	r3, [r5, #0]
 800fe38:	f000 f8ee 	bl	8010018 <_isatty>
 800fe3c:	1c43      	adds	r3, r0, #1
 800fe3e:	d102      	bne.n	800fe46 <_isatty_r+0x1a>
 800fe40:	682b      	ldr	r3, [r5, #0]
 800fe42:	b103      	cbz	r3, 800fe46 <_isatty_r+0x1a>
 800fe44:	6023      	str	r3, [r4, #0]
 800fe46:	bd38      	pop	{r3, r4, r5, pc}
 800fe48:	200071fc 	.word	0x200071fc

0800fe4c <_lseek_r>:
 800fe4c:	b538      	push	{r3, r4, r5, lr}
 800fe4e:	4604      	mov	r4, r0
 800fe50:	4608      	mov	r0, r1
 800fe52:	4611      	mov	r1, r2
 800fe54:	2200      	movs	r2, #0
 800fe56:	4d05      	ldr	r5, [pc, #20]	; (800fe6c <_lseek_r+0x20>)
 800fe58:	602a      	str	r2, [r5, #0]
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	f000 f8ec 	bl	8010038 <_lseek>
 800fe60:	1c43      	adds	r3, r0, #1
 800fe62:	d102      	bne.n	800fe6a <_lseek_r+0x1e>
 800fe64:	682b      	ldr	r3, [r5, #0]
 800fe66:	b103      	cbz	r3, 800fe6a <_lseek_r+0x1e>
 800fe68:	6023      	str	r3, [r4, #0]
 800fe6a:	bd38      	pop	{r3, r4, r5, pc}
 800fe6c:	200071fc 	.word	0x200071fc

0800fe70 <memmove>:
 800fe70:	4288      	cmp	r0, r1
 800fe72:	b510      	push	{r4, lr}
 800fe74:	eb01 0402 	add.w	r4, r1, r2
 800fe78:	d902      	bls.n	800fe80 <memmove+0x10>
 800fe7a:	4284      	cmp	r4, r0
 800fe7c:	4623      	mov	r3, r4
 800fe7e:	d807      	bhi.n	800fe90 <memmove+0x20>
 800fe80:	1e43      	subs	r3, r0, #1
 800fe82:	42a1      	cmp	r1, r4
 800fe84:	d008      	beq.n	800fe98 <memmove+0x28>
 800fe86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fe8e:	e7f8      	b.n	800fe82 <memmove+0x12>
 800fe90:	4601      	mov	r1, r0
 800fe92:	4402      	add	r2, r0
 800fe94:	428a      	cmp	r2, r1
 800fe96:	d100      	bne.n	800fe9a <memmove+0x2a>
 800fe98:	bd10      	pop	{r4, pc}
 800fe9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fe9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fea2:	e7f7      	b.n	800fe94 <memmove+0x24>

0800fea4 <__malloc_lock>:
 800fea4:	4801      	ldr	r0, [pc, #4]	; (800feac <__malloc_lock+0x8>)
 800fea6:	f7fe bdf8 	b.w	800ea9a <__retarget_lock_acquire_recursive>
 800feaa:	bf00      	nop
 800feac:	200071f0 	.word	0x200071f0

0800feb0 <__malloc_unlock>:
 800feb0:	4801      	ldr	r0, [pc, #4]	; (800feb8 <__malloc_unlock+0x8>)
 800feb2:	f7fe bdf3 	b.w	800ea9c <__retarget_lock_release_recursive>
 800feb6:	bf00      	nop
 800feb8:	200071f0 	.word	0x200071f0

0800febc <_realloc_r>:
 800febc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fec0:	4680      	mov	r8, r0
 800fec2:	4614      	mov	r4, r2
 800fec4:	460e      	mov	r6, r1
 800fec6:	b921      	cbnz	r1, 800fed2 <_realloc_r+0x16>
 800fec8:	4611      	mov	r1, r2
 800feca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fece:	f7ff bba7 	b.w	800f620 <_malloc_r>
 800fed2:	b92a      	cbnz	r2, 800fee0 <_realloc_r+0x24>
 800fed4:	f7ff fb3c 	bl	800f550 <_free_r>
 800fed8:	4625      	mov	r5, r4
 800feda:	4628      	mov	r0, r5
 800fedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fee0:	f000 f835 	bl	800ff4e <_malloc_usable_size_r>
 800fee4:	4284      	cmp	r4, r0
 800fee6:	4607      	mov	r7, r0
 800fee8:	d802      	bhi.n	800fef0 <_realloc_r+0x34>
 800feea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800feee:	d812      	bhi.n	800ff16 <_realloc_r+0x5a>
 800fef0:	4621      	mov	r1, r4
 800fef2:	4640      	mov	r0, r8
 800fef4:	f7ff fb94 	bl	800f620 <_malloc_r>
 800fef8:	4605      	mov	r5, r0
 800fefa:	2800      	cmp	r0, #0
 800fefc:	d0ed      	beq.n	800feda <_realloc_r+0x1e>
 800fefe:	42bc      	cmp	r4, r7
 800ff00:	4622      	mov	r2, r4
 800ff02:	4631      	mov	r1, r6
 800ff04:	bf28      	it	cs
 800ff06:	463a      	movcs	r2, r7
 800ff08:	f7fb fba0 	bl	800b64c <memcpy>
 800ff0c:	4631      	mov	r1, r6
 800ff0e:	4640      	mov	r0, r8
 800ff10:	f7ff fb1e 	bl	800f550 <_free_r>
 800ff14:	e7e1      	b.n	800feda <_realloc_r+0x1e>
 800ff16:	4635      	mov	r5, r6
 800ff18:	e7df      	b.n	800feda <_realloc_r+0x1e>
	...

0800ff1c <_read_r>:
 800ff1c:	b538      	push	{r3, r4, r5, lr}
 800ff1e:	4604      	mov	r4, r0
 800ff20:	4608      	mov	r0, r1
 800ff22:	4611      	mov	r1, r2
 800ff24:	2200      	movs	r2, #0
 800ff26:	4d05      	ldr	r5, [pc, #20]	; (800ff3c <_read_r+0x20>)
 800ff28:	602a      	str	r2, [r5, #0]
 800ff2a:	461a      	mov	r2, r3
 800ff2c:	f000 f88c 	bl	8010048 <_read>
 800ff30:	1c43      	adds	r3, r0, #1
 800ff32:	d102      	bne.n	800ff3a <_read_r+0x1e>
 800ff34:	682b      	ldr	r3, [r5, #0]
 800ff36:	b103      	cbz	r3, 800ff3a <_read_r+0x1e>
 800ff38:	6023      	str	r3, [r4, #0]
 800ff3a:	bd38      	pop	{r3, r4, r5, pc}
 800ff3c:	200071fc 	.word	0x200071fc

0800ff40 <abort>:
 800ff40:	2006      	movs	r0, #6
 800ff42:	b508      	push	{r3, lr}
 800ff44:	f000 f834 	bl	800ffb0 <raise>
 800ff48:	2001      	movs	r0, #1
 800ff4a:	f000 f89b 	bl	8010084 <_exit>

0800ff4e <_malloc_usable_size_r>:
 800ff4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff52:	1f18      	subs	r0, r3, #4
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	bfbc      	itt	lt
 800ff58:	580b      	ldrlt	r3, [r1, r0]
 800ff5a:	18c0      	addlt	r0, r0, r3
 800ff5c:	4770      	bx	lr

0800ff5e <_raise_r>:
 800ff5e:	291f      	cmp	r1, #31
 800ff60:	b538      	push	{r3, r4, r5, lr}
 800ff62:	4604      	mov	r4, r0
 800ff64:	460d      	mov	r5, r1
 800ff66:	d904      	bls.n	800ff72 <_raise_r+0x14>
 800ff68:	2316      	movs	r3, #22
 800ff6a:	6003      	str	r3, [r0, #0]
 800ff6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ff70:	bd38      	pop	{r3, r4, r5, pc}
 800ff72:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ff74:	b112      	cbz	r2, 800ff7c <_raise_r+0x1e>
 800ff76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ff7a:	b94b      	cbnz	r3, 800ff90 <_raise_r+0x32>
 800ff7c:	4620      	mov	r0, r4
 800ff7e:	f000 f831 	bl	800ffe4 <_getpid_r>
 800ff82:	462a      	mov	r2, r5
 800ff84:	4601      	mov	r1, r0
 800ff86:	4620      	mov	r0, r4
 800ff88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff8c:	f000 b818 	b.w	800ffc0 <_kill_r>
 800ff90:	2b01      	cmp	r3, #1
 800ff92:	d00a      	beq.n	800ffaa <_raise_r+0x4c>
 800ff94:	1c59      	adds	r1, r3, #1
 800ff96:	d103      	bne.n	800ffa0 <_raise_r+0x42>
 800ff98:	2316      	movs	r3, #22
 800ff9a:	6003      	str	r3, [r0, #0]
 800ff9c:	2001      	movs	r0, #1
 800ff9e:	e7e7      	b.n	800ff70 <_raise_r+0x12>
 800ffa0:	2400      	movs	r4, #0
 800ffa2:	4628      	mov	r0, r5
 800ffa4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ffa8:	4798      	blx	r3
 800ffaa:	2000      	movs	r0, #0
 800ffac:	e7e0      	b.n	800ff70 <_raise_r+0x12>
	...

0800ffb0 <raise>:
 800ffb0:	4b02      	ldr	r3, [pc, #8]	; (800ffbc <raise+0xc>)
 800ffb2:	4601      	mov	r1, r0
 800ffb4:	6818      	ldr	r0, [r3, #0]
 800ffb6:	f7ff bfd2 	b.w	800ff5e <_raise_r>
 800ffba:	bf00      	nop
 800ffbc:	200000e8 	.word	0x200000e8

0800ffc0 <_kill_r>:
 800ffc0:	b538      	push	{r3, r4, r5, lr}
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	4d06      	ldr	r5, [pc, #24]	; (800ffe0 <_kill_r+0x20>)
 800ffc6:	4604      	mov	r4, r0
 800ffc8:	4608      	mov	r0, r1
 800ffca:	4611      	mov	r1, r2
 800ffcc:	602b      	str	r3, [r5, #0]
 800ffce:	f000 f82b 	bl	8010028 <_kill>
 800ffd2:	1c43      	adds	r3, r0, #1
 800ffd4:	d102      	bne.n	800ffdc <_kill_r+0x1c>
 800ffd6:	682b      	ldr	r3, [r5, #0]
 800ffd8:	b103      	cbz	r3, 800ffdc <_kill_r+0x1c>
 800ffda:	6023      	str	r3, [r4, #0]
 800ffdc:	bd38      	pop	{r3, r4, r5, pc}
 800ffde:	bf00      	nop
 800ffe0:	200071fc 	.word	0x200071fc

0800ffe4 <_getpid_r>:
 800ffe4:	f000 b810 	b.w	8010008 <_getpid>

0800ffe8 <_close>:
 800ffe8:	2258      	movs	r2, #88	; 0x58
 800ffea:	4b02      	ldr	r3, [pc, #8]	; (800fff4 <_close+0xc>)
 800ffec:	f04f 30ff 	mov.w	r0, #4294967295
 800fff0:	601a      	str	r2, [r3, #0]
 800fff2:	4770      	bx	lr
 800fff4:	200071fc 	.word	0x200071fc

0800fff8 <_fstat>:
 800fff8:	2258      	movs	r2, #88	; 0x58
 800fffa:	4b02      	ldr	r3, [pc, #8]	; (8010004 <_fstat+0xc>)
 800fffc:	f04f 30ff 	mov.w	r0, #4294967295
 8010000:	601a      	str	r2, [r3, #0]
 8010002:	4770      	bx	lr
 8010004:	200071fc 	.word	0x200071fc

08010008 <_getpid>:
 8010008:	2258      	movs	r2, #88	; 0x58
 801000a:	4b02      	ldr	r3, [pc, #8]	; (8010014 <_getpid+0xc>)
 801000c:	f04f 30ff 	mov.w	r0, #4294967295
 8010010:	601a      	str	r2, [r3, #0]
 8010012:	4770      	bx	lr
 8010014:	200071fc 	.word	0x200071fc

08010018 <_isatty>:
 8010018:	2258      	movs	r2, #88	; 0x58
 801001a:	4b02      	ldr	r3, [pc, #8]	; (8010024 <_isatty+0xc>)
 801001c:	2000      	movs	r0, #0
 801001e:	601a      	str	r2, [r3, #0]
 8010020:	4770      	bx	lr
 8010022:	bf00      	nop
 8010024:	200071fc 	.word	0x200071fc

08010028 <_kill>:
 8010028:	2258      	movs	r2, #88	; 0x58
 801002a:	4b02      	ldr	r3, [pc, #8]	; (8010034 <_kill+0xc>)
 801002c:	f04f 30ff 	mov.w	r0, #4294967295
 8010030:	601a      	str	r2, [r3, #0]
 8010032:	4770      	bx	lr
 8010034:	200071fc 	.word	0x200071fc

08010038 <_lseek>:
 8010038:	2258      	movs	r2, #88	; 0x58
 801003a:	4b02      	ldr	r3, [pc, #8]	; (8010044 <_lseek+0xc>)
 801003c:	f04f 30ff 	mov.w	r0, #4294967295
 8010040:	601a      	str	r2, [r3, #0]
 8010042:	4770      	bx	lr
 8010044:	200071fc 	.word	0x200071fc

08010048 <_read>:
 8010048:	2258      	movs	r2, #88	; 0x58
 801004a:	4b02      	ldr	r3, [pc, #8]	; (8010054 <_read+0xc>)
 801004c:	f04f 30ff 	mov.w	r0, #4294967295
 8010050:	601a      	str	r2, [r3, #0]
 8010052:	4770      	bx	lr
 8010054:	200071fc 	.word	0x200071fc

08010058 <_sbrk>:
 8010058:	4a04      	ldr	r2, [pc, #16]	; (801006c <_sbrk+0x14>)
 801005a:	4603      	mov	r3, r0
 801005c:	6811      	ldr	r1, [r2, #0]
 801005e:	b909      	cbnz	r1, 8010064 <_sbrk+0xc>
 8010060:	4903      	ldr	r1, [pc, #12]	; (8010070 <_sbrk+0x18>)
 8010062:	6011      	str	r1, [r2, #0]
 8010064:	6810      	ldr	r0, [r2, #0]
 8010066:	4403      	add	r3, r0
 8010068:	6013      	str	r3, [r2, #0]
 801006a:	4770      	bx	lr
 801006c:	20007200 	.word	0x20007200
 8010070:	20007208 	.word	0x20007208

08010074 <_write>:
 8010074:	2258      	movs	r2, #88	; 0x58
 8010076:	4b02      	ldr	r3, [pc, #8]	; (8010080 <_write+0xc>)
 8010078:	f04f 30ff 	mov.w	r0, #4294967295
 801007c:	601a      	str	r2, [r3, #0]
 801007e:	4770      	bx	lr
 8010080:	200071fc 	.word	0x200071fc

08010084 <_exit>:
 8010084:	e7fe      	b.n	8010084 <_exit>
	...

08010088 <_init>:
 8010088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801008a:	bf00      	nop
 801008c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801008e:	bc08      	pop	{r3}
 8010090:	469e      	mov	lr, r3
 8010092:	4770      	bx	lr

08010094 <_fini>:
 8010094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010096:	bf00      	nop
 8010098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801009a:	bc08      	pop	{r3}
 801009c:	469e      	mov	lr, r3
 801009e:	4770      	bx	lr
