{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692909566280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692909566281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 17:39:26 2023 " "Processing started: Thu Aug 24 17:39:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692909566281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909566281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909566281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692909566451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692909566452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909574160 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909574160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909574160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909574161 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909574161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909574161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692909574196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u1 " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692909574197 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[7\] stepmotor:u1\|steps\[7\]~_emulated stepmotor:u1\|steps\[7\]~1 " "Register \"stepmotor:u1\|steps\[7\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[7\]~_emulated\" and latch \"stepmotor:u1\|steps\[7\]~1\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[6\] stepmotor:u1\|steps\[6\]~_emulated stepmotor:u1\|steps\[7\]~1 " "Register \"stepmotor:u1\|steps\[6\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[6\]~_emulated\" and latch \"stepmotor:u1\|steps\[7\]~1\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[5\] stepmotor:u1\|steps\[5\]~_emulated stepmotor:u1\|steps\[5\]~7 " "Register \"stepmotor:u1\|steps\[5\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[5\]~_emulated\" and latch \"stepmotor:u1\|steps\[5\]~7\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[4\] stepmotor:u1\|steps\[4\]~_emulated stepmotor:u1\|steps\[4\]~11 " "Register \"stepmotor:u1\|steps\[4\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[4\]~_emulated\" and latch \"stepmotor:u1\|steps\[4\]~11\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[3\] stepmotor:u1\|steps\[3\]~_emulated stepmotor:u1\|steps\[3\]~15 " "Register \"stepmotor:u1\|steps\[3\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[3\]~_emulated\" and latch \"stepmotor:u1\|steps\[3\]~15\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[2\] stepmotor:u1\|steps\[2\]~_emulated stepmotor:u1\|steps\[2\]~19 " "Register \"stepmotor:u1\|steps\[2\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[2\]~_emulated\" and latch \"stepmotor:u1\|steps\[2\]~19\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[1\] stepmotor:u1\|steps\[1\]~_emulated stepmotor:u1\|steps\[1\]~23 " "Register \"stepmotor:u1\|steps\[1\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[1\]~_emulated\" and latch \"stepmotor:u1\|steps\[1\]~23\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepmotor:u1\|steps\[0\] stepmotor:u1\|steps\[0\]~_emulated stepmotor:u1\|steps\[0\]~27 " "Register \"stepmotor:u1\|steps\[0\]\" is converted into an equivalent circuit using register \"stepmotor:u1\|steps\[0\]~_emulated\" and latch \"stepmotor:u1\|steps\[0\]~27\"" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692909574541 "|toplevel|stepmotor:u1|steps[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1692909574541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692909574631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692909574881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692909574881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692909574905 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692909574905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692909574905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692909574905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692909574908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 17:39:34 2023 " "Processing ended: Thu Aug 24 17:39:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692909574908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692909574908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692909574908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909574908 ""}
