ExecStartTime: 1671083749
Domain of the design: Unit Level Test
RegID: 23
timeout: 45
Device: GEMINI
Strategy: delay
INFO: Created design: read_netlist_blif_accumulator. Project type: gate-level

INFO: Reading BLIF /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/read_netlist_blif_accumulator/results_dir/.././rtl/read_netlist_blif_accumulator_post_synth.blif

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: read_netlist_blif_accumulator
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Skipping synthesis, gate-level design.
INFO: PAC: ##################################################
INFO: PAC: Packing for design: read_netlist_blif_accumulator
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 10.7 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.09 seconds (max_rss 18.1 MiB, delta_rss +7.4 MiB)
Circuit file: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 19
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 312
    .input     :      23
    .output    :      38
    0-LUT      :       2
    6-LUT      :     115
    adder_carry:      76
    dffsre     :      58
  Nets  : 346
    Avg Fanout:     2.4
    Max Fanout:   176.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1193
  Timing Graph Edges: 1872
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58 pins (4.9%), 58 blocks (18.6%)
# Load Timing Constraints

SDC file 'read_netlist_blif_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '../.././rtl/read_netlist_blif_accumulator_post_synth.blif'.

After removing unused inputs...
	total blocks: 312, total nets: 346, total inputs: 23, total outputs: 38
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     9/242       3%                            3   106 x 77    
    18/242       7%                            3   106 x 77    
    27/242      11%                            5   106 x 77    
    36/242      14%                            6   106 x 77    
    45/242      18%                            6   106 x 77    
    54/242      22%                            7   106 x 77    
    63/242      26%                            7   106 x 77    
    72/242      29%                            8   106 x 77    
    81/242      33%                            8   106 x 77    
    90/242      37%                            9   106 x 77    
    99/242      40%                            9   106 x 77    
   108/242      44%                           10   106 x 77    
   117/242      48%                           10   106 x 77    
   126/242      52%                           10   106 x 77    
   135/242      55%                           11   106 x 77    
   144/242      59%                           11   106 x 77    
   153/242      63%                           12   106 x 77    
   162/242      66%                           13   106 x 77    
   171/242      70%                           13   106 x 77    
   180/242      74%                           14   106 x 77    
   189/242      78%                           23   106 x 77    
   198/242      81%                           32   106 x 77    
   207/242      85%                           41   106 x 77    
   216/242      89%                           50   106 x 77    
   225/242      92%                           59   106 x 77    
   234/242      96%                           68   106 x 77    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 79
  LEs used for logic and registers    : 0
  LEs used for logic only             : 79
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.2988e-05 sec
Full Max Req/Worst Slack updates 1 in 7.734e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.567e-05 sec
FPGA sized to 106 x 77 (104x75)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         61                               0.622951                     0.377049   
       clb         16                                 17.375                      11.0625   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 146 out of 346 nets, 200 nets not absorbed.

Netlist conversion complete.

# Packing took 0.71 seconds (max_rss 22.9 MiB, delta_rss +3.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'read_netlist_blif_accumulator_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.08 seconds (max_rss 60.9 MiB, delta_rss +38.0 MiB)
Warning 143: Netlist contains 0 global net to non-global architecture pin connections
Warning 144: Logic block #14 ($false) has only 1 output pin '$false.O[12]'. It may be a constant generator.
Warning 145: Logic block #15 ($true) has only 1 output pin '$true.O[12]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 200
Netlist num_blocks: 77
Netlist EMPTY blocks: 0.
Netlist io blocks: 61.
Netlist clb blocks: 16.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 23
Netlist output pins: 38

Pb types usage...
  io                 : 61
   io_output         : 38
    outpad           : 38
   io_input          : 23
    inpad            : 23
  clb                : 16
   fle               : 107
    ble6             : 2
     lut6            : 2
      lut            : 2
     ff              : 2
      DFFSRE         : 2
    lut5inter        : 105
     ble5            : 207
      flut5          : 131
       lut5          : 96
        lut          : 96
       ff            : 56
        DFFSRE       : 56
      soft_adder     : 76
       adder         : 76
        lut4         : 19
         lut         : 19
        adder_carry  : 76

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		61	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		16	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.9 MiB, delta_rss +0.0 MiB)
Warning 146: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 147: Sized nonsensical R=0 transistor to minimum width
Warning 148: Sized nonsensical R=0 transistor to minimum width
Warning 149: Sized nonsensical R=0 transistor to minimum width
Warning 150: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.92 seconds (max_rss 1109.6 MiB, delta_rss +1048.7 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 21.28 seconds (max_rss 1109.6 MiB, delta_rss +1048.7 MiB)


Flow timing analysis took 0.000347909 seconds (0.000279102 STA, 6.8807e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 22.97 seconds (max_rss 1109.6 MiB)
INFO: PAC: Design read_netlist_blif_accumulator is packed
INFO: GPL: ##################################################
INFO: GPL: Global Placement for design: read_netlist_blif_accumulator
INFO: GPL: ##################################################
INFO: GPL: Design read_netlist_blif_accumulator is globally placed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: read_netlist_blif_accumulator
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --blif ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --output read_netlist_blif_accumulator_pin_loc.place --assign_unconstrained_pins in_define_order
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_clusters read_netlist_blif_accumulator_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_clusters read_netlist_blif_accumulator_pin_loc.place


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 10.7 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'read_netlist_blif_accumulator_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: read_netlist_blif_accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.09 seconds (max_rss 18.1 MiB, delta_rss +7.4 MiB)
Circuit file: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 19
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 312
    .input     :      23
    .output    :      38
    0-LUT      :       2
    6-LUT      :     115
    adder_carry:      76
    dffsre     :      58
  Nets  : 346
    Avg Fanout:     2.4
    Max Fanout:   176.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1193
  Timing Graph Edges: 1872
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58 pins (4.9%), 58 blocks (18.6%)
# Load Timing Constraints

SDC file 'read_netlist_blif_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'read_netlist_blif_accumulator_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.08 seconds (max_rss 59.9 MiB, delta_rss +40.6 MiB)
Warning 143: Netlist contains 0 global net to non-global architecture pin connections
Warning 144: Logic block #14 ($false) has only 1 output pin '$false.O[12]'. It may be a constant generator.
Warning 145: Logic block #15 ($true) has only 1 output pin '$true.O[12]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 200
Netlist num_blocks: 77
Netlist EMPTY blocks: 0.
Netlist io blocks: 61.
Netlist clb blocks: 16.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 23
Netlist output pins: 38

Pb types usage...
  io                 : 61
   io_output         : 38
    outpad           : 38
   io_input          : 23
    inpad            : 23
  clb                : 16
   fle               : 107
    ble6             : 2
     lut6            : 2
      lut            : 2
     ff              : 2
      DFFSRE         : 2
    lut5inter        : 105
     ble5            : 207
      flut5          : 131
       lut5          : 96
        lut          : 96
       ff            : 56
        DFFSRE       : 56
      soft_adder     : 76
       adder         : 76
        lut4         : 19
         lut         : 19
        adder_carry  : 76

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		61	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		16	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.9 MiB, delta_rss +0.0 MiB)
Warning 146: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 147: Sized nonsensical R=0 transistor to minimum width
Warning 148: Sized nonsensical R=0 transistor to minimum width
Warning 149: Sized nonsensical R=0 transistor to minimum width
Warning 150: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.78 seconds (max_rss 1109.0 MiB, delta_rss +1049.0 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 21.13 seconds (max_rss 1109.0 MiB, delta_rss +1049.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 97.71 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 151: Found no more sample locations for SOURCE in io_top
Warning 152: Found no more sample locations for OPIN in io_top
Warning 153: Found no more sample locations for SOURCE in io_right
Warning 154: Found no more sample locations for OPIN in io_right
Warning 155: Found no more sample locations for SOURCE in io_bottom
Warning 156: Found no more sample locations for OPIN in io_bottom
Warning 157: Found no more sample locations for SOURCE in io_left
Warning 158: Found no more sample locations for OPIN in io_left
Warning 159: Found no more sample locations for SOURCE in clb
Warning 160: Found no more sample locations for OPIN in clb
Warning 161: Found no more sample locations for SOURCE in dsp
Warning 162: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.22 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 97.93 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 11.34 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 11.39 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Reading read_netlist_blif_accumulator_pin_loc.place.

Successfully read constraints file read_netlist_blif_accumulator_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)

There are 307 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 13159

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 65.7966 td_cost: 3.87698e-07
Initial placement estimated Critical Path Delay (CPD): 21.0157 ns
Initial placement estimated setup Total Negative Slack (sTNS): -864.838 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -21.0157 ns

Initial placement estimated setup slack histogram:
[ -2.1e-08: -1.9e-08)  3 (  3.1%) |****
[ -1.9e-08: -1.7e-08)  6 (  6.2%) |********
[ -1.7e-08: -1.5e-08) 18 ( 18.8%) |*************************
[ -1.5e-08: -1.3e-08)  8 (  8.3%) |***********
[ -1.3e-08: -1.1e-08)  3 (  3.1%) |****
[ -1.1e-08: -9.1e-09)  0 (  0.0%) |
[ -9.1e-09: -7.1e-09)  0 (  0.0%) |
[ -7.1e-09: -5.1e-09) 34 ( 35.4%) |************************************************
[ -5.1e-09: -3.1e-09)  5 (  5.2%) |*******
[ -3.1e-09: -1.1e-09) 19 ( 19.8%) |***************************
Placement contains 2 placement macros involving 6 blocks (average macro size 3.000000)

Moves per temperature: 163
Warning 163: Starting t: 26 of 77 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.6e-03   0.925      15.28 1.1627e-07  12.252       -484  -12.252   0.153  0.0385  105.0     1.00       163  0.200
   2    0.0 2.4e-03   0.972      14.30 5.8294e-08  10.272       -476  -10.272   0.104  0.0098   74.9     3.03       326  0.950
   3    0.0 2.3e-03   0.988      13.87 4.4094e-08   9.912       -462   -9.912   0.049  0.0054   49.8     4.72       489  0.950
   4    0.0 2.2e-03   0.999      13.74 3.7653e-08   9.808       -460   -9.808   0.037  0.0012   30.3     6.03       652  0.950
   5    0.0 2.1e-03   0.989      13.68 3.4239e-08   9.808       -461   -9.808   0.055  0.0120   18.1     6.85       815  0.950
   6    0.0 2.0e-03   1.003      13.66 3.1716e-08   9.808       -463   -9.808   0.104  0.0046   11.1     7.32       978  0.950
   7    0.0 1.9e-03   0.997      13.68 3.1447e-08  10.080       -463  -10.080   0.147  0.0020    7.4     7.57      1141  0.950
   8    0.0 1.8e-03   0.997      13.67 3.0992e-08  10.032       -468  -10.032   0.135  0.0033    5.2     7.72      1304  0.950
   9    0.0 1.7e-03   0.999      13.64 3.1254e-08   9.912       -464   -9.912   0.092  0.0023    3.6     7.82      1467  0.950
  10    0.0 1.6e-03   1.001      13.73 3.0827e-08   9.912       -466   -9.912   0.166  0.0035    2.4     7.91      1630  0.950
  11    0.0 1.5e-03   0.999      13.55 3.1003e-08   9.784       -465   -9.784   0.104  0.0006    1.7     7.95      1793  0.950
  12    0.0 1.5e-03   0.997      13.56 3.0477e-08   9.880       -470   -9.880   0.129  0.0014    1.1     7.99      1956  0.950
  13    0.0 1.4e-03   0.996      13.52 3.0915e-08   9.784       -464   -9.784   0.061  0.0013    1.0     8.00      2119  0.950
  14    0.0 1.1e-03   0.999      13.52 3.09e-08     9.784       -465   -9.784   0.086  0.0004    1.0     8.00      2282  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=13.5288, TD costs=3.09103e-08, CPD=  9.784 (ns) 
  15    0.0 8.9e-04   1.000      13.52 3.0901e-08   9.784       -465   -9.784   0.061  0.0002    1.0     8.00      2445  0.800
  16    0.0 7.1e-04   0.997      13.54 3.0491e-08   9.880       -470   -9.880   0.086  0.0014    1.0     8.00      2608  0.800
  17    0.0 5.7e-04   1.000      13.54 3.0907e-08   9.784       -465   -9.784   0.067  0.0004    1.0     8.00      2771  0.800
  18    0.0 4.5e-04   0.997      13.52 3.0513e-08   9.880       -470   -9.880   0.080  0.0019    1.0     8.00      2934  0.800
  19    0.0 3.6e-04   1.000      13.51 3.0898e-08   9.784       -465   -9.784   0.037  0.0002    1.0     8.00      3097  0.800
  20    0.0 2.9e-04   0.996      13.50 3.0455e-08   9.880       -470   -9.880   0.092  0.0002    1.0     8.00      3260  0.800
  21    0.0 2.3e-04   0.999      13.50 3.0895e-08   9.784       -465   -9.784   0.043  0.0003    1.0     8.00      3423  0.800
  22    0.0 1.9e-04   0.996      13.50 3.0455e-08   9.880       -470   -9.880   0.037  0.0003    1.0     8.00      3586  0.800
  23    0.0 1.5e-04   1.000      13.51 3.0901e-08   9.784       -465   -9.784   0.049  0.0002    1.0     8.00      3749  0.800
  24    0.0 1.2e-04   1.000      13.50 3.0907e-08   9.784       -465   -9.784   0.037  0.0001    1.0     8.00      3912  0.800
  25    0.0 9.5e-05   1.000      13.50 3.0707e-08   9.880       -470   -9.880   0.025  0.0000    1.0     8.00      4075  0.800
  26    0.0 7.6e-05   1.000      13.50 3.0707e-08   9.880       -470   -9.880   0.037  0.0000    1.0     8.00      4238  0.800
  27    0.0 6.1e-05   0.996      13.50 3.0455e-08   9.880       -470   -9.880   0.006  0.0000    1.0     8.00      4401  0.800
  28    0.0 4.9e-05   1.000      13.50 3.0892e-08   9.784       -465   -9.784   0.012  0.0000    1.0     8.00      4564  0.800
  29    0.0 3.9e-05   0.998      13.50 3.0581e-08   9.880       -470   -9.880   0.012  0.0029    1.0     8.00      4727  0.800
  30    0.0 3.1e-05   1.000      13.50 3.0892e-08   9.784       -465   -9.784   0.018  0.0000    1.0     8.00      4890  0.800
  31    0.0 0.0e+00   0.996      13.50 3.0455e-08   9.880       -470   -9.880   0.006  0.0000    1.0     8.00      5053  0.800
## Placement Quench took 0.00 seconds (max_rss 1109.0 MiB)
post-quench CPD = 9.78408 (ns) 

BB estimate of min-dist (placement) wire length: 2699

Completed placement consistency check successfully.

Swaps called: 5130

Aborted Move Reasons:
  macro_from swap to location illegal: 27

Placement estimated critical path delay (least slack): 9.78408 ns, Fmax: 102.207 MHz
Placement estimated setup Worst Negative Slack (sWNS): -9.78408 ns
Placement estimated setup Total Negative Slack (sTNS): -465.136 ns

Placement estimated setup slack histogram:
[ -9.8e-09: -8.9e-09)  9 (  9.4%) |*************
[ -8.9e-09:   -8e-09)  6 (  6.2%) |********
[   -8e-09: -7.2e-09)  7 (  7.3%) |**********
[ -7.2e-09: -6.3e-09)  1 (  1.0%) |*
[ -6.3e-09: -5.4e-09)  8 (  8.3%) |***********
[ -5.4e-09: -4.5e-09) 11 ( 11.5%) |****************
[ -4.5e-09: -3.6e-09) 34 ( 35.4%) |************************************************
[ -3.6e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -1.9e-09)  0 (  0.0%) |
[ -1.9e-09:   -1e-09) 20 ( 20.8%) |****************************

Placement estimated geomean non-virtual intra-domain period: 9.78408 ns (102.207 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 9.78408 ns (102.207 MHz)

Placement cost: 0.995895, bb_cost: 13.4953, td_cost: 3.09103e-08, 

Placement resource usage:
  io  implemented as io_left: 61
  clb implemented as clb    : 16

Placement number of temperatures: 31
Placement total # of swap attempts: 5130
	Swaps accepted:  373 ( 7.3 %)
	Swaps rejected: 4234 (82.5 %)
	Swaps aborted :  523 (10.2 %)


Percentage of different move types:
	Uniform move: 37.08 % (acc=7.15 %, rej=91.43 %, aborted=1.42 %)
	Median move: 12.44 % (acc=8.46 %, rej=71.79 %, aborted=19.75 %)
	W. Centroid move: 15.93 % (acc=11.51 %, rej=75.89 %, aborted=12.61 %)
	Centroid move: 13.45 % (acc=11.59 %, rej=76.52 %, aborted=11.88 %)
	W. Median move: 10.60 % (acc=1.10 %, rej=64.89 %, aborted=34.01 %)
	Crit. Uniform move: 8.01 % (acc=0.73 %, rej=99.27 %, aborted=0.00 %)
	Feasible Region move: 2.50 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000258008 seconds (0.000213899 STA, 4.4109e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0130771 seconds (0.0114881 STA, 0.00158899 slack) (33 full updates: 33 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 1109.0 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0130771 seconds (0.0114881 STA, 0.00158899 slack) (33 full updates: 33 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 131.64 seconds (max_rss 1109.0 MiB)
Incr Slack updates 33 in 0.000481366 sec
Full Max Req/Worst Slack updates 16 in 0.000104081 sec
Incr Max Req/Worst Slack updates 17 in 0.000114922 sec
Incr Criticality updates 7 in 0.000135626 sec
Full Criticality updates 26 in 0.000539843 sec
INFO: PLC: Design read_netlist_blif_accumulator is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: read_netlist_blif_accumulator
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.04 seconds (max_rss 10.7 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: read_netlist_blif_accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.10 seconds (max_rss 18.1 MiB, delta_rss +7.4 MiB)
Circuit file: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 19
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 312
    .input     :      23
    .output    :      38
    0-LUT      :       2
    6-LUT      :     115
    adder_carry:      76
    dffsre     :      58
  Nets  : 346
    Avg Fanout:     2.4
    Max Fanout:   176.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1193
  Timing Graph Edges: 1872
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58 pins (4.9%), 58 blocks (18.6%)
# Load Timing Constraints

SDC file 'read_netlist_blif_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'read_netlist_blif_accumulator_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.08 seconds (max_rss 59.9 MiB, delta_rss +40.6 MiB)
Warning 143: Netlist contains 0 global net to non-global architecture pin connections
Warning 144: Logic block #14 ($false) has only 1 output pin '$false.O[12]'. It may be a constant generator.
Warning 145: Logic block #15 ($true) has only 1 output pin '$true.O[12]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 200
Netlist num_blocks: 77
Netlist EMPTY blocks: 0.
Netlist io blocks: 61.
Netlist clb blocks: 16.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 23
Netlist output pins: 38

Pb types usage...
  io                 : 61
   io_output         : 38
    outpad           : 38
   io_input          : 23
    inpad            : 23
  clb                : 16
   fle               : 107
    ble6             : 2
     lut6            : 2
      lut            : 2
     ff              : 2
      DFFSRE         : 2
    lut5inter        : 105
     ble5            : 207
      flut5          : 131
       lut5          : 96
        lut          : 96
       ff            : 56
        DFFSRE       : 56
      soft_adder     : 76
       adder         : 76
        lut4         : 19
         lut         : 19
        adder_carry  : 76

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		61	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		16	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.9 MiB, delta_rss +0.0 MiB)
Warning 146: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 147: Sized nonsensical R=0 transistor to minimum width
Warning 148: Sized nonsensical R=0 transistor to minimum width
Warning 149: Sized nonsensical R=0 transistor to minimum width
Warning 150: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.97 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 21.33 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)

# Load Placement
Reading read_netlist_blif_accumulator_post_synth.place.

Successfully read read_netlist_blif_accumulator_post_synth.place.

# Load Placement took 0.09 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 94.99 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 151: Found no more sample locations for SOURCE in io_top
Warning 152: Found no more sample locations for OPIN in io_top
Warning 153: Found no more sample locations for SOURCE in io_right
Warning 154: Found no more sample locations for OPIN in io_right
Warning 155: Found no more sample locations for SOURCE in io_bottom
Warning 156: Found no more sample locations for OPIN in io_bottom
Warning 157: Found no more sample locations for SOURCE in io_left
Warning 158: Found no more sample locations for OPIN in io_left
Warning 159: Found no more sample locations for SOURCE in clb
Warning 160: Found no more sample locations for OPIN in clb
Warning 161: Found no more sample locations for SOURCE in dsp
Warning 162: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.27 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 95.26 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 43 ( 13.6%) |**********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 21 (  6.6%) |***********
[      0.3:      0.4) 14 (  4.4%) |*******
[      0.4:      0.5)  6 (  1.9%) |***
[      0.5:      0.6) 49 ( 15.5%) |*************************
[      0.6:      0.7) 32 ( 10.1%) |****************
[      0.7:      0.8) 30 (  9.5%) |***************
[      0.8:      0.9) 26 (  8.2%) |*************
[      0.9:        1) 95 ( 30.1%) |************************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   60987     199     307     134 ( 0.006%)    3555 ( 0.1%)    9.273     -481.8     -9.273      0.000      0.000      N/A
   2    0.0     0.5    1   47754     128     225      66 ( 0.003%)    3568 ( 0.1%)    9.273     -479.0     -9.273      0.000      0.000      N/A
   3    0.0     0.6    1   32453      98     165      69 ( 0.003%)    3588 ( 0.1%)    9.273     -480.6     -9.273      0.000      0.000      N/A
   4    0.0     0.8    0   26544      82     143      45 ( 0.002%)    3579 ( 0.1%)    9.273     -482.0     -9.273      0.000      0.000      N/A
   5    0.0     1.1    0   22579      70     126      37 ( 0.002%)    3614 ( 0.1%)    9.273     -483.2     -9.273      0.000      0.000      N/A
   6    0.0     1.4    0   19914      55     107      29 ( 0.001%)    3644 ( 0.1%)    9.273     -483.5     -9.273      0.000      0.000      N/A
   7    0.0     1.9    0   20369      49      91      21 ( 0.001%)    3648 ( 0.1%)    9.273     -481.5     -9.273      0.000      0.000      N/A
   8    0.0     2.4    0   18449      37      81      16 ( 0.001%)    3687 ( 0.1%)    9.273     -482.8     -9.273      0.000      0.000      N/A
   9    0.0     3.1    1   11344      26      45      12 ( 0.001%)    3696 ( 0.1%)    9.273     -481.7     -9.273      0.000      0.000      N/A
  10    0.0     4.1    0    6720      22      41       8 ( 0.000%)    3694 ( 0.1%)    9.273     -481.8     -9.273      0.000      0.000       18
  11    0.0     5.3    0    2645      12      17       4 ( 0.000%)    3712 ( 0.1%)    9.273     -482.0     -9.273      0.000      0.000       17
  12    0.0     6.9    0    4617       9      14       3 ( 0.000%)    3723 ( 0.1%)    9.273     -481.9     -9.273      0.000      0.000       15
  13    0.0     9.0    0     597       4       4       2 ( 0.000%)    3728 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
  14    0.0    11.6    0     704       3       5       1 ( 0.000%)    3730 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
  15    0.0    15.1    0     865       2       5       1 ( 0.000%)    3734 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       14
  16    0.0    19.7    0     958       1       3       0 ( 0.000%)    3727 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
Restoring best routing
Critical path: 9.2731 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 43 ( 13.6%) |**********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  9 (  2.8%) |*****
[      0.3:      0.4) 26 (  8.2%) |*************
[      0.4:      0.5)  1 (  0.3%) |*
[      0.5:      0.6) 38 ( 12.0%) |*******************
[      0.6:      0.7) 42 ( 13.3%) |*********************
[      0.7:      0.8) 31 (  9.8%) |****************
[      0.8:      0.9) 30 (  9.5%) |***************
[      0.9:        1) 96 ( 30.4%) |************************************************
Router Stats: total_nets_routed: 797 total_connections_routed: 1379 total_heap_pushes: 277499 total_heap_pops: 63389
# Routing took 0.41 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.05 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 105448713
Circuit successfully routed with a channel width factor of 200.
Warning 163: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 4.81407  Maximum # of bends: 52

Number of global nets: 1
Number of routed nets (nonglobal): 199
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3727, average net length: 18.7286
	Maximum net length: 135

Wire length results in terms of physical segments...
	Total wiring segments used: 1354, average wire segments per net: 6.80402
	Maximum segments used by a net: 63
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     2 (  0.0%) |
[      0.2:      0.3)    10 (  0.1%) |
[      0.1:      0.2)    24 (  0.2%) |
[        0:      0.1) 15924 ( 99.8%) |*********************************************
Maximum routing channel utilization:      0.31 at (17,32)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      200
                         1       0   0.000      200
                         2       0   0.000      200
                         3       0   0.000      200
                         4       3   0.028      200
                         5       0   0.000      200
                         6       0   0.000      200
                         7       1   0.019      200
                         8       4   0.170      200
                         9       4   0.160      200
                        10       1   0.038      200
                        11       5   0.160      200
                        12       5   0.198      200
                        13       2   0.047      200
                        14       4   0.198      200
                        15       4   0.198      200
                        16       3   0.208      200
                        17       4   0.236      200
                        18       5   0.264      200
                        19       7   0.443      200
                        20       7   0.613      200
                        21       5   0.377      200
                        22       3   0.264      200
                        23       7   0.415      200
                        24       5   0.425      200
                        25       3   0.311      200
                        26       6   0.415      200
                        27       7   0.698      200
                        28      10   1.226      200
                        29      32   1.915      200
                        30      38   2.358      200
                        31      52   2.840      200
                        32      62   3.104      200
                        33      29   1.292      200
                        34       5   0.132      200
                        35       2   0.047      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   3.234      200
                         1       4   0.714      200
                         2       6   0.714      200
                         3       9   1.039      200
                         4       4   0.584      200
                         5       3   0.286      200
                         6       2   0.325      200
                         7       6   0.584      200
                         8       3   0.364      200
                         9       3   0.312      200
                        10       5   0.662      200
                        11       6   0.597      200
                        12      10   0.766      200
                        13       4   0.403      200
                        14       6   0.753      200
                        15      10   0.883      200
                        16      31   2.091      200
                        17      58   3.818      200
                        18      11   0.805      200
                        19      36   2.403      200
                        20      22   1.143      200
                        21       2   0.039      200
                        22       0   0.000      200
                        23       0   0.000      200
                        24       0   0.000      200
                        25       0   0.000      200
                        26       0   0.000      200
                        27       0   0.000      200
                        28       0   0.000      200
                        29       0   0.000      200
                        30       0   0.000      200
                        31       0   0.000      200
                        32       0   0.000      200
                        33       0   0.000      200
                        34       0   0.000      200
                        35       0   0.000      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
                        76       0   0.000      200
                        77       0   0.000      200
                        78       0   0.000      200
                        79       0   0.000      200
                        80       0   0.000      200
                        81       0   0.000      200
                        82       0   0.000      200
                        83       0   0.000      200
                        84       0   0.000      200
                        85       0   0.000      200
                        86       0   0.000      200
                        87       0   0.000      200
                        88       0   0.000      200
                        89       0   0.000      200
                        90       0   0.000      200
                        91       0   0.000      200
                        92       0   0.000      200
                        93       0   0.000      200
                        94       0   0.000      200
                        95       0   0.000      200
                        96       0   0.000      200
                        97       0   0.000      200
                        98       0   0.000      200
                        99       0   0.000      200
                       100       0   0.000      200
                       101       0   0.000      200
                       102       0   0.000      200
                       103       0   0.000      200
                       104       0   0.000      200

Total tracks in x-direction: 15200, in y-direction: 21000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.2379e+08
	Total used logic block area: 862304

Routing area (in minimum width transistor areas)...
	Total routing area: 1.17743e+08, per logic tile: 14425.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 316160
                                                      Y      1 315000
                                                      X      4 325280
                                                      Y      4 327600

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000791
                                            4     0.00138

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000933
                                            4      0.0011

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00173
                                 L4    1     0.00247

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-10:  8.7e-10) 17 ( 17.7%) |*****************************************
[  8.7e-10:  1.3e-09) 20 ( 20.8%) |************************************************
[  1.3e-09:  1.8e-09) 18 ( 18.8%) |*******************************************
[  1.8e-09:  2.2e-09)  3 (  3.1%) |*******
[  2.2e-09:  2.7e-09)  0 (  0.0%) |
[  2.7e-09:  3.1e-09)  0 (  0.0%) |
[  3.1e-09:  3.5e-09)  0 (  0.0%) |
[  3.5e-09:    4e-09)  8 (  8.3%) |*******************
[    4e-09:  4.4e-09) 20 ( 20.8%) |************************************************
[  4.4e-09:  4.9e-09) 10 ( 10.4%) |************************

Final critical path delay (least slack): 9.2731 ns, Fmax: 107.839 MHz
Final setup Worst Negative Slack (sWNS): -9.2731 ns
Final setup Total Negative Slack (sTNS): -482.247 ns

Final setup slack histogram:
[ -9.3e-09: -8.5e-09)  8 (  8.3%) |*****************
[ -8.5e-09: -7.7e-09) 10 ( 10.4%) |*********************
[ -7.7e-09: -6.9e-09)  4 (  4.2%) |********
[ -6.9e-09: -6.1e-09)  3 (  3.1%) |******
[ -6.1e-09: -5.4e-09)  9 (  9.4%) |*******************
[ -5.4e-09: -4.6e-09) 23 ( 24.0%) |************************************************
[ -4.6e-09: -3.8e-09) 19 ( 19.8%) |****************************************
[ -3.8e-09:   -3e-09)  0 (  0.0%) |
[   -3e-09: -2.2e-09)  0 (  0.0%) |
[ -2.2e-09: -1.5e-09) 20 ( 20.8%) |******************************************

Final geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)

Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.v
Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.blif
Writing Implementation SDF    : read_netlist_blif_accumulator_post_synthesis.sdf
Incr Slack updates 1 in 3.1042e-05 sec
Full Max Req/Worst Slack updates 1 in 8.131e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.7992e-05 sec
Flow timing analysis took 0.034776 seconds (0.0330739 STA, 0.00170213 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 118.41 seconds (max_rss 1108.4 MiB)
Incr Slack updates 17 in 0.000402003 sec
Full Max Req/Worst Slack updates 2 in 1.7475e-05 sec
Incr Max Req/Worst Slack updates 15 in 0.000120973 sec
Incr Criticality updates 15 in 0.000327535 sec
Full Criticality updates 2 in 4.7685e-05 sec
INFO: RTE: Design read_netlist_blif_accumulator is routed
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: read_netlist_blif_accumulator
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 10.7 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: read_netlist_blif_accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.09 seconds (max_rss 18.1 MiB, delta_rss +7.4 MiB)
Circuit file: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 19
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 312
    .input     :      23
    .output    :      38
    0-LUT      :       2
    6-LUT      :     115
    adder_carry:      76
    dffsre     :      58
  Nets  : 346
    Avg Fanout:     2.4
    Max Fanout:   176.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1193
  Timing Graph Edges: 1872
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58 pins (4.9%), 58 blocks (18.6%)
# Load Timing Constraints

SDC file 'read_netlist_blif_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'read_netlist_blif_accumulator_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.08 seconds (max_rss 59.9 MiB, delta_rss +40.6 MiB)
Warning 143: Netlist contains 0 global net to non-global architecture pin connections
Warning 144: Logic block #14 ($false) has only 1 output pin '$false.O[12]'. It may be a constant generator.
Warning 145: Logic block #15 ($true) has only 1 output pin '$true.O[12]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 200
Netlist num_blocks: 77
Netlist EMPTY blocks: 0.
Netlist io blocks: 61.
Netlist clb blocks: 16.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 23
Netlist output pins: 38

Pb types usage...
  io                 : 61
   io_output         : 38
    outpad           : 38
   io_input          : 23
    inpad            : 23
  clb                : 16
   fle               : 107
    ble6             : 2
     lut6            : 2
      lut            : 2
     ff              : 2
      DFFSRE         : 2
    lut5inter        : 105
     ble5            : 207
      flut5          : 131
       lut5          : 96
        lut          : 96
       ff            : 56
        DFFSRE       : 56
      soft_adder     : 76
       adder         : 76
        lut4         : 19
         lut         : 19
        adder_carry  : 76

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		61	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		16	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.9 MiB, delta_rss +0.0 MiB)
Warning 146: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 147: Sized nonsensical R=0 transistor to minimum width
Warning 148: Sized nonsensical R=0 transistor to minimum width
Warning 149: Sized nonsensical R=0 transistor to minimum width
Warning 150: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 20.06 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 21.35 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)

# Load Placement
Reading read_netlist_blif_accumulator_post_synth.place.

Successfully read read_netlist_blif_accumulator_post_synth.place.

# Load Placement took 0.09 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.10 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.06 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 105448713
Circuit successfully routed with a channel width factor of 200.
Warning 151: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 4.81407  Maximum # of bends: 52

Number of global nets: 1
Number of routed nets (nonglobal): 199
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3727, average net length: 18.7286
	Maximum net length: 135

Wire length results in terms of physical segments...
	Total wiring segments used: 1354, average wire segments per net: 6.80402
	Maximum segments used by a net: 63
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     2 (  0.0%) |
[      0.2:      0.3)    10 (  0.1%) |
[      0.1:      0.2)    24 (  0.2%) |
[        0:      0.1) 15924 ( 99.8%) |*********************************************
Maximum routing channel utilization:      0.31 at (17,32)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      200
                         1       0   0.000      200
                         2       0   0.000      200
                         3       0   0.000      200
                         4       3   0.028      200
                         5       0   0.000      200
                         6       0   0.000      200
                         7       1   0.019      200
                         8       4   0.170      200
                         9       4   0.160      200
                        10       1   0.038      200
                        11       5   0.160      200
                        12       5   0.198      200
                        13       2   0.047      200
                        14       4   0.198      200
                        15       4   0.198      200
                        16       3   0.208      200
                        17       4   0.236      200
                        18       5   0.264      200
                        19       7   0.443      200
                        20       7   0.613      200
                        21       5   0.377      200
                        22       3   0.264      200
                        23       7   0.415      200
                        24       5   0.425      200
                        25       3   0.311      200
                        26       6   0.415      200
                        27       7   0.698      200
                        28      10   1.226      200
                        29      32   1.915      200
                        30      38   2.358      200
                        31      52   2.840      200
                        32      62   3.104      200
                        33      29   1.292      200
                        34       5   0.132      200
                        35       2   0.047      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   3.234      200
                         1       4   0.714      200
                         2       6   0.714      200
                         3       9   1.039      200
                         4       4   0.584      200
                         5       3   0.286      200
                         6       2   0.325      200
                         7       6   0.584      200
                         8       3   0.364      200
                         9       3   0.312      200
                        10       5   0.662      200
                        11       6   0.597      200
                        12      10   0.766      200
                        13       4   0.403      200
                        14       6   0.753      200
                        15      10   0.883      200
                        16      31   2.091      200
                        17      58   3.818      200
                        18      11   0.805      200
                        19      36   2.403      200
                        20      22   1.143      200
                        21       2   0.039      200
                        22       0   0.000      200
                        23       0   0.000      200
                        24       0   0.000      200
                        25       0   0.000      200
                        26       0   0.000      200
                        27       0   0.000      200
                        28       0   0.000      200
                        29       0   0.000      200
                        30       0   0.000      200
                        31       0   0.000      200
                        32       0   0.000      200
                        33       0   0.000      200
                        34       0   0.000      200
                        35       0   0.000      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
                        76       0   0.000      200
                        77       0   0.000      200
                        78       0   0.000      200
                        79       0   0.000      200
                        80       0   0.000      200
                        81       0   0.000      200
                        82       0   0.000      200
                        83       0   0.000      200
                        84       0   0.000      200
                        85       0   0.000      200
                        86       0   0.000      200
                        87       0   0.000      200
                        88       0   0.000      200
                        89       0   0.000      200
                        90       0   0.000      200
                        91       0   0.000      200
                        92       0   0.000      200
                        93       0   0.000      200
                        94       0   0.000      200
                        95       0   0.000      200
                        96       0   0.000      200
                        97       0   0.000      200
                        98       0   0.000      200
                        99       0   0.000      200
                       100       0   0.000      200
                       101       0   0.000      200
                       102       0   0.000      200
                       103       0   0.000      200
                       104       0   0.000      200

Total tracks in x-direction: 15200, in y-direction: 21000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.2379e+08
	Total used logic block area: 862304

Routing area (in minimum width transistor areas)...
	Total routing area: 1.17743e+08, per logic tile: 14425.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 316160
                                                      Y      1 315000
                                                      X      4 325280
                                                      Y      4 327600

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000791
                                            4     0.00138

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000933
                                            4      0.0011

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00173
                                 L4    1     0.00247

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-10:  8.7e-10) 17 ( 17.7%) |*****************************************
[  8.7e-10:  1.3e-09) 20 ( 20.8%) |************************************************
[  1.3e-09:  1.8e-09) 18 ( 18.8%) |*******************************************
[  1.8e-09:  2.2e-09)  3 (  3.1%) |*******
[  2.2e-09:  2.7e-09)  0 (  0.0%) |
[  2.7e-09:  3.1e-09)  0 (  0.0%) |
[  3.1e-09:  3.5e-09)  0 (  0.0%) |
[  3.5e-09:    4e-09)  8 (  8.3%) |*******************
[    4e-09:  4.4e-09) 20 ( 20.8%) |************************************************
[  4.4e-09:  4.9e-09) 10 ( 10.4%) |************************

Final critical path delay (least slack): 9.2731 ns, Fmax: 107.839 MHz
Final setup Worst Negative Slack (sWNS): -9.2731 ns
Final setup Total Negative Slack (sTNS): -482.247 ns

Final setup slack histogram:
[ -9.3e-09: -8.5e-09)  8 (  8.3%) |*****************
[ -8.5e-09: -7.7e-09) 10 ( 10.4%) |*********************
[ -7.7e-09: -6.9e-09)  4 (  4.2%) |********
[ -6.9e-09: -6.1e-09)  3 (  3.1%) |******
[ -6.1e-09: -5.4e-09)  9 (  9.4%) |*******************
[ -5.4e-09: -4.6e-09) 23 ( 24.0%) |************************************************
[ -4.6e-09: -3.8e-09) 19 ( 19.8%) |****************************************
[ -3.8e-09:   -3e-09)  0 (  0.0%) |
[   -3e-09: -2.2e-09)  0 (  0.0%) |
[ -2.2e-09: -1.5e-09) 20 ( 20.8%) |******************************************

Final geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)

Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.v
Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.blif
Writing Implementation SDF    : read_netlist_blif_accumulator_post_synthesis.sdf
Incr Slack updates 1 in 2.6856e-05 sec
Full Max Req/Worst Slack updates 1 in 7.808e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.6214e-05 sec
Flow timing analysis took 0.0145071 seconds (0.0142841 STA, 0.00022299 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 22.82 seconds (max_rss 1108.4 MiB)
Incr Slack updates 1 in 3.6367e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0605e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.6896e-05 sec
INFO: TMN: Design read_netlist_blif_accumulator is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: read_netlist_blif_accumulator
INFO: PWR: ##################################################
INFO: PWR: Design read_netlist_blif_accumulator power didn't change
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "read_netlist_blif_accumulator" on device "GEMINI"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/openfpga -batch -f read_netlist_blif_accumulator.openfpga
Reading script file read_netlist_blif_accumulator.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --clock_modeling ideal --device 104x75 --net_file read_netlist_blif_accumulator_post_synth.net --place_file read_netlist_blif_accumulator_post_synth.place --route_file read_netlist_blif_accumulator_post_synth.route --route_chan_width 200 --sdc_file read_netlist_blif_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results on --circuit_format verilog --analysis  --allow_dangling_combinational_nodes on
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --clock_modeling ideal --device 104x75 --net_file read_netlist_blif_accumulator_post_synth.net --place_file read_netlist_blif_accumulator_post_synth.place --route_file read_netlist_blif_accumulator_post_synth.route --route_chan_width 200 --sdc_file read_netlist_blif_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results on --circuit_format verilog --analysis --allow_dangling_combinational_nodes on


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.04 seconds (max_rss 11.6 MiB, delta_rss +1.7 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.10 seconds (max_rss 19.0 MiB, delta_rss +7.4 MiB)
# Load circuit
-- Analyzing Verilog file '../.././rtl/read_netlist_blif_accumulator_post_synth.blif' (VERI-1482)
../.././rtl/read_netlist_blif_accumulator_post_synth.blif(1): ERROR: syntax error near '#' (VERI-1137)
Error 1: 
Type: Blif file
File: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
Line: 2
Message: Error in blif file near '\n': syntax error, unexpected end-of-line, expecting STRING

Error 2: Command 'vpr' execution has fatal errors
# Load circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +1.0 MiB)
The entire flow of VPR took 0.14 seconds (max_rss 20.0 MiB)
Fatal error occurred!
OpenFPGA Abort


Finish execution with 2 errors

The entire OpenFPGA flow took 0.12 seconds

Thank you for using OpenFPGA!
ERROR: BIT: Design read_netlist_blif_accumulator bitstream generation failed
Design read_netlist_blif_accumulator bitstream generation failed
    while executing
"bitstream "
    (file "../raptor_tcl.tcl" line 15)
am generation failed
    while executing
"bitstream "
    (file "../raptor_tcl.tcl" line 15)
Total RunTime: 305
Peak Memory Usage: 117360
ExecEndTime: 1671084054
Rapid Silicon Raptor Design Suite
Version    : 0.3.31
Git Hash   : 4430a24
Built      : Dec 15 2022
Built type : Engineering
