part=xck26-sfvc784-2LV-c

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=krnl_vadd
syn.file=../src/krnl_vadd.cpp
tb.file=../src/testbench.cpp
clock=10ns
clock_uncertainty=10%
csim.code_analyzer=1
syn.interface.m_axi_addr64=0