	component core is
		port (
			altpll_0_c1_clk           : out std_logic;                                       -- clk
			clk_clk                   : in  std_logic                    := 'X';             -- clk
			pio_0_external_export     : out std_logic_vector(9 downto 0);                    -- export
			reset_reset_n             : in  std_logic                    := 'X';             -- reset_n
			slide_pio_external_export : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component core;

