digraph "CFG for '_Z19compute_B_for_depthPfS_S_iii' function" {
	label="CFG for '_Z19compute_B_for_depthPfS_S_iii' function";

	Node0x52b8560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = mul nsw i32 %5, %3\l  %17 = icmp slt i32 %15, %16\l  br i1 %17, label %18, label %42\l|{<s0>T|<s1>F}}"];
	Node0x52b8560:s0 -> Node0x52ba580;
	Node0x52b8560:s1 -> Node0x52ba610;
	Node0x52ba580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !4, !invariant.load !5\l  %24 = zext i16 %23 to i32\l  %25 = mul i32 %20, %24\l  %26 = add i32 %25, %19\l  %27 = mul nsw i32 %26, %3\l  %28 = srem i32 %15, %3\l  %29 = add nsw i32 %27, %28\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = mul nsw i32 %27, %5\l  %34 = add nsw i32 %33, %15\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %32, %37\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = fsub contract float %40, %38\l  store float %41, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x52ba580 -> Node0x52ba610;
	Node0x52ba610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
