#!/bin/sh
Name='<b>perl-Verilog-Readmem</b>'
Comment='<span size="xx-large">Parse Verilog $readmemh or $readmemb text file</span>'
Comment3='
The Verilog Hardware Description Language (HDL) provides a convenient way
to load a memory during logic simulation. The $readmemh() and $readmemb()
system tasks are used in the HDL source code to import the contents of a
text file into a memory variable.
'
License='GPL+ or Artistic'
Screenshot=''
Url='http://search.cpan.org/dist/Verilog-Readmem/'
export Comment
export Name
export Comment3
export License
export Screenshot
export Url
