-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    p_lcssa51995209 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51985207 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51975205 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51965203 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51955201 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50385080 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50375078 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50355076 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50345074 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50335072 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50315070 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50305068 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50295066 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50275064 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50265062 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50255060 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50235058 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50225056 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50215054 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50195052 : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (16 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_r : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp689 : IN STD_LOGIC_VECTOR (0 downto 0);
    out_y : IN STD_LOGIC_VECTOR (16 downto 0);
    zext_ln275 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out9_ap_vld : OUT STD_LOGIC;
    p_out10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out10_ap_vld : OUT STD_LOGIC;
    p_out11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out11_ap_vld : OUT STD_LOGIC;
    p_out12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out12_ap_vld : OUT STD_LOGIC;
    p_out13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out13_ap_vld : OUT STD_LOGIC;
    p_out14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out14_ap_vld : OUT STD_LOGIC;
    p_out15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out15_ap_vld : OUT STD_LOGIC;
    p_out16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out16_ap_vld : OUT STD_LOGIC;
    p_out17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out17_ap_vld : OUT STD_LOGIC;
    p_out18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out18_ap_vld : OUT STD_LOGIC;
    p_out19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out19_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln318_reg_3809 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3813 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_read_reg_3792 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op145_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_53_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln318_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal DIV1_TABLE_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV2_TABLE_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgBayer_blk_n : STD_LOGIC;
    signal empty_147_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_148_reg_665 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_150_reg_675 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_152_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_155_reg_713 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal g_2_reg_723_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_723_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_157_reg_733 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_159_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_162_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_163_reg_781 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_165_reg_791 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3809_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_addr_reg_3817 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_addr_reg_3823 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_addr_reg_3829 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_addr_reg_3835 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp147_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3841 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3865_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3872_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_load73_reg_3876 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3876_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3881_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3886_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3891_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3896_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3901_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3907_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3912_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3917_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3923_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3928_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3933_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3939_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3944_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3949_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3955_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3960_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3965_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3971_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3976_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_2_fu_1126_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_6_fu_1157_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_10_fu_1188_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_14_fu_1219_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_18_fu_1250_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln465_fu_1784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_reg_4006 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_fu_1788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_reg_4012 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_fu_1792_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_reg_4017 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_fu_1796_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_reg_4022 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_fu_1820_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4028 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4028_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4028_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4028_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_fu_1826_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_reg_4033 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_fu_1830_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_reg_4038 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_fu_1834_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_reg_4044 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_3_fu_1838_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_3_reg_4050 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_1_fu_1862_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4055_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_fu_1868_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_reg_4060 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_fu_1872_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_reg_4065 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_2_fu_1886_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4070_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_fu_1892_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_reg_4075 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_1_fu_1896_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_1_reg_4080 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_3_fu_1920_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4085 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4085_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4085_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4085_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_fu_1974_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_reg_4090 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_reg_4098 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_5_reg_4103 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln472_3_fu_2020_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_3_reg_4108 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_reg_4113 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_8_reg_4118 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln472_5_fu_2064_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_5_reg_4123 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_reg_4128 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_3_reg_4133 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln472_7_fu_2108_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_7_reg_4138 : STD_LOGIC_VECTOR (12 downto 0);
    signal SD_reg_4143 : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_1_reg_4148 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_reg_4153 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_1_reg_4158 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_2_reg_4163 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_3_reg_4168 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_8_fu_3123_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4193 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_3_fu_3137_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4198 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_fu_3151_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4203 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_7_fu_3165_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4208 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln501_1_reg_4228 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_4228_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4233 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4233_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln504_4_fu_3344_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_4_reg_4258 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_3416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_4263 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal linebuf_yuv_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_644 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_147_phi_fu_658_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_16_fu_1234_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_147_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_148_phi_fu_668_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_17_fu_1242_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_148_reg_665 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_150_phi_fu_678_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_19_fu_1257_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_150_reg_675 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_151_phi_fu_688_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_8_fu_1172_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_151_reg_685 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_152_phi_fu_697_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_9_fu_1180_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_152_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_154_phi_fu_707_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_11_fu_1195_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_154_reg_704 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_155_phi_fu_716_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_12_fu_1203_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_155_reg_713 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_g_2_phi_fu_726_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_13_fu_1211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_g_2_reg_723 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_157_phi_fu_736_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_15_fu_1226_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_157_reg_733 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_158_phi_fu_746_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_fu_1110_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_158_reg_743 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_159_phi_fu_755_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_1_fu_1118_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_159_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_161_phi_fu_765_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_3_fu_1133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_161_reg_762 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_162_phi_fu_774_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_4_fu_1141_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_162_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_163_phi_fu_784_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_5_fu_1149_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_163_reg_781 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_165_phi_fu_794_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_7_fu_1164_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_165_reg_791 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_149_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_149_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_149_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_153_reg_810 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_153_reg_810 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_153_reg_810 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_156_reg_819 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_156_reg_819 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_156_reg_819 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_160_reg_828 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_160_reg_828 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_160_reg_828 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_164_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_164_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_164_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln318_fu_970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_fu_3107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_1_fu_3111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_2_fu_3115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_3_fu_3119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_fu_3205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal x_fu_232 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal x_11_fu_964_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_127_fu_236 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_128_fu_240 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_129_fu_244 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_130_fu_248 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_131_fu_252 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_132_fu_256 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_133_fu_260 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_134_fu_264 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_135_fu_268 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_136_fu_272 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_137_fu_276 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_138_fu_280 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_139_fu_284 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_140_fu_288 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_141_fu_292 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_142_fu_296 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_143_fu_300 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_144_fu_304 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_145_fu_308 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_146_fu_312 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal imgBayer_read_local : STD_LOGIC;
    signal or_ln587_3_fu_3511_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgG_write_local : STD_LOGIC;
    signal linebuf_yuv_ce1_local : STD_LOGIC;
    signal linebuf_yuv_we0_local : STD_LOGIC;
    signal linebuf_yuv_ce0_local : STD_LOGIC;
    signal linebuf_yuv_1_ce1_local : STD_LOGIC;
    signal linebuf_yuv_1_we0_local : STD_LOGIC;
    signal PixBufVal_fu_1265_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_1_ce0_local : STD_LOGIC;
    signal linebuf_yuv_2_ce1_local : STD_LOGIC;
    signal linebuf_yuv_2_we0_local : STD_LOGIC;
    signal select_ln403_1_fu_1273_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_2_ce0_local : STD_LOGIC;
    signal linebuf_yuv_3_ce1_local : STD_LOGIC;
    signal linebuf_yuv_3_we0_local : STD_LOGIC;
    signal select_ln403_2_fu_1281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_3_ce0_local : STD_LOGIC;
    signal DIV1_TABLE_ce3_local : STD_LOGIC;
    signal DIV1_TABLE_ce2_local : STD_LOGIC;
    signal DIV1_TABLE_ce1_local : STD_LOGIC;
    signal DIV1_TABLE_ce0_local : STD_LOGIC;
    signal DIV2_TABLE_ce0_local : STD_LOGIC;
    signal out_x_fu_978_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln275_cast_fu_846_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln279_fu_984_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln439_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln439_fu_1006_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln585_fu_1016_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1404_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_fu_1412_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_4_fu_1428_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_fu_1432_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_2_fu_1420_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln3_fu_1444_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_2_fu_1460_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_1_fu_1416_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln451_fu_1464_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_fu_1452_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_3_fu_1470_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln4_fu_1480_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_fu_1488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_2_fu_1496_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_fu_1500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_1_fu_1456_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln5_fu_1512_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_1_fu_1492_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_3_fu_1424_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln453_fu_1524_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_fu_1520_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln453_1_fu_1530_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln6_fu_1540_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_fu_1548_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_2_fu_1556_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_fu_1560_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln7_fu_1572_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_1_fu_1552_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_2_fu_1588_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln455_fu_1592_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_fu_1580_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_3_fu_1598_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln8_fu_1608_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_fu_1616_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_1_fu_1584_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_fu_1620_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln9_fu_1632_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_1_fu_1644_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln457_fu_1648_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_fu_1640_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_2_fu_1654_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_1664_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_1_fu_1676_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln458_fu_1680_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_fu_1672_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_2_fu_1686_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_1696_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln459_fu_1708_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_fu_1704_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln459_1_fu_1714_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln10_fu_1724_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_1_fu_1736_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln460_fu_1740_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_fu_1732_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_2_fu_1746_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln11_fu_1756_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln461_fu_1768_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_fu_1764_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln461_1_fu_1774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_fu_1438_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_2_fu_1506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_4_fu_1566_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_6_fu_1626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln465_fu_1800_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_1_fu_1810_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_5_fu_1816_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_4_fu_1806_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal K_1_fu_1474_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_3_fu_1534_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_9_fu_1718_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_11_fu_1778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln466_fu_1842_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_1_fu_1852_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_5_fu_1858_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_4_fu_1848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal K_5_fu_1602_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_7_fu_1658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln467_fu_1876_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_2_fu_1882_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal K_8_fu_1690_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_10_fu_1750_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln468_fu_1900_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_1_fu_1910_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_3_fu_1916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_2_fu_1906_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln472_fu_1934_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_1_fu_1940_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_2_fu_1954_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_1_fu_1950_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_fu_1926_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln472_1_fu_1968_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_3_fu_1964_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_2_fu_1990_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_4_fu_1996_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_5_fu_2006_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_4_fu_2034_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_7_fu_2040_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_8_fu_2050_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_6_fu_2078_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_s_fu_2084_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_10_fu_2094_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln483_fu_2114_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_24_fu_2120_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_2130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_24_fu_2124_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_16_fu_2138_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln483_1_fu_2150_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_25_fu_2156_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_47_fu_2166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_25_fu_2160_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_17_fu_2174_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln483_fu_2146_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln483_1_fu_2182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln483_fu_2186_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_fu_2202_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_26_fu_2208_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_48_fu_2218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_26_fu_2212_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_18_fu_2226_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln484_1_fu_2238_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_27_fu_2244_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_fu_2254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_27_fu_2248_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_19_fu_2262_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln484_fu_2234_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln484_1_fu_2270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln484_fu_2274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_7_fu_2290_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_9_fu_2299_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_11_fu_2308_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln476_fu_2317_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_fu_2321_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_2331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_2325_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_fu_2339_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_1_fu_2351_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_9_fu_2355_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_fu_2365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_9_fu_2359_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_1_fu_2373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_2_fu_2385_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_10_fu_2389_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_2399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_10_fu_2393_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_2_fu_2407_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_3_fu_2419_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_11_fu_2423_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_2433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_11_fu_2427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_3_fu_2441_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln476_3_fu_2449_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_1_fu_2381_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_fu_2453_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_fu_2347_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_2_fu_2415_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_1_fu_2463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_5_fu_2469_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_4_fu_2459_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_2_fu_2473_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_1_fu_2293_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln477_fu_2489_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_12_fu_2494_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_2504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_12_fu_2498_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_4_fu_2512_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_1_fu_2524_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_13_fu_2529_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_2539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_13_fu_2533_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_5_fu_2547_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_2_fu_2559_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_14_fu_2564_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_2574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_14_fu_2568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_6_fu_2582_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_3_fu_2594_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_15_fu_2599_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_2609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_15_fu_2603_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_7_fu_2617_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln477_3_fu_2625_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_1_fu_2555_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_fu_2629_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_fu_2520_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_2_fu_2590_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_1_fu_2639_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_5_fu_2645_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_4_fu_2635_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_2_fu_2649_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_2_fu_2302_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln478_fu_2665_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_16_fu_2670_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_2680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_16_fu_2674_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_8_fu_2688_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_1_fu_2700_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_17_fu_2705_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_2715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_17_fu_2709_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_9_fu_2723_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_2_fu_2735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_18_fu_2740_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_40_fu_2750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_18_fu_2744_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_10_fu_2758_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_3_fu_2770_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_19_fu_2775_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_41_fu_2785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_19_fu_2779_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_11_fu_2793_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln478_3_fu_2801_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_1_fu_2731_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_fu_2805_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_fu_2696_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_2_fu_2766_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_1_fu_2815_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_5_fu_2821_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_4_fu_2811_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_2_fu_2825_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_3_fu_2311_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln479_fu_2841_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_20_fu_2846_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_2856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_20_fu_2850_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_12_fu_2864_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_1_fu_2876_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_21_fu_2881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_fu_2891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_21_fu_2885_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_13_fu_2899_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_2_fu_2911_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_22_fu_2916_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_2926_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_22_fu_2920_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_14_fu_2934_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_3_fu_2946_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_23_fu_2951_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_fu_2961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_23_fu_2955_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_15_fu_2969_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln479_3_fu_2977_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_1_fu_2907_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_fu_2981_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_fu_2872_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_2_fu_2942_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_1_fu_2991_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_5_fu_2997_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_4_fu_2987_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_2_fu_3001_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_2_fu_3017_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_fu_3023_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln492_fu_3029_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_fu_2479_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_1_fu_3033_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_2_fu_3020_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_2_fu_3049_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln492_1_fu_3055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_1_fu_2655_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_3_fu_3059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_2_fu_2831_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_4_fu_3075_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_3_fu_3007_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_5_fu_3091_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln488_1_fu_3147_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_2_fu_3161_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_fu_3179_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln495_1_fu_3185_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_fu_3133_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_1_fu_3189_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_fu_3195_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_fu_3175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_1_fu_3199_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln501_fu_3219_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_fu_3219_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_1_fu_3238_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_1_fu_3238_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3257_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_2_fu_3257_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3276_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_3_fu_3276_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln501_3_fu_3282_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_3225_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_1_fu_3312_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_1_fu_3312_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_fu_3322_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_2_fu_3322_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3631_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3622_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_5_fu_3335_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_4_fu_3332_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_2_fu_3338_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln504_fu_3356_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_1_fu_3362_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_6_fu_3372_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_5_fu_3376_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln504_2_fu_3386_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_8_fu_3396_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_50_fu_3348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln504_1_fu_3380_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln504_6_fu_3400_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_fu_3404_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_7_fu_3412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_fu_3422_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_1_fu_3429_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_fu_3443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_3463_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_3455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_fu_3483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_1_fu_3489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_fu_3479_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_fu_3448_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_fu_3503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_fu_3436_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3622_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3631_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3622_ce : STD_LOGIC;
    signal grp_fu_3631_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op101_load_state1 : BOOLEAN;
    signal ap_enable_operation_101 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op140_load_state2 : BOOLEAN;
    signal ap_enable_operation_140 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op146_store_state2 : BOOLEAN;
    signal ap_enable_operation_146 : BOOLEAN;
    signal ap_predicate_op103_load_state1 : BOOLEAN;
    signal ap_enable_operation_103 : BOOLEAN;
    signal ap_predicate_op141_load_state2 : BOOLEAN;
    signal ap_enable_operation_141 : BOOLEAN;
    signal ap_predicate_op174_store_state2 : BOOLEAN;
    signal ap_enable_operation_174 : BOOLEAN;
    signal ap_predicate_op105_load_state1 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_predicate_op142_load_state2 : BOOLEAN;
    signal ap_enable_operation_142 : BOOLEAN;
    signal ap_predicate_op173_store_state2 : BOOLEAN;
    signal ap_enable_operation_173 : BOOLEAN;
    signal ap_predicate_op107_load_state1 : BOOLEAN;
    signal ap_enable_operation_107 : BOOLEAN;
    signal ap_predicate_op143_load_state2 : BOOLEAN;
    signal ap_enable_operation_143 : BOOLEAN;
    signal ap_predicate_op172_store_state2 : BOOLEAN;
    signal ap_enable_operation_172 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_3622_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3631_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln501_1_fu_3238_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3257_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3276_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_fu_3219_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln504_1_fu_3312_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_fu_3322_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_366 : BOOLEAN;
    signal ap_condition_2659 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    DIV1_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV1_TABLE_address0,
        ce0 => DIV1_TABLE_ce0_local,
        q0 => DIV1_TABLE_q0,
        address1 => DIV1_TABLE_address1,
        ce1 => DIV1_TABLE_ce1_local,
        q1 => DIV1_TABLE_q1,
        address2 => DIV1_TABLE_address2,
        ce2 => DIV1_TABLE_ce2_local,
        q2 => DIV1_TABLE_q2,
        address3 => DIV1_TABLE_address3,
        ce3 => DIV1_TABLE_ce3_local,
        q3 => DIV1_TABLE_q3);

    DIV2_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV2_TABLE_address0,
        ce0 => DIV2_TABLE_ce0_local,
        q0 => DIV2_TABLE_q0);

    linebuf_yuv_3_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_3_address0,
        ce0 => linebuf_yuv_3_ce0_local,
        we0 => linebuf_yuv_3_we0_local,
        d0 => select_ln403_2_fu_1281_p3,
        address1 => linebuf_yuv_3_address1,
        ce1 => linebuf_yuv_3_ce1_local,
        q1 => linebuf_yuv_3_q1);

    linebuf_yuv_2_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_2_address0,
        ce0 => linebuf_yuv_2_ce0_local,
        we0 => linebuf_yuv_2_we0_local,
        d0 => select_ln403_1_fu_1273_p3,
        address1 => linebuf_yuv_2_address1,
        ce1 => linebuf_yuv_2_ce1_local,
        q1 => linebuf_yuv_2_q1);

    linebuf_yuv_1_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_1_address0,
        ce0 => linebuf_yuv_1_ce0_local,
        we0 => linebuf_yuv_1_we0_local,
        d0 => PixBufVal_fu_1265_p3,
        address1 => linebuf_yuv_1_address1,
        ce1 => linebuf_yuv_1_ce1_local,
        q1 => linebuf_yuv_1_q1);

    linebuf_yuv_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_address0,
        ce0 => linebuf_yuv_ce0_local,
        we0 => linebuf_yuv_we0_local,
        d0 => imgBayer_dout,
        address1 => linebuf_yuv_address1,
        ce1 => linebuf_yuv_ce1_local,
        q1 => linebuf_yuv_q1);

    mul_18s_9ns_18_1_1_U55 : component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => DIV2_TABLE_q0,
        din1 => mul_ln501_fu_3219_p1,
        dout => mul_ln501_fu_3219_p2);

    mul_18s_8ns_18_1_1_U56 : component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => DIV2_TABLE_q0,
        din1 => mul_ln501_1_fu_3238_p1,
        dout => mul_ln501_1_fu_3238_p2);

    mul_18s_8ns_18_1_1_U57 : component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => DIV2_TABLE_q0,
        din1 => mul_ln501_2_fu_3257_p1,
        dout => mul_ln501_2_fu_3257_p2);

    mul_18s_9ns_18_1_1_U58 : component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => DIV2_TABLE_q0,
        din1 => mul_ln501_3_fu_3276_p1,
        dout => mul_ln501_3_fu_3276_p2);

    mul_14s_10ns_24_1_1_U59 : component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => ave_1_reg_4055_pp0_iter7_reg,
        din1 => mul_ln504_1_fu_3312_p1,
        dout => mul_ln504_1_fu_3312_p2);

    mul_14s_10ns_24_1_1_U60 : component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => ave_2_reg_4070_pp0_iter7_reg,
        din1 => mul_ln504_2_fu_3322_p1,
        dout => mul_ln504_2_fu_3322_p2);

    mac_muladd_14s_10ns_24s_25_4_1_U61 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_3_reg_4085_pp0_iter5_reg,
        din1 => grp_fu_3622_p1,
        din2 => mul_ln504_2_fu_3322_p2,
        ce => grp_fu_3622_ce,
        dout => grp_fu_3622_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U62 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_reg_4028_pp0_iter5_reg,
        din1 => grp_fu_3631_p1,
        din2 => mul_ln504_1_fu_3312_p2,
        ce => grp_fu_3631_ce,
        dout => grp_fu_3631_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_empty_149_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_149_reg_801 <= empty_144_fu_304;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_149_reg_801 <= select_ln387_18_fu_1250_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_149_reg_801 <= ap_phi_reg_pp0_iter1_empty_149_reg_801;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_153_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_153_reg_810 <= empty_141_fu_292;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_153_reg_810 <= select_ln387_10_fu_1188_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_153_reg_810 <= ap_phi_reg_pp0_iter1_empty_153_reg_810;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_156_reg_819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_156_reg_819 <= empty_138_fu_280;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_156_reg_819 <= select_ln387_14_fu_1219_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_156_reg_819 <= ap_phi_reg_pp0_iter1_empty_156_reg_819;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_160_reg_828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_160_reg_828 <= empty_135_fu_268;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_160_reg_828 <= select_ln387_2_fu_1126_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_160_reg_828 <= ap_phi_reg_pp0_iter1_empty_160_reg_828;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_164_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_164_reg_837 <= empty_132_fu_256;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_empty_164_reg_837 <= select_ln387_6_fu_1157_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_164_reg_837 <= ap_phi_reg_pp0_iter1_empty_164_reg_837;
                end if;
            end if; 
        end if;
    end process;

    empty_127_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_127_fu_236 <= p_lcssa51955201;
                elsif ((ap_const_boolean_1 = ap_condition_2659)) then 
                    empty_127_fu_236 <= linebuf_yuv_3_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_128_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_128_fu_240 <= p_lcssa51965203;
                elsif ((ap_const_boolean_1 = ap_condition_2659)) then 
                    empty_128_fu_240 <= linebuf_yuv_2_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_129_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_129_fu_244 <= p_lcssa51975205;
                elsif ((ap_const_boolean_1 = ap_condition_2659)) then 
                    empty_129_fu_244 <= linebuf_yuv_1_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_130_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_130_fu_248 <= p_lcssa51985207;
                elsif ((ap_const_boolean_1 = ap_condition_2659)) then 
                    empty_130_fu_248 <= linebuf_yuv_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_131_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_131_fu_252 <= p_lcssa51995209;
                elsif ((ap_const_boolean_1 = ap_condition_2659)) then 
                    empty_131_fu_252 <= ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_132_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_132_fu_256 <= p_lcssa50195052;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_132_fu_256 <= ap_phi_mux_empty_165_phi_fu_794_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_133_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_133_fu_260 <= p_lcssa50215054;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_133_fu_260 <= ap_phi_mux_empty_163_phi_fu_784_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_134_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_134_fu_264 <= p_lcssa50225056;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_134_fu_264 <= ap_phi_mux_empty_162_phi_fu_774_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_135_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_135_fu_268 <= p_lcssa50235058;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_135_fu_268 <= ap_phi_mux_empty_161_phi_fu_765_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_136_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_136_fu_272 <= p_lcssa50255060;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_136_fu_272 <= ap_phi_mux_empty_159_phi_fu_755_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_137_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_137_fu_276 <= p_lcssa50265062;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_137_fu_276 <= ap_phi_mux_empty_158_phi_fu_746_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_138_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_138_fu_280 <= p_lcssa50275064;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_138_fu_280 <= ap_phi_mux_empty_157_phi_fu_736_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_139_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_139_fu_284 <= p_lcssa50295066;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_139_fu_284 <= ap_phi_mux_g_2_phi_fu_726_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_140_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_140_fu_288 <= p_lcssa50305068;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_140_fu_288 <= ap_phi_mux_empty_155_phi_fu_716_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_141_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_141_fu_292 <= p_lcssa50315070;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_141_fu_292 <= ap_phi_mux_empty_154_phi_fu_707_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_142_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_142_fu_296 <= p_lcssa50335072;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_142_fu_296 <= ap_phi_mux_empty_152_phi_fu_697_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_143_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_143_fu_300 <= p_lcssa50345074;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_143_fu_300 <= ap_phi_mux_empty_151_phi_fu_688_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_144_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_144_fu_304 <= p_lcssa50355076;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_144_fu_304 <= ap_phi_mux_empty_150_phi_fu_678_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_145_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_145_fu_308 <= p_lcssa50375078;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_145_fu_308 <= ap_phi_mux_empty_148_phi_fu_668_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_146_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_146_fu_312 <= p_lcssa50385080;
                elsif (((icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    empty_146_fu_312 <= ap_phi_mux_empty_147_phi_fu_658_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_147_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_147_reg_655 <= empty_131_fu_252;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_147_reg_655 <= select_ln387_16_fu_1234_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_147_reg_655 <= ap_phi_reg_pp0_iter1_empty_147_reg_655;
                end if;
            end if; 
        end if;
    end process;

    empty_148_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_148_reg_665 <= empty_146_fu_312;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_148_reg_665 <= select_ln387_17_fu_1242_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_148_reg_665 <= ap_phi_reg_pp0_iter1_empty_148_reg_665;
                end if;
            end if; 
        end if;
    end process;

    empty_150_reg_675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_150_reg_675 <= empty_145_fu_308;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_150_reg_675 <= select_ln387_19_fu_1257_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_150_reg_675 <= ap_phi_reg_pp0_iter1_empty_150_reg_675;
                end if;
            end if; 
        end if;
    end process;

    empty_152_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_152_reg_694 <= empty_143_fu_300;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_152_reg_694 <= select_ln387_9_fu_1180_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_152_reg_694 <= ap_phi_reg_pp0_iter1_empty_152_reg_694;
                end if;
            end if; 
        end if;
    end process;

    empty_155_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_155_reg_713 <= empty_129_fu_244;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_155_reg_713 <= select_ln387_12_fu_1203_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_155_reg_713 <= ap_phi_reg_pp0_iter1_empty_155_reg_713;
                end if;
            end if; 
        end if;
    end process;

    empty_157_reg_733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_157_reg_733 <= empty_139_fu_284;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_157_reg_733 <= select_ln387_15_fu_1226_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_157_reg_733 <= ap_phi_reg_pp0_iter1_empty_157_reg_733;
                end if;
            end if; 
        end if;
    end process;

    empty_159_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_159_reg_752 <= empty_137_fu_276;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_159_reg_752 <= select_ln387_1_fu_1118_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_159_reg_752 <= ap_phi_reg_pp0_iter1_empty_159_reg_752;
                end if;
            end if; 
        end if;
    end process;

    empty_162_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_162_reg_771 <= empty_127_fu_236;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_162_reg_771 <= select_ln387_4_fu_1141_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_162_reg_771 <= ap_phi_reg_pp0_iter1_empty_162_reg_771;
                end if;
            end if; 
        end if;
    end process;

    empty_163_reg_781_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_163_reg_781 <= empty_134_fu_264;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_163_reg_781 <= select_ln387_5_fu_1149_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_163_reg_781 <= ap_phi_reg_pp0_iter1_empty_163_reg_781;
                end if;
            end if; 
        end if;
    end process;

    empty_165_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_165_reg_791 <= empty_133_fu_260;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    empty_165_reg_791 <= select_ln387_7_fu_1164_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    empty_165_reg_791 <= ap_phi_reg_pp0_iter1_empty_165_reg_791;
                end if;
            end if; 
        end if;
    end process;

    g_2_reg_723_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_366)) then
                if (((icmp_ln328_reg_3813 = ap_const_lv1_0) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    g_2_reg_723 <= empty_140_fu_288;
                elsif (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then 
                    g_2_reg_723 <= select_ln387_13_fu_1211_p3;
                elsif (not((icmp_ln318_reg_3809 = ap_const_lv1_1))) then 
                    g_2_reg_723 <= ap_phi_reg_pp0_iter1_g_2_reg_723;
                end if;
            end if; 
        end if;
    end process;

    x_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_start_int = ap_const_logic_1) and (icmp_ln318_fu_958_p2 = ap_const_lv1_0))) then 
                    x_fu_232 <= x_11_fu_964_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_232 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                SD_1_reg_4148 <= add_ln484_fu_2274_p2(10 downto 1);
                SD_reg_4143 <= add_ln483_fu_2186_p2(10 downto 1);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ave_1_reg_4055 <= ave_1_fu_1862_p2;
                ave_1_reg_4055_pp0_iter3_reg <= ave_1_reg_4055;
                ave_1_reg_4055_pp0_iter4_reg <= ave_1_reg_4055_pp0_iter3_reg;
                ave_1_reg_4055_pp0_iter5_reg <= ave_1_reg_4055_pp0_iter4_reg;
                ave_1_reg_4055_pp0_iter6_reg <= ave_1_reg_4055_pp0_iter5_reg;
                ave_1_reg_4055_pp0_iter7_reg <= ave_1_reg_4055_pp0_iter6_reg;
                ave_2_reg_4070 <= ave_2_fu_1886_p2;
                ave_2_reg_4070_pp0_iter3_reg <= ave_2_reg_4070;
                ave_2_reg_4070_pp0_iter4_reg <= ave_2_reg_4070_pp0_iter3_reg;
                ave_2_reg_4070_pp0_iter5_reg <= ave_2_reg_4070_pp0_iter4_reg;
                ave_2_reg_4070_pp0_iter6_reg <= ave_2_reg_4070_pp0_iter5_reg;
                ave_2_reg_4070_pp0_iter7_reg <= ave_2_reg_4070_pp0_iter6_reg;
                ave_3_reg_4085 <= ave_3_fu_1920_p2;
                ave_3_reg_4085_pp0_iter3_reg <= ave_3_reg_4085;
                ave_3_reg_4085_pp0_iter4_reg <= ave_3_reg_4085_pp0_iter3_reg;
                ave_3_reg_4085_pp0_iter5_reg <= ave_3_reg_4085_pp0_iter4_reg;
                ave_reg_4028 <= ave_fu_1820_p2;
                ave_reg_4028_pp0_iter3_reg <= ave_reg_4028;
                ave_reg_4028_pp0_iter4_reg <= ave_reg_4028_pp0_iter3_reg;
                ave_reg_4028_pp0_iter5_reg <= ave_reg_4028_pp0_iter4_reg;
                g_2_reg_723_pp0_iter2_reg <= g_2_reg_723;
                g_2_reg_723_pp0_iter3_reg <= g_2_reg_723_pp0_iter2_reg;
                g_2_reg_723_pp0_iter4_reg <= g_2_reg_723_pp0_iter3_reg;
                g_2_reg_723_pp0_iter5_reg <= g_2_reg_723_pp0_iter4_reg;
                g_2_reg_723_pp0_iter6_reg <= g_2_reg_723_pp0_iter5_reg;
                g_2_reg_723_pp0_iter7_reg <= g_2_reg_723_pp0_iter6_reg;
                g_2_reg_723_pp0_iter8_reg <= g_2_reg_723_pp0_iter7_reg;
                g_2_reg_723_pp0_iter9_reg <= g_2_reg_723_pp0_iter8_reg;
                g_reg_4263 <= g_fu_3416_p2;
                icmp_ln318_reg_3809_pp0_iter2_reg <= icmp_ln318_reg_3809_pp0_iter1_reg;
                icmp_ln318_reg_3809_pp0_iter3_reg <= icmp_ln318_reg_3809_pp0_iter2_reg;
                icmp_ln318_reg_3809_pp0_iter4_reg <= icmp_ln318_reg_3809_pp0_iter3_reg;
                icmp_ln318_reg_3809_pp0_iter5_reg <= icmp_ln318_reg_3809_pp0_iter4_reg;
                icmp_ln318_reg_3809_pp0_iter6_reg <= icmp_ln318_reg_3809_pp0_iter5_reg;
                icmp_ln318_reg_3809_pp0_iter7_reg <= icmp_ln318_reg_3809_pp0_iter6_reg;
                icmp_ln318_reg_3809_pp0_iter8_reg <= icmp_ln318_reg_3809_pp0_iter7_reg;
                icmp_ln439_reg_3865_pp0_iter2_reg <= icmp_ln439_reg_3865_pp0_iter1_reg;
                icmp_ln439_reg_3865_pp0_iter3_reg <= icmp_ln439_reg_3865_pp0_iter2_reg;
                icmp_ln439_reg_3865_pp0_iter4_reg <= icmp_ln439_reg_3865_pp0_iter3_reg;
                icmp_ln439_reg_3865_pp0_iter5_reg <= icmp_ln439_reg_3865_pp0_iter4_reg;
                icmp_ln439_reg_3865_pp0_iter6_reg <= icmp_ln439_reg_3865_pp0_iter5_reg;
                icmp_ln439_reg_3865_pp0_iter7_reg <= icmp_ln439_reg_3865_pp0_iter6_reg;
                icmp_ln439_reg_3865_pp0_iter8_reg <= icmp_ln439_reg_3865_pp0_iter7_reg;
                icmp_ln439_reg_3865_pp0_iter9_reg <= icmp_ln439_reg_3865_pp0_iter8_reg;
                lshr_ln501_1_reg_4228 <= mul_ln501_1_fu_3238_p2(17 downto 8);
                lshr_ln501_1_reg_4228_pp0_iter7_reg <= lshr_ln501_1_reg_4228;
                lshr_ln501_2_reg_4233 <= mul_ln501_2_fu_3257_p2(17 downto 8);
                lshr_ln501_2_reg_4233_pp0_iter7_reg <= lshr_ln501_2_reg_4233;
                mean_reg_4090 <= mean_fu_1974_p3;
                p_load51_reg_3971_pp0_iter2_reg <= p_load51_reg_3971;
                p_load51_reg_3971_pp0_iter3_reg <= p_load51_reg_3971_pp0_iter2_reg;
                p_load51_reg_3971_pp0_iter4_reg <= p_load51_reg_3971_pp0_iter3_reg;
                p_load51_reg_3971_pp0_iter5_reg <= p_load51_reg_3971_pp0_iter4_reg;
                p_load51_reg_3971_pp0_iter6_reg <= p_load51_reg_3971_pp0_iter5_reg;
                p_load51_reg_3971_pp0_iter7_reg <= p_load51_reg_3971_pp0_iter6_reg;
                p_load51_reg_3971_pp0_iter8_reg <= p_load51_reg_3971_pp0_iter7_reg;
                p_load52_reg_3965_pp0_iter2_reg <= p_load52_reg_3965;
                p_load52_reg_3965_pp0_iter3_reg <= p_load52_reg_3965_pp0_iter2_reg;
                p_load52_reg_3965_pp0_iter4_reg <= p_load52_reg_3965_pp0_iter3_reg;
                p_load52_reg_3965_pp0_iter5_reg <= p_load52_reg_3965_pp0_iter4_reg;
                p_load52_reg_3965_pp0_iter6_reg <= p_load52_reg_3965_pp0_iter5_reg;
                p_load52_reg_3965_pp0_iter7_reg <= p_load52_reg_3965_pp0_iter6_reg;
                p_load52_reg_3965_pp0_iter8_reg <= p_load52_reg_3965_pp0_iter7_reg;
                p_load53_reg_3960_pp0_iter2_reg <= p_load53_reg_3960;
                p_load53_reg_3960_pp0_iter3_reg <= p_load53_reg_3960_pp0_iter2_reg;
                p_load53_reg_3960_pp0_iter4_reg <= p_load53_reg_3960_pp0_iter3_reg;
                p_load53_reg_3960_pp0_iter5_reg <= p_load53_reg_3960_pp0_iter4_reg;
                p_load53_reg_3960_pp0_iter6_reg <= p_load53_reg_3960_pp0_iter5_reg;
                p_load53_reg_3960_pp0_iter7_reg <= p_load53_reg_3960_pp0_iter6_reg;
                p_load53_reg_3960_pp0_iter8_reg <= p_load53_reg_3960_pp0_iter7_reg;
                p_load54_reg_3955_pp0_iter2_reg <= p_load54_reg_3955;
                p_load54_reg_3955_pp0_iter3_reg <= p_load54_reg_3955_pp0_iter2_reg;
                p_load54_reg_3955_pp0_iter4_reg <= p_load54_reg_3955_pp0_iter3_reg;
                p_load54_reg_3955_pp0_iter5_reg <= p_load54_reg_3955_pp0_iter4_reg;
                p_load54_reg_3955_pp0_iter6_reg <= p_load54_reg_3955_pp0_iter5_reg;
                p_load54_reg_3955_pp0_iter7_reg <= p_load54_reg_3955_pp0_iter6_reg;
                p_load54_reg_3955_pp0_iter8_reg <= p_load54_reg_3955_pp0_iter7_reg;
                p_load55_reg_3949_pp0_iter2_reg <= p_load55_reg_3949;
                p_load55_reg_3949_pp0_iter3_reg <= p_load55_reg_3949_pp0_iter2_reg;
                p_load55_reg_3949_pp0_iter4_reg <= p_load55_reg_3949_pp0_iter3_reg;
                p_load55_reg_3949_pp0_iter5_reg <= p_load55_reg_3949_pp0_iter4_reg;
                p_load55_reg_3949_pp0_iter6_reg <= p_load55_reg_3949_pp0_iter5_reg;
                p_load55_reg_3949_pp0_iter7_reg <= p_load55_reg_3949_pp0_iter6_reg;
                p_load55_reg_3949_pp0_iter8_reg <= p_load55_reg_3949_pp0_iter7_reg;
                p_load56_reg_3944_pp0_iter2_reg <= p_load56_reg_3944;
                p_load56_reg_3944_pp0_iter3_reg <= p_load56_reg_3944_pp0_iter2_reg;
                p_load56_reg_3944_pp0_iter4_reg <= p_load56_reg_3944_pp0_iter3_reg;
                p_load56_reg_3944_pp0_iter5_reg <= p_load56_reg_3944_pp0_iter4_reg;
                p_load56_reg_3944_pp0_iter6_reg <= p_load56_reg_3944_pp0_iter5_reg;
                p_load56_reg_3944_pp0_iter7_reg <= p_load56_reg_3944_pp0_iter6_reg;
                p_load56_reg_3944_pp0_iter8_reg <= p_load56_reg_3944_pp0_iter7_reg;
                p_load57_reg_3939_pp0_iter2_reg <= p_load57_reg_3939;
                p_load57_reg_3939_pp0_iter3_reg <= p_load57_reg_3939_pp0_iter2_reg;
                p_load57_reg_3939_pp0_iter4_reg <= p_load57_reg_3939_pp0_iter3_reg;
                p_load57_reg_3939_pp0_iter5_reg <= p_load57_reg_3939_pp0_iter4_reg;
                p_load57_reg_3939_pp0_iter6_reg <= p_load57_reg_3939_pp0_iter5_reg;
                p_load57_reg_3939_pp0_iter7_reg <= p_load57_reg_3939_pp0_iter6_reg;
                p_load57_reg_3939_pp0_iter8_reg <= p_load57_reg_3939_pp0_iter7_reg;
                p_load58_reg_3933_pp0_iter2_reg <= p_load58_reg_3933;
                p_load58_reg_3933_pp0_iter3_reg <= p_load58_reg_3933_pp0_iter2_reg;
                p_load58_reg_3933_pp0_iter4_reg <= p_load58_reg_3933_pp0_iter3_reg;
                p_load58_reg_3933_pp0_iter5_reg <= p_load58_reg_3933_pp0_iter4_reg;
                p_load58_reg_3933_pp0_iter6_reg <= p_load58_reg_3933_pp0_iter5_reg;
                p_load58_reg_3933_pp0_iter7_reg <= p_load58_reg_3933_pp0_iter6_reg;
                p_load58_reg_3933_pp0_iter8_reg <= p_load58_reg_3933_pp0_iter7_reg;
                p_load59_reg_3928_pp0_iter2_reg <= p_load59_reg_3928;
                p_load59_reg_3928_pp0_iter3_reg <= p_load59_reg_3928_pp0_iter2_reg;
                p_load59_reg_3928_pp0_iter4_reg <= p_load59_reg_3928_pp0_iter3_reg;
                p_load59_reg_3928_pp0_iter5_reg <= p_load59_reg_3928_pp0_iter4_reg;
                p_load59_reg_3928_pp0_iter6_reg <= p_load59_reg_3928_pp0_iter5_reg;
                p_load59_reg_3928_pp0_iter7_reg <= p_load59_reg_3928_pp0_iter6_reg;
                p_load59_reg_3928_pp0_iter8_reg <= p_load59_reg_3928_pp0_iter7_reg;
                p_load60_reg_3923_pp0_iter2_reg <= p_load60_reg_3923;
                p_load60_reg_3923_pp0_iter3_reg <= p_load60_reg_3923_pp0_iter2_reg;
                p_load60_reg_3923_pp0_iter4_reg <= p_load60_reg_3923_pp0_iter3_reg;
                p_load60_reg_3923_pp0_iter5_reg <= p_load60_reg_3923_pp0_iter4_reg;
                p_load60_reg_3923_pp0_iter6_reg <= p_load60_reg_3923_pp0_iter5_reg;
                p_load60_reg_3923_pp0_iter7_reg <= p_load60_reg_3923_pp0_iter6_reg;
                p_load60_reg_3923_pp0_iter8_reg <= p_load60_reg_3923_pp0_iter7_reg;
                p_load61_reg_3917_pp0_iter2_reg <= p_load61_reg_3917;
                p_load61_reg_3917_pp0_iter3_reg <= p_load61_reg_3917_pp0_iter2_reg;
                p_load61_reg_3917_pp0_iter4_reg <= p_load61_reg_3917_pp0_iter3_reg;
                p_load61_reg_3917_pp0_iter5_reg <= p_load61_reg_3917_pp0_iter4_reg;
                p_load61_reg_3917_pp0_iter6_reg <= p_load61_reg_3917_pp0_iter5_reg;
                p_load61_reg_3917_pp0_iter7_reg <= p_load61_reg_3917_pp0_iter6_reg;
                p_load61_reg_3917_pp0_iter8_reg <= p_load61_reg_3917_pp0_iter7_reg;
                p_load62_reg_3912_pp0_iter2_reg <= p_load62_reg_3912;
                p_load62_reg_3912_pp0_iter3_reg <= p_load62_reg_3912_pp0_iter2_reg;
                p_load62_reg_3912_pp0_iter4_reg <= p_load62_reg_3912_pp0_iter3_reg;
                p_load62_reg_3912_pp0_iter5_reg <= p_load62_reg_3912_pp0_iter4_reg;
                p_load62_reg_3912_pp0_iter6_reg <= p_load62_reg_3912_pp0_iter5_reg;
                p_load62_reg_3912_pp0_iter7_reg <= p_load62_reg_3912_pp0_iter6_reg;
                p_load62_reg_3912_pp0_iter8_reg <= p_load62_reg_3912_pp0_iter7_reg;
                p_load63_reg_3907_pp0_iter2_reg <= p_load63_reg_3907;
                p_load63_reg_3907_pp0_iter3_reg <= p_load63_reg_3907_pp0_iter2_reg;
                p_load63_reg_3907_pp0_iter4_reg <= p_load63_reg_3907_pp0_iter3_reg;
                p_load63_reg_3907_pp0_iter5_reg <= p_load63_reg_3907_pp0_iter4_reg;
                p_load63_reg_3907_pp0_iter6_reg <= p_load63_reg_3907_pp0_iter5_reg;
                p_load63_reg_3907_pp0_iter7_reg <= p_load63_reg_3907_pp0_iter6_reg;
                p_load63_reg_3907_pp0_iter8_reg <= p_load63_reg_3907_pp0_iter7_reg;
                p_load64_reg_3901_pp0_iter2_reg <= p_load64_reg_3901;
                p_load64_reg_3901_pp0_iter3_reg <= p_load64_reg_3901_pp0_iter2_reg;
                p_load64_reg_3901_pp0_iter4_reg <= p_load64_reg_3901_pp0_iter3_reg;
                p_load64_reg_3901_pp0_iter5_reg <= p_load64_reg_3901_pp0_iter4_reg;
                p_load64_reg_3901_pp0_iter6_reg <= p_load64_reg_3901_pp0_iter5_reg;
                p_load64_reg_3901_pp0_iter7_reg <= p_load64_reg_3901_pp0_iter6_reg;
                p_load64_reg_3901_pp0_iter8_reg <= p_load64_reg_3901_pp0_iter7_reg;
                p_load65_reg_3896_pp0_iter2_reg <= p_load65_reg_3896;
                p_load65_reg_3896_pp0_iter3_reg <= p_load65_reg_3896_pp0_iter2_reg;
                p_load65_reg_3896_pp0_iter4_reg <= p_load65_reg_3896_pp0_iter3_reg;
                p_load65_reg_3896_pp0_iter5_reg <= p_load65_reg_3896_pp0_iter4_reg;
                p_load65_reg_3896_pp0_iter6_reg <= p_load65_reg_3896_pp0_iter5_reg;
                p_load65_reg_3896_pp0_iter7_reg <= p_load65_reg_3896_pp0_iter6_reg;
                p_load65_reg_3896_pp0_iter8_reg <= p_load65_reg_3896_pp0_iter7_reg;
                p_load67_reg_3891_pp0_iter2_reg <= p_load67_reg_3891;
                p_load67_reg_3891_pp0_iter3_reg <= p_load67_reg_3891_pp0_iter2_reg;
                p_load67_reg_3891_pp0_iter4_reg <= p_load67_reg_3891_pp0_iter3_reg;
                p_load67_reg_3891_pp0_iter5_reg <= p_load67_reg_3891_pp0_iter4_reg;
                p_load67_reg_3891_pp0_iter6_reg <= p_load67_reg_3891_pp0_iter5_reg;
                p_load67_reg_3891_pp0_iter7_reg <= p_load67_reg_3891_pp0_iter6_reg;
                p_load67_reg_3891_pp0_iter8_reg <= p_load67_reg_3891_pp0_iter7_reg;
                p_load69_reg_3886_pp0_iter2_reg <= p_load69_reg_3886;
                p_load69_reg_3886_pp0_iter3_reg <= p_load69_reg_3886_pp0_iter2_reg;
                p_load69_reg_3886_pp0_iter4_reg <= p_load69_reg_3886_pp0_iter3_reg;
                p_load69_reg_3886_pp0_iter5_reg <= p_load69_reg_3886_pp0_iter4_reg;
                p_load69_reg_3886_pp0_iter6_reg <= p_load69_reg_3886_pp0_iter5_reg;
                p_load69_reg_3886_pp0_iter7_reg <= p_load69_reg_3886_pp0_iter6_reg;
                p_load69_reg_3886_pp0_iter8_reg <= p_load69_reg_3886_pp0_iter7_reg;
                p_load71_reg_3881_pp0_iter2_reg <= p_load71_reg_3881;
                p_load71_reg_3881_pp0_iter3_reg <= p_load71_reg_3881_pp0_iter2_reg;
                p_load71_reg_3881_pp0_iter4_reg <= p_load71_reg_3881_pp0_iter3_reg;
                p_load71_reg_3881_pp0_iter5_reg <= p_load71_reg_3881_pp0_iter4_reg;
                p_load71_reg_3881_pp0_iter6_reg <= p_load71_reg_3881_pp0_iter5_reg;
                p_load71_reg_3881_pp0_iter7_reg <= p_load71_reg_3881_pp0_iter6_reg;
                p_load71_reg_3881_pp0_iter8_reg <= p_load71_reg_3881_pp0_iter7_reg;
                p_load73_reg_3876_pp0_iter2_reg <= p_load73_reg_3876;
                p_load73_reg_3876_pp0_iter3_reg <= p_load73_reg_3876_pp0_iter2_reg;
                p_load73_reg_3876_pp0_iter4_reg <= p_load73_reg_3876_pp0_iter3_reg;
                p_load73_reg_3876_pp0_iter5_reg <= p_load73_reg_3876_pp0_iter4_reg;
                p_load73_reg_3876_pp0_iter6_reg <= p_load73_reg_3876_pp0_iter5_reg;
                p_load73_reg_3876_pp0_iter7_reg <= p_load73_reg_3876_pp0_iter6_reg;
                p_load73_reg_3876_pp0_iter8_reg <= p_load73_reg_3876_pp0_iter7_reg;
                p_load_reg_3976_pp0_iter2_reg <= p_load_reg_3976;
                p_load_reg_3976_pp0_iter3_reg <= p_load_reg_3976_pp0_iter2_reg;
                p_load_reg_3976_pp0_iter4_reg <= p_load_reg_3976_pp0_iter3_reg;
                p_load_reg_3976_pp0_iter5_reg <= p_load_reg_3976_pp0_iter4_reg;
                p_load_reg_3976_pp0_iter6_reg <= p_load_reg_3976_pp0_iter5_reg;
                p_load_reg_3976_pp0_iter7_reg <= p_load_reg_3976_pp0_iter6_reg;
                p_load_reg_3976_pp0_iter8_reg <= p_load_reg_3976_pp0_iter7_reg;
                sext_ln465_1_reg_4012 <= sext_ln465_1_fu_1788_p1;
                sext_ln465_2_reg_4017 <= sext_ln465_2_fu_1792_p1;
                sext_ln465_3_reg_4022 <= sext_ln465_3_fu_1796_p1;
                sext_ln465_reg_4006 <= sext_ln465_fu_1784_p1;
                sext_ln466_1_reg_4038 <= sext_ln466_1_fu_1830_p1;
                sext_ln466_2_reg_4044 <= sext_ln466_2_fu_1834_p1;
                sext_ln466_3_reg_4050 <= sext_ln466_3_fu_1838_p1;
                sext_ln466_reg_4033 <= sext_ln466_fu_1826_p1;
                sext_ln467_1_reg_4065 <= sext_ln467_1_fu_1872_p1;
                sext_ln467_reg_4060 <= sext_ln467_fu_1868_p1;
                sext_ln468_1_reg_4080 <= sext_ln468_1_fu_1896_p1;
                sext_ln468_reg_4075 <= sext_ln468_fu_1892_p1;
                sub_ln472_3_reg_4108 <= sub_ln472_3_fu_2020_p2;
                sub_ln472_5_reg_4123 <= sub_ln472_5_fu_2064_p2;
                sub_ln472_7_reg_4138 <= sub_ln472_7_fu_2108_p2;
                tmp_27_reg_4098 <= ave_1_fu_1862_p2(13 downto 13);
                tmp_28_reg_4113 <= ave_2_fu_1886_p2(13 downto 13);
                tmp_29_reg_4128 <= ave_3_fu_1920_p2(13 downto 13);
                tmp_53_reg_3872_pp0_iter2_reg <= tmp_53_reg_3872_pp0_iter1_reg;
                tmp_53_reg_3872_pp0_iter3_reg <= tmp_53_reg_3872_pp0_iter2_reg;
                tmp_53_reg_3872_pp0_iter4_reg <= tmp_53_reg_3872_pp0_iter3_reg;
                tmp_53_reg_3872_pp0_iter5_reg <= tmp_53_reg_3872_pp0_iter4_reg;
                tmp_53_reg_3872_pp0_iter6_reg <= tmp_53_reg_3872_pp0_iter5_reg;
                tmp_53_reg_3872_pp0_iter7_reg <= tmp_53_reg_3872_pp0_iter6_reg;
                tmp_53_reg_3872_pp0_iter8_reg <= tmp_53_reg_3872_pp0_iter7_reg;
                tmp_53_reg_3872_pp0_iter9_reg <= tmp_53_reg_3872_pp0_iter8_reg;
                trunc_ln472_3_reg_4133 <= ave_3_fu_1920_p2(13 downto 2);
                trunc_ln472_5_reg_4103 <= ave_1_fu_1862_p2(13 downto 2);
                trunc_ln472_8_reg_4118 <= ave_2_fu_1886_p2(13 downto 2);
                var_quant_1_reg_4158 <= add_ln492_3_fu_3059_p2(12 downto 3);
                var_quant_2_reg_4163 <= add_ln492_4_fu_3075_p2(12 downto 3);
                var_quant_3_reg_4168 <= add_ln492_5_fu_3091_p2(12 downto 3);
                var_quant_reg_4153 <= add_ln492_1_fu_3033_p2(12 downto 3);
                w_3_reg_4198 <= DIV1_TABLE_q2(9 downto 2);
                w_5_reg_4203 <= DIV1_TABLE_q1(9 downto 2);
                w_7_reg_4208 <= DIV1_TABLE_q0(9 downto 1);
                w_8_reg_4193 <= DIV1_TABLE_q3(9 downto 1);
                    zext_ln504_4_reg_4258(9 downto 0) <= zext_ln504_4_fu_3344_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp147_reg_3841 <= cmp147_fu_994_p2;
                icmp_ln318_reg_3809 <= icmp_ln318_fu_958_p2;
                icmp_ln318_reg_3809_pp0_iter1_reg <= icmp_ln318_reg_3809;
                icmp_ln328_reg_3813 <= icmp_ln328_fu_988_p2;
                icmp_ln439_reg_3865 <= icmp_ln439_fu_1010_p2;
                icmp_ln439_reg_3865_pp0_iter1_reg <= icmp_ln439_reg_3865;
                linebuf_yuv_1_addr_reg_3823 <= zext_ln318_fu_970_p1(11 - 1 downto 0);
                linebuf_yuv_2_addr_reg_3829 <= zext_ln318_fu_970_p1(11 - 1 downto 0);
                linebuf_yuv_3_addr_reg_3835 <= zext_ln318_fu_970_p1(11 - 1 downto 0);
                linebuf_yuv_addr_reg_3817 <= zext_ln318_fu_970_p1(11 - 1 downto 0);
                tmp_53_reg_3872 <= or_ln585_fu_1016_p2(16 downto 16);
                tmp_53_reg_3872_pp0_iter1_reg <= tmp_53_reg_3872;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_empty_149_reg_801 <= ap_phi_reg_pp0_iter0_empty_149_reg_801;
                ap_phi_reg_pp0_iter1_empty_153_reg_810 <= ap_phi_reg_pp0_iter0_empty_153_reg_810;
                ap_phi_reg_pp0_iter1_empty_156_reg_819 <= ap_phi_reg_pp0_iter0_empty_156_reg_819;
                ap_phi_reg_pp0_iter1_empty_160_reg_828 <= ap_phi_reg_pp0_iter0_empty_160_reg_828;
                ap_phi_reg_pp0_iter1_empty_164_reg_837 <= ap_phi_reg_pp0_iter0_empty_164_reg_837;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_load51_reg_3971 <= empty_145_fu_308;
                p_load52_reg_3965 <= empty_144_fu_304;
                p_load53_reg_3960 <= empty_143_fu_300;
                p_load54_reg_3955 <= empty_142_fu_296;
                p_load55_reg_3949 <= empty_141_fu_292;
                p_load56_reg_3944 <= empty_140_fu_288;
                p_load57_reg_3939 <= empty_139_fu_284;
                p_load58_reg_3933 <= empty_138_fu_280;
                p_load59_reg_3928 <= empty_137_fu_276;
                p_load60_reg_3923 <= empty_136_fu_272;
                p_load61_reg_3917 <= empty_135_fu_268;
                p_load62_reg_3912 <= empty_134_fu_264;
                p_load63_reg_3907 <= empty_133_fu_260;
                p_load64_reg_3901 <= empty_132_fu_256;
                p_load65_reg_3896 <= empty_131_fu_252;
                p_load67_reg_3891 <= empty_130_fu_248;
                p_load69_reg_3886 <= empty_129_fu_244;
                p_load71_reg_3881 <= empty_128_fu_240;
                p_load73_reg_3876 <= empty_127_fu_236;
                p_load_reg_3976 <= empty_146_fu_312;
            end if;
        end if;
    end process;
    zext_ln504_4_reg_4258(15 downto 10) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DIV1_TABLE_address0 <= zext_ln493_3_fu_3119_p1(10 - 1 downto 0);
    DIV1_TABLE_address1 <= zext_ln493_2_fu_3115_p1(10 - 1 downto 0);
    DIV1_TABLE_address2 <= zext_ln493_1_fu_3111_p1(10 - 1 downto 0);
    DIV1_TABLE_address3 <= zext_ln493_fu_3107_p1(10 - 1 downto 0);

    DIV1_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            DIV1_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            DIV1_TABLE_ce1_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            DIV1_TABLE_ce2_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce2_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce3_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            DIV1_TABLE_ce3_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce3_local <= ap_const_logic_0;
        end if; 
    end process;

    DIV2_TABLE_address0 <= zext_ln497_fu_3205_p1(12 - 1 downto 0);

    DIV2_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            DIV2_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    K_10_fu_1750_p2 <= std_logic_vector(unsigned(zext_ln460_fu_1732_p1) - unsigned(zext_ln460_2_fu_1746_p1));
    K_11_fu_1778_p2 <= std_logic_vector(unsigned(zext_ln461_fu_1764_p1) - unsigned(zext_ln461_1_fu_1774_p1));
    K_1_fu_1474_p2 <= std_logic_vector(unsigned(zext_ln451_fu_1452_p1) - unsigned(zext_ln451_3_fu_1470_p1));
    K_2_fu_1506_p2 <= std_logic_vector(unsigned(sub_ln452_fu_1500_p2) - unsigned(zext_ln451_1_fu_1456_p1));
    K_3_fu_1534_p2 <= std_logic_vector(unsigned(zext_ln453_fu_1520_p1) - unsigned(zext_ln453_1_fu_1530_p1));
    K_4_fu_1566_p2 <= std_logic_vector(unsigned(sub_ln454_fu_1560_p2) - unsigned(zext_ln452_2_fu_1496_p1));
    K_5_fu_1602_p2 <= std_logic_vector(unsigned(zext_ln455_fu_1580_p1) - unsigned(zext_ln455_3_fu_1598_p1));
    K_6_fu_1626_p2 <= std_logic_vector(unsigned(sub_ln456_fu_1620_p2) - unsigned(zext_ln450_4_fu_1428_p1));
    K_7_fu_1658_p2 <= std_logic_vector(unsigned(zext_ln457_fu_1640_p1) - unsigned(zext_ln457_2_fu_1654_p1));
    K_8_fu_1690_p2 <= std_logic_vector(unsigned(zext_ln458_fu_1672_p1) - unsigned(zext_ln458_2_fu_1686_p1));
    K_9_fu_1718_p2 <= std_logic_vector(unsigned(zext_ln459_fu_1704_p1) - unsigned(zext_ln459_1_fu_1714_p1));
    K_fu_1438_p2 <= std_logic_vector(unsigned(sub_ln450_fu_1432_p2) - unsigned(zext_ln450_2_fu_1420_p1));
    PixBufVal_fu_1265_p3 <= 
        linebuf_yuv_q1 when (cmp170(0) = '1') else 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4;
    add_ln451_fu_1464_p2 <= std_logic_vector(unsigned(zext_ln451_2_fu_1460_p1) + unsigned(zext_ln450_1_fu_1416_p1));
    add_ln453_fu_1524_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_1492_p1) + unsigned(zext_ln450_3_fu_1424_p1));
    add_ln455_fu_1592_p2 <= std_logic_vector(unsigned(zext_ln454_1_fu_1552_p1) + unsigned(zext_ln455_2_fu_1588_p1));
    add_ln457_fu_1648_p2 <= std_logic_vector(unsigned(zext_ln455_2_fu_1588_p1) + unsigned(zext_ln457_1_fu_1644_p1));
    add_ln458_fu_1680_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1676_p1) + unsigned(zext_ln457_1_fu_1644_p1));
    add_ln459_fu_1708_p2 <= std_logic_vector(unsigned(zext_ln450_3_fu_1424_p1) + unsigned(zext_ln458_1_fu_1676_p1));
    add_ln460_fu_1740_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1676_p1) + unsigned(zext_ln460_1_fu_1736_p1));
    add_ln461_fu_1768_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_1416_p1) + unsigned(zext_ln460_1_fu_1736_p1));
    add_ln465_1_fu_1810_p2 <= std_logic_vector(signed(sext_ln465_fu_1784_p1) + signed(sext_ln465_1_fu_1788_p1));
    add_ln465_fu_1800_p2 <= std_logic_vector(signed(sext_ln465_2_fu_1792_p1) + signed(sext_ln465_3_fu_1796_p1));
    add_ln466_1_fu_1852_p2 <= std_logic_vector(signed(sext_ln466_3_fu_1838_p1) + signed(sext_ln466_fu_1826_p1));
    add_ln466_fu_1842_p2 <= std_logic_vector(signed(sext_ln466_1_fu_1830_p1) + signed(sext_ln466_2_fu_1834_p1));
    add_ln467_fu_1876_p2 <= std_logic_vector(signed(sext_ln467_fu_1868_p1) + signed(sext_ln467_1_fu_1872_p1));
    add_ln468_1_fu_1910_p2 <= std_logic_vector(signed(sext_ln465_3_fu_1796_p1) + signed(sext_ln465_fu_1784_p1));
    add_ln468_fu_1900_p2 <= std_logic_vector(signed(sext_ln468_fu_1892_p1) + signed(sext_ln468_1_fu_1896_p1));
    add_ln476_1_fu_2463_p2 <= std_logic_vector(unsigned(zext_ln476_fu_2347_p1) + unsigned(zext_ln476_2_fu_2415_p1));
    add_ln476_2_fu_2473_p2 <= std_logic_vector(unsigned(zext_ln476_5_fu_2469_p1) + unsigned(zext_ln476_4_fu_2459_p1));
    add_ln476_fu_2453_p2 <= std_logic_vector(unsigned(zext_ln476_3_fu_2449_p1) + unsigned(zext_ln476_1_fu_2381_p1));
    add_ln477_1_fu_2639_p2 <= std_logic_vector(unsigned(zext_ln477_fu_2520_p1) + unsigned(zext_ln477_2_fu_2590_p1));
    add_ln477_2_fu_2649_p2 <= std_logic_vector(unsigned(zext_ln477_5_fu_2645_p1) + unsigned(zext_ln477_4_fu_2635_p1));
    add_ln477_fu_2629_p2 <= std_logic_vector(unsigned(zext_ln477_3_fu_2625_p1) + unsigned(zext_ln477_1_fu_2555_p1));
    add_ln478_1_fu_2815_p2 <= std_logic_vector(unsigned(zext_ln478_fu_2696_p1) + unsigned(zext_ln478_2_fu_2766_p1));
    add_ln478_2_fu_2825_p2 <= std_logic_vector(unsigned(zext_ln478_5_fu_2821_p1) + unsigned(zext_ln478_4_fu_2811_p1));
    add_ln478_fu_2805_p2 <= std_logic_vector(unsigned(zext_ln478_3_fu_2801_p1) + unsigned(zext_ln478_1_fu_2731_p1));
    add_ln479_1_fu_2991_p2 <= std_logic_vector(unsigned(zext_ln479_fu_2872_p1) + unsigned(zext_ln479_2_fu_2942_p1));
    add_ln479_2_fu_3001_p2 <= std_logic_vector(unsigned(zext_ln479_5_fu_2997_p1) + unsigned(zext_ln479_4_fu_2987_p1));
    add_ln479_fu_2981_p2 <= std_logic_vector(unsigned(zext_ln479_3_fu_2977_p1) + unsigned(zext_ln479_1_fu_2907_p1));
    add_ln483_fu_2186_p2 <= std_logic_vector(unsigned(zext_ln483_fu_2146_p1) + unsigned(zext_ln483_1_fu_2182_p1));
    add_ln484_fu_2274_p2 <= std_logic_vector(unsigned(zext_ln484_fu_2234_p1) + unsigned(zext_ln484_1_fu_2270_p1));
    add_ln492_1_fu_3033_p2 <= std_logic_vector(unsigned(zext_ln492_fu_3029_p1) + unsigned(var_fu_2479_p4));
    add_ln492_2_fu_3049_p2 <= std_logic_vector(unsigned(zext_ln484_2_fu_3020_p1) + unsigned(ap_const_lv11_1));
    add_ln492_3_fu_3059_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_3055_p1) + unsigned(var_1_fu_2655_p4));
    add_ln492_4_fu_3075_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_3055_p1) + unsigned(var_2_fu_2831_p4));
    add_ln492_5_fu_3091_p2 <= std_logic_vector(unsigned(zext_ln492_fu_3029_p1) + unsigned(var_3_fu_3007_p4));
    add_ln492_fu_3023_p2 <= std_logic_vector(unsigned(zext_ln483_2_fu_3017_p1) + unsigned(ap_const_lv11_1));
    add_ln495_1_fu_3189_p2 <= std_logic_vector(unsigned(zext_ln495_1_fu_3185_p1) + unsigned(zext_ln494_fu_3133_p1));
    add_ln495_fu_3179_p2 <= std_logic_vector(unsigned(zext_ln488_1_fu_3147_p1) + unsigned(zext_ln488_2_fu_3161_p1));
    add_ln504_2_fu_3338_p2 <= std_logic_vector(signed(sext_ln504_5_fu_3335_p1) + signed(sext_ln504_4_fu_3332_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1, ap_block_state11_pp0_stage0_iter10)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1, ap_block_state11_pp0_stage0_iter10)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1, ap_block_state11_pp0_stage0_iter10)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state11_pp0_stage0_iter10_assign_proc : process(imgG_full_n, tmp_53_reg_3872_pp0_iter9_reg)
    begin
                ap_block_state11_pp0_stage0_iter10 <= ((tmp_53_reg_3872_pp0_iter9_reg = ap_const_lv1_0) and (imgG_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgBayer_empty_n, ap_predicate_op145_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op145_read_state2 = ap_const_boolean_1) and (imgBayer_empty_n = ap_const_logic_0));
    end process;


    ap_condition_2659_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_condition_2659 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_366_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_366 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln318_fu_958_p2, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln318_fu_958_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln318_reg_3809 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_101_assign_proc : process(ap_predicate_op101_load_state1)
    begin
                ap_enable_operation_101 <= (ap_predicate_op101_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_103_assign_proc : process(ap_predicate_op103_load_state1)
    begin
                ap_enable_operation_103 <= (ap_predicate_op103_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_load_state1)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_107_assign_proc : process(ap_predicate_op107_load_state1)
    begin
                ap_enable_operation_107 <= (ap_predicate_op107_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_140_assign_proc : process(ap_predicate_op140_load_state2)
    begin
                ap_enable_operation_140 <= (ap_predicate_op140_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_141_assign_proc : process(ap_predicate_op141_load_state2)
    begin
                ap_enable_operation_141 <= (ap_predicate_op141_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_142_assign_proc : process(ap_predicate_op142_load_state2)
    begin
                ap_enable_operation_142 <= (ap_predicate_op142_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_143_assign_proc : process(ap_predicate_op143_load_state2)
    begin
                ap_enable_operation_143 <= (ap_predicate_op143_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_146_assign_proc : process(ap_predicate_op146_store_state2)
    begin
                ap_enable_operation_146 <= (ap_predicate_op146_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_172_assign_proc : process(ap_predicate_op172_store_state2)
    begin
                ap_enable_operation_172 <= (ap_predicate_op172_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_173_assign_proc : process(ap_predicate_op173_store_state2)
    begin
                ap_enable_operation_173 <= (ap_predicate_op173_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_174_assign_proc : process(ap_predicate_op174_store_state2)
    begin
                ap_enable_operation_174 <= (ap_predicate_op174_store_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_147_phi_fu_658_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_16_fu_1234_p3, ap_phi_reg_pp0_iter1_empty_147_reg_655, empty_131_fu_252)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_147_phi_fu_658_p4 <= empty_131_fu_252;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_147_phi_fu_658_p4 <= select_ln387_16_fu_1234_p3;
            else 
                ap_phi_mux_empty_147_phi_fu_658_p4 <= ap_phi_reg_pp0_iter1_empty_147_reg_655;
            end if;
        else 
            ap_phi_mux_empty_147_phi_fu_658_p4 <= ap_phi_reg_pp0_iter1_empty_147_reg_655;
        end if; 
    end process;


    ap_phi_mux_empty_148_phi_fu_668_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_17_fu_1242_p3, ap_phi_reg_pp0_iter1_empty_148_reg_665, empty_146_fu_312)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_148_phi_fu_668_p4 <= empty_146_fu_312;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_148_phi_fu_668_p4 <= select_ln387_17_fu_1242_p3;
            else 
                ap_phi_mux_empty_148_phi_fu_668_p4 <= ap_phi_reg_pp0_iter1_empty_148_reg_665;
            end if;
        else 
            ap_phi_mux_empty_148_phi_fu_668_p4 <= ap_phi_reg_pp0_iter1_empty_148_reg_665;
        end if; 
    end process;


    ap_phi_mux_empty_150_phi_fu_678_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_19_fu_1257_p3, ap_phi_reg_pp0_iter1_empty_150_reg_675, empty_145_fu_308)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_150_phi_fu_678_p4 <= empty_145_fu_308;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_150_phi_fu_678_p4 <= select_ln387_19_fu_1257_p3;
            else 
                ap_phi_mux_empty_150_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_empty_150_reg_675;
            end if;
        else 
            ap_phi_mux_empty_150_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_empty_150_reg_675;
        end if; 
    end process;


    ap_phi_mux_empty_151_phi_fu_688_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_8_fu_1172_p3, ap_phi_reg_pp0_iter1_empty_151_reg_685, empty_130_fu_248)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_151_phi_fu_688_p4 <= empty_130_fu_248;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_151_phi_fu_688_p4 <= select_ln387_8_fu_1172_p3;
            else 
                ap_phi_mux_empty_151_phi_fu_688_p4 <= ap_phi_reg_pp0_iter1_empty_151_reg_685;
            end if;
        else 
            ap_phi_mux_empty_151_phi_fu_688_p4 <= ap_phi_reg_pp0_iter1_empty_151_reg_685;
        end if; 
    end process;


    ap_phi_mux_empty_152_phi_fu_697_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_9_fu_1180_p3, ap_phi_reg_pp0_iter1_empty_152_reg_694, empty_143_fu_300)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_152_phi_fu_697_p4 <= empty_143_fu_300;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_152_phi_fu_697_p4 <= select_ln387_9_fu_1180_p3;
            else 
                ap_phi_mux_empty_152_phi_fu_697_p4 <= ap_phi_reg_pp0_iter1_empty_152_reg_694;
            end if;
        else 
            ap_phi_mux_empty_152_phi_fu_697_p4 <= ap_phi_reg_pp0_iter1_empty_152_reg_694;
        end if; 
    end process;


    ap_phi_mux_empty_154_phi_fu_707_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_11_fu_1195_p3, ap_phi_reg_pp0_iter1_empty_154_reg_704, empty_142_fu_296)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_154_phi_fu_707_p4 <= empty_142_fu_296;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_154_phi_fu_707_p4 <= select_ln387_11_fu_1195_p3;
            else 
                ap_phi_mux_empty_154_phi_fu_707_p4 <= ap_phi_reg_pp0_iter1_empty_154_reg_704;
            end if;
        else 
            ap_phi_mux_empty_154_phi_fu_707_p4 <= ap_phi_reg_pp0_iter1_empty_154_reg_704;
        end if; 
    end process;


    ap_phi_mux_empty_155_phi_fu_716_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_12_fu_1203_p3, ap_phi_reg_pp0_iter1_empty_155_reg_713, empty_129_fu_244)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_155_phi_fu_716_p4 <= empty_129_fu_244;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_155_phi_fu_716_p4 <= select_ln387_12_fu_1203_p3;
            else 
                ap_phi_mux_empty_155_phi_fu_716_p4 <= ap_phi_reg_pp0_iter1_empty_155_reg_713;
            end if;
        else 
            ap_phi_mux_empty_155_phi_fu_716_p4 <= ap_phi_reg_pp0_iter1_empty_155_reg_713;
        end if; 
    end process;


    ap_phi_mux_empty_157_phi_fu_736_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_15_fu_1226_p3, ap_phi_reg_pp0_iter1_empty_157_reg_733, empty_139_fu_284)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_157_phi_fu_736_p4 <= empty_139_fu_284;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_157_phi_fu_736_p4 <= select_ln387_15_fu_1226_p3;
            else 
                ap_phi_mux_empty_157_phi_fu_736_p4 <= ap_phi_reg_pp0_iter1_empty_157_reg_733;
            end if;
        else 
            ap_phi_mux_empty_157_phi_fu_736_p4 <= ap_phi_reg_pp0_iter1_empty_157_reg_733;
        end if; 
    end process;


    ap_phi_mux_empty_158_phi_fu_746_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_fu_1110_p3, ap_phi_reg_pp0_iter1_empty_158_reg_743, empty_128_fu_240)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_158_phi_fu_746_p4 <= empty_128_fu_240;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_158_phi_fu_746_p4 <= select_ln387_fu_1110_p3;
            else 
                ap_phi_mux_empty_158_phi_fu_746_p4 <= ap_phi_reg_pp0_iter1_empty_158_reg_743;
            end if;
        else 
            ap_phi_mux_empty_158_phi_fu_746_p4 <= ap_phi_reg_pp0_iter1_empty_158_reg_743;
        end if; 
    end process;


    ap_phi_mux_empty_159_phi_fu_755_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_1_fu_1118_p3, ap_phi_reg_pp0_iter1_empty_159_reg_752, empty_137_fu_276)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_159_phi_fu_755_p4 <= empty_137_fu_276;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_159_phi_fu_755_p4 <= select_ln387_1_fu_1118_p3;
            else 
                ap_phi_mux_empty_159_phi_fu_755_p4 <= ap_phi_reg_pp0_iter1_empty_159_reg_752;
            end if;
        else 
            ap_phi_mux_empty_159_phi_fu_755_p4 <= ap_phi_reg_pp0_iter1_empty_159_reg_752;
        end if; 
    end process;


    ap_phi_mux_empty_161_phi_fu_765_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_3_fu_1133_p3, ap_phi_reg_pp0_iter1_empty_161_reg_762, empty_136_fu_272)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_161_phi_fu_765_p4 <= empty_136_fu_272;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_161_phi_fu_765_p4 <= select_ln387_3_fu_1133_p3;
            else 
                ap_phi_mux_empty_161_phi_fu_765_p4 <= ap_phi_reg_pp0_iter1_empty_161_reg_762;
            end if;
        else 
            ap_phi_mux_empty_161_phi_fu_765_p4 <= ap_phi_reg_pp0_iter1_empty_161_reg_762;
        end if; 
    end process;


    ap_phi_mux_empty_162_phi_fu_774_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_4_fu_1141_p3, ap_phi_reg_pp0_iter1_empty_162_reg_771, empty_127_fu_236)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_162_phi_fu_774_p4 <= empty_127_fu_236;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_162_phi_fu_774_p4 <= select_ln387_4_fu_1141_p3;
            else 
                ap_phi_mux_empty_162_phi_fu_774_p4 <= ap_phi_reg_pp0_iter1_empty_162_reg_771;
            end if;
        else 
            ap_phi_mux_empty_162_phi_fu_774_p4 <= ap_phi_reg_pp0_iter1_empty_162_reg_771;
        end if; 
    end process;


    ap_phi_mux_empty_163_phi_fu_784_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_5_fu_1149_p3, ap_phi_reg_pp0_iter1_empty_163_reg_781, empty_134_fu_264)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_163_phi_fu_784_p4 <= empty_134_fu_264;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_163_phi_fu_784_p4 <= select_ln387_5_fu_1149_p3;
            else 
                ap_phi_mux_empty_163_phi_fu_784_p4 <= ap_phi_reg_pp0_iter1_empty_163_reg_781;
            end if;
        else 
            ap_phi_mux_empty_163_phi_fu_784_p4 <= ap_phi_reg_pp0_iter1_empty_163_reg_781;
        end if; 
    end process;


    ap_phi_mux_empty_165_phi_fu_794_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_7_fu_1164_p3, ap_phi_reg_pp0_iter1_empty_165_reg_791, empty_133_fu_260)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_165_phi_fu_794_p4 <= empty_133_fu_260;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_empty_165_phi_fu_794_p4 <= select_ln387_7_fu_1164_p3;
            else 
                ap_phi_mux_empty_165_phi_fu_794_p4 <= ap_phi_reg_pp0_iter1_empty_165_reg_791;
            end if;
        else 
            ap_phi_mux_empty_165_phi_fu_794_p4 <= ap_phi_reg_pp0_iter1_empty_165_reg_791;
        end if; 
    end process;


    ap_phi_mux_g_2_phi_fu_726_p4_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, select_ln387_13_fu_1211_p3, ap_phi_reg_pp0_iter1_g_2_reg_723, empty_140_fu_288)
    begin
        if ((icmp_ln318_reg_3809 = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3813 = ap_const_lv1_0)) then 
                ap_phi_mux_g_2_phi_fu_726_p4 <= empty_140_fu_288;
            elsif ((icmp_ln328_reg_3813 = ap_const_lv1_1)) then 
                ap_phi_mux_g_2_phi_fu_726_p4 <= select_ln387_13_fu_1211_p3;
            else 
                ap_phi_mux_g_2_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_g_2_reg_723;
            end if;
        else 
            ap_phi_mux_g_2_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_g_2_reg_723;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4_assign_proc : process(imgBayer_dout, icmp_ln318_reg_3809, icmp_ln328_reg_3813, cmp84_read_reg_3792, cmp84, linebuf_yuv_q1, ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_644)
    begin
        if (((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0))) then
            if ((cmp84_read_reg_3792 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 <= linebuf_yuv_q1;
            elsif ((cmp84 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 <= imgBayer_dout;
            else 
                ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 <= ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_644;
            end if;
        else 
            ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 <= ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_644;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_149_reg_801 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_153_reg_810 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_156_reg_819 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_160_reg_828 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_164_reg_837 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_147_reg_655 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_148_reg_665 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_150_reg_675 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_151_reg_685 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_152_reg_694 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_154_reg_704 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_155_reg_713 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_157_reg_733 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_158_reg_743 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_159_reg_752 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_161_reg_762 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_162_reg_771 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_163_reg_781 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_165_reg_791 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_g_2_reg_723 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_644 <= "XXXXXXXXXX";

    ap_predicate_op101_load_state1_assign_proc : process(icmp_ln318_fu_958_p2, icmp_ln328_fu_988_p2)
    begin
                ap_predicate_op101_load_state1 <= ((icmp_ln328_fu_988_p2 = ap_const_lv1_1) and (icmp_ln318_fu_958_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op103_load_state1_assign_proc : process(icmp_ln318_fu_958_p2, icmp_ln328_fu_988_p2)
    begin
                ap_predicate_op103_load_state1 <= ((icmp_ln328_fu_988_p2 = ap_const_lv1_1) and (icmp_ln318_fu_958_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op105_load_state1_assign_proc : process(icmp_ln318_fu_958_p2, icmp_ln328_fu_988_p2)
    begin
                ap_predicate_op105_load_state1 <= ((icmp_ln328_fu_988_p2 = ap_const_lv1_1) and (icmp_ln318_fu_958_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op107_load_state1_assign_proc : process(icmp_ln318_fu_958_p2, icmp_ln328_fu_988_p2)
    begin
                ap_predicate_op107_load_state1 <= ((icmp_ln328_fu_988_p2 = ap_const_lv1_1) and (icmp_ln318_fu_958_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op140_load_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op140_load_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op141_load_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op141_load_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op142_load_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op142_load_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op143_load_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op143_load_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op145_read_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, cmp84)
    begin
                ap_predicate_op145_read_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op146_store_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813, cmp84)
    begin
                ap_predicate_op146_store_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op172_store_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op172_store_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op173_store_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op173_store_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;


    ap_predicate_op174_store_state2_assign_proc : process(icmp_ln318_reg_3809, icmp_ln328_reg_3813)
    begin
                ap_predicate_op174_store_state2 <= ((icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_232, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_z <= x_fu_232;
        end if; 
    end process;

    ave_1_fu_1862_p2 <= std_logic_vector(signed(sext_ln466_5_fu_1858_p1) + signed(sext_ln466_4_fu_1848_p1));
    ave_2_fu_1886_p2 <= std_logic_vector(signed(sext_ln466_4_fu_1848_p1) + signed(sext_ln467_2_fu_1882_p1));
    ave_3_fu_1920_p2 <= std_logic_vector(signed(sext_ln468_3_fu_1916_p1) + signed(sext_ln468_2_fu_1906_p1));
    ave_fu_1820_p2 <= std_logic_vector(signed(sext_ln465_5_fu_1816_p1) + signed(sext_ln465_4_fu_1806_p1));
    cmp147_fu_994_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv17_0) else "0";
    cmp84_read_reg_3792 <= cmp84;
    g_1_fu_3443_p3 <= 
        g_reg_4263 when (icmp_ln439_reg_3865_pp0_iter9_reg(0) = '1') else 
        zext_ln504_4_reg_4258;
    g_fu_3416_p2 <= std_logic_vector(signed(sext_ln504_7_fu_3412_p1) + signed(zext_ln504_4_fu_3344_p1));

    grp_fu_3622_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3622_ce <= ap_const_logic_1;
        else 
            grp_fu_3622_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3622_p1 <= grp_fu_3622_p10(10 - 1 downto 0);
    grp_fu_3622_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_3_fu_3282_p4),24));

    grp_fu_3631_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3631_ce <= ap_const_logic_1;
        else 
            grp_fu_3631_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3631_p1 <= grp_fu_3631_p10(10 - 1 downto 0);
    grp_fu_3631_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_3225_p4),24));
    icmp_ln318_fu_958_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth) else "0";
    icmp_ln328_fu_988_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(zext_ln275_cast_fu_846_p1)) else "0";
    icmp_ln439_fu_1010_p2 <= "1" when (xor_r = zext_ln439_fu_1006_p1) else "0";
    icmp_ln510_fu_3473_p2 <= "1" when (signed(tmp_52_fu_3463_p4) > signed(ap_const_lv6_0)) else "0";

    imgBayer_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgBayer_empty_n, ap_predicate_op145_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op145_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgBayer_blk_n <= imgBayer_empty_n;
        else 
            imgBayer_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgBayer_read <= imgBayer_read_local;

    imgBayer_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op145_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op145_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgBayer_read_local <= ap_const_logic_1;
        else 
            imgBayer_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgG_blk_n_assign_proc : process(ap_enable_reg_pp0_iter10, imgG_full_n, tmp_53_reg_3872_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
        if (((tmp_53_reg_3872_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            imgG_blk_n <= imgG_full_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgG_din <= or_ln587_3_fu_3511_p4;
    imgG_write <= imgG_write_local;

    imgG_write_local_assign_proc : process(ap_enable_reg_pp0_iter10, tmp_53_reg_3872_pp0_iter9_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_53_reg_3872_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            imgG_write_local <= ap_const_logic_1;
        else 
            imgG_write_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_1_address0 <= linebuf_yuv_1_addr_reg_3823;
    linebuf_yuv_1_address1 <= zext_ln318_fu_970_p1(11 - 1 downto 0);

    linebuf_yuv_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_1_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_1_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, icmp_ln328_reg_3813, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_1_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_2_address0 <= linebuf_yuv_2_addr_reg_3829;
    linebuf_yuv_2_address1 <= zext_ln318_fu_970_p1(11 - 1 downto 0);

    linebuf_yuv_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_2_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_2_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, icmp_ln328_reg_3813, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_2_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_3_address0 <= linebuf_yuv_3_addr_reg_3835;
    linebuf_yuv_3_address1 <= zext_ln318_fu_970_p1(11 - 1 downto 0);

    linebuf_yuv_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_3_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_3_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, icmp_ln328_reg_3813, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_3_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_address0 <= linebuf_yuv_addr_reg_3817;
    linebuf_yuv_address1 <= zext_ln318_fu_970_p1(11 - 1 downto 0);

    linebuf_yuv_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln318_reg_3809, icmp_ln328_reg_3813, cmp84, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3813 = ap_const_lv1_1) and (icmp_ln318_reg_3809 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_yuv_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln501_3_fu_3282_p4 <= mul_ln501_3_fu_3276_p2(17 downto 8);
    lshr_ln_fu_3225_p4 <= mul_ln501_fu_3219_p2(17 downto 8);
    mean_1_fu_2293_p3 <= 
        sub_ln472_3_reg_4108 when (tmp_27_reg_4098(0) = '1') else 
        sext_ln472_7_fu_2290_p1;
    mean_2_fu_2302_p3 <= 
        sub_ln472_5_reg_4123 when (tmp_28_reg_4113(0) = '1') else 
        sext_ln472_9_fu_2299_p1;
    mean_3_fu_2311_p3 <= 
        sub_ln472_7_reg_4138 when (tmp_29_reg_4128(0) = '1') else 
        sext_ln472_11_fu_2308_p1;
    mean_fu_1974_p3 <= 
        sub_ln472_1_fu_1968_p2 when (tmp_26_fu_1926_p3(0) = '1') else 
        sext_ln472_3_fu_1964_p1;
    mul_ln501_1_fu_3238_p1 <= mul_ln501_1_fu_3238_p10(8 - 1 downto 0);
    mul_ln501_1_fu_3238_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_4198),18));
    mul_ln501_2_fu_3257_p1 <= mul_ln501_2_fu_3257_p10(8 - 1 downto 0);
    mul_ln501_2_fu_3257_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_4203),18));
    mul_ln501_3_fu_3276_p1 <= mul_ln501_3_fu_3276_p10(9 - 1 downto 0);
    mul_ln501_3_fu_3276_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4208),18));
    mul_ln501_fu_3219_p1 <= mul_ln501_fu_3219_p10(9 - 1 downto 0);
    mul_ln501_fu_3219_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4193),18));
    mul_ln504_1_fu_3312_p1 <= mul_ln504_1_fu_3312_p10(10 - 1 downto 0);
    mul_ln504_1_fu_3312_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_1_reg_4228_pp0_iter7_reg),24));
    mul_ln504_2_fu_3322_p1 <= mul_ln504_2_fu_3322_p10(10 - 1 downto 0);
    mul_ln504_2_fu_3322_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_2_reg_4233_pp0_iter7_reg),24));
    or_ln510_fu_3497_p2 <= (tmp_51_fu_3455_p3 or icmp_ln510_fu_3473_p2);
    or_ln585_fu_1016_p2 <= (out_y or out_x_fu_978_p2);
    or_ln587_3_fu_3511_p4 <= ((phi_ln511_fu_3448_p3 & select_ln510_fu_3503_p3) & phi_ln509_fu_3436_p3);
    out_x_fu_978_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1FFFE));
    p_out <= p_load65_reg_3896_pp0_iter8_reg;
    p_out1 <= p_load67_reg_3891_pp0_iter8_reg;
    p_out10 <= p_load55_reg_3949_pp0_iter8_reg;

    p_out10_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out10_ap_vld <= ap_const_logic_1;
        else 
            p_out10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out11 <= p_load56_reg_3944_pp0_iter8_reg;

    p_out11_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out11_ap_vld <= ap_const_logic_1;
        else 
            p_out11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out12 <= p_load57_reg_3939_pp0_iter8_reg;

    p_out12_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out12_ap_vld <= ap_const_logic_1;
        else 
            p_out12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out13 <= p_load58_reg_3933_pp0_iter8_reg;

    p_out13_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out13_ap_vld <= ap_const_logic_1;
        else 
            p_out13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out14 <= p_load59_reg_3928_pp0_iter8_reg;

    p_out14_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out14_ap_vld <= ap_const_logic_1;
        else 
            p_out14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out15 <= p_load60_reg_3923_pp0_iter8_reg;

    p_out15_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out15_ap_vld <= ap_const_logic_1;
        else 
            p_out15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out16 <= p_load61_reg_3917_pp0_iter8_reg;

    p_out16_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out16_ap_vld <= ap_const_logic_1;
        else 
            p_out16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out17 <= p_load62_reg_3912_pp0_iter8_reg;

    p_out17_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out17_ap_vld <= ap_const_logic_1;
        else 
            p_out17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out18 <= p_load63_reg_3907_pp0_iter8_reg;

    p_out18_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out18_ap_vld <= ap_const_logic_1;
        else 
            p_out18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out19 <= p_load64_reg_3901_pp0_iter8_reg;

    p_out19_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out19_ap_vld <= ap_const_logic_1;
        else 
            p_out19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= p_load69_reg_3886_pp0_iter8_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= p_load71_reg_3881_pp0_iter8_reg;

    p_out3_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= p_load73_reg_3876_pp0_iter8_reg;

    p_out4_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= p_load_reg_3976_pp0_iter8_reg;

    p_out5_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= p_load51_reg_3971_pp0_iter8_reg;

    p_out6_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= p_load52_reg_3965_pp0_iter8_reg;

    p_out7_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= p_load53_reg_3960_pp0_iter8_reg;

    p_out8_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out9 <= p_load54_reg_3955_pp0_iter8_reg;

    p_out9_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out9_ap_vld <= ap_const_logic_1;
        else 
            p_out9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3809_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3809_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln509_fu_3436_p3 <= 
        select_ln507_fu_3422_p3 when (icmp_ln439_reg_3865_pp0_iter9_reg(0) = '1') else 
        ap_const_lv10_0;
    phi_ln511_fu_3448_p3 <= 
        select_ln507_1_fu_3429_p3 when (icmp_ln439_reg_3865_pp0_iter9_reg(0) = '1') else 
        ap_const_lv10_0;
    select_ln387_10_fu_1188_p3 <= 
        linebuf_yuv_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_141_fu_292;
    select_ln387_11_fu_1195_p3 <= 
        linebuf_yuv_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_142_fu_296;
    select_ln387_12_fu_1203_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_129_fu_244;
    select_ln387_13_fu_1211_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_140_fu_288;
    select_ln387_14_fu_1219_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_138_fu_280;
    select_ln387_15_fu_1226_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_139_fu_284;
    select_ln387_16_fu_1234_p3 <= 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 when (cmp147_reg_3841(0) = '1') else 
        empty_131_fu_252;
    select_ln387_17_fu_1242_p3 <= 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 when (cmp147_reg_3841(0) = '1') else 
        empty_146_fu_312;
    select_ln387_18_fu_1250_p3 <= 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 when (cmp147_reg_3841(0) = '1') else 
        empty_144_fu_304;
    select_ln387_19_fu_1257_p3 <= 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4 when (cmp147_reg_3841(0) = '1') else 
        empty_145_fu_308;
    select_ln387_1_fu_1118_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_137_fu_276;
    select_ln387_2_fu_1126_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_135_fu_268;
    select_ln387_3_fu_1133_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_136_fu_272;
    select_ln387_4_fu_1141_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_127_fu_236;
    select_ln387_5_fu_1149_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_134_fu_264;
    select_ln387_6_fu_1157_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_132_fu_256;
    select_ln387_7_fu_1164_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_133_fu_260;
    select_ln387_8_fu_1172_p3 <= 
        linebuf_yuv_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_130_fu_248;
    select_ln387_9_fu_1180_p3 <= 
        linebuf_yuv_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_143_fu_300;
    select_ln387_fu_1110_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3841(0) = '1') else 
        empty_128_fu_240;
    select_ln403_1_fu_1273_p3 <= 
        linebuf_yuv_1_q1 when (cmp170(0) = '1') else 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4;
    select_ln403_2_fu_1281_p3 <= 
        linebuf_yuv_2_q1 when (cmp170(0) = '1') else 
        ap_phi_mux_p_0_0_03845_45013_ph_phi_fu_647_p4;
    select_ln504_fu_3404_p3 <= 
        sub_ln504_1_fu_3380_p2 when (tmp_50_fu_3348_p3(0) = '1') else 
        zext_ln504_6_fu_3400_p1;
    select_ln507_1_fu_3429_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_2_reg_723_pp0_iter9_reg;
    select_ln507_fu_3422_p3 <= 
        g_2_reg_723_pp0_iter9_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_1_fu_3489_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_fu_3483_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_fu_3503_p3 <= 
        select_ln510_1_fu_3489_p3 when (or_ln510_fu_3497_p2(0) = '1') else 
        trunc_ln510_fu_3479_p1;
    select_ln61_10_fu_2758_p3 <= 
        sub_ln61_18_fu_2744_p2 when (tmp_40_fu_2750_p3(0) = '1') else 
        trunc_ln61_18_fu_2740_p1;
    select_ln61_11_fu_2793_p3 <= 
        sub_ln61_19_fu_2779_p2 when (tmp_41_fu_2785_p3(0) = '1') else 
        trunc_ln61_19_fu_2775_p1;
    select_ln61_12_fu_2864_p3 <= 
        sub_ln61_20_fu_2850_p2 when (tmp_42_fu_2856_p3(0) = '1') else 
        trunc_ln61_20_fu_2846_p1;
    select_ln61_13_fu_2899_p3 <= 
        sub_ln61_21_fu_2885_p2 when (tmp_43_fu_2891_p3(0) = '1') else 
        trunc_ln61_21_fu_2881_p1;
    select_ln61_14_fu_2934_p3 <= 
        sub_ln61_22_fu_2920_p2 when (tmp_44_fu_2926_p3(0) = '1') else 
        trunc_ln61_22_fu_2916_p1;
    select_ln61_15_fu_2969_p3 <= 
        sub_ln61_23_fu_2955_p2 when (tmp_45_fu_2961_p3(0) = '1') else 
        trunc_ln61_23_fu_2951_p1;
    select_ln61_16_fu_2138_p3 <= 
        sub_ln61_24_fu_2124_p2 when (tmp_46_fu_2130_p3(0) = '1') else 
        trunc_ln61_24_fu_2120_p1;
    select_ln61_17_fu_2174_p3 <= 
        sub_ln61_25_fu_2160_p2 when (tmp_47_fu_2166_p3(0) = '1') else 
        trunc_ln61_25_fu_2156_p1;
    select_ln61_18_fu_2226_p3 <= 
        sub_ln61_26_fu_2212_p2 when (tmp_48_fu_2218_p3(0) = '1') else 
        trunc_ln61_26_fu_2208_p1;
    select_ln61_19_fu_2262_p3 <= 
        sub_ln61_27_fu_2248_p2 when (tmp_49_fu_2254_p3(0) = '1') else 
        trunc_ln61_27_fu_2244_p1;
    select_ln61_1_fu_2373_p3 <= 
        sub_ln61_9_fu_2359_p2 when (tmp_31_fu_2365_p3(0) = '1') else 
        trunc_ln61_9_fu_2355_p1;
    select_ln61_2_fu_2407_p3 <= 
        sub_ln61_10_fu_2393_p2 when (tmp_32_fu_2399_p3(0) = '1') else 
        trunc_ln61_10_fu_2389_p1;
    select_ln61_3_fu_2441_p3 <= 
        sub_ln61_11_fu_2427_p2 when (tmp_33_fu_2433_p3(0) = '1') else 
        trunc_ln61_11_fu_2423_p1;
    select_ln61_4_fu_2512_p3 <= 
        sub_ln61_12_fu_2498_p2 when (tmp_34_fu_2504_p3(0) = '1') else 
        trunc_ln61_12_fu_2494_p1;
    select_ln61_5_fu_2547_p3 <= 
        sub_ln61_13_fu_2533_p2 when (tmp_35_fu_2539_p3(0) = '1') else 
        trunc_ln61_13_fu_2529_p1;
    select_ln61_6_fu_2582_p3 <= 
        sub_ln61_14_fu_2568_p2 when (tmp_36_fu_2574_p3(0) = '1') else 
        trunc_ln61_14_fu_2564_p1;
    select_ln61_7_fu_2617_p3 <= 
        sub_ln61_15_fu_2603_p2 when (tmp_37_fu_2609_p3(0) = '1') else 
        trunc_ln61_15_fu_2599_p1;
    select_ln61_8_fu_2688_p3 <= 
        sub_ln61_16_fu_2674_p2 when (tmp_38_fu_2680_p3(0) = '1') else 
        trunc_ln61_16_fu_2670_p1;
    select_ln61_9_fu_2723_p3 <= 
        sub_ln61_17_fu_2709_p2 when (tmp_39_fu_2715_p3(0) = '1') else 
        trunc_ln61_17_fu_2705_p1;
    select_ln61_fu_2339_p3 <= 
        sub_ln61_fu_2325_p2 when (tmp_30_fu_2331_p3(0) = '1') else 
        trunc_ln61_fu_2321_p1;
        sext_ln465_1_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_2_fu_1506_p2),13));

        sext_ln465_2_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_4_fu_1566_p2),13));

        sext_ln465_3_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_6_fu_1626_p2),13));

        sext_ln465_4_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_fu_1800_p2),14));

        sext_ln465_5_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_1_fu_1810_p2),14));

        sext_ln465_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_fu_1438_p2),13));

        sext_ln466_1_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_3_fu_1534_p2),13));

        sext_ln466_2_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_9_fu_1718_p2),13));

        sext_ln466_3_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_11_fu_1778_p2),13));

        sext_ln466_4_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_fu_1842_p2),14));

        sext_ln466_5_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_1_fu_1852_p2),14));

        sext_ln466_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_1_fu_1474_p2),13));

        sext_ln467_1_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_7_fu_1658_p2),13));

        sext_ln467_2_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_fu_1876_p2),14));

        sext_ln467_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_5_fu_1602_p2),13));

        sext_ln468_1_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_10_fu_1750_p2),13));

        sext_ln468_2_fu_1906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_fu_1900_p2),14));

        sext_ln468_3_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_1_fu_1910_p2),14));

        sext_ln468_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_8_fu_1690_p2),13));

        sext_ln472_10_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_s_fu_2084_p4),13));

        sext_ln472_11_fu_2308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_3_reg_4133),13));

        sext_ln472_1_fu_1950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_1_fu_1940_p4),13));

        sext_ln472_3_fu_1964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_2_fu_1954_p4),13));

        sext_ln472_5_fu_2006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_4_fu_1996_p4),13));

        sext_ln472_7_fu_2290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_5_reg_4103),13));

        sext_ln472_8_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_7_fu_2040_p4),13));

        sext_ln472_9_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_8_reg_4118),13));

        sext_ln504_4_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3631_p3),26));

        sext_ln504_5_fu_3335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3622_p3),26));

        sext_ln504_6_fu_3372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_1_fu_3362_p4),14));

        sext_ln504_7_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_fu_3404_p3),16));

        sext_ln504_8_fu_3396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_2_fu_3386_p4),14));

    shl_ln10_fu_1724_p3 <= (empty_128_fu_240 & ap_const_lv1_0);
    shl_ln11_fu_1756_p3 <= (empty_162_reg_771 & ap_const_lv1_0);
    shl_ln1_fu_1664_p3 <= (empty_130_fu_248 & ap_const_lv1_0);
    shl_ln2_fu_1696_p3 <= (empty_155_reg_713 & ap_const_lv1_0);
    shl_ln3_fu_1444_p3 <= (empty_165_reg_791 & ap_const_lv1_0);
    shl_ln4_fu_1480_p3 <= (ap_phi_reg_pp0_iter2_empty_160_reg_828 & ap_const_lv1_0);
    shl_ln5_fu_1512_p3 <= (empty_157_reg_733 & ap_const_lv1_0);
    shl_ln6_fu_1540_p3 <= (ap_phi_reg_pp0_iter2_empty_153_reg_810 & ap_const_lv1_0);
    shl_ln7_fu_1572_p3 <= (empty_150_reg_675 & ap_const_lv1_0);
    shl_ln8_fu_1608_p3 <= (empty_152_reg_694 & ap_const_lv1_0);
    shl_ln9_fu_1632_p3 <= (empty_147_reg_655 & ap_const_lv1_0);
    shl_ln_fu_1404_p3 <= (empty_159_reg_752 & ap_const_lv1_0);
    sub_ln450_fu_1432_p2 <= std_logic_vector(unsigned(zext_ln450_fu_1412_p1) - unsigned(zext_ln450_4_fu_1428_p1));
    sub_ln452_fu_1500_p2 <= std_logic_vector(unsigned(zext_ln452_fu_1488_p1) - unsigned(zext_ln452_2_fu_1496_p1));
    sub_ln454_fu_1560_p2 <= std_logic_vector(unsigned(zext_ln454_fu_1548_p1) - unsigned(zext_ln454_2_fu_1556_p1));
    sub_ln456_fu_1620_p2 <= std_logic_vector(unsigned(zext_ln456_fu_1616_p1) - unsigned(zext_ln455_1_fu_1584_p1));
    sub_ln472_1_fu_1968_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_1_fu_1950_p1));
    sub_ln472_2_fu_1990_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_1_fu_1862_p2));
    sub_ln472_3_fu_2020_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_5_fu_2006_p1));
    sub_ln472_4_fu_2034_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_2_fu_1886_p2));
    sub_ln472_5_fu_2064_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_8_fu_2050_p1));
    sub_ln472_6_fu_2078_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_3_fu_1920_p2));
    sub_ln472_7_fu_2108_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_10_fu_2094_p1));
    sub_ln472_fu_1934_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_fu_1820_p2));
    sub_ln476_1_fu_2351_p2 <= std_logic_vector(signed(sext_ln465_1_reg_4012) - signed(mean_reg_4090));
    sub_ln476_2_fu_2385_p2 <= std_logic_vector(signed(sext_ln465_2_reg_4017) - signed(mean_reg_4090));
    sub_ln476_3_fu_2419_p2 <= std_logic_vector(signed(sext_ln465_3_reg_4022) - signed(mean_reg_4090));
    sub_ln476_fu_2317_p2 <= std_logic_vector(signed(sext_ln465_reg_4006) - signed(mean_reg_4090));
    sub_ln477_1_fu_2524_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4038) - signed(mean_1_fu_2293_p3));
    sub_ln477_2_fu_2559_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4044) - signed(mean_1_fu_2293_p3));
    sub_ln477_3_fu_2594_p2 <= std_logic_vector(signed(sext_ln466_3_reg_4050) - signed(mean_1_fu_2293_p3));
    sub_ln477_fu_2489_p2 <= std_logic_vector(signed(sext_ln466_reg_4033) - signed(mean_1_fu_2293_p3));
    sub_ln478_1_fu_2700_p2 <= std_logic_vector(signed(sext_ln467_reg_4060) - signed(mean_2_fu_2302_p3));
    sub_ln478_2_fu_2735_p2 <= std_logic_vector(signed(sext_ln467_1_reg_4065) - signed(mean_2_fu_2302_p3));
    sub_ln478_3_fu_2770_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4044) - signed(mean_2_fu_2302_p3));
    sub_ln478_fu_2665_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4038) - signed(mean_2_fu_2302_p3));
    sub_ln479_1_fu_2876_p2 <= std_logic_vector(signed(sext_ln465_3_reg_4022) - signed(mean_3_fu_2311_p3));
    sub_ln479_2_fu_2911_p2 <= std_logic_vector(signed(sext_ln468_reg_4075) - signed(mean_3_fu_2311_p3));
    sub_ln479_3_fu_2946_p2 <= std_logic_vector(signed(sext_ln468_1_reg_4080) - signed(mean_3_fu_2311_p3));
    sub_ln479_fu_2841_p2 <= std_logic_vector(signed(sext_ln465_reg_4006) - signed(mean_3_fu_2311_p3));
    sub_ln483_1_fu_2150_p2 <= std_logic_vector(unsigned(zext_ln455_2_fu_1588_p1) - unsigned(zext_ln450_3_fu_1424_p1));
    sub_ln483_fu_2114_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_1416_p1) - unsigned(zext_ln450_3_fu_1424_p1));
    sub_ln484_1_fu_2238_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1676_p1) - unsigned(zext_ln450_3_fu_1424_p1));
    sub_ln484_fu_2202_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_1492_p1) - unsigned(zext_ln450_3_fu_1424_p1));
    sub_ln504_1_fu_3380_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_5_fu_3376_p1));
    sub_ln504_fu_3356_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_2_fu_3338_p2));
    sub_ln61_10_fu_2393_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_10_fu_2389_p1));
    sub_ln61_11_fu_2427_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_11_fu_2423_p1));
    sub_ln61_12_fu_2498_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_12_fu_2494_p1));
    sub_ln61_13_fu_2533_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_13_fu_2529_p1));
    sub_ln61_14_fu_2568_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_14_fu_2564_p1));
    sub_ln61_15_fu_2603_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_15_fu_2599_p1));
    sub_ln61_16_fu_2674_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_16_fu_2670_p1));
    sub_ln61_17_fu_2709_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_17_fu_2705_p1));
    sub_ln61_18_fu_2744_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_18_fu_2740_p1));
    sub_ln61_19_fu_2779_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_19_fu_2775_p1));
    sub_ln61_20_fu_2850_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_20_fu_2846_p1));
    sub_ln61_21_fu_2885_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_21_fu_2881_p1));
    sub_ln61_22_fu_2920_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_22_fu_2916_p1));
    sub_ln61_23_fu_2955_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_23_fu_2951_p1));
    sub_ln61_24_fu_2124_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_24_fu_2120_p1));
    sub_ln61_25_fu_2160_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_25_fu_2156_p1));
    sub_ln61_26_fu_2212_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_26_fu_2208_p1));
    sub_ln61_27_fu_2248_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_27_fu_2244_p1));
    sub_ln61_9_fu_2359_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_9_fu_2355_p1));
    sub_ln61_fu_2325_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_fu_2321_p1));
    sw_1_fu_3199_p2 <= std_logic_vector(unsigned(zext_ln495_fu_3195_p1) + unsigned(zext_ln488_fu_3175_p1));
    tmp_26_fu_1926_p3 <= ave_fu_1820_p2(13 downto 13);
    tmp_30_fu_2331_p3 <= sub_ln476_fu_2317_p2(12 downto 12);
    tmp_31_fu_2365_p3 <= sub_ln476_1_fu_2351_p2(12 downto 12);
    tmp_32_fu_2399_p3 <= sub_ln476_2_fu_2385_p2(12 downto 12);
    tmp_33_fu_2433_p3 <= sub_ln476_3_fu_2419_p2(12 downto 12);
    tmp_34_fu_2504_p3 <= sub_ln477_fu_2489_p2(12 downto 12);
    tmp_35_fu_2539_p3 <= sub_ln477_1_fu_2524_p2(12 downto 12);
    tmp_36_fu_2574_p3 <= sub_ln477_2_fu_2559_p2(12 downto 12);
    tmp_37_fu_2609_p3 <= sub_ln477_3_fu_2594_p2(12 downto 12);
    tmp_38_fu_2680_p3 <= sub_ln478_fu_2665_p2(12 downto 12);
    tmp_39_fu_2715_p3 <= sub_ln478_1_fu_2700_p2(12 downto 12);
    tmp_40_fu_2750_p3 <= sub_ln478_2_fu_2735_p2(12 downto 12);
    tmp_41_fu_2785_p3 <= sub_ln478_3_fu_2770_p2(12 downto 12);
    tmp_42_fu_2856_p3 <= sub_ln479_fu_2841_p2(12 downto 12);
    tmp_43_fu_2891_p3 <= sub_ln479_1_fu_2876_p2(12 downto 12);
    tmp_44_fu_2926_p3 <= sub_ln479_2_fu_2911_p2(12 downto 12);
    tmp_45_fu_2961_p3 <= sub_ln479_3_fu_2946_p2(12 downto 12);
    tmp_46_fu_2130_p3 <= sub_ln483_fu_2114_p2(10 downto 10);
    tmp_47_fu_2166_p3 <= sub_ln483_1_fu_2150_p2(10 downto 10);
    tmp_48_fu_2218_p3 <= sub_ln484_fu_2202_p2(10 downto 10);
    tmp_49_fu_2254_p3 <= sub_ln484_1_fu_2238_p2(10 downto 10);
    tmp_50_fu_3348_p3 <= add_ln504_2_fu_3338_p2(25 downto 25);
    tmp_51_fu_3455_p3 <= g_1_fu_3443_p3(15 downto 15);
    tmp_52_fu_3463_p4 <= g_1_fu_3443_p3(15 downto 10);
    trunc_ln279_fu_984_p1 <= out_x_fu_978_p2(1 - 1 downto 0);
    trunc_ln472_1_fu_1940_p4 <= sub_ln472_fu_1934_p2(13 downto 2);
    trunc_ln472_2_fu_1954_p4 <= ave_fu_1820_p2(13 downto 2);
    trunc_ln472_4_fu_1996_p4 <= sub_ln472_2_fu_1990_p2(13 downto 2);
    trunc_ln472_7_fu_2040_p4 <= sub_ln472_4_fu_2034_p2(13 downto 2);
    trunc_ln472_s_fu_2084_p4 <= sub_ln472_6_fu_2078_p2(13 downto 2);
    trunc_ln504_1_fu_3362_p4 <= sub_ln504_fu_3356_p2(25 downto 13);
    trunc_ln504_2_fu_3386_p4 <= add_ln504_2_fu_3338_p2(25 downto 13);
    trunc_ln510_fu_3479_p1 <= g_1_fu_3443_p3(10 - 1 downto 0);
    trunc_ln61_10_fu_2389_p1 <= sub_ln476_2_fu_2385_p2(12 - 1 downto 0);
    trunc_ln61_11_fu_2423_p1 <= sub_ln476_3_fu_2419_p2(12 - 1 downto 0);
    trunc_ln61_12_fu_2494_p1 <= sub_ln477_fu_2489_p2(12 - 1 downto 0);
    trunc_ln61_13_fu_2529_p1 <= sub_ln477_1_fu_2524_p2(12 - 1 downto 0);
    trunc_ln61_14_fu_2564_p1 <= sub_ln477_2_fu_2559_p2(12 - 1 downto 0);
    trunc_ln61_15_fu_2599_p1 <= sub_ln477_3_fu_2594_p2(12 - 1 downto 0);
    trunc_ln61_16_fu_2670_p1 <= sub_ln478_fu_2665_p2(12 - 1 downto 0);
    trunc_ln61_17_fu_2705_p1 <= sub_ln478_1_fu_2700_p2(12 - 1 downto 0);
    trunc_ln61_18_fu_2740_p1 <= sub_ln478_2_fu_2735_p2(12 - 1 downto 0);
    trunc_ln61_19_fu_2775_p1 <= sub_ln478_3_fu_2770_p2(12 - 1 downto 0);
    trunc_ln61_20_fu_2846_p1 <= sub_ln479_fu_2841_p2(12 - 1 downto 0);
    trunc_ln61_21_fu_2881_p1 <= sub_ln479_1_fu_2876_p2(12 - 1 downto 0);
    trunc_ln61_22_fu_2916_p1 <= sub_ln479_2_fu_2911_p2(12 - 1 downto 0);
    trunc_ln61_23_fu_2951_p1 <= sub_ln479_3_fu_2946_p2(12 - 1 downto 0);
    trunc_ln61_24_fu_2120_p1 <= sub_ln483_fu_2114_p2(10 - 1 downto 0);
    trunc_ln61_25_fu_2156_p1 <= sub_ln483_1_fu_2150_p2(10 - 1 downto 0);
    trunc_ln61_26_fu_2208_p1 <= sub_ln484_fu_2202_p2(10 - 1 downto 0);
    trunc_ln61_27_fu_2244_p1 <= sub_ln484_1_fu_2238_p2(10 - 1 downto 0);
    trunc_ln61_9_fu_2355_p1 <= sub_ln476_1_fu_2351_p2(12 - 1 downto 0);
    trunc_ln61_fu_2321_p1 <= sub_ln476_fu_2317_p2(12 - 1 downto 0);
    var_1_fu_2655_p4 <= add_ln477_2_fu_2649_p2(13 downto 1);
    var_2_fu_2831_p4 <= add_ln478_2_fu_2825_p2(13 downto 1);
    var_3_fu_3007_p4 <= add_ln479_2_fu_3001_p2(13 downto 1);
    var_fu_2479_p4 <= add_ln476_2_fu_2473_p2(13 downto 1);
    w_3_fu_3137_p4 <= DIV1_TABLE_q2(9 downto 2);
    w_5_fu_3151_p4 <= DIV1_TABLE_q1(9 downto 2);
    w_7_fu_3165_p4 <= DIV1_TABLE_q0(9 downto 1);
    w_8_fu_3123_p4 <= DIV1_TABLE_q3(9 downto 1);
    x_11_fu_964_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1));
    xor_ln439_fu_1000_p2 <= (trunc_ln279_fu_984_p1 xor empty);
    xor_ln510_fu_3483_p2 <= (tmp_51_fu_3455_p3 xor ap_const_lv1_1);
    zext_ln275_cast_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln275),17));
    zext_ln318_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_fu_964_p2),64));
    zext_ln439_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln439_fu_1000_p2),15));
    zext_ln450_1_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_163_reg_781),11));
    zext_ln450_2_fu_1420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_163_reg_781),12));
    zext_ln450_3_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_723),11));
    zext_ln450_4_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_723),12));
    zext_ln450_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1404_p3),12));
    zext_ln451_1_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_164_reg_837),12));
    zext_ln451_2_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_164_reg_837),11));
    zext_ln451_3_fu_1470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln451_fu_1464_p2),12));
    zext_ln451_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_1444_p3),12));
    zext_ln452_1_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_156_reg_819),11));
    zext_ln452_2_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_156_reg_819),12));
    zext_ln452_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_1480_p3),12));
    zext_ln453_1_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln453_fu_1524_p2),12));
    zext_ln453_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_1512_p3),12));
    zext_ln454_1_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_149_reg_801),11));
    zext_ln454_2_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_empty_149_reg_801),12));
    zext_ln454_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_1540_p3),12));
    zext_ln455_1_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_148_reg_665),12));
    zext_ln455_2_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_148_reg_665),11));
    zext_ln455_3_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln455_fu_1592_p2),12));
    zext_ln455_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_1572_p3),12));
    zext_ln456_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln8_fu_1608_p3),12));
    zext_ln457_1_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_131_fu_252),11));
    zext_ln457_2_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln457_fu_1648_p2),12));
    zext_ln457_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln9_fu_1632_p3),12));
    zext_ln458_1_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_129_fu_244),11));
    zext_ln458_2_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln458_fu_1680_p2),12));
    zext_ln458_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1664_p3),12));
    zext_ln459_1_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln459_fu_1708_p2),12));
    zext_ln459_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1696_p3),12));
    zext_ln460_1_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_127_fu_236),11));
    zext_ln460_2_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln460_fu_1740_p2),12));
    zext_ln460_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_1724_p3),12));
    zext_ln461_1_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln461_fu_1768_p2),12));
    zext_ln461_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln11_fu_1756_p3),12));
    zext_ln476_1_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_1_fu_2373_p3),13));
    zext_ln476_2_fu_2415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_2_fu_2407_p3),13));
    zext_ln476_3_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_3_fu_2441_p3),13));
    zext_ln476_4_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_fu_2453_p2),14));
    zext_ln476_5_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_1_fu_2463_p2),14));
    zext_ln476_fu_2347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_fu_2339_p3),13));
    zext_ln477_1_fu_2555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_5_fu_2547_p3),13));
    zext_ln477_2_fu_2590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_6_fu_2582_p3),13));
    zext_ln477_3_fu_2625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_7_fu_2617_p3),13));
    zext_ln477_4_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_fu_2629_p2),14));
    zext_ln477_5_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_1_fu_2639_p2),14));
    zext_ln477_fu_2520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_4_fu_2512_p3),13));
    zext_ln478_1_fu_2731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_9_fu_2723_p3),13));
    zext_ln478_2_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_10_fu_2758_p3),13));
    zext_ln478_3_fu_2801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_11_fu_2793_p3),13));
    zext_ln478_4_fu_2811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_fu_2805_p2),14));
    zext_ln478_5_fu_2821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_1_fu_2815_p2),14));
    zext_ln478_fu_2696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_8_fu_2688_p3),13));
    zext_ln479_1_fu_2907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_13_fu_2899_p3),13));
    zext_ln479_2_fu_2942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_14_fu_2934_p3),13));
    zext_ln479_3_fu_2977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_15_fu_2969_p3),13));
    zext_ln479_4_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_fu_2981_p2),14));
    zext_ln479_5_fu_2997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_1_fu_2991_p2),14));
    zext_ln479_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_12_fu_2864_p3),13));
    zext_ln483_1_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_17_fu_2174_p3),11));
    zext_ln483_2_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_reg_4143),11));
    zext_ln483_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_16_fu_2138_p3),11));
    zext_ln484_1_fu_2270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_19_fu_2262_p3),11));
    zext_ln484_2_fu_3020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_1_reg_4148),11));
    zext_ln484_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_18_fu_2226_p3),11));
    zext_ln488_1_fu_3147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_fu_3137_p4),9));
    zext_ln488_2_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_fu_3151_p4),9));
    zext_ln488_fu_3175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_fu_3165_p4),11));
    zext_ln492_1_fu_3055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_2_fu_3049_p2),13));
    zext_ln492_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_fu_3023_p2),13));
    zext_ln493_1_fu_3111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_1_reg_4158),64));
    zext_ln493_2_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_2_reg_4163),64));
    zext_ln493_3_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_3_reg_4168),64));
    zext_ln493_fu_3107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_reg_4153),64));
    zext_ln494_fu_3133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_fu_3123_p4),10));
    zext_ln495_1_fu_3185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_fu_3179_p2),10));
    zext_ln495_fu_3195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_1_fu_3189_p2),11));
    zext_ln497_fu_3205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_1_fu_3199_p2),64));
    zext_ln504_4_fu_3344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_723_pp0_iter8_reg),16));
    zext_ln504_5_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_6_fu_3372_p1),15));
    zext_ln504_6_fu_3400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_8_fu_3396_p1),15));
end behav;
