;redcode
;assert 1
	SPL -9, #-12
	MOV -1, <-26
	SLT 101, <-20
	SUB -421, -1
	SUB 421, 1
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-80
	SUB 0, 119
	SUB @121, 103
	ADD 10, -6
	SUB @129, 106
	SUB 210, 10
	SUB 210, 10
	SLT 20, @18
	ADD #270, <1
	ADD #270, <1
	SPL 0, #-1
	JMP -12, #10
	ADD 1, 20
	ADD 1, 20
	SLT 20, @18
	SUB @0, @2
	SLT 20, @18
	SLT 20, @18
	SUB @1, 2
	ADD 510, @65
	SLT 20, @18
	ADD 10, 20
	SLT 190, 90
	SPL 30, #-95
	SPL 30, #-95
	MOV 0, <50
	SUB @0, @2
	SLT 20, @18
	SUB <30, @-95
	SUB <30, @-95
	ADD #270, <1
	ADD #270, <1
	SUB #20, 6
	ADD #270, <1
	ADD #270, <1
	ADD 510, @65
	MOV -1, <-26
	JMZ -1, @-24
	SLT 101, <-20
	MOV -1, <-26
	JMZ -1, @-24
	SUB -421, -1
