{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715796443279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715796443279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:07:23 2024 " "Processing started: Wed May 15 15:07:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715796443279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715796443279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715796443280 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715796443585 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "somador_8bits.vhd " "Can't analyze file -- file somador_8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1715796443647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443932 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadornbits-comportamento " "Found design unit 1: somadornbits-comportamento" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443935 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadornbits " "Found entity 1: somadornbits" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtrator1bit.vhd " "Can't analyze file -- file subtrator1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1715796443940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abst-comportamento " "Found design unit 1: abst-comportamento" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443941 ""} { "Info" "ISGN_ENTITY_NAME" "1 abst " "Found entity 1: abst" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bc-arch " "Found design unit 1: sad_bc-arch" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443944 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bc " "Found entity 1: sad_bc" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtratornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratornbits-rtl " "Found design unit 1: subtratornbits-rtl" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtratornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443947 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratornbits " "Found entity 1: subtratornbits" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtratornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/mux2para1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arc " "Found design unit 1: Datapath-arc" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715796443952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715796443952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sad_bc " "Elaborating entity \"sad_bc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715796444013 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address sad_bc.vhd(36) " "VHDL Signal Declaration warning at sad_bc.vhd(36): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715796444022 "|sad_bc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sad_value sad_bc.vhd(37) " "VHDL Signal Declaration warning at sad_bc.vhd(37): used implicit default value for signal \"sad_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715796444022 "|sad_bc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sad_bc.vhd(60) " "VHDL Process Statement warning at sad_bc.vhd(60): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715796444022 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_mem sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"read_mem\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444024 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444024 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444024 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444024 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zsoma sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"zsoma\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444024 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csoma sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"csoma\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cpA sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"cpA\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cpB sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"cpB\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csad_reg sad_bc.vhd(67) " "VHDL Process Statement warning at sad_bc.vhd(67): inferring latch(es) for signal or variable \"csad_reg\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csad_reg sad_bc.vhd(67) " "Inferred latch for \"csad_reg\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpB sad_bc.vhd(67) " "Inferred latch for \"cpB\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpA sad_bc.vhd(67) " "Inferred latch for \"cpA\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444025 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csoma sad_bc.vhd(67) " "Inferred latch for \"csoma\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsoma sad_bc.vhd(67) " "Inferred latch for \"zsoma\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci sad_bc.vhd(67) " "Inferred latch for \"ci\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi sad_bc.vhd(67) " "Inferred latch for \"zi\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done sad_bc.vhd(67) " "Inferred latch for \"done\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_mem sad_bc.vhd(67) " "Inferred latch for \"read_mem\" at sad_bc.vhd(67)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715796444026 "|sad_bc"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "zsoma\$latch zi\$latch " "Duplicate LATCH primitive \"zsoma\$latch\" merged with LATCH primitive \"zi\$latch\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715796444537 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1715796444537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "done\$latch " "Latch done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EA.S1 " "Ports D and ENA on the latch are fed by the same signal EA.S1" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715796444540 ""}  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715796444540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zi\$latch " "Latch zi\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EA.S4 " "Ports D and ENA on the latch are fed by the same signal EA.S4" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715796444540 ""}  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715796444540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] GND " "Pin \"address\[4\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] GND " "Pin \"address\[5\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[0\] GND " "Pin \"sad_value\[0\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[1\] GND " "Pin \"sad_value\[1\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[2\] GND " "Pin \"sad_value\[2\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[3\] GND " "Pin \"sad_value\[3\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[4\] GND " "Pin \"sad_value\[4\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[5\] GND " "Pin \"sad_value\[5\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[6\] GND " "Pin \"sad_value\[6\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[7\] GND " "Pin \"sad_value\[7\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[8\] GND " "Pin \"sad_value\[8\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[9\] GND " "Pin \"sad_value\[9\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[10\] GND " "Pin \"sad_value\[10\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[11\] GND " "Pin \"sad_value\[11\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[12\] GND " "Pin \"sad_value\[12\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad_value\[13\] GND " "Pin \"sad_value\[13\]\" is stuck at GND" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|sad_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpA VCC " "Pin \"cpA\" is stuck at VCC" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|cpA"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpB VCC " "Pin \"cpB\" is stuck at VCC" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|cpB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ci VCC " "Pin \"ci\" is stuck at VCC" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|ci"} { "Warning" "WMLS_MLS_STUCK_PIN" "csoma VCC " "Pin \"csoma\" is stuck at VCC" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|csoma"} { "Warning" "WMLS_MLS_STUCK_PIN" "csad_reg VCC " "Pin \"csad_reg\" is stuck at VCC" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715796444555 "|sad_bc|csad_reg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715796444555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715796444656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715796444926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796444926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[0\] " "No output dependent on input pin \"sample_ori\[0\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[1\] " "No output dependent on input pin \"sample_ori\[1\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[2\] " "No output dependent on input pin \"sample_ori\[2\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[3\] " "No output dependent on input pin \"sample_ori\[3\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[4\] " "No output dependent on input pin \"sample_ori\[4\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[5\] " "No output dependent on input pin \"sample_ori\[5\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[6\] " "No output dependent on input pin \"sample_ori\[6\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[7\] " "No output dependent on input pin \"sample_ori\[7\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_ori[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[0\] " "No output dependent on input pin \"sample_can\[0\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[1\] " "No output dependent on input pin \"sample_can\[1\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[2\] " "No output dependent on input pin \"sample_can\[2\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[3\] " "No output dependent on input pin \"sample_can\[3\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[4\] " "No output dependent on input pin \"sample_can\[4\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[5\] " "No output dependent on input pin \"sample_can\[5\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[6\] " "No output dependent on input pin \"sample_can\[6\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[7\] " "No output dependent on input pin \"sample_can\[7\]\"" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715796445054 "|sad_bc|sample_can[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715796445054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715796445055 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715796445055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715796445055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715796445055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715796445071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 15:07:25 2024 " "Processing ended: Wed May 15 15:07:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715796445071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715796445071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715796445071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715796445071 ""}
