Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 05:39:29 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/FIR_simulation/FIR_simulation.runs/synth_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.994        0.000                      0                  528        9.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.994        0.000                      0                  397        9.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                18.921        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 sm_tready
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[11]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 5.136ns (57.256%)  route 3.834ns (42.744%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     5.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  sm_tready_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     6.771    sm_tready_IBUF
                                                                      f  fir_state[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  fir_state[3]_i_2/O
                         net (fo=1, unplaced)         0.449     7.344    fir_state[3]_i_2_n_0
                                                                      f  fir_state[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.468 f  fir_state[3]_i_1/O
                         net (fo=3, unplaced)         0.467     7.935    n_fir_state[3]
                                                                      f  tap_A_OBUF[11]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.059 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=15, unplaced)        0.692     8.751    tap_access_addr[5]
                                                                      r  tap_A_OBUF[7]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.271 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.280    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.611 r  tap_A_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.229    tap_A1[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    10.536 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.336    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.971 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.971    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[4]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[5]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[6]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[7]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[8]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A[9]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     9.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945    10.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    11.195    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.830 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.830    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.226ns (50.482%)  route 4.145ns (49.518%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  tap_EN_OBUF_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 f  tap_EN_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     9.192    tap_EN_OBUF_inst_i_4_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.316 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.497     9.813    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  data_A_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     9.937 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.737    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.372 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.372    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.226ns (50.482%)  route 4.145ns (49.518%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     5.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     8.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     8.601    fir_state[0]_i_5_n_0
                                                                      r  tap_EN_OBUF_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.725 f  tap_EN_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     9.192    tap_EN_OBUF_inst_i_4_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.316 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.497     9.813    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.937 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.737    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.372 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.372    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.593    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               Yn_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                Yn_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.921ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ap_idle_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  ap_idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    21.698    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.921    

Slack (MET) :             18.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataReadAddr_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  dataReadAddr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  dataReadAddr_reg[0]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    21.698    dataReadAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.921    

Slack (MET) :             18.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_state_reg[2]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  fir_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_state_reg[2]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    21.698    fir_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.921    

Slack (MET) :             18.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_state_reg[3]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  fir_state_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_state_reg[3]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    21.698    fir_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.921    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[0]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[0]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[10]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[10]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[11]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[11]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[12]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[12]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[13]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[13]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[13]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Yn_reg[14]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[14]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    Yn_reg[14]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 18.963    





