// Seed: 860635287
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  always @(posedge 1) begin : LABEL_0
    wait (1);
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd50,
    parameter id_9  = 32'd87
) (
    output wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output logic id_5
);
  assign id_5 = 1;
  wor id_7;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  initial
    if (1'b0) id_5 <= 1'b0;
    else id_5 <= 1;
  wire id_8;
  defparam id_9.id_10 = id_7;
endmodule
