Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5A4753FB074;
	Mon, 17 Aug 2026 11:18:13 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1786965494; cv=none; b=lzseAl+UQ1ZSMqIWThoOwlkyVgQ0bzNM6mkXa2kh6wI1X0ZjQgkR2UnN/W6D8FbMNpy0/LmLnArhZcghFcYdhs5W+XE38uMxW9dLBCWwXuTH7RP7FsODKvzoxfSbHU5pNxJkiPJa/QK65n9L5tSKxc6G82WezkSyElKcm93pdl0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1786965494; c=relaxed/simple;
	bh=JxCvdKqLq/biQ6tW9xgNaXvM25N1Kw2BHbFW0+Jedsc=;
	h=Mime-Version:Content-Type:Date:Message-Id:Subject:Cc:To:From:
	 References:In-Reply-To; b=Gp5KoBzDkdsmf1cWC9PmAu+9Mzd0Go3NSilDDSB8FUKRMG9f8Iq6iFa56i5dG0wB5RIKjxbGmKVzaiaujVJYb/XcvinSt6RDpD3YeVNHXCVntKeGrrqiZwvByKHcZu8+gdQVACXFNZ/2Qvk2NzbcVlfQW2/m04yQqw/U4c4kX5k=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=XTLG2zvl; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="XTLG2zvl"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 7687B1F000E9;
	Mon, 17 Aug 2026 11:18:07 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1786965492;
	bh=JxCvdKqLq/biQ6tW9xgNaXvM25N1Kw2BHbFW0+Jedsc=;
	h=Date:Subject:Cc:To:From:References:In-Reply-To;
	b=XTLG2zvlJ/O2/EKlxpZEMn8yOfWKMI7ghhdPKLkrXESGqo4xn38E1zDP8oGbhbWbP
	 k2FvvnSpIixSijMuICenyn6/JdOW9Wi4RG6JSjxONY3OwmI1bY7B+RotWWMTb+moYk
	 pCPUnW2JG/C1gYeS3lS8xVbligDL0BKeeVp5aXPO/L1oXn2v0Q3PFPD+lsHlDIT1jW
	 HOdWjKeiGM7J14WqKN+mufBhLLG7m+3IuiGqHFPzahz7pfAXJxJ/HErNGEQMfohnML
	 Ewdw1bjmoHhqRMXnPWiBB+L/JcY1tNOEGP2BzQprcZnX3KN0Maw6iQDFGetxwrG1Dy
	 6U+R3j42le40w==
Precedence: bulk
X-Mailing-List: rust-for-linux@vger.kernel.org
List-Id: <rust-for-linux.vger.kernel.org>
List-Subscribe: <mailto:rust-for-linux+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:rust-for-linux+unsubscribe@vger.kernel.org>
Mime-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Mon, 17 Aug 2026 13:18:05 +0200
Message-Id: <DKR6EB8OWPXG.2QYAY81UG1RF3@kernel.org>
Subject: Re: [PATCH v5 5/5] gpu: nova-core: add ChannelIdPool
Cc: "Eliot Courtney" <ecourtney@nvidia.com>, "Yury Norov"
 <ynorov@nvidia.com>, "Alice Ryhl" <aliceryhl@google.com>, "Burak Emir"
 <burak.emir@gmail.com>, "Yury Norov" <yury.norov@gmail.com>, "Miguel Ojeda"
 <ojeda@kernel.org>, "Boqun Feng" <boqun@kernel.org>,
 =?utf-8?q?Bj=C3=B6rn_Roy_Baron?= <bjorn3_gh@protonmail.com>, "Benno Lossin"
 <lossin@kernel.org>, "Andreas Hindborg" <a.hindborg@kernel.org>, "Trevor
 Gross" <tmgross@umich.edu>, "Daniel Almeida"
 <daniel.almeida@collabora.com>, "Tamir Duberstein" <tamird@kernel.org>,
 "Alexandre Courbot" <acourbot@nvidia.com>, =?utf-8?q?Onur_=C3=96zkan?=
 <work@onurozkan.dev>, "David Airlie" <airlied@gmail.com>, "Simona Vetter"
 <simona@ffwll.ch>, "Greg Kroah-Hartman" <gregkh@linuxfoundation.org>, "John
 Hubbard" <jhubbard@nvidia.com>, "Alistair Popple" <apopple@nvidia.com>,
 "Timur Tabi" <ttabi@nvidia.com>, "Zhi Wang" <zhiw@nvidia.com>,
 <rust-for-linux@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
 <nova-gpu@lists.linux.dev>, <dri-devel@lists.freedesktop.org>, "dri-devel"
 <dri-devel-bounces@lists.freedesktop.org>
To: "Gary Guo" <gary@garyguo.net>
From: "Danilo Krummrich" <dakr@kernel.org>
References: <20260812-chid-v5-0-6c767770b3f4@nvidia.com>
 <20260812-chid-v5-5-6c767770b3f4@nvidia.com> <anzxKO0X1OrNRD32@yury>
 <DKNN2LHZXRIH.5LUX95CZ8EA7@nvidia.com> <an4NvQBt3389jP6E@yury>
 <DKO414SNC0B2.248FUBGJGSPLU@kernel.org> <an4xDp29VX8Am0uR@yury>
 <DKOAY7J1IFTP.DMKSXK625EW5@nvidia.com>
 <DKOECWHEEAK1.3N3JXH9MH7Q58@nvidia.com> <an7bG2bEd28AbNRr@yury>
 <an8r4VECQ8iFP8ze@yury> <DKR0ZNGYW9IT.37N7TEN97GG3N@nvidia.com>
 <DKR5W5DGAWAJ.38LHLLNPO9R4W@garyguo.net>
In-Reply-To: <DKR5W5DGAWAJ.38LHLLNPO9R4W@garyguo.net>

On Mon Aug 17, 2026 at 12:54 PM CEST, Gary Guo wrote:
> IMO we can just support zero-sized allocation by always succeeding, simil=
ar to
> how ZST allocation is handled in memory allocation.

Probably, but in contrast to ZST allocations it wouldn't be very useful, so=
 we'd
silently succeed on something that never was a reasonable argument in the f=
irst
palce.
