{
    "configurations": [
        {
            "name": "Linux",
            "includePath": [
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/various/cpp_wrappers",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/rt/include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/license",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/common/ports/ARMCMx/compilers/GCC",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/common/ports/ARMCMx",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/common/startup/ARMCMx/devices/STM32F4xx",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/common/ext/ST/STM32F4xx",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/common/ext/ARM/CMSIS/Core/Include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/TIMv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/STM32F4xx",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/osal/rt",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/common/ARMCMx",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/DMAv2",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/GPIOv2",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/USARTv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/SPIv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/OTGv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/CANv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/ADCv2",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/SPIv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/various/shell",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/lib/streams",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/rt/include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/oslib/include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/EXTIv1",
                "${workspaceFolder}/RM18A-ChibiOS18-Core",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/oslib/include",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/utility",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/diagnostics",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/peripherals",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/ext_hw",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/ADCv2",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/CMSIS/DSP/Include",
                "${workspaceFolder}/Chassis/config",
                "${workspaceFolder}/Turret",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/defaultConf",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/defaultBoard",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/comm",
                "${workspaceFolder}",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/src/controller",
                "${workspaceFolder}/RM18A-ChibiOS18-Core/chibios/os/hal/ports/STM32/LLD/I2Cv1"
            ],
            "defines": [],
            "compilerPath": "C:/Program Files (x86)/Microsoft Visual Studio/2017/Community/VC/Tools/MSVC/14.16.27023/bin/Hostx64/x64/cl.exe",
            "cStandard": "c11",
            "cppStandard": "c++17",
            "intelliSenseMode": "msvc-x64"
        }
    ],
    "version": 4
}