$date
	Sun Apr  8 21:17:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio7 $end
$var wire 1 ! clk $end
$var wire 1 " signal $end
$scope module CLK1 $end
$var reg 1 # clk $end
$upscope $end
$scope module PULS1 $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1#
1!
#24
1$
1"
0#
0!
#26
0$
0"
#28
1$
1"
#30
0$
0"
#36
1#
1!
#48
1$
1"
0#
0!
#50
0$
0"
#52
1$
1"
#54
0$
0"
#60
1#
1!
#72
1$
1"
0#
0!
#74
0$
0"
#76
1$
1"
#78
0$
0"
#84
1#
1!
#96
1$
1"
0#
0!
#98
0$
0"
#100
1$
1"
#102
0$
0"
#108
1#
1!
#120
1$
1"
0#
0!
