```verilog
module mod_a ( output out1, output out2, input in1, input in2, input in3, input in4);
    // Internal implementation of mod_a goes here
endmodule

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);

    // Instantiate mod_a and connect ports
    mod_a instance_name (
        .out1(out1),
        .out2(out2),
        .in1(a),
        .in2(b),
        .in3(c),
        .in4(d)
    );

endmodule
```