#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  7 17:14:07 2025
# Process ID: 7396
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1
# Command line: vivado.exe -log TOP_LEVEL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LEVEL.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/TOP_LEVEL.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_LEVEL.tcl -notrace
Command: synth_design -top TOP_LEVEL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1006.191 ; gain = 234.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:54]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-7396-Ido/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_gen' of component 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:123]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-7396-Ido/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CAMERA_INTERFACE' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:34' bound to instance 'cam_interface_inst' of component 'CAMERA_INTERFACE' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:132]
INFO: [Synth 8-638] synthesizing module 'CAMERA_INTERFACE' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CAMERA_INTERFACE' (1#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
INFO: [Synth 8-3491] module 'FRAME_BUFFER' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:28' bound to instance 'frame_buffer_inst' of component 'FRAME_BUFFER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:145]
INFO: [Synth 8-638] synthesizing module 'FRAME_BUFFER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FRAME_BUFFER' (2#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
INFO: [Synth 8-3491] module 'VGA_CONTROLLER' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:25' bound to instance 'vga_controller_inst' of component 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:157]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:39]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-7396-Ido/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'MMCM_inst' of component 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (3#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (4#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:54]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port BTN[4]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port BTN[3]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port BTN[2]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port BTN[1]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port BTN[0]
WARNING: [Synth 8-3331] design FRAME_BUFFER has unconnected port PIX_CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.082 ; gain = 308.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.082 ; gain = 308.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.082 ; gain = 308.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1080.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_controller_inst/MMCM_inst'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_controller_inst/MMCM_inst'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:74]
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_LEVEL_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1186.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for vga_controller_inst/MMCM_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CAMERA_INTERFACE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module FRAME_BUFFER 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module VGA_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[7]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[6]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[5]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[4]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[3]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[2]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[1]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port CAM_D[0]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port BTN[2]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port BTN[1]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_1 |     1|
|2     |clk_wiz_0_bbox_2 |     1|
|3     |CARRY4           |     4|
|4     |LUT1             |     2|
|5     |LUT2             |     7|
|6     |LUT3             |     5|
|7     |LUT4             |     5|
|8     |LUT5             |     5|
|9     |LUT6             |    22|
|10    |FDRE             |    23|
|11    |IBUF             |    16|
|12    |OBUF             |    30|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   123|
|2     |  vga_controller_inst |VGA_CONTROLLER |    75|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1186.203 ; gain = 308.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.203 ; gain = 414.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1197.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1200.484 ; gain = 709.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/TOP_LEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LEVEL_utilization_synth.rpt -pb TOP_LEVEL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 17:14:29 2025...
