Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"

---- Target Parameters
Target Device                      : xc3s700afg484-4
Output File Name                   : "toplevel.ngc"

---- Source Options
Top Module Name                    : toplevel

---- Target Options
Add Generic Clock Buffer(BUFG)     : 24

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1

---- Other Options
Cores Search Directories           : {..\..\..\ipcore_dir}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd" in Library work.
Package <DDR2_Ram_Core_parameters_0> compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd" in Library work.
Entity <DDR2_Ram_Core_s3_dm_iob> compiled.
Entity <DDR2_Ram_Core_s3_dm_iob> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd" in Library work.
Entity <DDR2_Ram_Core_s3_dqs_iob> compiled.
Entity <DDR2_Ram_Core_s3_dqs_iob> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd" in Library work.
Entity <DDR2_Ram_Core_s3_dq_iob> compiled.
Entity <DDR2_Ram_Core_s3_dq_iob> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd" in Library work.
Entity <DDR2_Ram_Core_dqs_delay> compiled.
Entity <DDR2_Ram_Core_dqs_delay> (Architecture <arc_dqs_delay>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd" in Library work.
Entity <DDR2_Ram_Core_fifo_0_wr_en_0> compiled.
Entity <DDR2_Ram_Core_fifo_0_wr_en_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd" in Library work.
Entity <DDR2_Ram_Core_fifo_1_wr_en_0> compiled.
Entity <DDR2_Ram_Core_fifo_1_wr_en_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" in Library work.
Entity <DDR2_Ram_Core_wr_gray_cntr> compiled.
Entity <DDR2_Ram_Core_wr_gray_cntr> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" in Library work.
Entity <DDR2_Ram_Core_rd_gray_cntr> compiled.
Entity <DDR2_Ram_Core_rd_gray_cntr> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd" in Library work.
Entity <DDR2_Ram_Core_ram8d_0> compiled.
Entity <DDR2_Ram_Core_ram8d_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd" in Library work.
Entity <DDR2_Ram_Core_cal_ctl> compiled.
Entity <DDR2_Ram_Core_cal_ctl> (Architecture <arc_cal_ctl>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd" in Library work.
Entity <DDR2_Ram_Core_tap_dly> compiled.
Entity <DDR2_Ram_Core_tap_dly> (Architecture <arc_tap_dly>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd" in Library work.
Entity <DDR2_Ram_Core_infrastructure_iobs_0> compiled.
Entity <DDR2_Ram_Core_infrastructure_iobs_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd" in Library work.
Entity <DDR2_Ram_Core_controller_iobs_0> compiled.
Entity <DDR2_Ram_Core_controller_iobs_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd" in Library work.
Entity <DDR2_Ram_Core_data_path_iobs_0> compiled.
Entity <DDR2_Ram_Core_data_path_iobs_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd" in Library work.
Entity <DDR2_Ram_Core_data_read_0> compiled.
Entity <DDR2_Ram_Core_data_read_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd" in Library work.
Entity <DDR2_Ram_Core_data_read_controller_0> compiled.
Entity <DDR2_Ram_Core_data_read_controller_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd" in Library work.
Entity <DDR2_Ram_Core_data_write_0> compiled.
Entity <DDR2_Ram_Core_data_write_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd" in Library work.
Entity <DDR2_Ram_Core_clk_dcm> compiled.
Entity <DDR2_Ram_Core_clk_dcm> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd" in Library work.
Entity <DDR2_Ram_Core_cal_top> compiled.
Entity <DDR2_Ram_Core_cal_top> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" in Library work.
Entity <DDR2_Ram_Core_controller_0> compiled.
Entity <DDR2_Ram_Core_controller_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd" in Library work.
Entity <DDR2_Ram_Core_data_path_0> compiled.
Entity <DDR2_Ram_Core_data_path_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd" in Library work.
Entity <DDR2_Ram_Core_infrastructure> compiled.
Entity <DDR2_Ram_Core_infrastructure> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd" in Library work.
Entity <DDR2_Ram_Core_iobs_0> compiled.
Entity <DDR2_Ram_Core_iobs_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd" in Library work.
Entity <DDR2_Write_VHDL> compiled.
Entity <DDR2_Write_VHDL> (Architecture <Verhalten>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd" in Library work.
Entity <DDR2_Read_VHDL> compiled.
Entity <DDR2_Read_VHDL> (Architecture <Verhalten>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd" in Library work.
Entity <DDR2_Ram_Core_top_0> compiled.
Entity <DDR2_Ram_Core_top_0> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd" in Library work.
Entity <DDR2_Ram_Core_infrastructure_top> compiled.
Entity <DDR2_Ram_Core_infrastructure_top> (Architecture <arc>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd" in Library work.
Entity <BLOCKRAM> compiled.
Entity <BLOCKRAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/PRAM.vhd" in Library work.
Entity <PRAM> compiled.
Entity <PRAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARRAM.vhd" in Library work.
Entity <CHARRAM> compiled.
Entity <CHARRAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/IORAM.vhd" in Library work.
Entity <IORAM> compiled.
Entity <IORAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd" in Library work.
Entity <DDR2_Control_VHDL> compiled.
Entity <DDR2_Control_VHDL> (Architecture <Verhalten>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" in Library work.
Entity <CU> compiled.
Entity <CU> (Architecture <CU_1>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd" in Library work.
Entity <ClockDivider> compiled.
Entity <ClockDivider> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARMAP.vhd" in Library work.
Entity <CHARMAP> compiled.
Entity <CHARMAP> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd" in Library work.
Entity <Clock_VHDL> compiled.
Entity <Clock_VHDL> (Architecture <Verhalten>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd" in Library work.
Entity <clk133m_dcm> compiled.
Entity <clk133m_dcm> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd" in Library work.
Entity <ASCIIUNIT> compiled.
Entity <ASCIIUNIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" in Library work.
Entity <vga> compiled.
Entity <vga> (Architecture <behaviour>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd" in Library work.
Entity <vga_clk> compiled.
Entity <vga_clk> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd" in Library work.
Entity <CPU> compiled.
Entity <CPU> (Architecture <CPU_1>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/uart.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <uart_1>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" in Library work.
Entity <MMU> compiled.
Entity <MMU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core.vhd" in Library work.
Entity <DDR2_Ram_Core> compiled.
Entity <DDR2_Ram_Core> (Architecture <arc_mem_interface_top>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behaviour>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <Clock_VHDL> in library <work> (architecture <Verhalten>).

Analyzing hierarchy for entity <clk133m_dcm> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ASCIIUNIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <vga_clk> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <CPU_1>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <uart_1>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DDR2_Ram_Core> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for entity <charmap> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <CU_1>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BLOCKRAM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PRAM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CHARRAM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <IORAM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DDR2_Control_VHDL> in library <work> (architecture <Verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_top_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Write_VHDL> in library <work> (architecture <Verhalten>).

Analyzing hierarchy for entity <DDR2_Read_VHDL> in library <work> (architecture <Verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_0> in library <work> (architecture <arc>) with generics.
	COL_WIDTH = 10
	ROW_WIDTH = 13

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_clk_dcm> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_write_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_ctl> in library <work> (architecture <arc_cal_ctl>).

Analyzing hierarchy for entity <DDR2_Ram_Core_tap_dly> in library <work> (architecture <arc_tap_dly>).

Analyzing hierarchy for entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_ram8d_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (architecture <arc>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behaviour>).
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 337: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 337: Unconnected output port 'CLK2X_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 337: Unconnected output port 'LOCKED_OUT' of component 'clk133m_dcm'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "DRIVE =  12" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <clk_obuf> in unit <toplevel>.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 387: Unconnected output port 'LOCKED_OUT' of component 'vga_clk'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 481: Unconnected output port 'cntrl0_sys_rst_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 481: Unconnected output port 'cntrl0_sys_rst90_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" line 481: Unconnected output port 'cntrl0_sys_rst180_tb' of component 'DDR2_Ram_Core'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <Clock_VHDL> in library <work> (Architecture <Verhalten>).
Entity <Clock_VHDL> analyzed. Unit <Clock_VHDL> generated.

Analyzing Entity <clk133m_dcm> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  15" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
Entity <clk133m_dcm> analyzed. Unit <clk133m_dcm> generated.

Analyzing Entity <ASCIIUNIT> in library <work> (Architecture <Behavioral>).
WARNING:Xst:1610 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd" line 82: Width mismatch. <addr_out> has a width of 11 bits but assigned expression is 13-bit wide.
Entity <ASCIIUNIT> analyzed. Unit <ASCIIUNIT> generated.

Analyzing Entity <charmap> in library <work> (Architecture <Behavioral>).
    Set property "ram_style = block" for signal <cells>.
Entity <charmap> analyzed. Unit <charmap> generated.

Analyzing Entity <vga> in library <work> (Architecture <behaviour>).
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" line 66: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" line 66: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" line 199: Index value(s) does not match array range, simulation mismatch.
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <vga_clk> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
Entity <vga_clk> analyzed. Unit <vga_clk> generated.

Analyzing Entity <CPU> in library <work> (Architecture <CPU_1>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <CU> in library <work> (Architecture <CU_1>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 480: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 513: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 513: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 679: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 772: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 870: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <err>
Entity <CU> analyzed. Unit <CU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 108: Instantiating black box module <divUnsigned>.
WARNING:Xst:2211 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 118: Instantiating black box module <divSigned>.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 169: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 182: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 502: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 504: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 506: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 508: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 512: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 513: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 515: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 515: Size of operands are different : result is <false>.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 518: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 519: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 524: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 525: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 535: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 535: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 535: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" line 535: Size of operands are different : result is <false>.
INFO:Xst:2679 - Register <ram_wea> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <slow_in>
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.

Analyzing Entity <UART> in library <work> (Architecture <uart_1>).
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/uart.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
INFO:Xst:2679 - Register <baud_rate> in unit <UART> has a constant value of 0001010001011000 during circuit operation. The register is replaced by logic.
Entity <UART> analyzed. Unit <UART> generated.

Analyzing Entity <MMU> in library <work> (Architecture <Behavioral>).
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <BLOCKRAM> in library <work> (Architecture <Behavioral>).
    Set property "ram_style = block" for signal <cells>.
Entity <BLOCKRAM> analyzed. Unit <BLOCKRAM> generated.

Analyzing Entity <PRAM> in library <work> (Architecture <Behavioral>).
    Set property "ram_style = block" for signal <cells>.
Entity <PRAM> analyzed. Unit <PRAM> generated.

Analyzing Entity <CHARRAM> in library <work> (Architecture <Behavioral>).
    Set property "ram_style = block" for signal <cells>.
Entity <CHARRAM> analyzed. Unit <CHARRAM> generated.

Analyzing Entity <IORAM> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <rw_pins<15>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<14>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<13>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<12>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<11>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<10>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<9>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw_pins<8>> in unit <IORAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IORAM> analyzed. Unit <IORAM> generated.

Analyzing Entity <DDR2_Control_VHDL> in library <work> (Architecture <Verhalten>).
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd" line 222: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <m_rd>, <m_we>, <mrd>, <mwe>
INFO:Xst:2679 - Register <v_ROW> in unit <DDR2_Control_VHDL> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_COL> in unit <DDR2_Control_VHDL> has a constant value of 0000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_BANK> in unit <DDR2_Control_VHDL> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <DDR2_Control_VHDL> analyzed. Unit <DDR2_Control_VHDL> generated.

Analyzing Entity <DDR2_Write_VHDL> in library <work> (Architecture <Verhalten>).
Entity <DDR2_Write_VHDL> analyzed. Unit <DDR2_Write_VHDL> generated.

Analyzing Entity <DDR2_Read_VHDL> in library <work> (Architecture <Verhalten>).
Entity <DDR2_Read_VHDL> analyzed. Unit <DDR2_Read_VHDL> generated.

Analyzing Entity <DDR2_Ram_Core> in library <work> (Architecture <arc_mem_interface_top>).
Entity <DDR2_Ram_Core> analyzed. Unit <DDR2_Ram_Core> generated.

Analyzing Entity <DDR2_Ram_Core_top_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_top_0> analyzed. Unit <DDR2_Ram_Core_top_0> generated.

Analyzing generic Entity <DDR2_Ram_Core_controller_0> in library <work> (Architecture <arc>).
	COL_WIDTH = 10
	ROW_WIDTH = 13
    Set property "syn_preserve = TRUE" for signal <ba_address_reg1>.
    Set property "syn_preserve = TRUE" for signal <ba_address_reg2>.
    Set property "syn_preserve = TRUE" for signal <column_address_reg>.
    Set property "syn_preserve = TRUE" for signal <row_address_reg>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_rst>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_set>.
    Set user-defined property "INIT =  0" for instance <ACK_REG_INST1> in unit <DDR2_Ram_Core_controller_0>.
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" line 1105: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" line 1132: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
    Set user-defined property "IOB =  FORCE" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <ddr_odt2> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <DDR2_Ram_Core_controller_0> analyzed. Unit <DDR2_Ram_Core_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_0> analyzed. Unit <DDR2_Ram_Core_data_path_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <fifo0_rd_addr_r>.
    Set property "syn_preserve = TRUE" for signal <fifo1_rd_addr_r>.
Entity <DDR2_Ram_Core_data_read_0> analyzed. Unit <DDR2_Ram_Core_data_read_0> generated.

Analyzing Entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" line 106: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_rd_gray_cntr>.
Entity <DDR2_Ram_Core_rd_gray_cntr> analyzed. Unit <DDR2_Ram_Core_rd_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_ram8d_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <DDR2_Ram_Core_ram8d_0>.
Entity <DDR2_Ram_Core_ram8d_0> analyzed. Unit <DDR2_Ram_Core_ram8d_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (Architecture <arc>).
    Set property "buffer_type = none" for signal <dqs_delayed_col0>.
    Set property "buffer_type = none" for signal <dqs_delayed_col1>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
Entity <DDR2_Ram_Core_data_read_controller_0> analyzed. Unit <DDR2_Ram_Core_data_read_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.1> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.1> analyzed. Unit <DDR2_Ram_Core_dqs_delay.1> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.2> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.2> analyzed. Unit <DDR2_Ram_Core_dqs_delay.2> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_0_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_0_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_1_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_1_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" line 98: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_wr_gray_cntr>.
Entity <DDR2_Ram_Core_wr_gray_cntr> analyzed. Unit <DDR2_Ram_Core_wr_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_data_write_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <write_data0>.
    Set property "syn_preserve = TRUE" for signal <write_data1>.
    Set property "syn_preserve = TRUE" for signal <write_data2>.
    Set property "syn_preserve = TRUE" for signal <write_data3>.
    Set property "syn_preserve = TRUE" for signal <write_data4>.
    Set property "syn_preserve = TRUE" for signal <write_data_m0>.
    Set property "syn_preserve = TRUE" for signal <write_data_m1>.
    Set property "syn_preserve = TRUE" for signal <write_data_m2>.
    Set property "syn_preserve = TRUE" for signal <write_data_m3>.
    Set property "syn_preserve = TRUE" for signal <write_data_m4>.
    Set property "syn_preserve = TRUE" for signal <write_data90>.
    Set property "syn_preserve = TRUE" for signal <write_data90_1>.
    Set property "syn_preserve = TRUE" for signal <write_data90_2>.
    Set property "syn_preserve = TRUE" for signal <write_data270>.
    Set property "syn_preserve = TRUE" for signal <write_data270_1>.
    Set property "syn_preserve = TRUE" for signal <write_data270_2>.
Entity <DDR2_Ram_Core_data_write_0> analyzed. Unit <DDR2_Ram_Core_data_write_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_infrastructure> analyzed. Unit <DDR2_Ram_Core_infrastructure> generated.

Analyzing Entity <DDR2_Ram_Core_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_iobs_0> analyzed. Unit <DDR2_Ram_Core_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U_clk_i> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
Entity <DDR2_Ram_Core_infrastructure_iobs_0> analyzed. Unit <DDR2_Ram_Core_infrastructure_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
Entity <DDR2_Ram_Core_controller_iobs_0> analyzed. Unit <DDR2_Ram_Core_controller_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_iobs_0> analyzed. Unit <DDR2_Ram_Core_data_path_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_DM0_OUT> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
Entity <DDR2_Ram_Core_s3_dm_iob> analyzed. Unit <DDR2_Ram_Core_s3_dm_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <U2> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
Entity <DDR2_Ram_Core_s3_dqs_iob> analyzed. Unit <DDR2_Ram_Core_s3_dqs_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOB =  FORCE" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
Entity <DDR2_Ram_Core_s3_dq_iob> analyzed. Unit <DDR2_Ram_Core_s3_dq_iob> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_top> in library <work> (Architecture <arc>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
Entity <DDR2_Ram_Core_infrastructure_top> analyzed. Unit <DDR2_Ram_Core_infrastructure_top> generated.

Analyzing Entity <DDR2_Ram_Core_clk_dcm> in library <work> (Architecture <arc>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
Entity <DDR2_Ram_Core_clk_dcm> analyzed. Unit <DDR2_Ram_Core_clk_dcm> generated.

Analyzing Entity <DDR2_Ram_Core_cal_top> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_cal_top> analyzed. Unit <DDR2_Ram_Core_cal_top> generated.

Analyzing Entity <DDR2_Ram_Core_cal_ctl> in library <work> (Architecture <arc_cal_ctl>).
    Set property "syn_keep = TRUE" for signal <cnt>.
    Set property "syn_keep = TRUE" for signal <cnt1>.
    Set property "syn_keep = TRUE" for signal <trans_onedtct>.
    Set property "syn_keep = TRUE" for signal <trans_twodtct>.
    Set property "syn_keep = TRUE" for signal <phase_cnt>.
    Set property "syn_keep = TRUE" for signal <tap_dly_reg>.
    Set property "syn_keep = TRUE" for signal <enb_trans_two_dtct>.
    Set property "syn_keep = TRUE" for signal <tapfordqs_val>.
INFO:Xst:1432 - Contents of array <tap_dly_reg> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tap_dly_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <DDR2_Ram_Core_cal_ctl> analyzed. Unit <DDR2_Ram_Core_cal_ctl> generated.

Analyzing Entity <DDR2_Ram_Core_tap_dly> in library <work> (Architecture <arc_tap_dly>).
    Set property "syn_preserve = TRUE" for signal <tap>.
    Set property "syn_preserve = TRUE" for signal <flop1>.
    Set user-defined property "INIT =  E2E2" for instance <l0> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l1> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l2> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l3> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l4> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l5> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l6> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l7> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l8> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l9> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l10> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l11> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l12> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l13> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l14> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l15> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l16> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l17> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l18> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l19> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l20> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l21> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l22> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l23> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l24> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l25> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l26> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l27> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l28> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l29> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l30> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l31> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <DDR2_Ram_Core_tap_dly>.
Entity <DDR2_Ram_Core_tap_dly> analyzed. Unit <DDR2_Ram_Core_tap_dly> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ddr_odt_cntrl> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Clock_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd".
    Found 1-bit register for signal <clk1Hz>.
    Found 26-bit comparator greatequal for signal <clk1Hz$cmp_ge0000> created at line 46.
    Found 26-bit up counter for signal <v_cnt1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_VHDL> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd".
WARNING:Xst:647 - Input <rgb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <regs<16>> is used but never assigned. Tied to default value.
    Found 1-bit register for signal <h>.
    Found 1-bit register for signal <v>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 92.
    Found 1-bit xor2 for signal <b$xor0000> created at line 92.
    Found 5-bit up counter for signal <bit_counter>.
    Found 10-bit comparator less for signal <bit_counter$cmp_lt0000> created at line 215.
    Found 32-bit 4-to-1 multiplexer for signal <currentreg$mux0000> created at line 66.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0125> created at line 66.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0126> created at line 66.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0127> created at line 66.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0128> created at line 66.
    Found 1-bit register for signal <offs_intX>.
    Found 1-bit register for signal <offs_intY>.
    Found 6-bit up counter for signal <reg_counterx>.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0000> created at line 215.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0001> created at line 215.
    Found 10-bit comparator less for signal <reg_counterx$cmp_lt0000> created at line 207.
    Found 6-bit up counter for signal <reg_countery>.
    Found 128-bit register for signal <regs<0>>.
    Found 128-bit register for signal <regs<10>>.
    Found 128-bit register for signal <regs<11>>.
    Found 128-bit register for signal <regs<12>>.
    Found 128-bit register for signal <regs<13>>.
    Found 128-bit register for signal <regs<14>>.
    Found 128-bit register for signal <regs<15>>.
    Found 128-bit register for signal <regs<1>>.
    Found 128-bit register for signal <regs<2>>.
    Found 128-bit register for signal <regs<3>>.
    Found 128-bit register for signal <regs<4>>.
    Found 128-bit register for signal <regs<5>>.
    Found 128-bit register for signal <regs<6>>.
    Found 128-bit register for signal <regs<7>>.
    Found 128-bit register for signal <regs<8>>.
    Found 128-bit register for signal <regs<9>>.
    Found 10-bit up counter for signal <x_cnt>.
    Found 10-bit up counter for signal <y_cnt>.
    Summary:
	inferred   5 Counter(s).
	inferred 2052 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <UART>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/uart.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <err>.
    Found 1-bit register for signal <valid>.
    Found 8-bit register for signal <data>.
    Found 16-bit register for signal <cnt1>.
    Found 16-bit adder for signal <cnt1$share0000> created at line 37.
    Found 3-bit register for signal <cnt2>.
    Found 3-bit adder for signal <cnt2$addsub0000> created at line 56.
    Found 16-bit comparator less for signal <err$cmp_lt0000> created at line 64.
    Found 8-bit register for signal <reg>.
    Found 17-bit comparator greatequal for signal <state$cmp_ge0000> created at line 46.
    Found 16-bit comparator greatequal for signal <state$cmp_ge0001> created at line 53.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <UART> synthesized.


Synthesizing Unit <charmap>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARMAP.vhd".
WARNING:Xst:1781 - Signal <cells> is used but never assigned. Tied to default value.
    Found 256x64-bit ROM for signal <$varindex0000> created at line 1251.
    Found 64-bit register for signal <data>.
    Summary:
	inferred   1 ROM(s).
	inferred  64 D-type flip-flop(s).
Unit <charmap> synthesized.


Synthesizing Unit <CU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 194                                            |
    | Inputs             | 17                                             |
    | Outputs            | 18                                             |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | err_out                   (negative)           |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1101                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8x7-bit ROM for signal <alu_com_out$mux0004> created at line 631.
    Found 1-bit register for signal <alu_work_out>.
    Found 1-bit register for signal <mmu_work_out>.
    Found 3-bit register for signal <mmu_com_out>.
    Found 7-bit register for signal <alu_com_out>.
    Found 32-bit register for signal <mmu_adr_out>.
    Found 32-bit register for signal <alu_data_out1>.
    Found 32-bit register for signal <alu_data_out2>.
    Found 5-bit register for signal <alu_adr_out>.
    Found 32-bit register for signal <mmu_data_out>.
    Found 5-bit 4-to-1 multiplexer for signal <alu_adr_out$mux0004> created at line 420.
    Found 7-bit 4-to-1 multiplexer for signal <alu_com_out$mux0003> created at line 420.
    Found 7-bit 8-to-1 multiplexer for signal <alu_com_out$mux0005> created at line 684.
    Found 7-bit 8-to-1 multiplexer for signal <alu_com_out$mux0008> created at line 809.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0005>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0006> created at line 420.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0005>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0006> created at line 420.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out2$mux0007> created at line 809.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0008>.
    Found 1-bit 4-to-1 multiplexer for signal <alu_work_out$mux0004> created at line 420.
    Found 64-bit up counter for signal <cycle_ctr>.
    Found 1-bit register for signal <err<0>>.
    Found 64-bit register for signal <instr_ctr>.
    Found 64-bit adder for signal <instr_ctr$share0000> created at line 87.
    Found 30-bit register for signal <ir>.
    Found 30-bit adder for signal <mmu_adr_out$add0001> created at line 93.
    Found 30-bit register for signal <pc>.
    Found 64-bit up counter for signal <time_ctr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 240 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred 219 Multiplexer(s).
Unit <CU> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd".
    Found 1-bit register for signal <clk_sgn>.
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <mode>.
    Found 32-bit comparator greatequal for signal <mode$cmp_ge0000> created at line 54.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <BLOCKRAM>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd".
    Found 2048x8-bit single-port RAM <Mram_cells> for signal <cells>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <BLOCKRAM> synthesized.


Synthesizing Unit <PRAM>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/PRAM.vhd".
    Found 2048x8-bit single-port RAM <Mram_cells> for signal <cells>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <PRAM> synthesized.


Synthesizing Unit <CHARRAM>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARRAM.vhd".
    Found 2048x8-bit dual-port RAM <Mram_cells> for signal <cells>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <char_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <CHARRAM> synthesized.


Synthesizing Unit <IORAM>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/IORAM.vhd".
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <rw_pins<7:0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IORAM> synthesized.


Synthesizing Unit <DDR2_Write_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd".
    Found finite state machine <FSM_2> for signal <STATE_WA>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wa_1_nop                                       |
    | Power Up State     | wa_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <STATE_WB>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wb_1_nop                                       |
    | Power Up State     | wb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <w_command_register>.
    Found 32-bit register for signal <input_data>.
    Found 1-bit register for signal <w_burst_done>.
    Found 2-bit register for signal <v_counter>.
    Found 2-bit subtractor for signal <v_counter$addsub0000> created at line 130.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DDR2_Write_VHDL> synthesized.


Synthesizing Unit <DDR2_Read_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd".
    Found finite state machine <FSM_4> for signal <STATE_RA>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ra_1_nop                                       |
    | Power Up State     | ra_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <STATE_RB>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rb_1_nop                                       |
    | Power Up State     | rb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <r_burst_done>.
    Found 3-bit register for signal <r_command_register>.
    Found 1-bit register for signal <v_counter<0>>.
    Found 32-bit register for signal <v_data_lsb>.
    Found 32-bit register for signal <v_data_msb>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
Unit <DDR2_Read_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DDR2_Ram_Core_infrastructure> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_write_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd".
    Found 1-bit register for signal <write_en_val>.
    Found 32-bit register for signal <write_data1>.
    Found 32-bit register for signal <write_data2>.
    Found 16-bit register for signal <write_data270>.
    Found 16-bit register for signal <write_data270_1>.
    Found 16-bit register for signal <write_data270_2>.
    Found 32-bit register for signal <write_data3>.
    Found 32-bit register for signal <write_data4>.
    Found 16-bit register for signal <write_data90>.
    Found 16-bit register for signal <write_data90_1>.
    Found 16-bit register for signal <write_data90_2>.
    Found 4-bit register for signal <write_data_m1>.
    Found 4-bit register for signal <write_data_m2>.
    Found 2-bit register for signal <write_data_m270>.
    Found 2-bit register for signal <write_data_m270_1>.
    Found 2-bit register for signal <write_data_m270_2>.
    Found 4-bit register for signal <write_data_m3>.
    Found 4-bit register for signal <write_data_m4>.
    Found 2-bit register for signal <write_data_m90>.
    Found 2-bit register for signal <write_data_m90_1>.
    Found 2-bit register for signal <write_data_m90_2>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 254 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_write_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_cal_ctl>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd".
WARNING:Xst:646 - Signal <cnt_val<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 216.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 145.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs_val>.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0000> created at line 237.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0001> created at line 239.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0002> created at line 241.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0003> created at line 243.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DDR2_Ram_Core_cal_ctl> synthesized.


Synthesizing Unit <clk133m_dcm>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd".
Unit <clk133m_dcm> synthesized.


Synthesizing Unit <ASCIIUNIT>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd".
WARNING:Xst:646 - Signal <temp_x<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_x<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <curr_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <const> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000010.
    Found 11-bit register for signal <addr_out>.
    Found 1-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 85.
    Found 11-bit adder for signal <addr_out$add0000> created at line 82.
    Found 6-bit adder for signal <curr_bitfield$add0000> created at line 85.
    Found 1-bit register for signal <curr_pixel>.
    Found 32-bit register for signal <temp_x>.
    Found 32-bit adder for signal <temp_x$add0000> created at line 80.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ASCIIUNIT> synthesized.


Synthesizing Unit <vga_clk>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd".
Unit <vga_clk> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd".
WARNING:Xst:646 - Signal <zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_web> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_wea<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dinb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addrb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addra> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <division_sclr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31x32-bit dual-port RAM <Mram_reg_data2> for signal <reg_data2>.
    Found 31x32-bit dual-port RAM <Mram_reg_data1> for signal <reg_data1>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <cu_data_out>.
    Found 32-bit register for signal <acc>.
    Found 32-bit addsub for signal <acc$addsub0000>.
    Found 32-bit comparator less for signal <acc$cmp_lt0000> created at line 366.
    Found 32-bit comparator less for signal <acc$cmp_lt0001> created at line 372.
    Found 32-bit comparator less for signal <acc$cmp_lt0002> created at line 378.
    Found 32-bit comparator less for signal <acc$cmp_lt0003> created at line 384.
    Found 32-bit comparator less for signal <acc$cmp_lt0004> created at line 394.
    Found 32-bit comparator less for signal <acc$cmp_lt0005> created at line 400.
    Found 32-bit comparator less for signal <acc$cmp_lt0006> created at line 406.
    Found 32-bit comparator less for signal <acc$cmp_lt0007> created at line 412.
    Found 32-bit 8-to-1 multiplexer for signal <acc$mux0022> created at line 304.
    Found 32-bit shifter logical right for signal <acc$shift0008> created at line 310.
    Found 32-bit shifter logical right for signal <acc$shift0009> created at line 316.
    Found 32-bit shifter logical right for signal <acc$shift0010> created at line 322.
    Found 32-bit shifter logical right for signal <acc$shift0011> created at line 304.
    Found 32-bit shifter logical left for signal <acc$shift0012> created at line 275.
    Found 32-bit shifter logical left for signal <acc$shift0013> created at line 281.
    Found 32-bit shifter logical left for signal <acc$shift0014> created at line 287.
    Found 32-bit shifter logical left for signal <acc$shift0015> created at line 293.
    Found 32-bit xor2 for signal <acc$xor0000> created at line 258.
    Found 32-bit xor2 for signal <acc$xor0001> created at line 260.
    Found 32-bit xor2 for signal <acc$xor0002> created at line 262.
    Found 32-bit xor2 for signal <acc$xor0003> created at line 264.
    Found 32-bit register for signal <alu_dividend>.
    Found 32-bit register for signal <alu_divisor>.
    Found 6-bit register for signal <debug_adr_signal>.
    Found 32-bit register for signal <debug_signal>.
    Found 32-bit 4-to-1 multiplexer for signal <debug_signal$mux0002> created at line 508.
    Found 4-bit register for signal <division_flank_counter>.
    Found 4-bit adder for signal <division_flank_counter$share0000>.
    Found 1-bit xor2 for signal <division_flank_counter$xor0000> created at line 583.
    Found 1-bit xor2 for signal <division_flank_counter$xor0001> created at line 562.
    Found 64-bit register for signal <mult_result>.
    Found 32x32-bit multiplier for signal <mult_result$mult0000>.
    Found 32-bit 4-to-1 multiplexer for signal <mult_result$mux0006> created at line 194.
    Found 32-bit adder for signal <mult_result$share0001> created at line 446.
    Found 32-bit register for signal <ram_douta>.
    Found 32-bit register for signal <ram_doutb>.
    Found 32-bit shifter logical left for signal <reg_data1$shift0002> created at line 506.
    Found 32-bit shifter logical left for signal <reg_data1$shift0003> created at line 502.
    Found 6-bit adder for signal <reg_data1$sub0000> created at line 502.
    Found 6-bit adder for signal <reg_data1$sub0001> created at line 506.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data2$mux0001> created at line 500.
    Found 32-bit register for signal <s_op1>.
    Found 32-bit register for signal <s_op2>.
    Found 5-bit register for signal <s_op3>.
    Found 7-bit register for signal <s_opc>.
    Found 1-bit register for signal <shift_ar>.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 582.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred 375 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   9 Comparator(s).
	inferred 128 Multiplexer(s).
	inferred  10 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <DDR2_Control_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd".
WARNING:Xst:646 - Signal <v_read_data<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_ROW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_COL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_BANK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State m3_auto_write_start is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m4_auto_write_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m5_auto_writing is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m6_auto_read_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m7_auto_reading is never reached in FSM <STATE_M>.
    Found finite state machine <FSM_7> for signal <STATE_M>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | m1_start_up                                    |
    | Power Up State     | m1_start_up                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 25-bit register for signal <input_adress>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <ucmd_ack>.
    Found 1-bit register for signal <uidle>.
    Found 32-bit register for signal <state_out>.
    Found 1-bit register for signal <burst_done>.
    Found 3-bit register for signal <command_register>.
    Found 18-bit down counter for signal <v_counter>.
    Found 3-bit register for signal <v_main_command_register>.
    Found 1-bit register for signal <v_read_en>.
    Found 64-bit register for signal <v_write_data>.
    Found 1-bit register for signal <v_write_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 140 D-type flip-flop(s).
Unit <DDR2_Control_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd".
WARNING:Xst:1780 - Signal <rp_cnt_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lmr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_dis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wrburst_end_1> equivalent to <rdburst_end_1> has been removed
    Register <wrburst_end_2> equivalent to <rdburst_end_2> has been removed
    Found finite state machine <FSM_8> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 28                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <read_fifo_rden>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 23-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 10-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 636.
    Found 13-bit register for signal <column_address_reg>.
    Found 8-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1317.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 5-bit down counter for signal <ras_count>.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 8-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 1-bit register for signal <rst_dqs_div_r1>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <DDR2_Ram_Core_controller_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_rd_gray_cntr>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_rd_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_ram8d_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd".
Unit <DDR2_Ram_Core_ram8d_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_1>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_1> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_2>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_2> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_wr_gray_cntr>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <DDR2_Ram_Core_wr_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd".
Unit <DDR2_Ram_Core_infrastructure_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd".
Unit <DDR2_Ram_Core_controller_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dm_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd".
Unit <DDR2_Ram_Core_s3_dm_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dqs_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd".
Unit <DDR2_Ram_Core_s3_dqs_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dq_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd".
Unit <DDR2_Ram_Core_s3_dq_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_clk_dcm>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd".
Unit <DDR2_Ram_Core_clk_dcm> synthesized.


Synthesizing Unit <DDR2_Ram_Core_tap_dly>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd".
    Found 1-bit xor2 for signal <flop2_xnor_0$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_1$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_10$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_11$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_12$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_13$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_14$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_15$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_16$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_17$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_18$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_19$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_2$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_20$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_21$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_22$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_23$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_24$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_25$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_26$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_27$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_28$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_29$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_3$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_30$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_4$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_5$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_6$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_7$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_8$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_9$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_tap_dly> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd".
Unit <CPU> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd".
    Found finite state machine <FSM_10> for signal <MMU_STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 11                                             |
    | Outputs            | 9                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | mmu_reset                                      |
    | Power Up State     | mmu_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <mmu_state_out>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <ack_out>.
    Found 3-bit register for signal <access_remaining>.
    Found 3-bit subtractor for signal <access_remaining$addsub0000> created at line 359.
    Found 32-bit register for signal <addr_in_buf>.
    Found 32-bit adder for signal <addr_in_buf$addsub0000> created at line 360.
    Found 11-bit register for signal <br_addr_in>.
    Found 8-bit register for signal <br_data_in>.
    Found 1-bit register for signal <br_write_enable>.
    Found 11-bit register for signal <cr_addr_in>.
    Found 8-bit register for signal <cr_data_in>.
    Found 1-bit register for signal <cr_write_enable>.
    Found 32-bit register for signal <data_in_buf>.
    Found 1-bit register for signal <ddr2_accessed>.
    Found 16-bit register for signal <ddr2_addr_in>.
    Found 8-bit register for signal <ddr2_data_in>.
    Found 1-bit register for signal <ddr2_read_enable>.
    Found 1-bit register for signal <ddr2_write_enable>.
    Found 3-bit register for signal <io_addr_in>.
    Found 8-bit register for signal <io_data_in>.
    Found 1-bit register for signal <io_write_enable>.
    Found 11-bit register for signal <pr_addr_in>.
    Found 8-bit register for signal <pr_data_in>.
    Found 1-bit register for signal <pr_write_enable>.
    Found 32-bit register for signal <read_data>.
    Found 1-bit register for signal <write_mode>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 264 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <MMU> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_read_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd".
    Found 8-bit register for signal <fifo0_rd_addr_r>.
    Found 8-bit register for signal <fifo1_rd_addr_r>.
    Found 16-bit register for signal <fifo_0_data_out_r>.
    Found 16-bit register for signal <fifo_1_data_out_r>.
    Found 32-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <read_fifo_rden_90r1>.
    Found 1-bit register for signal <read_fifo_rden_90r2>.
    Found 1-bit register for signal <read_fifo_rden_90r3>.
    Found 1-bit register for signal <read_fifo_rden_90r4>.
    Found 1-bit register for signal <read_fifo_rden_90r5>.
    Found 1-bit register for signal <read_fifo_rden_90r6>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_read_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_read_controller_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd".
WARNING:Xst:647 - Input <vio_out_dqs_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_read_controller_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_path_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd".
Unit <DDR2_Ram_Core_data_path_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_cal_top>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd".
Unit <DDR2_Ram_Core_cal_top> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure_top>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd".
WARNING:Xst:647 - Input <sys_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wait_200us_int> equivalent to <wait_200us> has been removed
    Found 1-bit register for signal <wait_200us>.
    Found 16-bit up counter for signal <counter200>.
    Found 17-bit comparator less for signal <counter200$cmp_lt0000> created at line 183.
    Found 1-bit register for signal <sys_rst>.
    Found 1-bit register for signal <sys_rst180>.
    Found 1-bit register for signal <sys_rst180_1>.
    Found 1-bit register for signal <sys_rst180_o>.
    Found 1-bit register for signal <sys_rst90>.
    Found 1-bit register for signal <sys_rst90_1>.
    Found 1-bit register for signal <sys_rst90_o>.
    Found 1-bit register for signal <sys_rst_1>.
    Found 1-bit register for signal <sys_rst_o>.
    Found 1-bit register for signal <wait_200us_i>.
    Found 1-bit register for signal <wait_clk270>.
    Found 1-bit register for signal <wait_clk90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DDR2_Ram_Core_infrastructure_top> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_path_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd".
WARNING:Xst:1780 - Signal <read_valid_data_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo1_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo0_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_Ram_Core_data_path_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd".
Unit <DDR2_Ram_Core_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_top_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd".
Unit <DDR2_Ram_Core_top_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core.vhd".
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <vio_out_dqs_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <vio_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_twodtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_onedtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_rst_calib> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_phase_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_enb_trans_two_dtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_delay_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_Ram_Core> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd".
WARNING:Xst:646 - Signal <y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_rise> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <user_data_mask> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <rd_rise> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pins_out<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mmu_state_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mmu_ddr2_state_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <maddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug2signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_d_to_cv_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_d_from_cv_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cart_a_s> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000.
WARNING:Xst:646 - Signal <ar_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SDRAM_DO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 2048x8-bit dual-port RAM                              : 1
 2048x8-bit single-port RAM                            : 2
 31x32-bit dual-port RAM                               : 2
# ROMs                                                 : 8
 16x4-bit ROM                                          : 6
 256x64-bit ROM                                        : 1
 8x7-bit ROM                                           : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 3
 30-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 3
 64-bit adder                                          : 1
# Counters                                             : 27
 10-bit up counter                                     : 3
 16-bit up counter                                     : 1
 18-bit down counter                                   : 1
 26-bit up counter                                     : 1
 3-bit down counter                                    : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 4
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 383
 1-bit register                                        : 222
 11-bit register                                       : 4
 13-bit register                                       : 3
 16-bit register                                       : 10
 2-bit register                                        : 10
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 10
 30-bit register                                       : 2
 32-bit register                                       : 90
 4-bit register                                        : 5
 5-bit register                                        : 5
 6-bit register                                        : 1
 64-bit register                                       : 4
 7-bit register                                        : 2
 8-bit register                                        : 13
# Comparators                                          : 24
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 17-bit comparator greatequal                          : 1
 17-bit comparator less                                : 1
 26-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 8
 4-bit comparator less                                 : 1
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 54
 1-bit 17-to-1 multiplexer                             : 4
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 33
 1-bit 64-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 8
 32-bit 8-to-1 multiplexer                             : 2
 5-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 7-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 10
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 4
# Xors                                                 : 38
 1-bit xor2                                            : 34
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <INST_MMU/MMU_STATE/FSM> on signal <MMU_STATE[1:3]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 mmu_waiting    | 010
 mmu_data_valid | 011
 mmu_read_next  | 101
 mmu_read_done  | 110
 mmu_write_next | 100
 mmu_write_done | 111
 mmu_reset      | 001
 mmu_idle       | 000
----------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <INST_DDR2_RAM_CORE/top_00/controller0/init_current_state/FSM> on signal <init_current_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init_idle          | 00
 init_precharge     | 01
 init_auto_refresh  | 10
 init_load_mode_reg | 11
--------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <INST_DDR2_RAM_CORE/top_00/controller0/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 0000
 precharge               | 1111
 auto_refresh            | 0001
 active                  | 0011
 first_write             | 0110
 write_wait              | 0101
 burst_write             | 1100
 precharge_after_write   | 0100
 precharge_after_write_2 | 1101
 read_wait               | 1110
 burst_read              | 0111
 active_wait             | 0010
-------------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/STATE_M/FSM> on signal <STATE_M[1:7]> with one-hot encoding.
---------------------------------
 State               | Encoding
---------------------------------
 m1_start_up         | 0000001
 m2_wait_4_done      | 0000010
 m3_auto_write_start | unreached
 m4_auto_write_init  | unreached
 m5_auto_writing     | unreached
 m6_auto_read_init   | unreached
 m7_auto_reading     | unreached
 m8_nop              | 0000100
 m9_write_init       | 0001000
 m10_writing         | 0100000
 m11_read_init       | 0010000
 m12_reading         | 1000000
---------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <CPU/ALU/state/FSM> on signal <state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0010  | 00010
 0100  | 00100
 0011  | 01000
 0001  | 10000
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB/FSM> on signal <STATE_RB[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 rb_1_nop           | 00
 rb_2_wait_4_valid1 | 01
 rb_3_data_msb      | 11
 rb_4_wait_4_ack0   | 10
--------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RA/FSM> on signal <STATE_RA[1:6]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 ra_1_nop         | 000001
 ra_2_wait_4_ack1 | 000010
 ra_3_wait_clk    | 000100
 ra_4_set_burst   | 001000
 ra_5_set_nop     | 010000
 ra_6_wait_4_ack0 | 100000
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB/FSM> on signal <STATE_WB[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 wb_1_nop      | 00001
 wb_2_data_lsb | 00010
 wb_3_t1       | 00100
 wb_4_t2       | 01000
 wb_5_data_msb | 10000
---------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA/FSM> on signal <STATE_WA[1:7]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 wa_1_nop         | 0000001
 wa_2_write_cmd   | 0000010
 wa_3_wait_4_ack1 | 0000100
 wa_4_wait_3_clk  | 0001000
 wa_5_burst_hi    | 0010000
 wa_6_burst_ok    | 0100000
 wa_7_wait_4_ack0 | 1000000
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <CPU/CU/state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0010
 0001  | 0110
 0010  | 0111
 0011  | 0101
 0100  | 0100
 0101  | 1100
 0110  | 1101
 0111  | 1111
 1000  | 1110
 1001  | 1010
 1010  | 1011
 1011  | 1001
 1100  | 1000
 1101  | 0000
 1110  | 0001
 1111  | 0011
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <INST_UART/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Reading core <..\..\..\ipcore_dir/divUnsigned.ngc>.
Reading core <..\..\..\ipcore_dir/divSigned.ngc>.
Loading core <divUnsigned> for timing and area information for instance <dividerUnsigned>.
Loading core <divSigned> for timing and area information for instance <dividerSigned>.
WARNING:Xst:2404 -  FFs/Latches <debug_adr_signal<5:5>> (without init value) have a constant value of 0 in block <ALU>.
WARNING:Xst:2404 -  FFs/Latches <column_address_reg<12:10>> (without init value) have a constant value of 0 in block <DDR2_Ram_Core_controller_0>.
WARNING:Xst:2404 -  FFs/Latches <input_adress<24:20>> (without init value) have a constant value of 0 in block <DDR2_Control_VHDL>.

Synthesizing (advanced) Unit <ALU>.
INFO:Xst:3226 - The RAM <Mram_reg_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <Mram_reg_data2_not0000_1> | high     |
    |     addrA          | connected to signal <s_op3>         |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_in>        | rise     |
    |     enB            | connected to signal <ram_douta_and0000> | high     |
    |     addrB          | connected to signal <cu_data_in1>   |          |
    |     doB            | connected to signal <ram_douta>     |          |
    |     dorstB         | connected to signal <ram_douta_and0001> | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_reg_data2> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_doutb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <Mram_reg_data2_not0000_0> | high     |
    |     addrA          | connected to signal <s_op3>         |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_in>        | rise     |
    |     enB            | connected to signal <ram_doutb_and0000> | high     |
    |     addrB          | connected to signal <cu_data_in2>   |          |
    |     doB            | connected to signal <ram_doutb>     |          |
    |     dorstB         | connected to signal <ram_doutb_and0001> | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <charmap>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <data>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <charmap> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel>.
INFO:Xst:3226 - The RAM <INST_MMU/INST_CHARRAM/Mram_cells> will be implemented as a BLOCK RAM, absorbing the following register(s): <INST_MMU/INST_CHARRAM/data_out> <INST_MMU/INST_CHARRAM/char_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_tb>        | rise     |
    |     enA            | connected to signal <sw<0>>         | low      |
    |     weA            | connected to signal <INST_MMU/cr_write_enable> | high     |
    |     addrA          | connected to signal <INST_MMU/cr_addr_in> |          |
    |     diA            | connected to signal <INST_MMU/cr_data_in> |          |
    |     doA            | connected to signal <INST_MMU/cr_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_tb>        | rise     |
    |     enB            | connected to signal <sw<0>>         | low      |
    |     addrB          | connected to signal <ascii_addr_out> |          |
    |     doB            | connected to signal <ascii_char_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <INST_MMU/INST_PRAM/Mram_cells> will be implemented as a BLOCK RAM, absorbing the following register(s): <INST_MMU/INST_PRAM/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_tb>        | rise     |
    |     enA            | connected to signal <sw<0>>         | low      |
    |     weA            | connected to signal <INST_MMU/pr_write_enable> | high     |
    |     addrA          | connected to signal <INST_MMU/pr_addr_in> |          |
    |     diA            | connected to signal <INST_MMU/pr_data_in> |          |
    |     doA            | connected to signal <INST_MMU/pr_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <INST_MMU/INST_BLOCKRAM/Mram_cells> will be implemented as a BLOCK RAM, absorbing the following register(s): <INST_MMU/INST_BLOCKRAM/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_tb>        | rise     |
    |     enA            | connected to signal <sw<0>>         | low      |
    |     weA            | connected to signal <INST_MMU/br_write_enable> | high     |
    |     addrA          | connected to signal <INST_MMU/br_addr_in> |          |
    |     diA            | connected to signal <INST_MMU/br_data_in> |          |
    |     doA            | connected to signal <INST_MMU/br_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel> synthesized (advanced).
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <DDR2_Ram_Core_controller_0>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <inst_asciiunit/temp_x_31> of sequential type is unconnected in block <toplevel>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 2048x8-bit dual-port block RAM                        : 1
 2048x8-bit single-port block RAM                      : 2
 256x64-bit single-port block RAM                      : 1
 31x32-bit dual-port block RAM                         : 2
# ROMs                                                 : 7
 16x4-bit ROM                                          : 6
 8x7-bit ROM                                           : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 3
 30-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 3
 64-bit adder                                          : 1
# Counters                                             : 27
 10-bit up counter                                     : 3
 16-bit up counter                                     : 1
 18-bit down counter                                   : 1
 26-bit up counter                                     : 1
 3-bit down counter                                    : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 4
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 3881
 Flip-Flops                                            : 3881
# Comparators                                          : 24
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 17-bit comparator greatequal                          : 1
 17-bit comparator less                                : 1
 26-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 8
 4-bit comparator less                                 : 1
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 85
 1-bit 17-to-1 multiplexer                             : 4
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 65
 1-bit 64-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 2
 5-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 7-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 10
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 4
# Xors                                                 : 38
 1-bit xor2                                            : 34
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <w_command_register_0> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_command_register_1> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_write_data_45> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_44> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_43> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_42> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_41> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_40> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_39> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_38> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_37> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_36> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_35> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_34> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_33> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_32> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_31> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_30> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_29> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_63> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_62> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_61> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_60> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_59> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_58> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_57> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_56> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_55> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_54> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_53> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_52> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_51> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_50> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_49> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_48> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_47> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_46> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_10> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_9> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_8> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_adress_3> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_adress_2> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_adress_1> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_adress_0> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_main_command_register_2> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_main_command_register_0> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_31> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_27> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_23> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_19> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_15> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_11> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_7> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_out_3> (without init value) has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_28> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_27> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_26> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_25> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_24> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_23> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_22> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_21> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_20> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_19> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_18> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_17> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_16> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_15> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_14> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_13> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_12> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_write_data_11> has a constant value of 0 in block <DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reset90_r> in Unit <DDR2_Ram_Core_data_read_0> is equivalent to the following 2 FFs/Latches, which will be removed : <fifo1_rd_addr_inst/reset90_r> <fifo0_rd_addr_inst/reset90_r> 
WARNING:Xst:1710 - FF/Latch <input_data_31> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_30> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_29> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_28> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_27> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_26> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_25> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_24> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_23> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_22> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_21> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_20> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_19> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_18> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_17> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_16> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_15> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_14> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_13> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_12> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_11> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_10> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_9> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_data_8> (without init value) has a constant value of 0 in block <DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m1_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m1_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m1_3> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_3> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_3> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_3> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_11> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_11> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_1> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <write_data_m1_0> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m1_1> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m1_2> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m1_3> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m2_0> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m2_1> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m2_2> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m2_3> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m3_0> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m3_1> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m3_2> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m3_3> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m4_0> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m4_1> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m4_2> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
WARNING:Xst:2677 - Node <write_data_m4_3> of sequential type is unconnected in block <DDR2_Ram_Core_data_write_0>.
INFO:Xst:2146 - In block <CU>, Counter <time_ctr> <cycle_ctr> are equivalent, XST will keep only <time_ctr>.
WARNING:Xst:1710 - FF/Latch <r_command_register_0> (without init value) has a constant value of 0 in block <DDR2_Read_VHDL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_command_register_1> in Unit <DDR2_Read_VHDL> is equivalent to the following FF/Latch, which will be removed : <r_command_register_2> 

Optimizing unit <toplevel> ...

Optimizing unit <vga> ...

Optimizing unit <UART> ...

Optimizing unit <ClockDivider> ...

Optimizing unit <IORAM> ...

Optimizing unit <DDR2_Write_VHDL> ...

Optimizing unit <DDR2_Read_VHDL> ...

Optimizing unit <DDR2_Ram_Core_infrastructure> ...

Optimizing unit <DDR2_Ram_Core_data_write_0> ...

Optimizing unit <DDR2_Ram_Core_cal_ctl> ...

Optimizing unit <ALU> ...

Optimizing unit <DDR2_Ram_Core_controller_0> ...
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <DDR2_Ram_Core_controller_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DDR2_Ram_Core_ram8d_0> ...

Optimizing unit <DDR2_Ram_Core_dqs_delay_2> ...

Optimizing unit <DDR2_Ram_Core_controller_iobs_0> ...

Optimizing unit <DDR2_Ram_Core_tap_dly> ...

Optimizing unit <CU> ...

Optimizing unit <DDR2_Control_VHDL> ...

Optimizing unit <DDR2_Ram_Core_data_read_0> ...

Optimizing unit <DDR2_Ram_Core_data_read_controller_0> ...

Optimizing unit <DDR2_Ram_Core_data_path_iobs_0> ...

Optimizing unit <DDR2_Ram_Core_infrastructure_top> ...
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<13>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_MMU/INST_DDR2_Control_VHDL/command_register_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/address_reg_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<9>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<12>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<8>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_3_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<14>_2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<11>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<10>_3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_0_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_vga/regs<15>_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_16> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_111> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_111> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_9> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_10> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_11> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_12> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_13> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_14> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_15> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/ar_done> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_msb_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_MMU/INST_DDR2_Control_VHDL/state_out_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_1_data_out_r_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_1_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_1_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_111> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_111> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data3_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data2_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data1_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg2_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg2_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg1_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <INST_DDR2_RAM_CORE/top_00/controller0/ba_address_reg1_0> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/reset_r> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/reset_r> 
INFO:Xst:2261 - The FF/Latch <INST_DDR2_RAM_CORE/top_00/controller0/rst0_r> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/reset_r> 
INFO:Xst:2260 - The FF/Latch <blk00000251> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000737> 
INFO:Xst:2260 - The FF/Latch <blk0000022e> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000739> 
INFO:Xst:2260 - The FF/Latch <blk0000012c> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000401> 
INFO:Xst:2260 - The FF/Latch <blk000000c9> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000735> <blk0000073a> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000738> 
INFO:Xst:2260 - The FF/Latch <blk00000297> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000736> 
INFO:Xst:2260 - The FF/Latch <blk00000166> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000531> <blk00000535> 
INFO:Xst:2260 - The FF/Latch <blk00000189> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk0000052f> <blk00000532> 
INFO:Xst:2260 - The FF/Latch <blk00000064> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000339> 
INFO:Xst:2260 - The FF/Latch <blk000001cf> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk0000052e> <blk00000534> 
INFO:Xst:2260 - The FF/Latch <blk000001ac> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000530> <blk00000533> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000738> 
INFO:Xst:2260 - The FF/Latch <blk0000012c> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000401> 
INFO:Xst:2260 - The FF/Latch <blk0000022e> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000739> 
INFO:Xst:2260 - The FF/Latch <blk000000c9> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000735> <blk0000073a> 
INFO:Xst:2260 - The FF/Latch <blk00000297> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000736> 
INFO:Xst:2260 - The FF/Latch <blk00000251> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000737> 
INFO:Xst:2260 - The FF/Latch <blk000001ac> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000530> <blk00000533> 
INFO:Xst:2260 - The FF/Latch <blk00000166> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000531> <blk00000535> 
INFO:Xst:2260 - The FF/Latch <blk00000064> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000339> 
INFO:Xst:2260 - The FF/Latch <blk000001cf> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk0000052e> <blk00000534> 
INFO:Xst:2260 - The FF/Latch <blk00000189> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk0000052f> <blk00000532> 
FlipFlop CPU/ALU/s_opc_0 has been replicated 1 time(s)
FlipFlop CPU/ALU/s_opc_1 has been replicated 1 time(s)
FlipFlop CPU/ALU/s_opc_2 has been replicated 1 time(s)
FlipFlop CPU/ALU/s_opc_3 has been replicated 1 time(s)
FlipFlop CPU/ALU/s_opc_4 has been replicated 1 time(s)
FlipFlop CPU/ALU/s_opc_6 has been replicated 1 time(s)
FlipFlop Inst_vga/reg_countery_2 has been replicated 1 time(s)
FlipFlop Inst_vga/reg_countery_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <toplevel> :
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_0>.
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_1>.
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_2>.
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_3>.
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_4>.
	Found 2-bit shift register for signal <inst_asciiunit/addr_out_5>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_7>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_6>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_5>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_4>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_3>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_2>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_1>.
	Found 7-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_0>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/read_fifo_rden>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_9>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_8>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_7>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_6>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_5>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_4>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_3>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg_2>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_7>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_6>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_5>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_4>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_3>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_2>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_1>.
	Found 2-bit shift register for signal <INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg_0>.
Unit <toplevel> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2591
 Flip-Flops                                            : 2591
# Shift Registers                                      : 31
 2-bit shift register                                  : 23
 7-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : toplevel.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 10543
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 158
#      LUT1                        : 287
#      LUT2                        : 788
#      LUT2_D                      : 4
#      LUT3                        : 2108
#      LUT3_D                      : 55
#      LUT3_L                      : 5
#      LUT4                        : 3798
#      LUT4_D                      : 7
#      LUT4_L                      : 92
#      MULT_AND                    : 66
#      MUXCY                       : 1310
#      MUXF5                       : 823
#      MUXF6                       : 29
#      MUXF7                       : 8
#      MUXF8                       : 4
#      VCC                         : 6
#      XORCY                       : 991
# FlipFlops/Latches                : 4083
#      FD                          : 100
#      FD_1                        : 40
#      FDC                         : 76
#      FDC_1                       : 24
#      FDCE                        : 368
#      FDCE_1                      : 8
#      FDCPE                       : 1
#      FDDRRSE                     : 21
#      FDE                         : 1512
#      FDE_1                       : 7
#      FDP                         : 2
#      FDP_1                       : 2
#      FDPE                        : 34
#      FDPE_1                      : 1
#      FDR                         : 481
#      FDR_1                       : 36
#      FDRE                        : 646
#      FDRE_1                      : 2
#      FDRS                        : 41
#      FDRS_1                      : 13
#      FDRSE                       : 11
#      FDRSE_1                     : 4
#      FDS                         : 342
#      FDS_1                       : 6
#      FDSE                        : 305
# RAMS                             : 39
#      RAM16X1D                    : 32
#      RAMB16BWE                   : 7
# Shift Registers                  : 35
#      SRL16                       : 16
#      SRL16_1                     : 17
#      SRLC16                      : 2
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 97
#      IBUF                        : 27
#      IBUFDS                      : 2
#      IBUFG                       : 2
#      OBUF                        : 47
#      OBUFDS                      : 1
#      OBUFT                       : 16
#      OBUFTDS                     : 2
# DCMs                             : 3
#      DCM                         : 1
#      DCM_SP                      : 2
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                     4598  out of   5888    78%  
 Number of Slice Flip Flops:           4083  out of  11776    34%  
 Number of 4 input LUTs:               7401  out of  11776    62%  
    Number used as logic:              7302
    Number used as Shift registers:      35
    Number used as RAMs:                 64
 Number of IOs:                          80
 Number of bonded IOBs:                  80  out of    372    21%  
 Number of BRAMs:                         7  out of     20    35%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                | Clock buffer(FF name)                                                                                                            | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
CLKB_130M(clk_obuf:O)                                                                                                                                                                       | INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1:CLK0(*)(INST_MMU/ddr2_data_in_0)                                       | 715   |
clk_50mhz                                                                                                                                                                                   | clk133/DCM_SP_INST:CLK0+Inst_vga_clk/DCM_SP_INST:CLKDV                                                                           | 1088  |
clk_50mhz                                                                                                                                                                                   | clk133/DCM_SP_INST:CLK0+Inst_vga_clk/DCM_SP_INST:CLK0                                                                            | 73    |
CLKB_130M(clk_obuf:O)                                                                                                                                                                       | INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1:CLK90(*)(INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val)| 145   |
CPU/clk_alu_cu1(CPU/CDU/clk_out1:O)                                                                                                                                                         | BUFG(*)(CPU/ALU/state_FSM_FFd3)                                                                                                  | 2105  |
INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out(INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one:O)| NONE(*)(INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0)                                          | 13    |
INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out(INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one:O)| NONE(*)(INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1)                                          | 13    |
INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out(INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one:O)| NONE(*)(INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0)                                          | 13    |
INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out(INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one:O)| NONE(*)(INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1)                                          | 13    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                              | Buffer(FF name)                                                                                         | Load  |
--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
sw<0>                                                                                       | IBUF                                                                                                    | 295   |
sw_0_IBUF_1(sw_0_IBUF_1:O)                                                                  | NONE(CPU/CU/pc_20)                                                                                      | 200   |
INST_DDR2_RAM_CORE/top_00/controller0/rst0_r(INST_DDR2_RAM_CORE/top_00/controller0/rst0_r:Q)| NONE(INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0)| 20    |
CPU/CDU/mode_and0000(CPU/CDU/mode_and00001:O)                                               | NONE(CPU/CDU/mode)                                                                                      | 1     |
CPU/CDU/mode_and0001(CPU/CDU/mode_and00011:O)                                               | NONE(CPU/CDU/mode)                                                                                      | 1     |
--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 23.844ns (Maximum Frequency: 41.939MHz)
   Minimum input arrival time before clock: 10.649ns
   Maximum output required time after clock: 15.278ns
   Maximum combinational path delay: 8.533ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKB_130M'
  Clock period: 14.163ns (frequency: 70.607MHz)
  Total number of paths / destination ports: 9531 / 1434
-------------------------------------------------------------------------
Delay:               7.081ns (Levels of Logic = 4)
  Source:            INST_MMU/INST_DDR2_Control_VHDL/uidle (FF)
  Destination:       INST_MMU/access_remaining_1 (FF)
  Source Clock:      CLKB_130M falling
  Destination Clock: CLKB_130M rising

  Data Path: INST_MMU/INST_DDR2_Control_VHDL/uidle to INST_MMU/access_remaining_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            5   0.591   0.636  INST_MMU/INST_DDR2_Control_VHDL/uidle (INST_MMU/INST_DDR2_Control_VHDL/uidle)
     LUT4:I3->O           36   0.648   1.295  INST_MMU/addr_in_buf_mux0000<0>111 (N47)
     LUT3:I2->O           25   0.648   1.263  INST_MMU/addr_in_buf_mux0000<0>12 (N01)
     LUT4:I3->O            1   0.648   0.452  INST_MMU/access_remaining_mux0000<1>32 (INST_MMU/access_remaining_mux0000<1>32)
     LUT3:I2->O            1   0.648   0.000  INST_MMU/access_remaining_mux0000<1>33 (INST_MMU/access_remaining_mux0000<1>)
     FDE:D                     0.252          INST_MMU/access_remaining_1
    ----------------------------------------
    Total                      7.081ns (3.435ns logic, 3.646ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 9.049ns (frequency: 110.507MHz)
  Total number of paths / destination ports: 18373 / 221
-------------------------------------------------------------------------
Delay:               9.049ns (Levels of Logic = 47)
  Source:            CPU/CDU/counter_6 (FF)
  Destination:       CPU/CDU/counter_31 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: CPU/CDU/counter_6 to CPU/CDU/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.590  CPU/CDU/counter_6 (CPU/CDU/counter_6)
     LUT1:I0->O            1   0.648   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<0>_rt (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<0> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<1> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<2> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<3> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<4> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<5> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<6> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<7> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<8> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<9> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<10> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<11> (CPU/CDU/Mcompar_mode_cmp_ge0000_cy<11>)
     MUXCY:CI->O          35   0.141   1.406  CPU/CDU/Mcompar_mode_cmp_ge0000_cy<12> (CPU/CDU/mode_cmp_ge0000)
     LUT3:I0->O            1   0.648   0.000  CPU/CDU/Mcount_counter_lut<0> (CPU/CDU/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.632   0.000  CPU/CDU/Mcount_counter_cy<0> (CPU/CDU/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<1> (CPU/CDU/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<2> (CPU/CDU/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<3> (CPU/CDU/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<4> (CPU/CDU/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<5> (CPU/CDU/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<6> (CPU/CDU/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<7> (CPU/CDU/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<8> (CPU/CDU/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<9> (CPU/CDU/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<10> (CPU/CDU/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<11> (CPU/CDU/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<12> (CPU/CDU/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<13> (CPU/CDU/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<14> (CPU/CDU/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<15> (CPU/CDU/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<16> (CPU/CDU/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<17> (CPU/CDU/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<18> (CPU/CDU/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<19> (CPU/CDU/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<20> (CPU/CDU/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<21> (CPU/CDU/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<22> (CPU/CDU/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<23> (CPU/CDU/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<24> (CPU/CDU/Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<25> (CPU/CDU/Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<26> (CPU/CDU/Mcount_counter_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<27> (CPU/CDU/Mcount_counter_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<28> (CPU/CDU/Mcount_counter_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  CPU/CDU/Mcount_counter_cy<29> (CPU/CDU/Mcount_counter_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  CPU/CDU/Mcount_counter_cy<30> (CPU/CDU/Mcount_counter_cy<30>)
     XORCY:CI->O           1   0.844   0.000  CPU/CDU/Mcount_counter_xor<31> (CPU/CDU/Mcount_counter31)
     FDC:D                     0.252          CPU/CDU/counter_31
    ----------------------------------------
    Total                      9.049ns (7.053ns logic, 1.996ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU/clk_alu_cu1'
  Clock period: 23.844ns (frequency: 41.939MHz)
  Total number of paths / destination ports: 275933251 / 3492
-------------------------------------------------------------------------
Delay:               23.844ns (Levels of Logic = 70)
  Source:            CPU/ALU/Mram_reg_data2 (RAM)
  Destination:       CPU/ALU/mult_result_63 (FF)
  Source Clock:      CPU/clk_alu_cu1 rising
  Destination Clock: CPU/clk_alu_cu1 rising

  Data Path: CPU/ALU/Mram_reg_data2 to CPU/ALU/mult_result_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKB->DOB0  177   2.427   1.340  CPU/ALU/Mram_reg_data2 (CPU/ALU/Madd_reg_data1_sub0001_lut<0>)
     LUT3:I2->O            1   0.648   0.000  CPU/ALU/acc_mux0038<0>11 (CPU/ALU/acc_mux0038<0>1)
     MUXCY:S->O            1   0.632   0.000  CPU/ALU/Madd_mult_result_share0001_cy<0> (CPU/ALU/Madd_mult_result_share0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<1> (CPU/ALU/Madd_mult_result_share0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<2> (CPU/ALU/Madd_mult_result_share0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<3> (CPU/ALU/Madd_mult_result_share0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<4> (CPU/ALU/Madd_mult_result_share0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<5> (CPU/ALU/Madd_mult_result_share0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<6> (CPU/ALU/Madd_mult_result_share0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<7> (CPU/ALU/Madd_mult_result_share0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<8> (CPU/ALU/Madd_mult_result_share0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<9> (CPU/ALU/Madd_mult_result_share0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<10> (CPU/ALU/Madd_mult_result_share0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<11> (CPU/ALU/Madd_mult_result_share0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<12> (CPU/ALU/Madd_mult_result_share0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<13> (CPU/ALU/Madd_mult_result_share0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<14> (CPU/ALU/Madd_mult_result_share0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<15> (CPU/ALU/Madd_mult_result_share0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<16> (CPU/ALU/Madd_mult_result_share0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<17> (CPU/ALU/Madd_mult_result_share0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<18> (CPU/ALU/Madd_mult_result_share0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<19> (CPU/ALU/Madd_mult_result_share0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<20> (CPU/ALU/Madd_mult_result_share0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<21> (CPU/ALU/Madd_mult_result_share0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<22> (CPU/ALU/Madd_mult_result_share0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<23> (CPU/ALU/Madd_mult_result_share0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<24> (CPU/ALU/Madd_mult_result_share0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<25> (CPU/ALU/Madd_mult_result_share0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<26> (CPU/ALU/Madd_mult_result_share0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<27> (CPU/ALU/Madd_mult_result_share0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<28> (CPU/ALU/Madd_mult_result_share0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<29> (CPU/ALU/Madd_mult_result_share0001_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  CPU/ALU/Madd_mult_result_share0001_cy<30> (CPU/ALU/Madd_mult_result_share0001_cy<30>)
     XORCY:CI->O           2   0.844   0.479  CPU/ALU/Madd_mult_result_share0001_xor<31> (CPU/ALU/mult_result_share0001<31>)
     LUT3:I2->O            1   0.648   0.423  CPU/ALU/mult_result_mux0007<31>83 (CPU/ALU/mult_result_mux0007<31>83)
     LUT4:I3->O            4   0.648   0.587  CPU/ALU/mult_result_mux0007<31>229 (CPU/ALU/mult_result_mux0007<31>)
     MULT18X18SIO:B14->P17    1   4.873   0.500  CPU/ALU/Mmult_mult_result_mult0000_submult_1 (CPU/ALU/Mmult_mult_result_mult0000_submult_1_P_to_Adder_A_17)
     LUT2:I1->O            1   0.643   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_lut<17> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_lut<17>)
     MUXCY:S->O            1   0.632   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<17> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<18> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<19> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<20> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<21> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<22> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<23> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<24> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<25> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<26> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<27> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<28> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<29> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<30> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<31> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<32> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<33> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<34> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<35> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<35>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<36> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<36>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<37> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<37>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<38> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<39> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<39>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<40> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<40>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<41> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<41>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<42> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<42>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<43> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<43>)
     MUXCY:CI->O           1   0.065   0.000  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<44> (CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_cy<44>)
     XORCY:CI->O           1   0.844   0.500  CPU/ALU/Mmult_mult_result_mult0000_submult_10_Madd_xor<45> (CPU/ALU/Mmult_mult_result_mult0000_submult_1_45)
     LUT2:I1->O            1   0.643   0.000  CPU/ALU/Mmult_mult_result_mult00000_Madd_lut<62> (CPU/ALU/Mmult_mult_result_mult00000_Madd_lut<62>)
     MUXCY:S->O            0   0.632   0.000  CPU/ALU/Mmult_mult_result_mult00000_Madd_cy<62> (CPU/ALU/Mmult_mult_result_mult00000_Madd_cy<62>)
     XORCY:CI->O           1   0.844   0.452  CPU/ALU/Mmult_mult_result_mult00000_Madd_xor<63> (CPU/ALU/mult_result_mult0000<63>)
     LUT3:I2->O            1   0.648   0.000  CPU/ALU/mult_result_mux0005<63>1 (CPU/ALU/mult_result_mux0005<63>)
     FDE:D                     0.252          CPU/ALU/mult_result_63
    ----------------------------------------
    Total                     23.844ns (19.563ns logic, 4.281ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0 (RAM)
  Source Clock:      INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out falling
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay)
     LUT2:I1->O           12   0.643   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1 (RAM)
  Source Clock:      INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out falling

  Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay)
     LUT2:I1->O           12   0.643   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0 (RAM)
  Source Clock:      INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out falling
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay)
     LUT2:I1->O           12   0.643   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1 (RAM)
  Source Clock:      INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out falling

  Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay)
     LUT2:I1->O           12   0.643   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKB_130M'
  Total number of paths / destination ports: 297 / 296
-------------------------------------------------------------------------
Offset:              6.955ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       INST_MMU/INST_CHARRAM/Mram_cells (RAM)
  Destination Clock: CLKB_130M rising

  Data Path: sw<0> to INST_MMU/INST_CHARRAM/Mram_cells
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   0.849   1.349  sw_0_IBUF (INST_DDR2_RAM_CORE/infrastructure_top0/user_rst)
     BUF:I->O            306   0.648   1.349  sw_0_IBUF_1 (sw_0_IBUF_1)
     INV:I->O            288   0.648   1.343  sw<0>_inv68_INV_0 (CPU/ALU/rst_in_inv)
     RAMB16BWE:ENB             0.769          INST_MMU/INST_CHARRAM/Mram_cells
    ----------------------------------------
    Total                      6.955ns (2.914ns logic, 4.041ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 1101 / 1100
-------------------------------------------------------------------------
Offset:              7.997ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       Inst_vga/regs<3>_3_31 (FF)
  Destination Clock: clk_50mhz rising 0.5X

  Data Path: sw<0> to Inst_vga/regs<3>_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   0.849   1.349  sw_0_IBUF (INST_DDR2_RAM_CORE/infrastructure_top0/user_rst)
     BUF:I->O            306   0.648   1.381  sw_0_IBUF_1 (sw_0_IBUF_1)
     LUT3:I2->O            8   0.648   0.900  Inst_vga/regs<0>_3_not000111 (Inst_vga/N380)
     LUT4:I0->O           32   0.648   1.262  Inst_vga/regs<6>_3_not00011 (Inst_vga/regs<6>_3_not0001)
     FDE:CE                    0.312          Inst_vga/regs<6>_3_0
    ----------------------------------------
    Total                      7.997ns (3.105ns logic, 4.892ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/clk_alu_cu1'
  Total number of paths / destination ports: 322 / 322
-------------------------------------------------------------------------
Offset:              6.498ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       CPU/ALU/alu_dividend_31 (FF)
  Destination Clock: CPU/clk_alu_cu1 rising

  Data Path: sw<0> to CPU/ALU/alu_dividend_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   0.849   1.349  sw_0_IBUF (INST_DDR2_RAM_CORE/infrastructure_top0/user_rst)
     BUF:I->O            306   0.648   1.349  sw_0_IBUF_1 (sw_0_IBUF_1)
     INV:I->O            288   0.648   1.343  sw<0>_inv68_INV_0 (CPU/ALU/rst_in_inv)
     FDE:CE                    0.312          CPU/ALU/alu_divisor_0
    ----------------------------------------
    Total                      6.498ns (2.457ns logic, 4.041ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 8)
  Source:            cntrl0_rst_dqs_div_in (PAD)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0 (RAM)
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: cntrl0_rst_dqs_div_in to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/rst_iob_inbuf (INST_DDR2_RAM_CORE/top_00/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 8)
  Source:            cntrl0_rst_dqs_div_in (PAD)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1 (RAM)
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising

  Data Path: cntrl0_rst_dqs_div_in to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/rst_iob_inbuf (INST_DDR2_RAM_CORE/top_00/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 8)
  Source:            cntrl0_rst_dqs_div_in (PAD)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0 (RAM)
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: cntrl0_rst_dqs_div_in to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/rst_iob_inbuf (INST_DDR2_RAM_CORE/top_00/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 8)
  Source:            cntrl0_rst_dqs_div_in (PAD)
  Destination:       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1 (RAM)
  Destination Clock: INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising

  Data Path: cntrl0_rst_dqs_div_in to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/rst_iob_inbuf (INST_DDR2_RAM_CORE/top_00/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one (INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1 (INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 6988 / 14
-------------------------------------------------------------------------
Offset:              15.278ns (Levels of Logic = 12)
  Source:            Inst_vga/reg_countery_4 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      clk_50mhz rising 0.5X

  Data Path: Inst_vga/reg_countery_4 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.591   0.900  Inst_vga/reg_countery_4 (Inst_vga/reg_countery_4)
     LUT2:I0->O          124   0.648   1.434  Inst_vga/currentreg_cmp_eq000011 (Inst_vga/N378)
     LUT4:I0->O            1   0.648   0.500  Inst_vga/currentreg_mux0124210 (Inst_vga/currentreg_mux0124)
     LUT3:I1->O            1   0.643   0.000  Inst_vga/Mmux_currentreg_mux0000<1>_4 (Inst_vga/Mmux_currentreg_mux0000<1>_4)
     MUXF5:I0->O           1   0.276   0.452  Inst_vga/Mmux_currentreg_mux0000<1>_2_f5 (Inst_vga/Mmux_currentreg_index0030)
     LUT3:I2->O            1   0.648   0.563  Inst_vga/Mmux__varindex0000_10_SW0 (N1600)
     LUT4:I0->O            1   0.648   0.000  Inst_vga/Mmux__varindex0000_10 (Inst_vga/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.276   0.000  Inst_vga/Mmux__varindex0000_8_f5 (Inst_vga/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.291   0.000  Inst_vga/Mmux__varindex0000_6_f6 (Inst_vga/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.291   0.000  Inst_vga/Mmux__varindex0000_4_f7 (Inst_vga/Mmux__varindex0000_4_f7)
     MUXF8:I0->O           2   0.291   0.590  Inst_vga/Mmux__varindex0000_2_f8 (Inst_vga/_varindex0000)
     LUT4:I0->O            1   0.648   0.420  Inst_vga/r<3> (r_3_OBUF)
     OBUF:I->O                 4.520          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                     15.278ns (10.419ns logic, 4.859ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKB_130M'
  Total number of paths / destination ports: 70 / 53
-------------------------------------------------------------------------
Offset:              6.701ns (Levels of Logic = 2)
  Source:            INST_MMU/INST_IORAM/rw_pins_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      CLKB_130M rising

  Data Path: INST_MMU/INST_IORAM/rw_pins_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.527  INST_MMU/INST_IORAM/rw_pins_7 (INST_MMU/INST_IORAM/rw_pins_7)
     LUT2:I1->O            1   0.643   0.420  leds_7_mux00001 (leds_7_OBUF)
     OBUF:I->O                 4.520          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      6.701ns (5.754ns logic, 0.947ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU/clk_alu_cu1'
  Total number of paths / destination ports: 121 / 3
-------------------------------------------------------------------------
Offset:              11.335ns (Levels of Logic = 9)
  Source:            CPU/CU/ir_12 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      CPU/clk_alu_cu1 rising

  Data Path: CPU/CU/ir_12 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            72   0.591   1.355  CPU/CU/ir_12 (CPU/CU/ir_12)
     LUT4:I1->O            1   0.643   0.000  Inst_vga/currentreg<14>_G (N2195)
     MUXF5:I1->O           1   0.276   0.500  Inst_vga/currentreg<14> (Inst_vga/currentreg<14>)
     LUT3:I1->O            1   0.643   0.000  Inst_vga/Mmux__varindex0000_73 (Inst_vga/Mmux__varindex0000_73)
     MUXF5:I1->O           1   0.276   0.000  Inst_vga/Mmux__varindex0000_6_f5_1 (Inst_vga/Mmux__varindex0000_6_f52)
     MUXF6:I1->O           1   0.291   0.000  Inst_vga/Mmux__varindex0000_5_f6_0 (Inst_vga/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_vga/Mmux__varindex0000_4_f7 (Inst_vga/Mmux__varindex0000_4_f7)
     MUXF8:I0->O           2   0.291   0.590  Inst_vga/Mmux__varindex0000_2_f8 (Inst_vga/_varindex0000)
     LUT4:I0->O            1   0.648   0.420  Inst_vga/r<3> (r_3_OBUF)
     OBUF:I->O                 4.520          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                     11.335ns (8.470ns logic, 2.865ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 24
-------------------------------------------------------------------------
Delay:               8.533ns (Levels of Logic = 4)
  Source:            sw<2> (PAD)
  Destination:       b<3> (PAD)

  Data Path: sw<2> to b<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  sw_2_IBUF (sw_2_IBUF)
     LUT2:I0->O            6   0.648   0.672  Inst_vga/b<1>11 (g_0_OBUF)
     LUT4:I3->O            1   0.648   0.420  Inst_vga/r<3> (r_3_OBUF)
     OBUF:I->O                 4.520          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                      8.533ns (6.665ns logic, 1.868ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1.


Total REAL time to Xst completion: 111.00 secs
Total CPU time to Xst completion: 110.55 secs
 
--> 

Total memory usage is 562740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1838 (   0 filtered)
Number of infos    :   70 (   0 filtered)

