*****************************************************************

  Operator  [gopHSST_PLL]

  Author    [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopHSST_PLL
{
    parameter
    (
        int TX_SYNCK_PD = 0,
        string PMA_PLL_REG_REFCLK_TERM_IMP_CTRL = "TRUE",
        int PMA_PLL_REG_BG_TRIM = 2,
        int PMA_PLL_REG_IBUP_A1 = 262143,
        int PMA_PLL_REG_IBUP_A2 = 0,
        int PMA_PLL_REG_IBUP_PD = 0,
        string PMA_PLL_REG_V2I_BIAS_SEL = "FALSE" ,
        string PMA_PLL_REG_V2I_EN = "TRUE" ,
        int PMA_PLL_REG_V2I_TB_SEL = 0,
        string PMA_PLL_REG_PLL_PFDDELAY_EN = "TRUE" ,
        int PMA_PLL_REG_PFDDELAYSEL = 1,
        int PMA_PLL_REG_PLL_VCTRL_SET = 0,
        string PMA_PLL_REG_READY_OR_LOCK = "FALSE" ,
        int PMA_PLL_REG_PLL_CP = 31,
        int PMA_PLL_REG_PLL_REFDIV = 16,
        string PMA_PLL_REG_PLL_LOCKDET_EN = "FALSE" ,
        string PMA_PLL_REG_PLL_READY = "FALSE" ,
        string PMA_PLL_REG_PLL_READY_OW = "FALSE" ,
        int PMA_PLL_REG_PLL_FBDIV = 36,
        int PMA_PLL_REG_LPF_RES = 1,
        string PMA_PLL_REG_JTAG_OE = "FALSE" ,
        int PMA_PLL_REG_JTAG_VHYSTSEL = 0,
        string PMA_PLL_REG_PLL_LOCKDET_EN_OW = "FALSE" ,
        int PMA_PLL_REG_PLL_LOCKDET_FBCT = 7,
        int PMA_PLL_REG_PLL_LOCKDET_ITER = 3,
        string PMA_PLL_REG_PLL_LOCKDET_MODE = "FALSE" ,
        int PMA_PLL_REG_PLL_LOCKDET_LOCKCT = 4,
        int PMA_PLL_REG_PLL_LOCKDET_REFCT = 7,
        string PMA_PLL_REG_PLL_LOCKDET_RESET_N = "TRUE" ,
        string PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW = "FALSE" ,
        string PMA_PLL_REG_PLL_LOCKED = "FALSE" ,
        string PMA_PLL_REG_PLL_LOCKED_OW = "FALSE" ,
        string PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE" ,
        string PMA_PLL_REG_PLL_UNLOCKED = "FALSE" ,
        int PMA_PLL_REG_PLL_UNLOCKDET_ITER = 2,
        string PMA_PLL_REG_PLL_UNLOCKED_OW = "FALSE" ,
        string PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE" ,
        int PMA_PLL_REG_I_CTRL_MAX = 63,
        string PMA_PLL_REG_REFCLK_TEST_EN = "FALSE" ,
        string PMA_PLL_REG_RESCAL_EN = "TRUE" ,
        int PMA_PLL_REG_I_CTRL_MIN = 0,
        string PMA_PLL_REG_RESCAL_DONE_OW = "FALSE" ,
        string PMA_PLL_REG_RESCAL_DONE_VAL = "FALSE" ,
        int PMA_PLL_REG_RESCAL_I_CODE = 46,
        string PMA_PLL_REG_RESCAL_I_CODE_OW = "FALSE",
        string PMA_PLL_REG_RESCAL_I_CODE_PMA = "FALSE" ,
        int PMA_PLL_REG_RESCAL_I_CODE_VAL = 46,
        string PMA_PLL_REG_RESCAL_INT_R_SMALL_OW = "FALSE" ,
        string PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL = "FALSE" ,
        int PMA_PLL_REG_RESCAL_ITER_VALID_SEL = 0,
        string PMA_PLL_REG_RESCAL_RESET_N_OW = "FALSE" ,
        string PMA_PLL_REG_RESCAL_RST_N_VAL = "FALSE" ,
        string PMA_PLL_REG_RESCAL_WAIT_SEL = "TRUE",
        string PMA_PLL_REFCLK2LANE_PD_L = "FALSE" ,
        string PMA_PLL_REFCLK2LANE_PD_R = "FALSE" ,
        string PMA_PLL_REG_LOCKDET_REPEAT = "FALSE" ,
        string PMA_PLL_REG_NOFBCLK_STICKY_CLEAR = "FALSE" ,
        string PMA_PLL_REG_NOREFCLK_STICKY_CLEAR = "FALSE" ,
        string PMA_PLL_REG_V2I_RCALTEST_PD = "FALSE" ,
        int PMA_PLL_REG_RES_CAL_TEST = 0,
        int PMA_PLL_REG_TEST_SEL = 0,
        int PMA_RES_CAL_DIV = 0,
        string PMA_RES_CAL_CLK_SEL = "FALSE",
        string PMA_PLL_REG_TEST_V_EN = "FALSE" ,
        string PMA_PLL_REG_TEST_SIG_HALF_EN = "FALSE" ,
        string PMA_PLL_REG_REFCLK_PAD_SEL = "FALSE" ,
        string PARM_PLL_POWERUP = "OFF"
    );

    port
    (
        output P_CFG_READY_PLL,
        output P_CFG_RDATA_PLL[7:0],
        output P_CFG_INT_PLL,
        output P_RESCAL_I_CODE_O[5:0],
        output P_REFCK2CORE,
        output P_PLL_READY,
        output PLL_CLK0,
        output PLL_CLK90,
        output PLL_CLK180,
        output PLL_CLK270,
        output SYNC_PLL,
        output RATE_CHANGE_PLL,
        output PLL_PD_O,
        output PLL_RST_O,
        output PMA_PLL_READY_O,
        output PLL_REFCLK_LANE_L,
        input P_CFG_RST_PLL /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CFG_CLK_PLL /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_CFG_PSEL_PLL,
        input P_CFG_ENABLE_PLL,
        input P_CFG_WRITE_PLL,
        input P_CFG_ADDR_PLL[11:0],
        input P_CFG_WDATA_PLL[7:0],
        input P_RESCAL_RST_I /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RESCAL_I_CODE_I[5:0],
        input P_PLL_LOCKDET_RST_I /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PLL_REF_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_PLL_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PLLPOWERDOWN,
        input P_LANE_SYNC,
        input P_RATE_CHANGE_TCLK_ON,
        input REFCLK_CML_N,
        input REFCLK_CML_P,
        input TXPCLK_PLL_SELECTED,
        //output P_TEST_SO,
        //output P_FOR_PMA_TEST_SO,
        input P_TEST_SE_N,
        input P_TEST_MODE_N,
        //input P_TEST_RSTN,
        //input P_TEST_SI,
        input P_FOR_PMA_TEST_MODE_N,
        input P_FOR_PMA_TEST_SE_N
        //input P_FOR_PMA_TEST_CLK,
        //input P_FOR_PMA_TEST_RSTN,
        //input P_FOR_PMA_TEST_SI
    );
};

/**Implementation Body*******************************************************************

  Author    [liuwenyi]

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_pll0 of gopHSST_PLL
{   
    device devHSSTLP_PLL0 hsstlp_pll0
    parameter map
    (
        CP_PLL0_TX_SYNCK_PD                                 =>      TX_SYNCK_PD                                ,
        CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL            =>      PMA_PLL_REG_REFCLK_TERM_IMP_CTRL           ,
        CP_PMA_PLL_REG_BG_TRIM                              =>      PMA_PLL_REG_BG_TRIM                        ,//
        CP_PMA_PLL_REG_IBUP_A1                              =>      PMA_PLL_REG_IBUP_A1                        ,//
        CP_PMA_PLL_REG_IBUP_A2                              =>      PMA_PLL_REG_IBUP_A2                        ,//
        CP_PMA_PLL_REG_IBUP_PD                              =>      PMA_PLL_REG_IBUP_PD                        ,//
        CP_PMA_PLL_REG_V2I_BIAS_SEL                         =>      PMA_PLL_REG_V2I_BIAS_SEL                   ,//
        CP_PMA_PLL_REG_V2I_EN                               =>      PMA_PLL_REG_V2I_EN                         ,//
        CP_PMA_PLL_REG_V2I_TB_SEL                           =>      PMA_PLL_REG_V2I_TB_SEL                     ,//
        CP_PMA_PLL_REG_V2I_RCALTEST_PD                      =>      PMA_PLL_REG_V2I_RCALTEST_PD                ,//
        CP_PMA_PLL_REG_RES_CAL_TEST                         =>      PMA_PLL_REG_RES_CAL_TEST                   ,//
        CP_PMA_RES_CAL_DIV                                  =>      PMA_RES_CAL_DIV                            ,//
        CP_PMA_RES_CAL_CLK_SEL                              =>      PMA_RES_CAL_CLK_SEL                        ,//
        CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN                 =>      PMA_PLL_REG_PLL_PFDDELAY_EN                ,
        CP_PLL0_PMA_PLL_REG_PFDDELAYSEL                     =>      PMA_PLL_REG_PFDDELAYSEL                    ,
        CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET                   =>      PMA_PLL_REG_PLL_VCTRL_SET                  ,
        CP_PLL0_PMA_PLL_REG_READY_OR_LOCK                   =>      PMA_PLL_REG_READY_OR_LOCK                  ,
        CP_PLL0_PMA_PLL_REG_PLL_CP                          =>      PMA_PLL_REG_PLL_CP                         ,
        CP_PLL0_PMA_PLL_REG_PLL_REFDIV                      =>      PMA_PLL_REG_PLL_REFDIV                     ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN                  =>      PMA_PLL_REG_PLL_LOCKDET_EN                 ,
        CP_PLL0_PMA_PLL_REG_PLL_READY                       =>      PMA_PLL_REG_PLL_READY                      ,
        CP_PLL0_PMA_PLL_REG_PLL_READY_OW                    =>      PMA_PLL_REG_PLL_READY_OW                   ,
        CP_PLL0_PMA_PLL_REG_PLL_FBDIV                       =>      PMA_PLL_REG_PLL_FBDIV                      ,
        CP_PLL0_PMA_PLL_REG_LPF_RES                         =>      PMA_PLL_REG_LPF_RES                        ,
        CP_PLL0_PMA_PLL_REG_JTAG_OE                         =>      PMA_PLL_REG_JTAG_OE                        ,
        CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL                   =>      PMA_PLL_REG_JTAG_VHYSTSEL                  ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW               =>      PMA_PLL_REG_PLL_LOCKDET_EN_OW              ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT                =>      PMA_PLL_REG_PLL_LOCKDET_FBCT               ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER                =>      PMA_PLL_REG_PLL_LOCKDET_ITER               ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE                =>      PMA_PLL_REG_PLL_LOCKDET_MODE               ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT              =>      PMA_PLL_REG_PLL_LOCKDET_LOCKCT             ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT               =>      PMA_PLL_REG_PLL_LOCKDET_REFCT              ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N             =>      PMA_PLL_REG_PLL_LOCKDET_RESET_N            ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW          =>      PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW         ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED                      =>      PMA_PLL_REG_PLL_LOCKED                     ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW                   =>      PMA_PLL_REG_PLL_LOCKED_OW                  ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR         =>      PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR        ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED                    =>      PMA_PLL_REG_PLL_UNLOCKED                   ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER              =>      PMA_PLL_REG_PLL_UNLOCKDET_ITER             ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW                 =>      PMA_PLL_REG_PLL_UNLOCKED_OW                ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR       =>      PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR      ,
        CP_PLL0_PMA_PLL_REG_I_CTRL_MAX                      =>      PMA_PLL_REG_I_CTRL_MAX                     ,
        CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN                  =>      PMA_PLL_REG_REFCLK_TEST_EN                 ,
        CP_PLL0_PMA_PLL_REG_RESCAL_EN                       =>      PMA_PLL_REG_RESCAL_EN                      ,
        CP_PLL0_PMA_PLL_REG_I_CTRL_MIN                      =>      PMA_PLL_REG_I_CTRL_MIN                     ,
        CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW                  =>      PMA_PLL_REG_RESCAL_DONE_OW                 ,
        CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL                 =>      PMA_PLL_REG_RESCAL_DONE_VAL                ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE                   =>      PMA_PLL_REG_RESCAL_I_CODE                  ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW                =>      PMA_PLL_REG_RESCAL_I_CODE_OW                 ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA               =>      PMA_PLL_REG_RESCAL_I_CODE_PMA              ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL               =>      PMA_PLL_REG_RESCAL_I_CODE_VAL              ,
        CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW           =>      PMA_PLL_REG_RESCAL_INT_R_SMALL_OW          ,
        CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL          =>      PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL         ,
        CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL           =>      PMA_PLL_REG_RESCAL_ITER_VALID_SEL          ,
        CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW               =>      PMA_PLL_REG_RESCAL_RESET_N_OW              ,
        CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL                =>      PMA_PLL_REG_RESCAL_RST_N_VAL               ,
        CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL                 =>      PMA_PLL_REG_RESCAL_WAIT_SEL                 ,
        CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L                    =>      PMA_PLL_REFCLK2LANE_PD_L                   ,
        CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R                    =>      PMA_PLL_REFCLK2LANE_PD_R                   ,
        CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT                  =>      PMA_PLL_REG_LOCKDET_REPEAT                 ,
        CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR            =>      PMA_PLL_REG_NOFBCLK_STICKY_CLEAR           ,
        CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR           =>      PMA_PLL_REG_NOREFCLK_STICKY_CLEAR          ,
        CP_PLL0_PMA_PLL_REG_TEST_SEL                        =>      PMA_PLL_REG_TEST_SEL                       ,
        CP_PLL0_PMA_PLL_REG_TEST_V_EN                       =>      PMA_PLL_REG_TEST_V_EN                      ,
        CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN                =>      PMA_PLL_REG_TEST_SIG_HALF_EN               ,
        CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL                  =>      PMA_PLL_REG_REFCLK_PAD_SEL                 ,
        CP_PLL0_PARM_PLL_POWERUP                            =>      PARM_PLL_POWERUP                           
    )
    port map
    (
        CFG_READY_PLL_0                 =>      P_CFG_READY_PLL            ,
        CFG_RDATA_PLL_0                 =>      P_CFG_RDATA_PLL            ,
        CFG_INT_PLL_0                   =>      P_CFG_INT_PLL              ,
        RESCAL_I_CODE_O_0               =>      P_RESCAL_I_CODE_O          ,
        REFCK2CORE_0                    =>      P_REFCK2CORE               ,
        PLL_READY_0                     =>      P_PLL_READY                ,
        PLL_CLK0_0                        =>      PLL_CLK0                   ,
        PLL_CLK90_0                       =>      PLL_CLK90                  ,
        PLL_CLK180_0                      =>      PLL_CLK180                 ,
        PLL_CLK270_0                      =>      PLL_CLK270                 ,
        SYNC_PLL_0                        =>      SYNC_PLL                   ,
        RATE_CHANGE_PLL_0                 =>      RATE_CHANGE_PLL            ,
        PLL_PD_O_0                        =>      PLL_PD_O                   ,
        PLL_RST_O_0                       =>      PLL_RST_O                  ,
        PMA_PLL_READY_O_0                 =>      PMA_PLL_READY_O            ,
        PLL_REFCLK_LANE_L_0               =>      PLL_REFCLK_LANE_L          ,
        CFG_RST_PLL_0                   =>      P_CFG_RST_PLL              ,
        CFG_CLK_PLL_0                   =>      P_CFG_CLK_PLL              ,
        CFG_PSEL_PLL_0                  =>      P_CFG_PSEL_PLL             ,
        CFG_ENABLE_PLL_0                =>      P_CFG_ENABLE_PLL           ,
        CFG_WRITE_PLL_0                 =>      P_CFG_WRITE_PLL            ,
        CFG_ADDR_PLL_0                  =>      P_CFG_ADDR_PLL             ,
        CFG_WDATA_PLL_0                 =>      P_CFG_WDATA_PLL            ,
        RESCAL_RST_I_0                  =>      P_RESCAL_RST_I             ,
        RESCAL_I_CODE_I_0               =>      P_RESCAL_I_CODE_I          ,
        PLL_LOCKDET_RST_I_0             =>      P_PLL_LOCKDET_RST_I        ,
        PLL_REF_CLK_0                   =>      P_PLL_REF_CLK              ,
        PLL_RST_0                       =>      P_PLL_RST                  ,
        PLLPOWERDOWN_0                  =>      P_PLLPOWERDOWN             ,
        LANE_SYNC_0                     =>      P_LANE_SYNC                ,
        RATE_CHANGE_TCLK_ON_0           =>      P_RATE_CHANGE_TCLK_ON    ,
        REFCLK_CML_N_0                  =>      REFCLK_CML_N             ,
        REFCLK_CML_P_0                  =>      REFCLK_CML_P             ,
        TXPCLK_PLL_SELECTED_0           =>      TXPCLK_PLL_SELECTED      ,
        TEST_SE_N                       =>       P_TEST_SE_N             ,
        TEST_MODE_N                     =>       P_TEST_MODE_N           ,
        FOR_PMA_TEST_MODE_N             =>       P_FOR_PMA_TEST_MODE_N   ,
        FOR_PMA_TEST_SE_N[2]            =>       P_FOR_PMA_TEST_SE_N     
    );

};// end of implementation impl_pll0 of gopHSST_PLL

implementation impl_pll1 of gopHSST_PLL
{   
    device devHSSTLP_PLL1 hsstlp_pll1
    parameter map
    (
        CP_PLL1_TX_SYNCK_PD                                 =>      TX_SYNCK_PD                                ,
        CP_PLL1_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL            =>      PMA_PLL_REG_REFCLK_TERM_IMP_CTRL           ,
        CP_PMA_PLL_REG_BG_TRIM                              =>      PMA_PLL_REG_BG_TRIM                        ,//
        CP_PMA_PLL_REG_IBUP_A1                              =>      PMA_PLL_REG_IBUP_A1                        ,//
        CP_PMA_PLL_REG_IBUP_A2                              =>      PMA_PLL_REG_IBUP_A2                        ,//
        CP_PMA_PLL_REG_IBUP_PD                              =>      PMA_PLL_REG_IBUP_PD                        ,//
        CP_PMA_PLL_REG_V2I_BIAS_SEL                         =>      PMA_PLL_REG_V2I_BIAS_SEL                   ,//
        CP_PMA_PLL_REG_V2I_EN                               =>      PMA_PLL_REG_V2I_EN                         ,//
        CP_PMA_PLL_REG_V2I_TB_SEL                           =>      PMA_PLL_REG_V2I_TB_SEL                     ,//
        CP_PMA_PLL_REG_V2I_RCALTEST_PD                      =>      PMA_PLL_REG_V2I_RCALTEST_PD                ,//
        CP_PMA_PLL_REG_RES_CAL_TEST                         =>      PMA_PLL_REG_RES_CAL_TEST                   ,//
        CP_PMA_RES_CAL_DIV                                  =>      PMA_RES_CAL_DIV                            ,//
        CP_PMA_RES_CAL_CLK_SEL                              =>      PMA_RES_CAL_CLK_SEL                        ,//
        CP_PLL1_PMA_PLL_REG_PLL_PFDDELAY_EN                 =>      PMA_PLL_REG_PLL_PFDDELAY_EN                ,
        CP_PLL1_PMA_PLL_REG_PFDDELAYSEL                     =>      PMA_PLL_REG_PFDDELAYSEL                    ,
        CP_PLL1_PMA_PLL_REG_PLL_VCTRL_SET                   =>      PMA_PLL_REG_PLL_VCTRL_SET                  ,
        CP_PLL1_PMA_PLL_REG_READY_OR_LOCK                   =>      PMA_PLL_REG_READY_OR_LOCK                  ,
        CP_PLL1_PMA_PLL_REG_PLL_CP                          =>      PMA_PLL_REG_PLL_CP                         ,
        CP_PLL1_PMA_PLL_REG_PLL_REFDIV                      =>      PMA_PLL_REG_PLL_REFDIV                     ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN                  =>      PMA_PLL_REG_PLL_LOCKDET_EN                 ,
        CP_PLL1_PMA_PLL_REG_PLL_READY                       =>      PMA_PLL_REG_PLL_READY                      ,
        CP_PLL1_PMA_PLL_REG_PLL_READY_OW                    =>      PMA_PLL_REG_PLL_READY_OW                   ,
        CP_PLL1_PMA_PLL_REG_PLL_FBDIV                       =>      PMA_PLL_REG_PLL_FBDIV                      ,
        CP_PLL1_PMA_PLL_REG_LPF_RES                         =>      PMA_PLL_REG_LPF_RES                        ,
        CP_PLL1_PMA_PLL_REG_JTAG_OE                         =>      PMA_PLL_REG_JTAG_OE                        ,
        CP_PLL1_PMA_PLL_REG_JTAG_VHYSTSEL                   =>      PMA_PLL_REG_JTAG_VHYSTSEL                  ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN_OW               =>      PMA_PLL_REG_PLL_LOCKDET_EN_OW              ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_FBCT                =>      PMA_PLL_REG_PLL_LOCKDET_FBCT               ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_ITER                =>      PMA_PLL_REG_PLL_LOCKDET_ITER               ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_MODE                =>      PMA_PLL_REG_PLL_LOCKDET_MODE               ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_LOCKCT              =>      PMA_PLL_REG_PLL_LOCKDET_LOCKCT             ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_REFCT               =>      PMA_PLL_REG_PLL_LOCKDET_REFCT              ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N             =>      PMA_PLL_REG_PLL_LOCKDET_RESET_N            ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW          =>      PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW         ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED                      =>      PMA_PLL_REG_PLL_LOCKED                     ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED_OW                   =>      PMA_PLL_REG_PLL_LOCKED_OW                  ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR         =>      PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR        ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED                    =>      PMA_PLL_REG_PLL_UNLOCKED                   ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKDET_ITER              =>      PMA_PLL_REG_PLL_UNLOCKDET_ITER             ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_OW                 =>      PMA_PLL_REG_PLL_UNLOCKED_OW                ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR       =>      PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR      ,
        CP_PLL1_PMA_PLL_REG_I_CTRL_MAX                      =>      PMA_PLL_REG_I_CTRL_MAX                     ,
        CP_PLL1_PMA_PLL_REG_REFCLK_TEST_EN                  =>      PMA_PLL_REG_REFCLK_TEST_EN                 ,
        CP_PLL1_PMA_PLL_REG_RESCAL_EN                       =>      PMA_PLL_REG_RESCAL_EN                      ,
        CP_PLL1_PMA_PLL_REG_I_CTRL_MIN                      =>      PMA_PLL_REG_I_CTRL_MIN                     ,
        CP_PLL1_PMA_PLL_REG_RESCAL_DONE_OW                  =>      PMA_PLL_REG_RESCAL_DONE_OW                 ,
        CP_PLL1_PMA_PLL_REG_RESCAL_DONE_VAL                 =>      PMA_PLL_REG_RESCAL_DONE_VAL                ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE                   =>      PMA_PLL_REG_RESCAL_I_CODE                  ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_OW                =>      PMA_PLL_REG_RESCAL_I_CODE_OW                 ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_PMA               =>      PMA_PLL_REG_RESCAL_I_CODE_PMA              ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_VAL               =>      PMA_PLL_REG_RESCAL_I_CODE_VAL              ,
        CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW           =>      PMA_PLL_REG_RESCAL_INT_R_SMALL_OW          ,
        CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL          =>      PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL         ,
        CP_PLL1_PMA_PLL_REG_RESCAL_ITER_VALID_SEL           =>      PMA_PLL_REG_RESCAL_ITER_VALID_SEL          ,
        CP_PLL1_PMA_PLL_REG_RESCAL_RESET_N_OW               =>      PMA_PLL_REG_RESCAL_RESET_N_OW              ,
        CP_PLL1_PMA_PLL_REG_RESCAL_RST_N_VAL                =>      PMA_PLL_REG_RESCAL_RST_N_VAL               ,
        CP_PLL1_PMA_PLL_REG_RESCAL_WAIT_SEL                 =>      PMA_PLL_REG_RESCAL_WAIT_SEL                 ,
        CP_PLL1_PMA_PLL_REFCLK2LANE_PD_L                    =>      PMA_PLL_REFCLK2LANE_PD_L                   ,
        CP_PLL1_PMA_PLL_REFCLK2LANE_PD_R                    =>      PMA_PLL_REFCLK2LANE_PD_R                   ,
        CP_PLL1_PMA_PLL_REG_LOCKDET_REPEAT                  =>      PMA_PLL_REG_LOCKDET_REPEAT                 ,
        CP_PLL1_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR            =>      PMA_PLL_REG_NOFBCLK_STICKY_CLEAR           ,
        CP_PLL1_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR           =>      PMA_PLL_REG_NOREFCLK_STICKY_CLEAR          ,
        CP_PLL1_PMA_PLL_REG_TEST_SEL                        =>      PMA_PLL_REG_TEST_SEL                       ,
        CP_PLL1_PMA_PLL_REG_TEST_V_EN                       =>      PMA_PLL_REG_TEST_V_EN                      ,
        CP_PLL1_PMA_PLL_REG_TEST_SIG_HALF_EN                =>      PMA_PLL_REG_TEST_SIG_HALF_EN               ,
        CP_PLL1_PMA_PLL_REG_REFCLK_PAD_SEL                  =>      PMA_PLL_REG_REFCLK_PAD_SEL                 ,
        CP_PLL1_PARM_PLL_POWERUP                            =>      PARM_PLL_POWERUP                           
    )
    port map
    (
        CFG_READY_PLL_1                 =>      P_CFG_READY_PLL            ,
        CFG_RDATA_PLL_1                 =>      P_CFG_RDATA_PLL            ,
        CFG_INT_PLL_1                   =>      P_CFG_INT_PLL              ,
        RESCAL_I_CODE_O_1               =>      P_RESCAL_I_CODE_O          ,
        REFCK2CORE_1                    =>      P_REFCK2CORE               ,
        PLL_READY_1                     =>      P_PLL_READY                ,
        PLL_CLK0_1                        =>      PLL_CLK0                   ,
        PLL_CLK90_1                       =>      PLL_CLK90                  ,
        PLL_CLK180_1                      =>      PLL_CLK180                 ,
        PLL_CLK270_1                      =>      PLL_CLK270                 ,
        SYNC_PLL_1                        =>      SYNC_PLL                   ,
        RATE_CHANGE_PLL_1                 =>      RATE_CHANGE_PLL            ,
        PLL_PD_O_1                        =>      PLL_PD_O                   ,
        PLL_RST_O_1                       =>      PLL_RST_O                  ,
        PMA_PLL_READY_O_1                 =>      PMA_PLL_READY_O            ,
        PLL_REFCLK_LANE_L_1               =>      PLL_REFCLK_LANE_L          ,
        CFG_RST_PLL_1                   =>      P_CFG_RST_PLL              ,
        CFG_CLK_PLL_1                   =>      P_CFG_CLK_PLL              ,
        CFG_PSEL_PLL_1                  =>      P_CFG_PSEL_PLL             ,
        CFG_ENABLE_PLL_1                =>      P_CFG_ENABLE_PLL           ,
        CFG_WRITE_PLL_1                 =>      P_CFG_WRITE_PLL            ,
        CFG_ADDR_PLL_1                  =>      P_CFG_ADDR_PLL             ,
        CFG_WDATA_PLL_1                 =>      P_CFG_WDATA_PLL            ,
        RESCAL_RST_I_1                  =>      P_RESCAL_RST_I             ,
        RESCAL_I_CODE_I_1               =>      P_RESCAL_I_CODE_I          ,
        PLL_LOCKDET_RST_I_1             =>      P_PLL_LOCKDET_RST_I        ,
        PLL_REF_CLK_1                   =>      P_PLL_REF_CLK              ,
        PLL_RST_1                       =>      P_PLL_RST                  ,
        PLLPOWERDOWN_1                  =>      P_PLLPOWERDOWN             ,
        LANE_SYNC_1                     =>      P_LANE_SYNC                ,
        RATE_CHANGE_TCLK_ON_1         =>      P_RATE_CHANGE_TCLK_ON    ,
        REFCLK_CML_N_1                  =>      REFCLK_CML_N             ,
        REFCLK_CML_P_1                  =>      REFCLK_CML_P             ,
        TXPCLK_PLL_SELECTED_1           =>      TXPCLK_PLL_SELECTED      ,
        TEST_SE_N                       =>       P_TEST_SE_N             ,
        TEST_MODE_N                     =>       P_TEST_MODE_N           ,
        FOR_PMA_TEST_MODE_N             =>       P_FOR_PMA_TEST_MODE_N   ,
        FOR_PMA_TEST_SE_N[2]            =>       P_FOR_PMA_TEST_SE_N     
    );

};// end of implementation impl_pll1 of gopHSST_PLL

