INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echatham/ECE449/449_Project.srcs/sim_1/new/format_L_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity format_L_testbench
