

================================================================
== Vivado HLS Report for 'load28'
================================================================
* Date:           Sun Mar 28 21:17:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.480 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      6|        0|      103|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       99|    -|
|Register             |        -|      -|       69|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      6|       69|      202|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |index_fu_156_p2      |     *    |      3|  0|  21|          32|          32|
    |length_fu_150_p2     |     *    |      3|  0|  21|          32|          32|
    |i_fu_175_p2          |     +    |      0|  0|  39|          32|           1|
    |icmp_ln28_fu_170_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 103|         130|          99|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |chunk_out_blk_n            |   9|          2|    1|          2|
    |conf_info_mac_n_out_blk_n  |   9|          2|    1|          2|
    |i_0_i_i_i_reg_139          |   9|          2|   32|         64|
    |in1_word_V_blk_n           |   9|          2|    1|          2|
    |load_ctrl_blk_n            |   9|          2|    1|          2|
    |mac_len_out_blk_n          |   9|          2|    1|          2|
    |mac_vec_out_blk_n          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  99|         21|   40|         83|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_0_i_i_i_reg_139  |  32|   0|   32|          0|
    |length_reg_191     |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  69|   0|   69|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        load28       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        load28       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        load28       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        load28       | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |        load28       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        load28       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        load28       | return value |
|p_inbuff_V_address0         | out |   13|  ap_memory |      p_inbuff_V     |     array    |
|p_inbuff_V_ce0              | out |    1|  ap_memory |      p_inbuff_V     |     array    |
|p_inbuff_V_we0              | out |    1|  ap_memory |      p_inbuff_V     |     array    |
|p_inbuff_V_d0               | out |   32|  ap_memory |      p_inbuff_V     |     array    |
|in1_word_V_dout             |  in |   32|   ap_fifo  |      in1_word_V     |    pointer   |
|in1_word_V_empty_n          |  in |    1|   ap_fifo  |      in1_word_V     |    pointer   |
|in1_word_V_read             | out |    1|   ap_fifo  |      in1_word_V     |    pointer   |
|mac_vec                     |  in |   32|   ap_none  |       mac_vec       |    scalar    |
|mac_len                     |  in |   32|   ap_none  |       mac_len       |    scalar    |
|load_ctrl                   | out |   96|    ap_hs   |      load_ctrl      |    pointer   |
|load_ctrl_ap_vld            | out |    1|    ap_hs   |      load_ctrl      |    pointer   |
|load_ctrl_ap_ack            |  in |    1|    ap_hs   |      load_ctrl      |    pointer   |
|chunk                       |  in |   32|   ap_none  |        chunk        |    scalar    |
|conf_info_mac_n             |  in |   32|   ap_none  |   conf_info_mac_n   |    scalar    |
|mac_vec_out_din             | out |   32|   ap_fifo  |     mac_vec_out     |    pointer   |
|mac_vec_out_full_n          |  in |    1|   ap_fifo  |     mac_vec_out     |    pointer   |
|mac_vec_out_write           | out |    1|   ap_fifo  |     mac_vec_out     |    pointer   |
|mac_len_out_din             | out |   32|   ap_fifo  |     mac_len_out     |    pointer   |
|mac_len_out_full_n          |  in |    1|   ap_fifo  |     mac_len_out     |    pointer   |
|mac_len_out_write           | out |    1|   ap_fifo  |     mac_len_out     |    pointer   |
|chunk_out_din               | out |   32|   ap_fifo  |      chunk_out      |    pointer   |
|chunk_out_full_n            |  in |    1|   ap_fifo  |      chunk_out      |    pointer   |
|chunk_out_write             | out |    1|   ap_fifo  |      chunk_out      |    pointer   |
|conf_info_mac_n_out_din     | out |   32|   ap_fifo  | conf_info_mac_n_out |    pointer   |
|conf_info_mac_n_out_full_n  |  in |    1|   ap_fifo  | conf_info_mac_n_out |    pointer   |
|conf_info_mac_n_out_write   | out |    1|   ap_fifo  | conf_info_mac_n_out |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

