<profile>

<section name = "Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_66_3'" level="0">
<item name = "Date">Thu May 15 14:41:51 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">kalman_filter</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.496 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.170 us, 0.170 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_66_3">32, 32, 3, 2, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 166, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 152, -</column>
<column name="Register">-, -, 44, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_fu_427_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln68_1_fu_463_p2">+, 0, 0, 21, 14, 9</column>
<column name="add_ln68_2_fu_483_p2">+, 0, 0, 24, 17, 13</column>
<column name="add_ln68_fu_413_p2">+, 0, 0, 25, 18, 13</column>
<column name="or_ln68_1_fu_402_p2">or, 0, 0, 14, 14, 9</column>
<column name="or_ln68_2_fu_473_p2">or, 0, 0, 14, 14, 10</column>
<column name="or_ln68_3_fu_451_p2">or, 0, 0, 17, 17, 13</column>
<column name="or_ln68_fu_396_p2">or, 0, 0, 18, 18, 13</column>
<column name="or_ln70_fu_494_p2">or, 0, 0, 17, 17, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 7, 14</column>
<column name="i_1_fu_82">9, 2, 7, 14</column>
<column name="in_local_V_address0">14, 3, 14, 42</column>
<column name="in_local_V_address1">14, 3, 14, 42</column>
<column name="out_local_V_1_address0">14, 3, 17, 51</column>
<column name="out_local_V_1_address1">14, 3, 17, 51</column>
<column name="out_local_V_address0">14, 3, 17, 51</column>
<column name="out_local_V_address1">14, 3, 17, 51</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_fu_82">7, 0, 7, 0</column>
<column name="or_ln68_1_reg_543">5, 0, 14, 9</column>
<column name="or_ln68_3_reg_562">4, 0, 17, 13</column>
<column name="shl_ln68_1_reg_521">6, 0, 14, 8</column>
<column name="tmp_209_reg_539">1, 0, 1, 0</column>
<column name="tmp_210_reg_553">1, 0, 1, 0</column>
<column name="tmp_reg_512">1, 0, 1, 0</column>
<column name="trunc_ln68_1_reg_516">5, 0, 5, 0</column>
<column name="trunc_ln6_reg_557">5, 0, 17, 12</column>
<column name="zext_ln68_1_reg_531">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kalman_filter_Pipeline_VITIS_LOOP_66_3, return value</column>
<column name="in_local_V_address0">out, 14, ap_memory, in_local_V, array</column>
<column name="in_local_V_ce0">out, 1, ap_memory, in_local_V, array</column>
<column name="in_local_V_q0">in, 19, ap_memory, in_local_V, array</column>
<column name="in_local_V_address1">out, 14, ap_memory, in_local_V, array</column>
<column name="in_local_V_ce1">out, 1, ap_memory, in_local_V, array</column>
<column name="in_local_V_q1">in, 19, ap_memory, in_local_V, array</column>
<column name="u_hat_arr_V_3_address0">out, 4, ap_memory, u_hat_arr_V_3, array</column>
<column name="u_hat_arr_V_3_ce0">out, 1, ap_memory, u_hat_arr_V_3, array</column>
<column name="u_hat_arr_V_3_we0">out, 1, ap_memory, u_hat_arr_V_3, array</column>
<column name="u_hat_arr_V_3_d0">out, 19, ap_memory, u_hat_arr_V_3, array</column>
<column name="p_arr_1_V_3_address0">out, 4, ap_memory, p_arr_1_V_3, array</column>
<column name="p_arr_1_V_3_ce0">out, 1, ap_memory, p_arr_1_V_3, array</column>
<column name="p_arr_1_V_3_we0">out, 1, ap_memory, p_arr_1_V_3, array</column>
<column name="p_arr_1_V_3_d0">out, 19, ap_memory, p_arr_1_V_3, array</column>
<column name="out_local_V_address0">out, 17, ap_memory, out_local_V, array</column>
<column name="out_local_V_ce0">out, 1, ap_memory, out_local_V, array</column>
<column name="out_local_V_we0">out, 1, ap_memory, out_local_V, array</column>
<column name="out_local_V_d0">out, 19, ap_memory, out_local_V, array</column>
<column name="out_local_V_address1">out, 17, ap_memory, out_local_V, array</column>
<column name="out_local_V_ce1">out, 1, ap_memory, out_local_V, array</column>
<column name="out_local_V_we1">out, 1, ap_memory, out_local_V, array</column>
<column name="out_local_V_d1">out, 19, ap_memory, out_local_V, array</column>
<column name="out_local_V_1_address0">out, 17, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_ce0">out, 1, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_we0">out, 1, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_d0">out, 19, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_address1">out, 17, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_ce1">out, 1, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_we1">out, 1, ap_memory, out_local_V_1, array</column>
<column name="out_local_V_1_d1">out, 19, ap_memory, out_local_V_1, array</column>
<column name="u_hat_arr_V_2_address0">out, 4, ap_memory, u_hat_arr_V_2, array</column>
<column name="u_hat_arr_V_2_ce0">out, 1, ap_memory, u_hat_arr_V_2, array</column>
<column name="u_hat_arr_V_2_we0">out, 1, ap_memory, u_hat_arr_V_2, array</column>
<column name="u_hat_arr_V_2_d0">out, 19, ap_memory, u_hat_arr_V_2, array</column>
<column name="p_arr_1_V_2_address0">out, 4, ap_memory, p_arr_1_V_2, array</column>
<column name="p_arr_1_V_2_ce0">out, 1, ap_memory, p_arr_1_V_2, array</column>
<column name="p_arr_1_V_2_we0">out, 1, ap_memory, p_arr_1_V_2, array</column>
<column name="p_arr_1_V_2_d0">out, 19, ap_memory, p_arr_1_V_2, array</column>
<column name="u_hat_arr_V_1_address0">out, 4, ap_memory, u_hat_arr_V_1, array</column>
<column name="u_hat_arr_V_1_ce0">out, 1, ap_memory, u_hat_arr_V_1, array</column>
<column name="u_hat_arr_V_1_we0">out, 1, ap_memory, u_hat_arr_V_1, array</column>
<column name="u_hat_arr_V_1_d0">out, 19, ap_memory, u_hat_arr_V_1, array</column>
<column name="p_arr_1_V_1_address0">out, 4, ap_memory, p_arr_1_V_1, array</column>
<column name="p_arr_1_V_1_ce0">out, 1, ap_memory, p_arr_1_V_1, array</column>
<column name="p_arr_1_V_1_we0">out, 1, ap_memory, p_arr_1_V_1, array</column>
<column name="p_arr_1_V_1_d0">out, 19, ap_memory, p_arr_1_V_1, array</column>
<column name="u_hat_arr_V_address0">out, 4, ap_memory, u_hat_arr_V, array</column>
<column name="u_hat_arr_V_ce0">out, 1, ap_memory, u_hat_arr_V, array</column>
<column name="u_hat_arr_V_we0">out, 1, ap_memory, u_hat_arr_V, array</column>
<column name="u_hat_arr_V_d0">out, 19, ap_memory, u_hat_arr_V, array</column>
<column name="p_arr_1_V_address0">out, 4, ap_memory, p_arr_1_V, array</column>
<column name="p_arr_1_V_ce0">out, 1, ap_memory, p_arr_1_V, array</column>
<column name="p_arr_1_V_we0">out, 1, ap_memory, p_arr_1_V, array</column>
<column name="p_arr_1_V_d0">out, 19, ap_memory, p_arr_1_V, array</column>
</table>
</item>
</section>
</profile>
