# EECS-4612-Design-Of-32-bit-ALU
In this project, I designed a 32-bit Arithmetic-Logic Unit (ALU) based on a hierarchical structure. The design was first simulated and then implemented in the form of a complete chip using Cadence layout design tools.
