$date
	Sun Feb 20 23:02:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module MIPS_pipelined_tb $end
$var reg 1 ! aclk $end
$var reg 1 " reset $end
$var integer 32 # i $end
$var reg 10 $ PC [9:0] $end
$var reg 32 % ALU_result_out [31:0] $end
$var reg 32 & read_data_1_out [31:0] $end
$var reg 32 ' read_data_2_out [31:0] $end
$var reg 32 ( write_data_out [31:0] $end
$var reg 32 ) Instruction_out [31:0] $end
$var reg 32 * A_input_out [31:0] $end
$var reg 32 + B_input_out [31:0] $end
$var reg 1 , Branch_out $end
$var reg 1 - Zero_out $end
$var reg 1 . MemWrite_out $end
$var reg 1 / RegWrite_out $end
$var reg 1 0 RegWrite_mem_out $end
$var reg 1 1 RegWrite_wb_out $end
$var reg 1 2 MemtoReg_out $end
$var reg 1 3 stall_out $end
$var reg 7 4 cycle_cnt [6:0] $end
$var reg 5 5 dec_rs_out [4:0] $end
$var reg 5 6 dec_rt_out [4:0] $end
$var reg 5 7 dest_out [4:0] $end
$var reg 2 8 op_FA_out [1:0] $end
$var reg 2 9 op_FB_out [1:0] $end
$var reg 5 : dest_EX_out [4:0] $end
$var reg 5 ; dest_MEM_out [4:0] $end

$scope module my_MIPS_processor $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 10 > PC [9:0] $end
$var reg 32 ? ALU_result_out [31:0] $end
$var reg 32 @ read_data_1_out [31:0] $end
$var reg 32 A read_data_2_out [31:0] $end
$var reg 32 B write_data_out [31:0] $end
$var reg 32 C Instruction_out [31:0] $end
$var reg 32 D A_input_out [31:0] $end
$var reg 32 E B_input_out [31:0] $end
$var reg 1 F Branch_out $end
$var reg 1 G Zero_out $end
$var reg 1 H MemWrite_out $end
$var reg 1 I RegWrite_out $end
$var reg 1 J RegWrite_mem_out $end
$var reg 1 K RegWrite_wb_out $end
$var reg 1 L MemtoReg_out $end
$var reg 1 M stall_out $end
$var reg 5 N dec_rt_out [4:0] $end
$var reg 5 O dec_rs_out [4:0] $end
$var reg 2 P op_FA_out [1:0] $end
$var reg 2 Q op_FB_out [1:0] $end
$var reg 5 R dest_out [4:0] $end
$var reg 5 S dest_EX_out [4:0] $end
$var reg 5 T dest_MEM_out [4:0] $end
$var reg 10 U PC_plus_4 [9:0] $end
$var reg 10 V PC_plus_4_ID [9:0] $end
$var reg 6 W function_opcode [5:0] $end
$var reg 32 X read_data_1 [31:0] $end
$var reg 32 Y read_data_2 [31:0] $end
$var reg 32 Z sign_extend [31:0] $end
$var reg 8 [ Add_result [7:0] $end
$var reg 32 \ ALU_result [31:0] $end
$var reg 32 ] ALU_result_MEM [31:0] $end
$var reg 32 ^ read_data [31:0] $end
$var reg 32 _ A_input [31:0] $end
$var reg 32 ` B_input [31:0] $end
$var reg 1 a ALUSrc $end
$var reg 1 b Branch $end
$var reg 1 c branch_EX $end
$var reg 1 d RegDst $end
$var reg 1 e RegWrite $end
$var reg 1 f Zero $end
$var reg 1 g MemWrite $end
$var reg 1 h MemWrite_EX $end
$var reg 1 i MemtoReg $end
$var reg 1 j MemtoReg_EX $end
$var reg 1 k MemtoReg_MEM $end
$var reg 1 l MemRead $end
$var reg 1 m MemRead_EX $end
$var reg 2 n ALUop [1:0] $end
$var reg 32 o Instruction [31:0] $end
$var reg 1 p stall $end
$var reg 1 q R_format $end
$var reg 1 r I_format $end
$var reg 1 s Lw $end
$var reg 1 t Sw $end
$var reg 1 u Beq $end
$var reg 5 v dest_reg_R_type [4:0] $end
$var reg 5 w dest_reg_I_type [4:0] $end
$var reg 1 x sig_RegWrite_EX $end
$var reg 1 y sig_RegWrite_MEM $end
$var reg 1 z sig_RegWrite_WB $end
$var reg 5 { dest_EX [4:0] $end
$var reg 5 | dest_MEM [4:0] $end
$var reg 5 } dest_WB [4:0] $end
$var reg 32 ~ memory_write_data [31:0] $end
$var reg 32 !! write_data_WB [31:0] $end
$var reg 5 "! dec_rt [4:0] $end
$var reg 5 #! dec_rs [4:0] $end
$var reg 2 $! op_FA [1:0] $end
$var reg 2 %! op_FB [1:0] $end
$var reg 5 &! dest [4:0] $end

$scope module my_STALL_CONT $end
$var wire 1 '! ip_instruction [31] $end
$var wire 1 (! ip_instruction [30] $end
$var wire 1 )! ip_instruction [29] $end
$var wire 1 *! ip_instruction [28] $end
$var wire 1 +! ip_instruction [27] $end
$var wire 1 ,! ip_instruction [26] $end
$var wire 1 -! ip_instruction [25] $end
$var wire 1 .! ip_instruction [24] $end
$var wire 1 /! ip_instruction [23] $end
$var wire 1 0! ip_instruction [22] $end
$var wire 1 1! ip_instruction [21] $end
$var wire 1 2! ip_instruction [20] $end
$var wire 1 3! ip_instruction [19] $end
$var wire 1 4! ip_instruction [18] $end
$var wire 1 5! ip_instruction [17] $end
$var wire 1 6! ip_instruction [16] $end
$var wire 1 7! ip_instruction [15] $end
$var wire 1 8! ip_instruction [14] $end
$var wire 1 9! ip_instruction [13] $end
$var wire 1 :! ip_instruction [12] $end
$var wire 1 ;! ip_instruction [11] $end
$var wire 1 <! ip_instruction [10] $end
$var wire 1 =! ip_instruction [9] $end
$var wire 1 >! ip_instruction [8] $end
$var wire 1 ?! ip_instruction [7] $end
$var wire 1 @! ip_instruction [6] $end
$var wire 1 A! ip_instruction [5] $end
$var wire 1 B! ip_instruction [4] $end
$var wire 1 C! ip_instruction [3] $end
$var wire 1 D! ip_instruction [2] $end
$var wire 1 E! ip_instruction [1] $end
$var wire 1 F! ip_instruction [0] $end
$var wire 1 G! ip_R_format $end
$var wire 1 H! ip_I_format $end
$var wire 1 I! ip_Lw $end
$var wire 1 J! ip_Sw $end
$var wire 1 K! ip_Beq $end
$var wire 1 L! ip_RegWrite_EX $end
$var wire 1 M! ip_RegWrite_MEM $end
$var wire 1 N! ip_RegWrite_WB $end
$var wire 1 O! ip_dest_EX [4] $end
$var wire 1 P! ip_dest_EX [3] $end
$var wire 1 Q! ip_dest_EX [2] $end
$var wire 1 R! ip_dest_EX [1] $end
$var wire 1 S! ip_dest_EX [0] $end
$var wire 1 T! ip_dest_MEM [4] $end
$var wire 1 U! ip_dest_MEM [3] $end
$var wire 1 V! ip_dest_MEM [2] $end
$var wire 1 W! ip_dest_MEM [1] $end
$var wire 1 X! ip_dest_MEM [0] $end
$var wire 1 Y! ip_dest_WB [4] $end
$var wire 1 Z! ip_dest_WB [3] $end
$var wire 1 [! ip_dest_WB [2] $end
$var wire 1 \! ip_dest_WB [1] $end
$var wire 1 ]! ip_dest_WB [0] $end
$var wire 1 ^! ip_MemtoReg $end
$var reg 1 _! op_stall $end
$var reg 6 `! sig_opcode [5:0] $end
$var reg 5 a! sig_RS [4:0] $end
$var reg 5 b! sig_RT [4:0] $end
$var reg 1 c! use_RS $end
$var reg 1 d! use_RT $end
$var reg 1 e! RS_EX_hazard $end
$var reg 1 f! RS_hazard $end
$var reg 1 g! RT_EX_hazard $end
$var reg 1 h! RT_hazard $end
$upscope $end

$scope module my_CONTROL $end
$var wire 1 i! ip_stall $end
$var wire 1 j! ip_zero $end
$var wire 1 k! ip_branch_EX $end
$var wire 1 l! ip_instruction [31] $end
$var wire 1 m! ip_instruction [30] $end
$var wire 1 n! ip_instruction [29] $end
$var wire 1 o! ip_instruction [28] $end
$var wire 1 p! ip_instruction [27] $end
$var wire 1 q! ip_instruction [26] $end
$var wire 1 r! ip_instruction [25] $end
$var wire 1 s! ip_instruction [24] $end
$var wire 1 t! ip_instruction [23] $end
$var wire 1 u! ip_instruction [22] $end
$var wire 1 v! ip_instruction [21] $end
$var wire 1 w! ip_instruction [20] $end
$var wire 1 x! ip_instruction [19] $end
$var wire 1 y! ip_instruction [18] $end
$var wire 1 z! ip_instruction [17] $end
$var wire 1 {! ip_instruction [16] $end
$var wire 1 |! ip_instruction [15] $end
$var wire 1 }! ip_instruction [14] $end
$var wire 1 ~! ip_instruction [13] $end
$var wire 1 !" ip_instruction [12] $end
$var wire 1 "" ip_instruction [11] $end
$var wire 1 #" ip_instruction [10] $end
$var wire 1 $" ip_instruction [9] $end
$var wire 1 %" ip_instruction [8] $end
$var wire 1 &" ip_instruction [7] $end
$var wire 1 '" ip_instruction [6] $end
$var wire 1 (" ip_instruction [5] $end
$var wire 1 )" ip_instruction [4] $end
$var wire 1 *" ip_instruction [3] $end
$var wire 1 +" ip_instruction [2] $end
$var wire 1 ," ip_instruction [1] $end
$var wire 1 -" ip_instruction [0] $end
$var reg 1 ." op_RegDst $end
$var reg 1 /" op_MemtoReg $end
$var reg 1 0" op_RegWrite $end
$var reg 1 1" op_read_en $end
$var reg 1 2" op_write_en $end
$var reg 1 3" op_branch $end
$var reg 1 4" op_ALU_src $end
$var reg 2 5" op_ALU_op [1:0] $end
$var reg 1 6" op_R_format $end
$var reg 1 7" op_I_format $end
$var reg 1 8" op_Lw $end
$var reg 1 9" op_Sw $end
$var reg 1 :" op_Beq $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 1 ;" R_format $end
$var reg 1 <" I_format $end
$var reg 1 =" Lw $end
$var reg 1 >" Sw $end
$var reg 1 ?" Beq $end
$var reg 1 @" NOP $end
$var reg 1 A" sig_RegDst $end
$var reg 1 B" sig_MemtoReg $end
$var reg 1 C" sig_RegWrite $end
$var reg 1 D" sig_read_en $end
$var reg 1 E" sig_write_en $end
$var reg 1 F" sig_branch $end
$var reg 1 G" sig_ALU_src $end
$var reg 2 H" sig_ALU_op [1:0] $end
$var reg 6 I" sig_opcode [5:0] $end
$var reg 1 J" reg_RegDst $end
$var reg 1 K" reg_MemtoReg $end
$var reg 1 L" reg_RegWrite $end
$var reg 1 M" reg_read_en $end
$var reg 1 N" reg_write_en $end
$var reg 1 O" reg_branch $end
$var reg 1 P" reg_ALU_src $end
$var reg 2 Q" reg_ALU_op [1:0] $end
$upscope $end

$scope module my_IFETCH $end
$var parameter 32 R" PARAM_RAM_length $end
$var parameter 32 S" PARAM_RAM_addr_bits $end
$var wire 1 T" ip_branch $end
$var wire 1 U" ip_stall $end
$var wire 1 V" ip_add_result [7] $end
$var wire 1 W" ip_add_result [6] $end
$var wire 1 X" ip_add_result [5] $end
$var wire 1 Y" ip_add_result [4] $end
$var wire 1 Z" ip_add_result [3] $end
$var wire 1 [" ip_add_result [2] $end
$var wire 1 \" ip_add_result [1] $end
$var wire 1 ]" ip_add_result [0] $end
$var wire 1 ^" ip_zero $end
$var reg 32 _" op_instruction [31:0] $end
$var reg 10 `" op_PC [9:0] $end
$var reg 10 a" op_PC_plus_4 [9:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 6 b" instr_mem_addr [5:0] $end
$var reg 32 c" sig_instruction [31:0] $end
$var reg 10 d" PC [9:0] $end
$var reg 10 e" Next_PC [9:0] $end
$var reg 32 f" reg_instruction [31:0] $end
$var reg 10 g" reg_PC [9:0] $end
$upscope $end

$scope module my_IDECODE $end
$var reg 6 h" op_function_opcode [5:0] $end
$var reg 10 i" op_PC_plus_4 [9:0] $end
$var reg 32 j" op_read_data_1 [31:0] $end
$var reg 32 k" op_read_data_2 [31:0] $end
$var reg 32 l" op_immediate [31:0] $end
$var reg 5 m" op_dest_reg_R_type [4:0] $end
$var reg 5 n" op_dest_reg_I_type [4:0] $end
$var reg 5 o" op_dec_rs [4:0] $end
$var reg 5 p" op_dec_rt [4:0] $end
$var wire 1 q" ip_PC_plus_4 [9] $end
$var wire 1 r" ip_PC_plus_4 [8] $end
$var wire 1 s" ip_PC_plus_4 [7] $end
$var wire 1 t" ip_PC_plus_4 [6] $end
$var wire 1 u" ip_PC_plus_4 [5] $end
$var wire 1 v" ip_PC_plus_4 [4] $end
$var wire 1 w" ip_PC_plus_4 [3] $end
$var wire 1 x" ip_PC_plus_4 [2] $end
$var wire 1 y" ip_PC_plus_4 [1] $end
$var wire 1 z" ip_PC_plus_4 [0] $end
$var wire 1 {" ip_instruction [31] $end
$var wire 1 |" ip_instruction [30] $end
$var wire 1 }" ip_instruction [29] $end
$var wire 1 ~" ip_instruction [28] $end
$var wire 1 !# ip_instruction [27] $end
$var wire 1 "# ip_instruction [26] $end
$var wire 1 ## ip_instruction [25] $end
$var wire 1 $# ip_instruction [24] $end
$var wire 1 %# ip_instruction [23] $end
$var wire 1 &# ip_instruction [22] $end
$var wire 1 '# ip_instruction [21] $end
$var wire 1 (# ip_instruction [20] $end
$var wire 1 )# ip_instruction [19] $end
$var wire 1 *# ip_instruction [18] $end
$var wire 1 +# ip_instruction [17] $end
$var wire 1 ,# ip_instruction [16] $end
$var wire 1 -# ip_instruction [15] $end
$var wire 1 .# ip_instruction [14] $end
$var wire 1 /# ip_instruction [13] $end
$var wire 1 0# ip_instruction [12] $end
$var wire 1 1# ip_instruction [11] $end
$var wire 1 2# ip_instruction [10] $end
$var wire 1 3# ip_instruction [9] $end
$var wire 1 4# ip_instruction [8] $end
$var wire 1 5# ip_instruction [7] $end
$var wire 1 6# ip_instruction [6] $end
$var wire 1 7# ip_instruction [5] $end
$var wire 1 8# ip_instruction [4] $end
$var wire 1 9# ip_instruction [3] $end
$var wire 1 :# ip_instruction [2] $end
$var wire 1 ;# ip_instruction [1] $end
$var wire 1 <# ip_instruction [0] $end
$var wire 1 =# ip_stall $end
$var wire 1 ># ip_write_reg_addr [4] $end
$var wire 1 ?# ip_write_reg_addr [3] $end
$var wire 1 @# ip_write_reg_addr [2] $end
$var wire 1 A# ip_write_reg_addr [1] $end
$var wire 1 B# ip_write_reg_addr [0] $end
$var wire 1 C# ip_write_data [31] $end
$var wire 1 D# ip_write_data [30] $end
$var wire 1 E# ip_write_data [29] $end
$var wire 1 F# ip_write_data [28] $end
$var wire 1 G# ip_write_data [27] $end
$var wire 1 H# ip_write_data [26] $end
$var wire 1 I# ip_write_data [25] $end
$var wire 1 J# ip_write_data [24] $end
$var wire 1 K# ip_write_data [23] $end
$var wire 1 L# ip_write_data [22] $end
$var wire 1 M# ip_write_data [21] $end
$var wire 1 N# ip_write_data [20] $end
$var wire 1 O# ip_write_data [19] $end
$var wire 1 P# ip_write_data [18] $end
$var wire 1 Q# ip_write_data [17] $end
$var wire 1 R# ip_write_data [16] $end
$var wire 1 S# ip_write_data [15] $end
$var wire 1 T# ip_write_data [14] $end
$var wire 1 U# ip_write_data [13] $end
$var wire 1 V# ip_write_data [12] $end
$var wire 1 W# ip_write_data [11] $end
$var wire 1 X# ip_write_data [10] $end
$var wire 1 Y# ip_write_data [9] $end
$var wire 1 Z# ip_write_data [8] $end
$var wire 1 [# ip_write_data [7] $end
$var wire 1 \# ip_write_data [6] $end
$var wire 1 ]# ip_write_data [5] $end
$var wire 1 ^# ip_write_data [4] $end
$var wire 1 _# ip_write_data [3] $end
$var wire 1 `# ip_write_data [2] $end
$var wire 1 a# ip_write_data [1] $end
$var wire 1 b# ip_write_data [0] $end
$var wire 1 c# ip_RegWrite $end
$var wire 1 d# ip_zero $end
$var wire 1 e# ip_branch $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 5 f# read_register_1_address [4:0] $end
$var reg 5 g# read_register_2_address [4:0] $end
$var reg 5 h# sig_dest_reg_R_type [4:0] $end
$var reg 5 i# sig_dest_reg_I_type [4:0] $end
$var reg 32 j# Instruction_immediate_value [31:0] $end
$var reg 6 k# sig_function_opcode [5:0] $end
$var reg 6 l# reg_function_opcode [5:0] $end
$var reg 10 m# reg_PC_plus_4 [9:0] $end
$var reg 32 n# reg_read_data_1 [31:0] $end
$var reg 32 o# reg_read_data_2 [31:0] $end
$var reg 32 p# reg_immediate [31:0] $end
$var reg 5 q# reg_dest_reg_R_type [4:0] $end
$var reg 5 r# reg_dest_reg_I_type [4:0] $end
$var reg 5 s# reg_dec_rs [4:0] $end
$var reg 5 t# reg_dec_rt [4:0] $end
$upscope $end

$scope module FWD_CONT $end
$var wire 1 u# ip_EX_MEM_RegWrite $end
$var wire 1 v# ip_MEM_WB_RegWrite $end
$var wire 1 w# ip_EX_MEM_dest [4] $end
$var wire 1 x# ip_EX_MEM_dest [3] $end
$var wire 1 y# ip_EX_MEM_dest [2] $end
$var wire 1 z# ip_EX_MEM_dest [1] $end
$var wire 1 {# ip_EX_MEM_dest [0] $end
$var wire 1 |# ip_MEM_WB_dest [4] $end
$var wire 1 }# ip_MEM_WB_dest [3] $end
$var wire 1 ~# ip_MEM_WB_dest [2] $end
$var wire 1 !$ ip_MEM_WB_dest [1] $end
$var wire 1 "$ ip_MEM_WB_dest [0] $end
$var wire 1 #$ ip_DEC_DEST_RS [4] $end
$var wire 1 $$ ip_DEC_DEST_RS [3] $end
$var wire 1 %$ ip_DEC_DEST_RS [2] $end
$var wire 1 &$ ip_DEC_DEST_RS [1] $end
$var wire 1 '$ ip_DEC_DEST_RS [0] $end
$var wire 1 ($ ip_DEC_DEST_RT [4] $end
$var wire 1 )$ ip_DEC_DEST_RT [3] $end
$var wire 1 *$ ip_DEC_DEST_RT [2] $end
$var wire 1 +$ ip_DEC_DEST_RT [1] $end
$var wire 1 ,$ ip_DEC_DEST_RT [0] $end
$var reg 2 -$ op_FA [1:0] $end
$var reg 2 .$ op_FB [1:0] $end
$var reg 1 /$ dest_match_EX_MEM_A $end
$var reg 1 0$ dest_match_MEM_WB_A $end
$var reg 1 1$ dest_match_EX_MEM_B $end
$var reg 1 2$ dest_match_MEM_WB_B $end
$upscope $end

$scope module my_EXECUTE $end
$var wire 1 3$ ip_branch_EX $end
$var wire 1 4$ ip_zero $end
$var wire 1 5$ ip_function_opcode [5] $end
$var wire 1 6$ ip_function_opcode [4] $end
$var wire 1 7$ ip_function_opcode [3] $end
$var wire 1 8$ ip_function_opcode [2] $end
$var wire 1 9$ ip_function_opcode [1] $end
$var wire 1 :$ ip_function_opcode [0] $end
$var wire 1 ;$ ip_PC_plus_4 [9] $end
$var wire 1 <$ ip_PC_plus_4 [8] $end
$var wire 1 =$ ip_PC_plus_4 [7] $end
$var wire 1 >$ ip_PC_plus_4 [6] $end
$var wire 1 ?$ ip_PC_plus_4 [5] $end
$var wire 1 @$ ip_PC_plus_4 [4] $end
$var wire 1 A$ ip_PC_plus_4 [3] $end
$var wire 1 B$ ip_PC_plus_4 [2] $end
$var wire 1 C$ ip_PC_plus_4 [1] $end
$var wire 1 D$ ip_PC_plus_4 [0] $end
$var wire 1 E$ ip_read_data_1 [31] $end
$var wire 1 F$ ip_read_data_1 [30] $end
$var wire 1 G$ ip_read_data_1 [29] $end
$var wire 1 H$ ip_read_data_1 [28] $end
$var wire 1 I$ ip_read_data_1 [27] $end
$var wire 1 J$ ip_read_data_1 [26] $end
$var wire 1 K$ ip_read_data_1 [25] $end
$var wire 1 L$ ip_read_data_1 [24] $end
$var wire 1 M$ ip_read_data_1 [23] $end
$var wire 1 N$ ip_read_data_1 [22] $end
$var wire 1 O$ ip_read_data_1 [21] $end
$var wire 1 P$ ip_read_data_1 [20] $end
$var wire 1 Q$ ip_read_data_1 [19] $end
$var wire 1 R$ ip_read_data_1 [18] $end
$var wire 1 S$ ip_read_data_1 [17] $end
$var wire 1 T$ ip_read_data_1 [16] $end
$var wire 1 U$ ip_read_data_1 [15] $end
$var wire 1 V$ ip_read_data_1 [14] $end
$var wire 1 W$ ip_read_data_1 [13] $end
$var wire 1 X$ ip_read_data_1 [12] $end
$var wire 1 Y$ ip_read_data_1 [11] $end
$var wire 1 Z$ ip_read_data_1 [10] $end
$var wire 1 [$ ip_read_data_1 [9] $end
$var wire 1 \$ ip_read_data_1 [8] $end
$var wire 1 ]$ ip_read_data_1 [7] $end
$var wire 1 ^$ ip_read_data_1 [6] $end
$var wire 1 _$ ip_read_data_1 [5] $end
$var wire 1 `$ ip_read_data_1 [4] $end
$var wire 1 a$ ip_read_data_1 [3] $end
$var wire 1 b$ ip_read_data_1 [2] $end
$var wire 1 c$ ip_read_data_1 [1] $end
$var wire 1 d$ ip_read_data_1 [0] $end
$var wire 1 e$ ip_read_data_2 [31] $end
$var wire 1 f$ ip_read_data_2 [30] $end
$var wire 1 g$ ip_read_data_2 [29] $end
$var wire 1 h$ ip_read_data_2 [28] $end
$var wire 1 i$ ip_read_data_2 [27] $end
$var wire 1 j$ ip_read_data_2 [26] $end
$var wire 1 k$ ip_read_data_2 [25] $end
$var wire 1 l$ ip_read_data_2 [24] $end
$var wire 1 m$ ip_read_data_2 [23] $end
$var wire 1 n$ ip_read_data_2 [22] $end
$var wire 1 o$ ip_read_data_2 [21] $end
$var wire 1 p$ ip_read_data_2 [20] $end
$var wire 1 q$ ip_read_data_2 [19] $end
$var wire 1 r$ ip_read_data_2 [18] $end
$var wire 1 s$ ip_read_data_2 [17] $end
$var wire 1 t$ ip_read_data_2 [16] $end
$var wire 1 u$ ip_read_data_2 [15] $end
$var wire 1 v$ ip_read_data_2 [14] $end
$var wire 1 w$ ip_read_data_2 [13] $end
$var wire 1 x$ ip_read_data_2 [12] $end
$var wire 1 y$ ip_read_data_2 [11] $end
$var wire 1 z$ ip_read_data_2 [10] $end
$var wire 1 {$ ip_read_data_2 [9] $end
$var wire 1 |$ ip_read_data_2 [8] $end
$var wire 1 }$ ip_read_data_2 [7] $end
$var wire 1 ~$ ip_read_data_2 [6] $end
$var wire 1 !% ip_read_data_2 [5] $end
$var wire 1 "% ip_read_data_2 [4] $end
$var wire 1 #% ip_read_data_2 [3] $end
$var wire 1 $% ip_read_data_2 [2] $end
$var wire 1 %% ip_read_data_2 [1] $end
$var wire 1 &% ip_read_data_2 [0] $end
$var wire 1 '% ip_immediate [31] $end
$var wire 1 (% ip_immediate [30] $end
$var wire 1 )% ip_immediate [29] $end
$var wire 1 *% ip_immediate [28] $end
$var wire 1 +% ip_immediate [27] $end
$var wire 1 ,% ip_immediate [26] $end
$var wire 1 -% ip_immediate [25] $end
$var wire 1 .% ip_immediate [24] $end
$var wire 1 /% ip_immediate [23] $end
$var wire 1 0% ip_immediate [22] $end
$var wire 1 1% ip_immediate [21] $end
$var wire 1 2% ip_immediate [20] $end
$var wire 1 3% ip_immediate [19] $end
$var wire 1 4% ip_immediate [18] $end
$var wire 1 5% ip_immediate [17] $end
$var wire 1 6% ip_immediate [16] $end
$var wire 1 7% ip_immediate [15] $end
$var wire 1 8% ip_immediate [14] $end
$var wire 1 9% ip_immediate [13] $end
$var wire 1 :% ip_immediate [12] $end
$var wire 1 ;% ip_immediate [11] $end
$var wire 1 <% ip_immediate [10] $end
$var wire 1 =% ip_immediate [9] $end
$var wire 1 >% ip_immediate [8] $end
$var wire 1 ?% ip_immediate [7] $end
$var wire 1 @% ip_immediate [6] $end
$var wire 1 A% ip_immediate [5] $end
$var wire 1 B% ip_immediate [4] $end
$var wire 1 C% ip_immediate [3] $end
$var wire 1 D% ip_immediate [2] $end
$var wire 1 E% ip_immediate [1] $end
$var wire 1 F% ip_immediate [0] $end
$var wire 1 G% ip_dest_reg_R_type [4] $end
$var wire 1 H% ip_dest_reg_R_type [3] $end
$var wire 1 I% ip_dest_reg_R_type [2] $end
$var wire 1 J% ip_dest_reg_R_type [1] $end
$var wire 1 K% ip_dest_reg_R_type [0] $end
$var wire 1 L% ip_dest_reg_I_type [4] $end
$var wire 1 M% ip_dest_reg_I_type [3] $end
$var wire 1 N% ip_dest_reg_I_type [2] $end
$var wire 1 O% ip_dest_reg_I_type [1] $end
$var wire 1 P% ip_dest_reg_I_type [0] $end
$var wire 1 Q% ip_ALU_op [1] $end
$var wire 1 R% ip_ALU_op [0] $end
$var wire 1 S% ip_ALU_src $end
$var wire 1 T% ip_RegDst $end
$var wire 1 U% ip_MemtoReg $end
$var wire 1 V% ip_RegWrite $end
$var wire 1 W% ip_read_en $end
$var wire 1 X% ip_write_en $end
$var wire 1 Y% ip_branch $end
$var reg 1 Z% op_zero $end
$var reg 1 [% op_MemtoReg $end
$var reg 1 \% op_RegWrite $end
$var reg 1 ]% op_read_en $end
$var reg 1 ^% op_write_en $end
$var reg 1 _% op_branch $end
$var reg 32 `% op_ALU_result [31:0] $end
$var reg 8 a% op_Add_result [7:0] $end
$var reg 32 b% op_memory_write_data [31:0] $end
$var reg 5 c% op_dest_reg [4:0] $end
$var reg 32 d% op_A_input [31:0] $end
$var reg 32 e% op_B_input [31:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var wire 1 f% ALU_result [31] $end
$var wire 1 g% ALU_result [30] $end
$var wire 1 h% ALU_result [29] $end
$var wire 1 i% ALU_result [28] $end
$var wire 1 j% ALU_result [27] $end
$var wire 1 k% ALU_result [26] $end
$var wire 1 l% ALU_result [25] $end
$var wire 1 m% ALU_result [24] $end
$var wire 1 n% ALU_result [23] $end
$var wire 1 o% ALU_result [22] $end
$var wire 1 p% ALU_result [21] $end
$var wire 1 q% ALU_result [20] $end
$var wire 1 r% ALU_result [19] $end
$var wire 1 s% ALU_result [18] $end
$var wire 1 t% ALU_result [17] $end
$var wire 1 u% ALU_result [16] $end
$var wire 1 v% ALU_result [15] $end
$var wire 1 w% ALU_result [14] $end
$var wire 1 x% ALU_result [13] $end
$var wire 1 y% ALU_result [12] $end
$var wire 1 z% ALU_result [11] $end
$var wire 1 {% ALU_result [10] $end
$var wire 1 |% ALU_result [9] $end
$var wire 1 }% ALU_result [8] $end
$var wire 1 ~% ALU_result [7] $end
$var wire 1 !& ALU_result [6] $end
$var wire 1 "& ALU_result [5] $end
$var wire 1 #& ALU_result [4] $end
$var wire 1 $& ALU_result [3] $end
$var wire 1 %& ALU_result [2] $end
$var wire 1 && ALU_result [1] $end
$var wire 1 '& ALU_result [0] $end
$var wire 1 (& ALU_result_MEM [31] $end
$var wire 1 )& ALU_result_MEM [30] $end
$var wire 1 *& ALU_result_MEM [29] $end
$var wire 1 +& ALU_result_MEM [28] $end
$var wire 1 ,& ALU_result_MEM [27] $end
$var wire 1 -& ALU_result_MEM [26] $end
$var wire 1 .& ALU_result_MEM [25] $end
$var wire 1 /& ALU_result_MEM [24] $end
$var wire 1 0& ALU_result_MEM [23] $end
$var wire 1 1& ALU_result_MEM [22] $end
$var wire 1 2& ALU_result_MEM [21] $end
$var wire 1 3& ALU_result_MEM [20] $end
$var wire 1 4& ALU_result_MEM [19] $end
$var wire 1 5& ALU_result_MEM [18] $end
$var wire 1 6& ALU_result_MEM [17] $end
$var wire 1 7& ALU_result_MEM [16] $end
$var wire 1 8& ALU_result_MEM [15] $end
$var wire 1 9& ALU_result_MEM [14] $end
$var wire 1 :& ALU_result_MEM [13] $end
$var wire 1 ;& ALU_result_MEM [12] $end
$var wire 1 <& ALU_result_MEM [11] $end
$var wire 1 =& ALU_result_MEM [10] $end
$var wire 1 >& ALU_result_MEM [9] $end
$var wire 1 ?& ALU_result_MEM [8] $end
$var wire 1 @& ALU_result_MEM [7] $end
$var wire 1 A& ALU_result_MEM [6] $end
$var wire 1 B& ALU_result_MEM [5] $end
$var wire 1 C& ALU_result_MEM [4] $end
$var wire 1 D& ALU_result_MEM [3] $end
$var wire 1 E& ALU_result_MEM [2] $end
$var wire 1 F& ALU_result_MEM [1] $end
$var wire 1 G& ALU_result_MEM [0] $end
$var wire 1 H& read_data_wb [31] $end
$var wire 1 I& read_data_wb [30] $end
$var wire 1 J& read_data_wb [29] $end
$var wire 1 K& read_data_wb [28] $end
$var wire 1 L& read_data_wb [27] $end
$var wire 1 M& read_data_wb [26] $end
$var wire 1 N& read_data_wb [25] $end
$var wire 1 O& read_data_wb [24] $end
$var wire 1 P& read_data_wb [23] $end
$var wire 1 Q& read_data_wb [22] $end
$var wire 1 R& read_data_wb [21] $end
$var wire 1 S& read_data_wb [20] $end
$var wire 1 T& read_data_wb [19] $end
$var wire 1 U& read_data_wb [18] $end
$var wire 1 V& read_data_wb [17] $end
$var wire 1 W& read_data_wb [16] $end
$var wire 1 X& read_data_wb [15] $end
$var wire 1 Y& read_data_wb [14] $end
$var wire 1 Z& read_data_wb [13] $end
$var wire 1 [& read_data_wb [12] $end
$var wire 1 \& read_data_wb [11] $end
$var wire 1 ]& read_data_wb [10] $end
$var wire 1 ^& read_data_wb [9] $end
$var wire 1 _& read_data_wb [8] $end
$var wire 1 `& read_data_wb [7] $end
$var wire 1 a& read_data_wb [6] $end
$var wire 1 b& read_data_wb [5] $end
$var wire 1 c& read_data_wb [4] $end
$var wire 1 d& read_data_wb [3] $end
$var wire 1 e& read_data_wb [2] $end
$var wire 1 f& read_data_wb [1] $end
$var wire 1 g& read_data_wb [0] $end
$var wire 1 h& MemtoReg_MEM $end
$var wire 1 i& FA [1] $end
$var wire 1 j& FA [0] $end
$var wire 1 k& FB [1] $end
$var wire 1 l& FB [0] $end
$var reg 32 m& A_input [31:0] $end
$var reg 32 n& B_input [31:0] $end
$var reg 3 o& ALU_ctl [2:0] $end
$var reg 32 p& sig_ALU_result [31:0] $end
$var reg 1 q& sig_zero $end
$var reg 5 r& sig_dest_reg [4:0] $end
$var reg 8 s& sig_Add_result [7:0] $end
$var reg 32 t& reg_ALU_result [31:0] $end
$var reg 8 u& reg_Add_result [7:0] $end
$var reg 32 v& reg_memory_write_data [31:0] $end
$var reg 5 w& reg_dest_reg [4:0] $end
$var reg 1 x& reg_zero $end
$var reg 1 y& reg_MemtoReg $end
$var reg 1 z& reg_RegWrite $end
$var reg 1 {& reg_read_en $end
$var reg 1 |& reg_write_en $end
$var reg 1 }& reg_branch $end
$upscope $end

$scope module my_DMEMORY $end
$var parameter 32 ~& PARAM_MEM_length $end
$var parameter 32 !' PARAM_RAM_addr_bits $end
$var wire 1 "' ip_MemtoReg $end
$var wire 1 #' ip_RegWrite $end
$var wire 1 $' ip_read_en $end
$var wire 1 %' ip_write_en $end
$var wire 1 &' ip_data [31] $end
$var wire 1 '' ip_data [30] $end
$var wire 1 (' ip_data [29] $end
$var wire 1 )' ip_data [28] $end
$var wire 1 *' ip_data [27] $end
$var wire 1 +' ip_data [26] $end
$var wire 1 ,' ip_data [25] $end
$var wire 1 -' ip_data [24] $end
$var wire 1 .' ip_data [23] $end
$var wire 1 /' ip_data [22] $end
$var wire 1 0' ip_data [21] $end
$var wire 1 1' ip_data [20] $end
$var wire 1 2' ip_data [19] $end
$var wire 1 3' ip_data [18] $end
$var wire 1 4' ip_data [17] $end
$var wire 1 5' ip_data [16] $end
$var wire 1 6' ip_data [15] $end
$var wire 1 7' ip_data [14] $end
$var wire 1 8' ip_data [13] $end
$var wire 1 9' ip_data [12] $end
$var wire 1 :' ip_data [11] $end
$var wire 1 ;' ip_data [10] $end
$var wire 1 <' ip_data [9] $end
$var wire 1 =' ip_data [8] $end
$var wire 1 >' ip_data [7] $end
$var wire 1 ?' ip_data [6] $end
$var wire 1 @' ip_data [5] $end
$var wire 1 A' ip_data [4] $end
$var wire 1 B' ip_data [3] $end
$var wire 1 C' ip_data [2] $end
$var wire 1 D' ip_data [1] $end
$var wire 1 E' ip_data [0] $end
$var wire 1 F' ip_ALU_output [31] $end
$var wire 1 G' ip_ALU_output [30] $end
$var wire 1 H' ip_ALU_output [29] $end
$var wire 1 I' ip_ALU_output [28] $end
$var wire 1 J' ip_ALU_output [27] $end
$var wire 1 K' ip_ALU_output [26] $end
$var wire 1 L' ip_ALU_output [25] $end
$var wire 1 M' ip_ALU_output [24] $end
$var wire 1 N' ip_ALU_output [23] $end
$var wire 1 O' ip_ALU_output [22] $end
$var wire 1 P' ip_ALU_output [21] $end
$var wire 1 Q' ip_ALU_output [20] $end
$var wire 1 R' ip_ALU_output [19] $end
$var wire 1 S' ip_ALU_output [18] $end
$var wire 1 T' ip_ALU_output [17] $end
$var wire 1 U' ip_ALU_output [16] $end
$var wire 1 V' ip_ALU_output [15] $end
$var wire 1 W' ip_ALU_output [14] $end
$var wire 1 X' ip_ALU_output [13] $end
$var wire 1 Y' ip_ALU_output [12] $end
$var wire 1 Z' ip_ALU_output [11] $end
$var wire 1 [' ip_ALU_output [10] $end
$var wire 1 \' ip_ALU_output [9] $end
$var wire 1 ]' ip_ALU_output [8] $end
$var wire 1 ^' ip_ALU_output [7] $end
$var wire 1 _' ip_ALU_output [6] $end
$var wire 1 `' ip_ALU_output [5] $end
$var wire 1 a' ip_ALU_output [4] $end
$var wire 1 b' ip_ALU_output [3] $end
$var wire 1 c' ip_ALU_output [2] $end
$var wire 1 d' ip_ALU_output [1] $end
$var wire 1 e' ip_ALU_output [0] $end
$var wire 1 f' ip_dest_reg [4] $end
$var wire 1 g' ip_dest_reg [3] $end
$var wire 1 h' ip_dest_reg [2] $end
$var wire 1 i' ip_dest_reg [1] $end
$var wire 1 j' ip_dest_reg [0] $end
$var reg 1 k' op_MemtoReg $end
$var reg 1 l' op_RegWrite $end
$var reg 32 m' op_data [31:0] $end
$var reg 32 n' op_ALU_output [31:0] $end
$var reg 5 o' op_dest_reg [4:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 8 p' data_RAM_addr [7:0] $end
$var reg 32 q' sig_data [31:0] $end
$var reg 1 r' reg_MemtoReg $end
$var reg 1 s' reg_RegWrite $end
$var reg 32 t' reg_data [31:0] $end
$var reg 32 u' reg_ALU_output [31:0] $end
$var reg 5 v' reg_dest_reg [4:0] $end
$upscope $end

$scope module my_WRITE_BACK $end
$var wire 1 w' ip_MemtoReg $end
$var wire 1 x' ip_RegWrite $end
$var wire 1 y' ip_memory_data [31] $end
$var wire 1 z' ip_memory_data [30] $end
$var wire 1 {' ip_memory_data [29] $end
$var wire 1 |' ip_memory_data [28] $end
$var wire 1 }' ip_memory_data [27] $end
$var wire 1 ~' ip_memory_data [26] $end
$var wire 1 !( ip_memory_data [25] $end
$var wire 1 "( ip_memory_data [24] $end
$var wire 1 #( ip_memory_data [23] $end
$var wire 1 $( ip_memory_data [22] $end
$var wire 1 %( ip_memory_data [21] $end
$var wire 1 &( ip_memory_data [20] $end
$var wire 1 '( ip_memory_data [19] $end
$var wire 1 (( ip_memory_data [18] $end
$var wire 1 )( ip_memory_data [17] $end
$var wire 1 *( ip_memory_data [16] $end
$var wire 1 +( ip_memory_data [15] $end
$var wire 1 ,( ip_memory_data [14] $end
$var wire 1 -( ip_memory_data [13] $end
$var wire 1 .( ip_memory_data [12] $end
$var wire 1 /( ip_memory_data [11] $end
$var wire 1 0( ip_memory_data [10] $end
$var wire 1 1( ip_memory_data [9] $end
$var wire 1 2( ip_memory_data [8] $end
$var wire 1 3( ip_memory_data [7] $end
$var wire 1 4( ip_memory_data [6] $end
$var wire 1 5( ip_memory_data [5] $end
$var wire 1 6( ip_memory_data [4] $end
$var wire 1 7( ip_memory_data [3] $end
$var wire 1 8( ip_memory_data [2] $end
$var wire 1 9( ip_memory_data [1] $end
$var wire 1 :( ip_memory_data [0] $end
$var wire 1 ;( ip_ALU_result [31] $end
$var wire 1 <( ip_ALU_result [30] $end
$var wire 1 =( ip_ALU_result [29] $end
$var wire 1 >( ip_ALU_result [28] $end
$var wire 1 ?( ip_ALU_result [27] $end
$var wire 1 @( ip_ALU_result [26] $end
$var wire 1 A( ip_ALU_result [25] $end
$var wire 1 B( ip_ALU_result [24] $end
$var wire 1 C( ip_ALU_result [23] $end
$var wire 1 D( ip_ALU_result [22] $end
$var wire 1 E( ip_ALU_result [21] $end
$var wire 1 F( ip_ALU_result [20] $end
$var wire 1 G( ip_ALU_result [19] $end
$var wire 1 H( ip_ALU_result [18] $end
$var wire 1 I( ip_ALU_result [17] $end
$var wire 1 J( ip_ALU_result [16] $end
$var wire 1 K( ip_ALU_result [15] $end
$var wire 1 L( ip_ALU_result [14] $end
$var wire 1 M( ip_ALU_result [13] $end
$var wire 1 N( ip_ALU_result [12] $end
$var wire 1 O( ip_ALU_result [11] $end
$var wire 1 P( ip_ALU_result [10] $end
$var wire 1 Q( ip_ALU_result [9] $end
$var wire 1 R( ip_ALU_result [8] $end
$var wire 1 S( ip_ALU_result [7] $end
$var wire 1 T( ip_ALU_result [6] $end
$var wire 1 U( ip_ALU_result [5] $end
$var wire 1 V( ip_ALU_result [4] $end
$var wire 1 W( ip_ALU_result [3] $end
$var wire 1 X( ip_ALU_result [2] $end
$var wire 1 Y( ip_ALU_result [1] $end
$var wire 1 Z( ip_ALU_result [0] $end
$var wire 1 [( ip_dest_reg [4] $end
$var wire 1 \( ip_dest_reg [3] $end
$var wire 1 ]( ip_dest_reg [2] $end
$var wire 1 ^( ip_dest_reg [1] $end
$var wire 1 _( ip_dest_reg [0] $end
$var reg 1 `( op_RegWrite $end
$var reg 32 a( op_write_data [31:0] $end
$var reg 5 b( op_dest_reg [4:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
b0 $
b0 %
b0 &
b0 '
bx (
b0 )
b0 *
b0 +
x,
0-
x.
x/
00
x1
x2
x3
b0 4
b0 5
b0 6
b0 7
b0 8
b0 9
b0 :
bx ;
b0 >
b0 ?
b0 @
b0 A
bx B
b0 C
b0 D
b0 E
xF
0G
xH
xI
0J
xK
xL
xM
b0 N
b0 O
b0 P
b0 Q
b0 R
b0 S
bx T
b100 U
b0 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
bx ]
bx ^
b0 _
b0 `
xa
xb
0c
xd
xe
0f
xg
0h
xi
0j
xk
xl
0m
bx n
b0 o
xp
1q
0r
0s
0t
0u
b0 v
b0 w
0x
xy
xz
b0 {
bx |
bx }
b0 ~
bx !!
b0 "!
b0 #!
b0 $!
b0 %!
b0 &!
x_!
b0 `!
b0 a!
b0 b!
1c!
1d!
xe!
xf!
xg!
xh!
x."
x/"
x0"
x1"
x2"
x3"
x4"
bx 5"
16"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
b10 H"
b0 I"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
bx Q"
b0 _"
b0 `"
b100 a"
b1 b"
bx c"
b0 d"
b100 e"
b0 f"
b0 g"
b0 h"
b0 i"
b0 j"
b0 k"
b0 l"
b0 m"
b0 n"
b0 o"
b0 p"
b0 f#
b0 g#
b0 h#
b0 i#
b0 j#
b0 k#
b0 l#
b0 m#
b0 n#
b0 o#
b0 p#
b0 q#
b0 r#
b0 s#
b0 t#
b0 -$
b0 .$
1/$
x0$
11$
x2$
0Z%
0[%
0\%
0]%
0^%
0_%
b0 `%
b0 a%
b0 b%
b0 c%
b0 d%
b0 e%
b0 m&
b0 n&
bx10 o&
b0 p&
1q&
b0 r&
b0 s&
b0 t&
b0 u&
b0 v&
b0 w&
0x&
0y&
0z&
0{&
0|&
0}&
xk'
xl'
bx m'
bx n'
bx o'
b0 p'
b0 q'
xr'
xs'
bx t'
bx u'
bx v'
x`(
bx a(
bx b(
b1000000 R"
b110 S"
b100000000 ~&
b1000 !'
b100000 #
1=
1<
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
1G!
0H!
0I!
0J!
0K!
x^!
xL!
0M!
xN!
0S!
0R!
0Q!
0P!
0O!
0X!
0W!
0V!
0U!
0T!
x]!
x\!
x[!
xZ!
xY!
xi!
0j!
0k!
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0T"
xU"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0^"
0d#
0e#
0z"
0y"
1x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
x=#
xB#
xA#
x@#
x?#
x>#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xc#
0u#
xv#
0{#
0z#
0y#
0x#
0w#
x"$
x!$
x~#
x}#
x|#
0'$
0&$
0%$
0$$
0#$
0,$
0+$
0*$
0)$
0($
04$
03$
0:$
09$
08$
07$
06$
05$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0K%
0J%
0I%
0H%
0G%
0P%
0O%
0N%
0M%
0L%
xR%
xQ%
xS%
xT%
xU%
xV%
xW%
xX%
xY%
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xh&
0j&
0i&
0l&
0k&
0"'
0#'
0$'
0%'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0j'
0i'
0h'
0g'
0f'
xw'
xx'
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
xO(
xN(
xM(
xL(
xK(
xJ(
xI(
xH(
xG(
xF(
xE(
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
x_(
x^(
x](
x\(
x[(
$end
#1000
0!
0<
#2000
1!
1<
0J"
0K"
0L"
0M"
0N"
0O"
0P"
b10 Q"
b0 c"
b0 t'
b0 u'
b0 v'
0r'
0s'
0l'
0k'
b0 o'
b0 n'
b0 m'
b10 5"
04"
03"
02"
01"
00"
0/"
0."
0d
0i
0e
0l
0g
0b
0a
b10 n
b0 ^
b0 ]
b0 |
0k
0y
b0 T
0F
0H
0I
0L
0T%
0U%
0^!
0V%
0L!
0W%
0X%
0Y%
0]!
0\!
0[!
0Z!
0Y!
0"$
0!$
0~#
0}#
0|#
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0R%
1Q%
0w'
0x'
0N!
0`(
b10 o&
b0 a(
b0 b(
10$
12$
0e!
0g!
0f!
0h!
02
0/
0.
0,
b0 ;
0_!
b0 }
b0 !!
0z
0K
b0 B
0p
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0c#
0M
b0 (
01
0=#
0i!
03
0S%
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0h&
0v#
0U"
#3000
0!
0<
#4000
1!
1<
#5000
0"
0=
0!
0<
#6000
1!
1<
b100 d"
b100 m#
1x&
b1 4
1Z%
b100 i"
b100 V
1f
1G
1B$
14$
1d#
1j!
b100 s&
1-
1^"
b1000 e"
b10 b"
#7000
0!
0<
#8000
1!
1<
b1000 d"
b100 g"
b100 u&
b10 4
b100 a%
b100 `"
b1000 a"
b1000 U
b100 >
b100 [
b100 $
0x"
1w"
1["
b1100 e"
b11 b"
#9000
0!
0<
#10000
1!
1<
b10001100000010010000000000000000 c"
b1100 d"
b1000 g"
b1000 m#
b11 4
b1000 i"
b1000 `"
b1100 a"
b1100 U
b1000 >
b1000 V
b1000 $
0B$
1A$
1x"
b1000 s&
b10000 e"
b100 b"
#11000
0!
0<
#12000
1!
1<
b1001000010000100000100101 c"
b10000 d"
b10001100000010010000000000000000 f"
b1100 g"
b1100 m#
b1000 u&
b100 4
b1000 a%
b1100 i"
b1100 `"
b10000 a"
b10001100000010010000000000000000 _"
b10001100000010010000000000000000 o
b10000 U
b1100 >
b1100 V
b1000 [
b1100 $
b10001100000010010000000000000000 C
1B$
0x"
0w"
1v"
16!
13!
1,!
1+!
1'!
1{!
1x!
1q!
1p!
1l!
1,#
1)#
1"#
1!#
1{"
b1001 g#
b1001 i#
b100011 I"
0@"
b100011 `!
b1001 b!
b1100 s&
b10001100000010010000000000000000 )
1A"
1C"
0;"
1="
1B"
1D"
18"
1G"
b0 H"
06"
0A"
0q
1s
0G!
1I!
0d!
0["
1Z"
b10100 e"
b101 b"
#13000
0!
0<
#14000
1!
1<
1K"
1L"
1M"
1P"
b0 Q"
b0 c"
b10100 d"
b1001000010000100000100101 f"
b10000 g"
b10000 m#
b1001 o#
b1001 r#
b1001 t#
b1100 u&
b101 4
b1100 a%
b1001 p"
b1001 n"
b1001 k"
b10000 i"
b10000 `"
b10100 a"
b1001000010000100000100101 _"
b0 5"
14"
11"
10"
1/"
1i
1e
1l
1a
b0 n
b1001000010000100000100101 o
b10100 U
b10000 >
b10000 V
b1001 Y
b1001 w
b1001 "!
b1100 [
b1001 N
b1001 &!
b1001 A
b10000 $
b1001000010000100000100101 C
1I
1L
1U%
1^!
1V%
1L!
1W%
1P%
1M%
0B$
0A$
1@$
1x"
1F!
1D!
1A!
1;!
03!
11!
1.!
0,!
0+!
0'!
1-"
1+"
1("
1""
0x!
1v!
1s!
0q!
0p!
0l!
1<#
1:#
17#
11#
0)#
1'#
1$#
0"#
0!#
0{"
0Q%
b1001 f#
b1 g#
b1 i#
b1 h#
b100000100101 j#
b100101 k#
b0 I"
b0 `!
b1001 a!
b1 b!
b10000 s&
b1001 r&
12
1/
b1001000010000100000100101 )
b1001 '
b1001 R
b1001 6
1S!
1P!
1e!
b1001 7
1;"
0="
0B"
0D"
08"
0G"
b10 H"
16"
1A"
1f!
1_!
1q
0s
1p
1G!
0I!
1d!
1M
1=#
1i!
b0 h#
13
1S%
1["
1,$
1)$
1&%
1#%
1U"
01$
02$
#15000
0!
0<
#16000
1!
1<
1J"
0K"
0M"
0P"
b10 Q"
b100101 l#
b10100 m#
b1001 n#
b1 o#
b100000100101 p#
b1 r#
b1001 s#
b1 t#
b10000 u&
b1001 v&
b1001 w&
1y&
1z&
1{&
b110 4
1]%
1\%
1[%
b1001 c%
b1001 b%
b10000 a%
b1 p"
b1001 o"
b1 n"
b100000100101 l"
b1 k"
b1001 j"
b10100 i"
b100101 h"
b10 5"
04"
01"
0/"
0i
0l
0a
b10 n
b100101 W
b10100 V
b1001 X
b1 Y
b100000100101 Z
b1 w
b1001 #!
b1 "!
b10000 [
b1001 ~
b1001 {
1j
1x
1m
1J
b1001 S
b1 N
b1001 O
b1 &!
b1 A
b1001 @
0L
0U%
0^!
0W%
1X!
1U!
1{#
1x#
1j'
1g'
1E'
1B'
0M%
1B$
1:$
18$
15$
1Q%
1"'
1#'
1M!
1$'
b1010101 q'
b101010101010101 q'
b10101010101010101010101 q'
b1010101010101010101010101010101 q'
b0 o&
b1 o&
b10100 s&
b1 r&
0/$
11$
0f!
02
b1001 &
b1 '
b1 R
b1001 5
b1 6
b1001 :
10
0P!
0e!
1g!
b1 7
0_!
0p
0M
0=#
0i!
1."
b1 h#
03
1d
b0 &!
1T%
b0 r&
b0 R
0S!
0g!
b0 7
0S%
0["
0Z"
1Y"
0)$
1'$
1$$
1F%
1D%
1A%
1;%
0#%
1d$
1a$
1u#
0U"
b10101000 s&
1/$
00$
01$
b1001 m&
b1 n&
b10 -$
b1001 p&
0q&
b10 $!
b1 e%
b1001 d%
b1001 _
b1 `
b10 P
b10 8
b1 E
b1001 D
b1001 *
b1 +
1i&
b0 m&
b0 d%
b0 _
b0 D
b0 *
b1 p&
b11000 e"
b110 b"
#17000
0!
0<
#18000
1!
1<
b11000 d"
b0 f"
b10100 g"
b1 q#
b1 t&
b10101000 u&
b1 v&
b0 w&
0x&
0y&
0{&
b1010101010101010101010101010101 t'
b1001 v'
1r'
1s'
b111 4
1l'
1k'
b1001 o'
b1010101010101010101010101010101 m'
0]%
0[%
0Z%
b0 c%
b1 b%
b10101000 a%
b1 `%
b1 m"
b10100 `"
b11000 a"
b0 _"
b0 o
b11000 U
b10100 >
b1 v
b1 \
b10101000 [
b1 ~
b0 {
0f
0j
0m
b1010101010101010101010101010101 ^
b1001 |
1k
1y
b1001 T
0G
b0 S
b1 ?
b1 &!
b10100 $
b0 C
04$
0d#
0j!
0"'
0$'
1]!
1Z!
1"$
1}#
1_(
1\(
1:(
18(
16(
14(
12(
10(
1.(
1,(
1*(
1((
1&(
1$(
1"(
1~'
1|'
1z'
0X!
0U!
0{#
0x#
0j'
0g'
0B'
1e'
1K%
0x"
1w"
0F!
0D!
0A!
0;!
06!
01!
0.!
0-"
0+"
0("
0""
0{!
0v!
0s!
0<#
0:#
07#
01#
0,#
0'#
0$#
1w'
1x'
1N!
1`(
b0 f#
b0 g#
b0 i#
b0 h#
b0 j#
b0 k#
1@"
b0 a!
b0 b!
b1 r&
b1 p'
0/$
b1010101010101010101010101010101 a(
b1001 b(
10$
b1010101010101010101010100000000 q'
b1010101010101010000000000000000 q'
b1010101000000000000000000000000 q'
b0 q'
b0 )
b1 R
b1 %
b0 :
0-
b1001 ;
1S!
b1 7
b1001 }
b1010101010101010101010101010101 !!
0A"
0C"
1z
1K
b1010101010101010101010101010101 B
1b#
1`#
1^#
1\#
1Z#
1X#
1V#
1T#
1R#
1P#
1N#
1L#
1J#
1H#
1F#
1D#
1B#
1?#
1c#
b1010101010101010101010101010101 (
11
0^"
1g&
1e&
1c&
1a&
1_&
1]&
1[&
1Y&
1W&
1U&
1S&
1Q&
1O&
1M&
1K&
1I&
1Z"
0Y"
1X"
1V"
1'&
1h&
1v#
b1 m&
b1 -$
b1 $!
b1 d%
b1 _
b1 P
b1 8
b1 D
b1 *
1j&
0i&
b1010101010101010101010101010101 m&
b1010101010101010101010101010101 p&
b1010101010101010101010101010101 d%
b1010101010101010101010101010101 _
b1010101010101010101010101010101 D
b1010101010101010101010101010101 *
b11100 e"
b111 b"
#19000
0!
0<
#20000
1!
1<
0J"
0L"
b11100 d"
b11000 g"
b0 l#
b11000 m#
b0 n#
b0 o#
b0 p#
b0 q#
b0 r#
b0 s#
b0 t#
b1010101010101010101010101010101 t&
b1 w&
b0 t'
b1 u'
b0 v'
0r'
b1000 4
0k'
b0 o'
b1 n'
b0 m'
b1 c%
b1010101010101010101010101010101 `%
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b11000 i"
b0 h"
b11000 `"
b11100 a"
00"
0."
0d
0e
b11100 U
b11000 >
b0 W
b11000 V
b0 X
b0 Y
b0 Z
b0 v
b0 w
b0 #!
b0 "!
b1010101010101010101010101010101 \
b1 {
b0 ^
b1 ]
b0 |
0k
b0 T
b1 S
b1010101010101010101010101010101 ?
b0 N
b0 O
b0 A
b0 @
b11000 $
0I
b0 &!
0T%
0V%
0L!
0]!
0Z!
0"$
0}#
0_(
0\(
1Z(
0:(
08(
06(
04(
02(
00(
0.(
0,(
0*(
0((
0&(
0$(
0"(
0~'
0|'
0z'
1X!
1{#
1j'
1c'
1a'
1_'
1]'
1['
1Y'
1W'
1U'
1S'
1Q'
1O'
1M'
1K'
1I'
1G'
0P%
0K%
0B$
1A$
0:$
08$
05$
1x"
0w'
b11 o&
b10 o&
b10101100 s&
b1010101 p'
11$
b1 a(
b0 b(
00$
b0 r&
b0 R
0/
b0 &
b0 '
b0 5
b0 6
b1010101010101010101010101010101 %
b1 :
b0 ;
0S!
b0 7
b0 }
b1 !!
b1 B
0`#
0^#
0\#
0Z#
0X#
0V#
0T#
0R#
0P#
0N#
0L#
0J#
0H#
0F#
0D#
0B#
0?#
b1 (
1G&
0g&
0e&
0c&
0a&
0_&
0]&
0[&
0Y&
0W&
0U&
0S&
0Q&
0O&
0M&
0K&
0I&
1%&
1#&
1!&
1}%
1{%
1y%
1w%
1u%
1s%
1q%
1o%
1m%
1k%
1i%
1g%
0,$
0'$
0$$
0F%
0D%
0A%
0;%
0&%
0d$
0a$
0h&
b11000 s&
10$
01$
12$
b1 m&
b0 n&
b0 -$
b1 p&
b0 $!
b0 e%
b1 d%
b1 _
b0 `
b0 P
b0 8
b0 E
b1 D
b1 *
b0 +
0j&
b0 m&
b0 d%
b0 _
b0 D
b0 *
b0 p&
1q&
b100000 e"
b1000 b"
#21000
0!
0<
#22000
1!
1<
b100000 d"
b11100 g"
b11100 m#
b0 t&
b11000 u&
b0 v&
b0 w&
1x&
0z&
b1010101010101010101010101010101 u'
b1 v'
b1001 4
b1 o'
b1010101010101010101010101010101 n'
0\%
1Z%
b0 c%
b0 b%
b11000 a%
b0 `%
b11100 i"
b11100 `"
b100000 a"
b100000 U
b11100 >
b11100 V
b0 \
b11000 [
b0 ~
b0 {
1f
0x
b1010101010101010101010101010101 ]
b1 |
b1 T
0J
1G
b0 S
b0 ?
b11100 $
14$
1d#
1j!
0#'
0M!
1]!
1"$
1_(
1X(
1V(
1T(
1R(
1P(
1N(
1L(
1J(
1H(
1F(
1D(
1B(
1@(
1>(
1<(
0X!
0{#
0j'
0E'
0e'
0c'
0a'
0_'
0]'
0['
0Y'
0W'
0U'
0S'
0Q'
0O'
0M'
0K'
0I'
0G'
1B$
0x"
0w"
0v"
1u"
b11100 s&
b0 p'
1/$
11$
b1010101010101010101010101010101 a(
b1 b(
00$
02$
b0 %
b0 :
1-
00
b1 ;
b1 }
b1010101010101010101010101010101 !!
b1010101010101010101010101010101 B
1`#
1^#
1\#
1Z#
1X#
1V#
1T#
1R#
1P#
1N#
1L#
1J#
1H#
1F#
1D#
1B#
b1010101010101010101010101010101 (
1^"
0u#
1E&
1C&
1A&
1?&
1=&
1;&
19&
17&
15&
13&
11&
1/&
1-&
1+&
1)&
1Y"
0X"
0V"
0'&
0%&
0#&
0!&
0}%
0{%
0y%
0w%
0u%
0s%
0q%
0o%
0m%
0k%
0i%
0g%
b100100 e"
b1001 b"
#23000
0!
0<
#24000
1!
1<
b100100 d"
b100000 g"
b100000 m#
b11100 u&
b0 u'
b0 v'
0s'
b1010 4
0l'
b0 o'
b0 n'
b11100 a%
b100000 i"
b100000 `"
b100100 a"
b100100 U
b100000 >
b100000 V
b11100 [
b0 ]
b0 |
0y
b0 T
b100000 $
0]!
0"$
0_(
0Z(
0X(
0V(
0T(
0R(
0P(
0N(
0L(
0J(
0H(
0F(
0D(
0B(
0@(
0>(
0<(
0B$
0A$
0@$
1?$
1x"
0x'
0N!
0`(
b100000 s&
b0 a(
b0 b(
10$
12$
b0 ;
b0 }
b0 !!
0z
0K
b0 B
0b#
0`#
0^#
0\#
0Z#
0X#
0V#
0T#
0R#
0P#
0N#
0L#
0J#
0H#
0F#
0D#
0B#
0c#
b0 (
01
0G&
0E&
0C&
0A&
0?&
0=&
0;&
09&
07&
05&
03&
01&
0/&
0-&
0+&
0)&
1["
0v#
b101000 e"
b1010 b"
#25000
0!
0<
#26000
1!
1<
b101000 d"
b100100 g"
b100100 m#
b100000 u&
b1011 4
b100000 a%
b100100 i"
b100100 `"
b101000 a"
b101000 U
b100100 >
b100100 V
b100000 [
b100100 $
1B$
0x"
1w"
b100100 s&
0["
0Z"
0Y"
1X"
b101100 e"
b1011 b"
#27000
0!
0<
#28000
1!
1<
b101100 d"
b101000 g"
b101000 m#
b100100 u&
b1100 4
b100100 a%
b101000 i"
b101000 `"
b101100 a"
b101100 U
b101000 >
b101000 V
b100100 [
b101000 $
0B$
1A$
1x"
b101000 s&
1["
b110000 e"
b1100 b"
#29000
0!
0<
#30000
1!
1<
b110000 d"
b101100 g"
b101100 m#
b101000 u&
b1101 4
b101000 a%
b101100 i"
b101100 `"
b110000 a"
b110000 U
b101100 >
b101100 V
b101000 [
b101100 $
1B$
0x"
0w"
1v"
b101100 s&
0["
1Z"
b110100 e"
b1101 b"
#31000
0!
0<
#32000
1!
1<
b110100 d"
b110000 g"
b110000 m#
b101100 u&
b1110 4
b101100 a%
b110000 i"
b110000 `"
b110100 a"
b110100 U
b110000 >
b110000 V
b101100 [
b110000 $
0B$
0A$
1@$
1x"
b110000 s&
1["
b111000 e"
b1110 b"
#33000
0!
0<
#34000
1!
1<
b111000 d"
b110100 g"
b110100 m#
b110000 u&
b1111 4
b110000 a%
b110100 i"
b110100 `"
b111000 a"
b111000 U
b110100 >
b110100 V
b110000 [
b110100 $
1B$
0x"
1w"
b110100 s&
0["
0Z"
1Y"
b111100 e"
b1111 b"
#35000
0!
0<
#36000
1!
1<
b111100 d"
b111000 g"
b111000 m#
b110100 u&
b10000 4
b110100 a%
b111000 i"
b111000 `"
b111100 a"
b111100 U
b111000 >
b111000 V
b110100 [
b111000 $
0B$
1A$
1x"
b111000 s&
1["
b1000000 e"
b10000 b"
#37000
0!
0<
#38000
1!
1<
b1000000 d"
b111100 g"
b111100 m#
b111000 u&
b10001 4
b111000 a%
b111100 i"
b111100 `"
b1000000 a"
b1000000 U
b111100 >
b111100 V
b111000 [
b111100 $
1B$
0x"
0w"
0v"
0u"
1t"
b111100 s&
0["
1Z"
b1000100 e"
b10001 b"
#39000
0!
0<
#40000
1!
1<
b1000100 d"
b1000000 g"
b1000000 m#
b111100 u&
b10010 4
b111100 a%
b1000000 i"
b1000000 `"
b1000100 a"
b1000100 U
b1000000 >
b1000000 V
b111100 [
b1000000 $
0B$
0A$
0@$
0?$
1>$
1x"
b1000000 s&
1["
b1001000 e"
b10010 b"
#41000
0!
0<
#42000
1!
1<
b1001000 d"
b1000100 g"
b1000100 m#
b1000000 u&
b10011 4
b1000000 a%
b1000100 i"
b1000100 `"
b1001000 a"
b1001000 U
b1000100 >
b1000100 V
b1000000 [
b1000100 $
1B$
0x"
1w"
b1000100 s&
0["
0Z"
0Y"
0X"
1W"
b1001100 e"
b10011 b"
#43000
0!
0<
#44000
1!
1<
b1001100 d"
b1001000 g"
b1001000 m#
b1000100 u&
b10100 4
b1000100 a%
b1001000 i"
b1001000 `"
b1001100 a"
b1001100 U
b1001000 >
b1001000 V
b1000100 [
b1001000 $
0B$
1A$
1x"
b1001000 s&
1["
b1010000 e"
b10100 b"
#45000
0!
0<
#46000
1!
1<
b1010000 d"
b1001100 g"
b1001100 m#
b1001000 u&
b10101 4
b1001000 a%
b1001100 i"
b1001100 `"
b1010000 a"
b1010000 U
b1001100 >
b1001100 V
b1001000 [
b1001100 $
1B$
0x"
0w"
1v"
b1001100 s&
0["
1Z"
b1010100 e"
b10101 b"
#47000
0!
0<
#48000
1!
1<
b1010100 d"
b1010000 g"
b1010000 m#
b1001100 u&
b10110 4
b1001100 a%
b1010000 i"
b1010000 `"
b1010100 a"
b1010100 U
b1010000 >
b1010000 V
b1001100 [
b1010000 $
0B$
0A$
1@$
1x"
b1010000 s&
1["
b1011000 e"
b10110 b"
#49000
0!
0<
#50000
1!
1<
b1011000 d"
b1010100 g"
b1010100 m#
b1010000 u&
b10111 4
b1010000 a%
b1010100 i"
b1010100 `"
b1011000 a"
b1011000 U
b1010100 >
b1010100 V
b1010000 [
b1010100 $
1B$
0x"
1w"
b1010100 s&
0["
0Z"
1Y"
b1011100 e"
b10111 b"
#51000
0!
0<
#52000
1!
1<
b1011100 d"
b1011000 g"
b1011000 m#
b1010100 u&
b11000 4
b1010100 a%
b1011000 i"
b1011000 `"
b1011100 a"
b1011100 U
b1011000 >
b1011000 V
b1010100 [
b1011000 $
0B$
1A$
1x"
b1011000 s&
1["
b1100000 e"
b11000 b"
#53000
0!
0<
#54000
1!
1<
b1100000 d"
b1011100 g"
b1011100 m#
b1011000 u&
b11001 4
b1011000 a%
b1011100 i"
b1011100 `"
b1100000 a"
b1100000 U
b1011100 >
b1011100 V
b1011000 [
b1011100 $
1B$
0x"
0w"
0v"
1u"
b1011100 s&
0["
1Z"
b1100100 e"
b11001 b"
