#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* E */
E__0__MASK EQU 0x04
E__0__PC EQU CYREG_PRT12_PC2
E__0__PORT EQU 12
E__0__SHIFT EQU 2
E__AG EQU CYREG_PRT12_AG
E__BIE EQU CYREG_PRT12_BIE
E__BIT_MASK EQU CYREG_PRT12_BIT_MASK
E__BYP EQU CYREG_PRT12_BYP
E__DM0 EQU CYREG_PRT12_DM0
E__DM1 EQU CYREG_PRT12_DM1
E__DM2 EQU CYREG_PRT12_DM2
E__DR EQU CYREG_PRT12_DR
E__INP_DIS EQU CYREG_PRT12_INP_DIS
E__MASK EQU 0x04
E__PORT EQU 12
E__PRT EQU CYREG_PRT12_PRT
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
E__PS EQU CYREG_PRT12_PS
E__SHIFT EQU 2
E__SIO_CFG EQU CYREG_PRT12_SIO_CFG
E__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
E__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
E__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
E__SLW EQU CYREG_PRT12_SLW

/* D4 */
D4__0__MASK EQU 0x01
D4__0__PC EQU CYREG_PRT4_PC0
D4__0__PORT EQU 4
D4__0__SHIFT EQU 0
D4__AG EQU CYREG_PRT4_AG
D4__AMUX EQU CYREG_PRT4_AMUX
D4__BIE EQU CYREG_PRT4_BIE
D4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D4__BYP EQU CYREG_PRT4_BYP
D4__CTL EQU CYREG_PRT4_CTL
D4__DM0 EQU CYREG_PRT4_DM0
D4__DM1 EQU CYREG_PRT4_DM1
D4__DM2 EQU CYREG_PRT4_DM2
D4__DR EQU CYREG_PRT4_DR
D4__INP_DIS EQU CYREG_PRT4_INP_DIS
D4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT4_LCD_EN
D4__MASK EQU 0x01
D4__PORT EQU 4
D4__PRT EQU CYREG_PRT4_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D4__PS EQU CYREG_PRT4_PS
D4__SHIFT EQU 0
D4__SLW EQU CYREG_PRT4_SLW

/* D5 */
D5__0__MASK EQU 0x02
D5__0__PC EQU CYREG_PRT4_PC1
D5__0__PORT EQU 4
D5__0__SHIFT EQU 1
D5__AG EQU CYREG_PRT4_AG
D5__AMUX EQU CYREG_PRT4_AMUX
D5__BIE EQU CYREG_PRT4_BIE
D5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D5__BYP EQU CYREG_PRT4_BYP
D5__CTL EQU CYREG_PRT4_CTL
D5__DM0 EQU CYREG_PRT4_DM0
D5__DM1 EQU CYREG_PRT4_DM1
D5__DM2 EQU CYREG_PRT4_DM2
D5__DR EQU CYREG_PRT4_DR
D5__INP_DIS EQU CYREG_PRT4_INP_DIS
D5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT4_LCD_EN
D5__MASK EQU 0x02
D5__PORT EQU 4
D5__PRT EQU CYREG_PRT4_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D5__PS EQU CYREG_PRT4_PS
D5__SHIFT EQU 1
D5__SLW EQU CYREG_PRT4_SLW

/* D6 */
D6__0__MASK EQU 0x40
D6__0__PC EQU CYREG_PRT0_PC6
D6__0__PORT EQU 0
D6__0__SHIFT EQU 6
D6__AG EQU CYREG_PRT0_AG
D6__AMUX EQU CYREG_PRT0_AMUX
D6__BIE EQU CYREG_PRT0_BIE
D6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D6__BYP EQU CYREG_PRT0_BYP
D6__CTL EQU CYREG_PRT0_CTL
D6__DM0 EQU CYREG_PRT0_DM0
D6__DM1 EQU CYREG_PRT0_DM1
D6__DM2 EQU CYREG_PRT0_DM2
D6__DR EQU CYREG_PRT0_DR
D6__INP_DIS EQU CYREG_PRT0_INP_DIS
D6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D6__LCD_EN EQU CYREG_PRT0_LCD_EN
D6__MASK EQU 0x40
D6__PORT EQU 0
D6__PRT EQU CYREG_PRT0_PRT
D6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D6__PS EQU CYREG_PRT0_PS
D6__SHIFT EQU 6
D6__SLW EQU CYREG_PRT0_SLW

/* D7 */
D7__0__MASK EQU 0x80
D7__0__PC EQU CYREG_PRT0_PC7
D7__0__PORT EQU 0
D7__0__SHIFT EQU 7
D7__AG EQU CYREG_PRT0_AG
D7__AMUX EQU CYREG_PRT0_AMUX
D7__BIE EQU CYREG_PRT0_BIE
D7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D7__BYP EQU CYREG_PRT0_BYP
D7__CTL EQU CYREG_PRT0_CTL
D7__DM0 EQU CYREG_PRT0_DM0
D7__DM1 EQU CYREG_PRT0_DM1
D7__DM2 EQU CYREG_PRT0_DM2
D7__DR EQU CYREG_PRT0_DR
D7__INP_DIS EQU CYREG_PRT0_INP_DIS
D7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT0_LCD_EN
D7__MASK EQU 0x80
D7__PORT EQU 0
D7__PRT EQU CYREG_PRT0_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D7__PS EQU CYREG_PRT0_PS
D7__SHIFT EQU 7
D7__SLW EQU CYREG_PRT0_SLW

/* RS */
RS__0__MASK EQU 0x08
RS__0__PC EQU CYREG_IO_PC_PRT15_PC3
RS__0__PORT EQU 15
RS__0__SHIFT EQU 3
RS__AG EQU CYREG_PRT15_AG
RS__AMUX EQU CYREG_PRT15_AMUX
RS__BIE EQU CYREG_PRT15_BIE
RS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RS__BYP EQU CYREG_PRT15_BYP
RS__CTL EQU CYREG_PRT15_CTL
RS__DM0 EQU CYREG_PRT15_DM0
RS__DM1 EQU CYREG_PRT15_DM1
RS__DM2 EQU CYREG_PRT15_DM2
RS__DR EQU CYREG_PRT15_DR
RS__INP_DIS EQU CYREG_PRT15_INP_DIS
RS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT15_LCD_EN
RS__MASK EQU 0x08
RS__PORT EQU 15
RS__PRT EQU CYREG_PRT15_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RS__PS EQU CYREG_PRT15_PS
RS__SHIFT EQU 3
RS__SLW EQU CYREG_PRT15_SLW

/* V0 */
V0__0__MASK EQU 0x08
V0__0__PC EQU CYREG_PRT12_PC3
V0__0__PORT EQU 12
V0__0__SHIFT EQU 3
V0__AG EQU CYREG_PRT12_AG
V0__BIE EQU CYREG_PRT12_BIE
V0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
V0__BYP EQU CYREG_PRT12_BYP
V0__DM0 EQU CYREG_PRT12_DM0
V0__DM1 EQU CYREG_PRT12_DM1
V0__DM2 EQU CYREG_PRT12_DM2
V0__DR EQU CYREG_PRT12_DR
V0__INP_DIS EQU CYREG_PRT12_INP_DIS
V0__MASK EQU 0x08
V0__PORT EQU 12
V0__PRT EQU CYREG_PRT12_PRT
V0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
V0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
V0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
V0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
V0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
V0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
V0__PS EQU CYREG_PRT12_PS
V0__SHIFT EQU 3
V0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
V0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
V0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
V0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
V0__SLW EQU CYREG_PRT12_SLW

/* I2C_bI2C_UDB */
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB01_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB01_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB01_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB01_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB01_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB01_F1
I2C_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2C_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* I2C_I2C_IRQ */
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x10
I2C_I2C_IRQ__INTC_NUMBER EQU 4
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_IntClock */
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__INDEX EQU 0x02
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x04
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x04

/* I2C_SCL */
I2C_SCL__0__MASK EQU 0x80
I2C_SCL__0__PC EQU CYREG_PRT1_PC7
I2C_SCL__0__PORT EQU 1
I2C_SCL__0__SHIFT EQU 7
I2C_SCL__AG EQU CYREG_PRT1_AG
I2C_SCL__AMUX EQU CYREG_PRT1_AMUX
I2C_SCL__BIE EQU CYREG_PRT1_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT1_BYP
I2C_SCL__CTL EQU CYREG_PRT1_CTL
I2C_SCL__DM0 EQU CYREG_PRT1_DM0
I2C_SCL__DM1 EQU CYREG_PRT1_DM1
I2C_SCL__DM2 EQU CYREG_PRT1_DM2
I2C_SCL__DR EQU CYREG_PRT1_DR
I2C_SCL__INP_DIS EQU CYREG_PRT1_INP_DIS
I2C_SCL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I2C_SCL__LCD_EN EQU CYREG_PRT1_LCD_EN
I2C_SCL__MASK EQU 0x80
I2C_SCL__PORT EQU 1
I2C_SCL__PRT EQU CYREG_PRT1_PRT
I2C_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT1_PS
I2C_SCL__SHIFT EQU 7
I2C_SCL__SLW EQU CYREG_PRT1_SLW

/* I2C_SDA */
I2C_SDA__0__MASK EQU 0x40
I2C_SDA__0__PC EQU CYREG_PRT1_PC6
I2C_SDA__0__PORT EQU 1
I2C_SDA__0__SHIFT EQU 6
I2C_SDA__AG EQU CYREG_PRT1_AG
I2C_SDA__AMUX EQU CYREG_PRT1_AMUX
I2C_SDA__BIE EQU CYREG_PRT1_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT1_BYP
I2C_SDA__CTL EQU CYREG_PRT1_CTL
I2C_SDA__DM0 EQU CYREG_PRT1_DM0
I2C_SDA__DM1 EQU CYREG_PRT1_DM1
I2C_SDA__DM2 EQU CYREG_PRT1_DM2
I2C_SDA__DR EQU CYREG_PRT1_DR
I2C_SDA__INP_DIS EQU CYREG_PRT1_INP_DIS
I2C_SDA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I2C_SDA__LCD_EN EQU CYREG_PRT1_LCD_EN
I2C_SDA__MASK EQU 0x40
I2C_SDA__PORT EQU 1
I2C_SDA__PRT EQU CYREG_PRT1_PRT
I2C_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT1_PS
I2C_SDA__SHIFT EQU 6
I2C_SDA__SLW EQU CYREG_PRT1_SLW

/* LCD_Cntl_Port */
LCD_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
LCD_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LCD_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
LCD_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
LCD_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
LCD_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* RED */
RED__0__MASK EQU 0x80
RED__0__PC EQU CYREG_PRT12_PC7
RED__0__PORT EQU 12
RED__0__SHIFT EQU 7
RED__AG EQU CYREG_PRT12_AG
RED__BIE EQU CYREG_PRT12_BIE
RED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RED__BYP EQU CYREG_PRT12_BYP
RED__DM0 EQU CYREG_PRT12_DM0
RED__DM1 EQU CYREG_PRT12_DM1
RED__DM2 EQU CYREG_PRT12_DM2
RED__DR EQU CYREG_PRT12_DR
RED__INP_DIS EQU CYREG_PRT12_INP_DIS
RED__MASK EQU 0x80
RED__PORT EQU 12
RED__PRT EQU CYREG_PRT12_PRT
RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RED__PS EQU CYREG_PRT12_PS
RED__SHIFT EQU 7
RED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RED__SLW EQU CYREG_PRT12_SLW

/* USB_arb_int */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_bus_reset */
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_Dm */
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

/* USB_Dp */
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USB_dp_int */
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_0 */
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_1 */
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x20
USB_ep_1__INTC_NUMBER EQU 5
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_2 */
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x40
USB_ep_2__INTC_NUMBER EQU 6
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_3 */
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x80
USB_ep_3__INTC_NUMBER EQU 7
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_sof_int */
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_USB */
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* BLUE */
BLUE__0__MASK EQU 0x20
BLUE__0__PC EQU CYREG_PRT5_PC5
BLUE__0__PORT EQU 5
BLUE__0__SHIFT EQU 5
BLUE__AG EQU CYREG_PRT5_AG
BLUE__AMUX EQU CYREG_PRT5_AMUX
BLUE__BIE EQU CYREG_PRT5_BIE
BLUE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BLUE__BYP EQU CYREG_PRT5_BYP
BLUE__CTL EQU CYREG_PRT5_CTL
BLUE__DM0 EQU CYREG_PRT5_DM0
BLUE__DM1 EQU CYREG_PRT5_DM1
BLUE__DM2 EQU CYREG_PRT5_DM2
BLUE__DR EQU CYREG_PRT5_DR
BLUE__INP_DIS EQU CYREG_PRT5_INP_DIS
BLUE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BLUE__LCD_EN EQU CYREG_PRT5_LCD_EN
BLUE__MASK EQU 0x20
BLUE__PORT EQU 5
BLUE__PRT EQU CYREG_PRT5_PRT
BLUE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BLUE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BLUE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BLUE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BLUE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BLUE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BLUE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BLUE__PS EQU CYREG_PRT5_PS
BLUE__SHIFT EQU 5
BLUE__SLW EQU CYREG_PRT5_SLW

/* MLEN */
MLEN__0__MASK EQU 0x20
MLEN__0__PC EQU CYREG_PRT12_PC5
MLEN__0__PORT EQU 12
MLEN__0__SHIFT EQU 5
MLEN__AG EQU CYREG_PRT12_AG
MLEN__BIE EQU CYREG_PRT12_BIE
MLEN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MLEN__BYP EQU CYREG_PRT12_BYP
MLEN__DM0 EQU CYREG_PRT12_DM0
MLEN__DM1 EQU CYREG_PRT12_DM1
MLEN__DM2 EQU CYREG_PRT12_DM2
MLEN__DR EQU CYREG_PRT12_DR
MLEN__INP_DIS EQU CYREG_PRT12_INP_DIS
MLEN__MASK EQU 0x20
MLEN__PORT EQU 12
MLEN__PRT EQU CYREG_PRT12_PRT
MLEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MLEN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MLEN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MLEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MLEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MLEN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MLEN__PS EQU CYREG_PRT12_PS
MLEN__SHIFT EQU 5
MLEN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MLEN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MLEN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MLEN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MLEN__SLW EQU CYREG_PRT12_SLW

/* MREN */
MREN__0__MASK EQU 0x02
MREN__0__PC EQU CYREG_PRT5_PC1
MREN__0__PORT EQU 5
MREN__0__SHIFT EQU 1
MREN__AG EQU CYREG_PRT5_AG
MREN__AMUX EQU CYREG_PRT5_AMUX
MREN__BIE EQU CYREG_PRT5_BIE
MREN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MREN__BYP EQU CYREG_PRT5_BYP
MREN__CTL EQU CYREG_PRT5_CTL
MREN__DM0 EQU CYREG_PRT5_DM0
MREN__DM1 EQU CYREG_PRT5_DM1
MREN__DM2 EQU CYREG_PRT5_DM2
MREN__DR EQU CYREG_PRT5_DR
MREN__INP_DIS EQU CYREG_PRT5_INP_DIS
MREN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MREN__LCD_EN EQU CYREG_PRT5_LCD_EN
MREN__MASK EQU 0x02
MREN__PORT EQU 5
MREN__PRT EQU CYREG_PRT5_PRT
MREN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MREN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MREN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MREN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MREN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MREN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MREN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MREN__PS EQU CYREG_PRT5_PS
MREN__SHIFT EQU 1
MREN__SLW EQU CYREG_PRT5_SLW

/* but0 */
but0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but0__INTC_MASK EQU 0x100
but0__INTC_NUMBER EQU 8
but0__INTC_PRIOR_NUM EQU 7
but0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
but0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* but1 */
but1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but1__INTC_MASK EQU 0x200
but1__INTC_NUMBER EQU 9
but1__INTC_PRIOR_NUM EQU 7
but1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
but1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MLIN1 */
MLIN1__0__MASK EQU 0x20
MLIN1__0__PC EQU CYREG_PRT6_PC5
MLIN1__0__PORT EQU 6
MLIN1__0__SHIFT EQU 5
MLIN1__AG EQU CYREG_PRT6_AG
MLIN1__AMUX EQU CYREG_PRT6_AMUX
MLIN1__BIE EQU CYREG_PRT6_BIE
MLIN1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MLIN1__BYP EQU CYREG_PRT6_BYP
MLIN1__CTL EQU CYREG_PRT6_CTL
MLIN1__DM0 EQU CYREG_PRT6_DM0
MLIN1__DM1 EQU CYREG_PRT6_DM1
MLIN1__DM2 EQU CYREG_PRT6_DM2
MLIN1__DR EQU CYREG_PRT6_DR
MLIN1__INP_DIS EQU CYREG_PRT6_INP_DIS
MLIN1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MLIN1__LCD_EN EQU CYREG_PRT6_LCD_EN
MLIN1__MASK EQU 0x20
MLIN1__PORT EQU 6
MLIN1__PRT EQU CYREG_PRT6_PRT
MLIN1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MLIN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MLIN1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MLIN1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MLIN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MLIN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MLIN1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MLIN1__PS EQU CYREG_PRT6_PS
MLIN1__SHIFT EQU 5
MLIN1__SLW EQU CYREG_PRT6_SLW

/* MLIN2 */
MLIN2__0__MASK EQU 0x40
MLIN2__0__PC EQU CYREG_PRT6_PC6
MLIN2__0__PORT EQU 6
MLIN2__0__SHIFT EQU 6
MLIN2__AG EQU CYREG_PRT6_AG
MLIN2__AMUX EQU CYREG_PRT6_AMUX
MLIN2__BIE EQU CYREG_PRT6_BIE
MLIN2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MLIN2__BYP EQU CYREG_PRT6_BYP
MLIN2__CTL EQU CYREG_PRT6_CTL
MLIN2__DM0 EQU CYREG_PRT6_DM0
MLIN2__DM1 EQU CYREG_PRT6_DM1
MLIN2__DM2 EQU CYREG_PRT6_DM2
MLIN2__DR EQU CYREG_PRT6_DR
MLIN2__INP_DIS EQU CYREG_PRT6_INP_DIS
MLIN2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MLIN2__LCD_EN EQU CYREG_PRT6_LCD_EN
MLIN2__MASK EQU 0x40
MLIN2__PORT EQU 6
MLIN2__PRT EQU CYREG_PRT6_PRT
MLIN2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MLIN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MLIN2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MLIN2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MLIN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MLIN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MLIN2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MLIN2__PS EQU CYREG_PRT6_PS
MLIN2__SHIFT EQU 6
MLIN2__SLW EQU CYREG_PRT6_SLW

/* MRIN1 */
MRIN1__0__MASK EQU 0x80
MRIN1__0__PC EQU CYREG_PRT6_PC7
MRIN1__0__PORT EQU 6
MRIN1__0__SHIFT EQU 7
MRIN1__AG EQU CYREG_PRT6_AG
MRIN1__AMUX EQU CYREG_PRT6_AMUX
MRIN1__BIE EQU CYREG_PRT6_BIE
MRIN1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MRIN1__BYP EQU CYREG_PRT6_BYP
MRIN1__CTL EQU CYREG_PRT6_CTL
MRIN1__DM0 EQU CYREG_PRT6_DM0
MRIN1__DM1 EQU CYREG_PRT6_DM1
MRIN1__DM2 EQU CYREG_PRT6_DM2
MRIN1__DR EQU CYREG_PRT6_DR
MRIN1__INP_DIS EQU CYREG_PRT6_INP_DIS
MRIN1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MRIN1__LCD_EN EQU CYREG_PRT6_LCD_EN
MRIN1__MASK EQU 0x80
MRIN1__PORT EQU 6
MRIN1__PRT EQU CYREG_PRT6_PRT
MRIN1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MRIN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MRIN1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MRIN1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MRIN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MRIN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MRIN1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MRIN1__PS EQU CYREG_PRT6_PS
MRIN1__SHIFT EQU 7
MRIN1__SLW EQU CYREG_PRT6_SLW

/* MRIN2 */
MRIN2__0__MASK EQU 0x01
MRIN2__0__PC EQU CYREG_PRT5_PC0
MRIN2__0__PORT EQU 5
MRIN2__0__SHIFT EQU 0
MRIN2__AG EQU CYREG_PRT5_AG
MRIN2__AMUX EQU CYREG_PRT5_AMUX
MRIN2__BIE EQU CYREG_PRT5_BIE
MRIN2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MRIN2__BYP EQU CYREG_PRT5_BYP
MRIN2__CTL EQU CYREG_PRT5_CTL
MRIN2__DM0 EQU CYREG_PRT5_DM0
MRIN2__DM1 EQU CYREG_PRT5_DM1
MRIN2__DM2 EQU CYREG_PRT5_DM2
MRIN2__DR EQU CYREG_PRT5_DR
MRIN2__INP_DIS EQU CYREG_PRT5_INP_DIS
MRIN2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MRIN2__LCD_EN EQU CYREG_PRT5_LCD_EN
MRIN2__MASK EQU 0x01
MRIN2__PORT EQU 5
MRIN2__PRT EQU CYREG_PRT5_PRT
MRIN2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MRIN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MRIN2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MRIN2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MRIN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MRIN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MRIN2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MRIN2__PS EQU CYREG_PRT5_PS
MRIN2__SHIFT EQU 0
MRIN2__SLW EQU CYREG_PRT5_SLW

/* WHITE */
WHITE__0__MASK EQU 0x10
WHITE__0__PC EQU CYREG_PRT5_PC4
WHITE__0__PORT EQU 5
WHITE__0__SHIFT EQU 4
WHITE__AG EQU CYREG_PRT5_AG
WHITE__AMUX EQU CYREG_PRT5_AMUX
WHITE__BIE EQU CYREG_PRT5_BIE
WHITE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
WHITE__BYP EQU CYREG_PRT5_BYP
WHITE__CTL EQU CYREG_PRT5_CTL
WHITE__DM0 EQU CYREG_PRT5_DM0
WHITE__DM1 EQU CYREG_PRT5_DM1
WHITE__DM2 EQU CYREG_PRT5_DM2
WHITE__DR EQU CYREG_PRT5_DR
WHITE__INP_DIS EQU CYREG_PRT5_INP_DIS
WHITE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
WHITE__LCD_EN EQU CYREG_PRT5_LCD_EN
WHITE__MASK EQU 0x10
WHITE__PORT EQU 5
WHITE__PRT EQU CYREG_PRT5_PRT
WHITE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
WHITE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
WHITE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
WHITE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
WHITE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
WHITE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
WHITE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
WHITE__PS EQU CYREG_PRT5_PS
WHITE__SHIFT EQU 4
WHITE__SLW EQU CYREG_PRT5_SLW

/* Button_Button */
Button_Button__0__AG EQU CYREG_PRT5_AG
Button_Button__0__AMUX EQU CYREG_PRT5_AMUX
Button_Button__0__BIE EQU CYREG_PRT5_BIE
Button_Button__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Button_Button__0__BYP EQU CYREG_PRT5_BYP
Button_Button__0__CTL EQU CYREG_PRT5_CTL
Button_Button__0__DM0 EQU CYREG_PRT5_DM0
Button_Button__0__DM1 EQU CYREG_PRT5_DM1
Button_Button__0__DM2 EQU CYREG_PRT5_DM2
Button_Button__0__DR EQU CYREG_PRT5_DR
Button_Button__0__INP_DIS EQU CYREG_PRT5_INP_DIS
Button_Button__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Button_Button__0__LCD_EN EQU CYREG_PRT5_LCD_EN
Button_Button__0__MASK EQU 0x80
Button_Button__0__PC EQU CYREG_PRT5_PC7
Button_Button__0__PORT EQU 5
Button_Button__0__PRT EQU CYREG_PRT5_PRT
Button_Button__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Button_Button__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Button_Button__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Button_Button__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Button_Button__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Button_Button__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Button_Button__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Button_Button__0__PS EQU CYREG_PRT5_PS
Button_Button__0__SHIFT EQU 7
Button_Button__0__SLW EQU CYREG_PRT5_SLW
Button_Button__1__AG EQU CYREG_PRT6_AG
Button_Button__1__AMUX EQU CYREG_PRT6_AMUX
Button_Button__1__BIE EQU CYREG_PRT6_BIE
Button_Button__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Button_Button__1__BYP EQU CYREG_PRT6_BYP
Button_Button__1__CTL EQU CYREG_PRT6_CTL
Button_Button__1__DM0 EQU CYREG_PRT6_DM0
Button_Button__1__DM1 EQU CYREG_PRT6_DM1
Button_Button__1__DM2 EQU CYREG_PRT6_DM2
Button_Button__1__DR EQU CYREG_PRT6_DR
Button_Button__1__INP_DIS EQU CYREG_PRT6_INP_DIS
Button_Button__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Button_Button__1__LCD_EN EQU CYREG_PRT6_LCD_EN
Button_Button__1__MASK EQU 0x10
Button_Button__1__PC EQU CYREG_PRT6_PC4
Button_Button__1__PORT EQU 6
Button_Button__1__PRT EQU CYREG_PRT6_PRT
Button_Button__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Button_Button__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Button_Button__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Button_Button__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Button_Button__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Button_Button__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Button_Button__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Button_Button__1__PS EQU CYREG_PRT6_PS
Button_Button__1__SHIFT EQU 4
Button_Button__1__SLW EQU CYREG_PRT6_SLW

/* Button_PWM_PWMHW */
Button_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Button_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Button_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Button_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Button_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Button_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Button_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Button_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
Button_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
Button_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Button_PWM_PWMHW__PM_ACT_MSK EQU 0x01
Button_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Button_PWM_PWMHW__PM_STBY_MSK EQU 0x01
Button_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
Button_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
Button_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Camera_CLK */
Camera_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Camera_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Camera_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Camera_CLK__CFG2_SRC_SEL_MASK EQU 0x07
Camera_CLK__INDEX EQU 0x00
Camera_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Camera_CLK__PM_ACT_MSK EQU 0x01
Camera_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Camera_CLK__PM_STBY_MSK EQU 0x01

/* Camera_D */
Camera_D__0__AG EQU CYREG_PRT4_AG
Camera_D__0__AMUX EQU CYREG_PRT4_AMUX
Camera_D__0__BIE EQU CYREG_PRT4_BIE
Camera_D__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__0__BYP EQU CYREG_PRT4_BYP
Camera_D__0__CTL EQU CYREG_PRT4_CTL
Camera_D__0__DM0 EQU CYREG_PRT4_DM0
Camera_D__0__DM1 EQU CYREG_PRT4_DM1
Camera_D__0__DM2 EQU CYREG_PRT4_DM2
Camera_D__0__DR EQU CYREG_PRT4_DR
Camera_D__0__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__0__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__0__MASK EQU 0x80
Camera_D__0__PC EQU CYREG_PRT4_PC7
Camera_D__0__PORT EQU 4
Camera_D__0__PRT EQU CYREG_PRT4_PRT
Camera_D__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__0__PS EQU CYREG_PRT4_PS
Camera_D__0__SHIFT EQU 7
Camera_D__0__SLW EQU CYREG_PRT4_SLW
Camera_D__1__AG EQU CYREG_PRT4_AG
Camera_D__1__AMUX EQU CYREG_PRT4_AMUX
Camera_D__1__BIE EQU CYREG_PRT4_BIE
Camera_D__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__1__BYP EQU CYREG_PRT4_BYP
Camera_D__1__CTL EQU CYREG_PRT4_CTL
Camera_D__1__DM0 EQU CYREG_PRT4_DM0
Camera_D__1__DM1 EQU CYREG_PRT4_DM1
Camera_D__1__DM2 EQU CYREG_PRT4_DM2
Camera_D__1__DR EQU CYREG_PRT4_DR
Camera_D__1__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__1__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__1__MASK EQU 0x20
Camera_D__1__PC EQU CYREG_PRT4_PC5
Camera_D__1__PORT EQU 4
Camera_D__1__PRT EQU CYREG_PRT4_PRT
Camera_D__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__1__PS EQU CYREG_PRT4_PS
Camera_D__1__SHIFT EQU 5
Camera_D__1__SLW EQU CYREG_PRT4_SLW
Camera_D__2__AG EQU CYREG_PRT4_AG
Camera_D__2__AMUX EQU CYREG_PRT4_AMUX
Camera_D__2__BIE EQU CYREG_PRT4_BIE
Camera_D__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__2__BYP EQU CYREG_PRT4_BYP
Camera_D__2__CTL EQU CYREG_PRT4_CTL
Camera_D__2__DM0 EQU CYREG_PRT4_DM0
Camera_D__2__DM1 EQU CYREG_PRT4_DM1
Camera_D__2__DM2 EQU CYREG_PRT4_DM2
Camera_D__2__DR EQU CYREG_PRT4_DR
Camera_D__2__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__2__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__2__MASK EQU 0x10
Camera_D__2__PC EQU CYREG_PRT4_PC4
Camera_D__2__PORT EQU 4
Camera_D__2__PRT EQU CYREG_PRT4_PRT
Camera_D__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__2__PS EQU CYREG_PRT4_PS
Camera_D__2__SHIFT EQU 4
Camera_D__2__SLW EQU CYREG_PRT4_SLW
Camera_D__3__AG EQU CYREG_PRT4_AG
Camera_D__3__AMUX EQU CYREG_PRT4_AMUX
Camera_D__3__BIE EQU CYREG_PRT4_BIE
Camera_D__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__3__BYP EQU CYREG_PRT4_BYP
Camera_D__3__CTL EQU CYREG_PRT4_CTL
Camera_D__3__DM0 EQU CYREG_PRT4_DM0
Camera_D__3__DM1 EQU CYREG_PRT4_DM1
Camera_D__3__DM2 EQU CYREG_PRT4_DM2
Camera_D__3__DR EQU CYREG_PRT4_DR
Camera_D__3__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__3__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__3__MASK EQU 0x40
Camera_D__3__PC EQU CYREG_PRT4_PC6
Camera_D__3__PORT EQU 4
Camera_D__3__PRT EQU CYREG_PRT4_PRT
Camera_D__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__3__PS EQU CYREG_PRT4_PS
Camera_D__3__SHIFT EQU 6
Camera_D__3__SLW EQU CYREG_PRT4_SLW
Camera_D__4__AG EQU CYREG_PRT6_AG
Camera_D__4__AMUX EQU CYREG_PRT6_AMUX
Camera_D__4__BIE EQU CYREG_PRT6_BIE
Camera_D__4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__4__BYP EQU CYREG_PRT6_BYP
Camera_D__4__CTL EQU CYREG_PRT6_CTL
Camera_D__4__DM0 EQU CYREG_PRT6_DM0
Camera_D__4__DM1 EQU CYREG_PRT6_DM1
Camera_D__4__DM2 EQU CYREG_PRT6_DM2
Camera_D__4__DR EQU CYREG_PRT6_DR
Camera_D__4__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__4__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__4__MASK EQU 0x01
Camera_D__4__PC EQU CYREG_PRT6_PC0
Camera_D__4__PORT EQU 6
Camera_D__4__PRT EQU CYREG_PRT6_PRT
Camera_D__4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__4__PS EQU CYREG_PRT6_PS
Camera_D__4__SHIFT EQU 0
Camera_D__4__SLW EQU CYREG_PRT6_SLW
Camera_D__5__AG EQU CYREG_PRT6_AG
Camera_D__5__AMUX EQU CYREG_PRT6_AMUX
Camera_D__5__BIE EQU CYREG_PRT6_BIE
Camera_D__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__5__BYP EQU CYREG_PRT6_BYP
Camera_D__5__CTL EQU CYREG_PRT6_CTL
Camera_D__5__DM0 EQU CYREG_PRT6_DM0
Camera_D__5__DM1 EQU CYREG_PRT6_DM1
Camera_D__5__DM2 EQU CYREG_PRT6_DM2
Camera_D__5__DR EQU CYREG_PRT6_DR
Camera_D__5__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__5__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__5__MASK EQU 0x04
Camera_D__5__PC EQU CYREG_PRT6_PC2
Camera_D__5__PORT EQU 6
Camera_D__5__PRT EQU CYREG_PRT6_PRT
Camera_D__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__5__PS EQU CYREG_PRT6_PS
Camera_D__5__SHIFT EQU 2
Camera_D__5__SLW EQU CYREG_PRT6_SLW
Camera_D__6__AG EQU CYREG_PRT6_AG
Camera_D__6__AMUX EQU CYREG_PRT6_AMUX
Camera_D__6__BIE EQU CYREG_PRT6_BIE
Camera_D__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__6__BYP EQU CYREG_PRT6_BYP
Camera_D__6__CTL EQU CYREG_PRT6_CTL
Camera_D__6__DM0 EQU CYREG_PRT6_DM0
Camera_D__6__DM1 EQU CYREG_PRT6_DM1
Camera_D__6__DM2 EQU CYREG_PRT6_DM2
Camera_D__6__DR EQU CYREG_PRT6_DR
Camera_D__6__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__6__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__6__MASK EQU 0x08
Camera_D__6__PC EQU CYREG_PRT6_PC3
Camera_D__6__PORT EQU 6
Camera_D__6__PRT EQU CYREG_PRT6_PRT
Camera_D__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__6__PS EQU CYREG_PRT6_PS
Camera_D__6__SHIFT EQU 3
Camera_D__6__SLW EQU CYREG_PRT6_SLW
Camera_D__7__AG EQU CYREG_PRT15_AG
Camera_D__7__AMUX EQU CYREG_PRT15_AMUX
Camera_D__7__BIE EQU CYREG_PRT15_BIE
Camera_D__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Camera_D__7__BYP EQU CYREG_PRT15_BYP
Camera_D__7__CTL EQU CYREG_PRT15_CTL
Camera_D__7__DM0 EQU CYREG_PRT15_DM0
Camera_D__7__DM1 EQU CYREG_PRT15_DM1
Camera_D__7__DM2 EQU CYREG_PRT15_DM2
Camera_D__7__DR EQU CYREG_PRT15_DR
Camera_D__7__INP_DIS EQU CYREG_PRT15_INP_DIS
Camera_D__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Camera_D__7__LCD_EN EQU CYREG_PRT15_LCD_EN
Camera_D__7__MASK EQU 0x20
Camera_D__7__PC EQU CYREG_IO_PC_PRT15_PC5
Camera_D__7__PORT EQU 15
Camera_D__7__PRT EQU CYREG_PRT15_PRT
Camera_D__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Camera_D__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Camera_D__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Camera_D__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Camera_D__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Camera_D__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Camera_D__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Camera_D__7__PS EQU CYREG_PRT15_PS
Camera_D__7__SHIFT EQU 5
Camera_D__7__SLW EQU CYREG_PRT15_SLW

/* Camera_DMA */
Camera_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Camera_DMA__DRQ_NUMBER EQU 0
Camera_DMA__NUMBEROF_TDS EQU 0
Camera_DMA__PRIORITY EQU 2
Camera_DMA__TERMIN_EN EQU 0
Camera_DMA__TERMIN_SEL EQU 0
Camera_DMA__TERMOUT0_EN EQU 0
Camera_DMA__TERMOUT0_SEL EQU 0
Camera_DMA__TERMOUT1_EN EQU 0
Camera_DMA__TERMOUT1_SEL EQU 0

/* Camera_FIFO */
Camera_FIFO_dp__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Camera_FIFO_dp__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Camera_FIFO_dp__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Camera_FIFO_dp__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Camera_FIFO_dp__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Camera_FIFO_dp__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Camera_FIFO_dp__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Camera_FIFO_dp__A0_REG EQU CYREG_B0_UDB14_A0
Camera_FIFO_dp__A1_REG EQU CYREG_B0_UDB14_A1
Camera_FIFO_dp__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Camera_FIFO_dp__D0_REG EQU CYREG_B0_UDB14_D0
Camera_FIFO_dp__D1_REG EQU CYREG_B0_UDB14_D1
Camera_FIFO_dp__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Camera_FIFO_dp__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Camera_FIFO_dp__F0_REG EQU CYREG_B0_UDB14_F0
Camera_FIFO_dp__F1_REG EQU CYREG_B0_UDB14_F1
Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Camera_FIFO_dp_PI__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Camera_FIFO_dp_PI__MASK_REG EQU CYREG_B0_UDB14_MSK
Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Camera_FIFO_dp_PI__STATUS_REG EQU CYREG_B0_UDB14_ST

/* Camera_HREF */
Camera_HREF__0__MASK EQU 0x01
Camera_HREF__0__PC EQU CYREG_PRT2_PC0
Camera_HREF__0__PORT EQU 2
Camera_HREF__0__SHIFT EQU 0
Camera_HREF__AG EQU CYREG_PRT2_AG
Camera_HREF__AMUX EQU CYREG_PRT2_AMUX
Camera_HREF__BIE EQU CYREG_PRT2_BIE
Camera_HREF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_HREF__BYP EQU CYREG_PRT2_BYP
Camera_HREF__CTL EQU CYREG_PRT2_CTL
Camera_HREF__DM0 EQU CYREG_PRT2_DM0
Camera_HREF__DM1 EQU CYREG_PRT2_DM1
Camera_HREF__DM2 EQU CYREG_PRT2_DM2
Camera_HREF__DR EQU CYREG_PRT2_DR
Camera_HREF__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_HREF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_HREF__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_HREF__MASK EQU 0x01
Camera_HREF__PORT EQU 2
Camera_HREF__PRT EQU CYREG_PRT2_PRT
Camera_HREF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_HREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_HREF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_HREF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_HREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_HREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_HREF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_HREF__PS EQU CYREG_PRT2_PS
Camera_HREF__SHIFT EQU 0
Camera_HREF__SLW EQU CYREG_PRT2_SLW

/* Camera_I2C_I2C_FF */
Camera_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
Camera_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
Camera_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
Camera_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
Camera_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
Camera_I2C_I2C_FF__D EQU CYREG_I2C_D
Camera_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
Camera_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Camera_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
Camera_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Camera_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
Camera_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
Camera_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
Camera_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
Camera_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
Camera_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Camera_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
Camera_I2C_I2C_IRQ__INTC_NUMBER EQU 15
Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
Camera_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Camera_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Camera_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Camera_PCLK */
Camera_PCLK__0__MASK EQU 0x02
Camera_PCLK__0__PC EQU CYREG_PRT6_PC1
Camera_PCLK__0__PORT EQU 6
Camera_PCLK__0__SHIFT EQU 1
Camera_PCLK__AG EQU CYREG_PRT6_AG
Camera_PCLK__AMUX EQU CYREG_PRT6_AMUX
Camera_PCLK__BIE EQU CYREG_PRT6_BIE
Camera_PCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_PCLK__BYP EQU CYREG_PRT6_BYP
Camera_PCLK__CTL EQU CYREG_PRT6_CTL
Camera_PCLK__DM0 EQU CYREG_PRT6_DM0
Camera_PCLK__DM1 EQU CYREG_PRT6_DM1
Camera_PCLK__DM2 EQU CYREG_PRT6_DM2
Camera_PCLK__DR EQU CYREG_PRT6_DR
Camera_PCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_PCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_PCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_PCLK__MASK EQU 0x02
Camera_PCLK__PORT EQU 6
Camera_PCLK__PRT EQU CYREG_PRT6_PRT
Camera_PCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_PCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_PCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_PCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_PCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_PCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_PCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_PCLK__PS EQU CYREG_PRT6_PS
Camera_PCLK__SHIFT EQU 1
Camera_PCLK__SLW EQU CYREG_PRT6_SLW

/* Camera_SIOC */
Camera_SIOC__0__MASK EQU 0x10
Camera_SIOC__0__PC EQU CYREG_PRT2_PC4
Camera_SIOC__0__PORT EQU 2
Camera_SIOC__0__SHIFT EQU 4
Camera_SIOC__AG EQU CYREG_PRT2_AG
Camera_SIOC__AMUX EQU CYREG_PRT2_AMUX
Camera_SIOC__BIE EQU CYREG_PRT2_BIE
Camera_SIOC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_SIOC__BYP EQU CYREG_PRT2_BYP
Camera_SIOC__CTL EQU CYREG_PRT2_CTL
Camera_SIOC__DM0 EQU CYREG_PRT2_DM0
Camera_SIOC__DM1 EQU CYREG_PRT2_DM1
Camera_SIOC__DM2 EQU CYREG_PRT2_DM2
Camera_SIOC__DR EQU CYREG_PRT2_DR
Camera_SIOC__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_SIOC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_SIOC__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_SIOC__MASK EQU 0x10
Camera_SIOC__PORT EQU 2
Camera_SIOC__PRT EQU CYREG_PRT2_PRT
Camera_SIOC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_SIOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_SIOC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_SIOC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_SIOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_SIOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_SIOC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_SIOC__PS EQU CYREG_PRT2_PS
Camera_SIOC__SHIFT EQU 4
Camera_SIOC__SLW EQU CYREG_PRT2_SLW

/* Camera_SIOD */
Camera_SIOD__0__MASK EQU 0x20
Camera_SIOD__0__PC EQU CYREG_PRT2_PC5
Camera_SIOD__0__PORT EQU 2
Camera_SIOD__0__SHIFT EQU 5
Camera_SIOD__AG EQU CYREG_PRT2_AG
Camera_SIOD__AMUX EQU CYREG_PRT2_AMUX
Camera_SIOD__BIE EQU CYREG_PRT2_BIE
Camera_SIOD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_SIOD__BYP EQU CYREG_PRT2_BYP
Camera_SIOD__CTL EQU CYREG_PRT2_CTL
Camera_SIOD__DM0 EQU CYREG_PRT2_DM0
Camera_SIOD__DM1 EQU CYREG_PRT2_DM1
Camera_SIOD__DM2 EQU CYREG_PRT2_DM2
Camera_SIOD__DR EQU CYREG_PRT2_DR
Camera_SIOD__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_SIOD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_SIOD__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_SIOD__MASK EQU 0x20
Camera_SIOD__PORT EQU 2
Camera_SIOD__PRT EQU CYREG_PRT2_PRT
Camera_SIOD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_SIOD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_SIOD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_SIOD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_SIOD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_SIOD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_SIOD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_SIOD__PS EQU CYREG_PRT2_PS
Camera_SIOD__SHIFT EQU 5
Camera_SIOD__SLW EQU CYREG_PRT2_SLW

/* Camera_VSYNC */
Camera_VSYNC__0__MASK EQU 0x04
Camera_VSYNC__0__PC EQU CYREG_PRT2_PC2
Camera_VSYNC__0__PORT EQU 2
Camera_VSYNC__0__SHIFT EQU 2
Camera_VSYNC__AG EQU CYREG_PRT2_AG
Camera_VSYNC__AMUX EQU CYREG_PRT2_AMUX
Camera_VSYNC__BIE EQU CYREG_PRT2_BIE
Camera_VSYNC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_VSYNC__BYP EQU CYREG_PRT2_BYP
Camera_VSYNC__CTL EQU CYREG_PRT2_CTL
Camera_VSYNC__DM0 EQU CYREG_PRT2_DM0
Camera_VSYNC__DM1 EQU CYREG_PRT2_DM1
Camera_VSYNC__DM2 EQU CYREG_PRT2_DM2
Camera_VSYNC__DR EQU CYREG_PRT2_DR
Camera_VSYNC__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_VSYNC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_VSYNC__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_VSYNC__MASK EQU 0x04
Camera_VSYNC__PORT EQU 2
Camera_VSYNC__PRT EQU CYREG_PRT2_PRT
Camera_VSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_VSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_VSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_VSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_VSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_VSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_VSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_VSYNC__PS EQU CYREG_PRT2_PS
Camera_VSYNC__SHIFT EQU 2
Camera_VSYNC__SLW EQU CYREG_PRT2_SLW

/* Camera_XCLK */
Camera_XCLK__0__MASK EQU 0x10
Camera_XCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
Camera_XCLK__0__PORT EQU 15
Camera_XCLK__0__SHIFT EQU 4
Camera_XCLK__AG EQU CYREG_PRT15_AG
Camera_XCLK__AMUX EQU CYREG_PRT15_AMUX
Camera_XCLK__BIE EQU CYREG_PRT15_BIE
Camera_XCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Camera_XCLK__BYP EQU CYREG_PRT15_BYP
Camera_XCLK__CTL EQU CYREG_PRT15_CTL
Camera_XCLK__DM0 EQU CYREG_PRT15_DM0
Camera_XCLK__DM1 EQU CYREG_PRT15_DM1
Camera_XCLK__DM2 EQU CYREG_PRT15_DM2
Camera_XCLK__DR EQU CYREG_PRT15_DR
Camera_XCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
Camera_XCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Camera_XCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
Camera_XCLK__MASK EQU 0x10
Camera_XCLK__PORT EQU 15
Camera_XCLK__PRT EQU CYREG_PRT15_PRT
Camera_XCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Camera_XCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Camera_XCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Camera_XCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Camera_XCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Camera_XCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Camera_XCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Camera_XCLK__PS EQU CYREG_PRT15_PS
Camera_XCLK__SHIFT EQU 4
Camera_XCLK__SLW EQU CYREG_PRT15_SLW

/* HC_ISR */
HC_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HC_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HC_ISR__INTC_MASK EQU 0x02
HC_ISR__INTC_NUMBER EQU 1
HC_ISR__INTC_PRIOR_NUM EQU 7
HC_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
HC_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HC_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* HC_ISR_S */
HC_ISR_S__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HC_ISR_S__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HC_ISR_S__INTC_MASK EQU 0x04
HC_ISR_S__INTC_NUMBER EQU 2
HC_ISR_S__INTC_PRIOR_NUM EQU 7
HC_ISR_S__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
HC_ISR_S__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HC_ISR_S__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* HC_PWM_PWMUDB */
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
HC_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HC_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
HC_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HC_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
HC_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
HC_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
HC_PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
HC_PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
HC_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
HC_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
HC_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
HC_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
HC_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
HC_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
HC_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
HC_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
HC_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
HC_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
HC_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
HC_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
HC_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
HC_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
HC_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
HC_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
HC_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
HC_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

/* HC_PWM_S_PWMUDB */
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
HC_PWM_S_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HC_PWM_S_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HC_PWM_S_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
HC_PWM_S_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
HC_PWM_S_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
HC_PWM_S_PWMUDB_genblk8_stsreg__0__POS EQU 0
HC_PWM_S_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
HC_PWM_S_PWMUDB_genblk8_stsreg__1__POS EQU 1
HC_PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
HC_PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
HC_PWM_S_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
HC_PWM_S_PWMUDB_genblk8_stsreg__2__POS EQU 2
HC_PWM_S_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
HC_PWM_S_PWMUDB_genblk8_stsreg__3__POS EQU 3
HC_PWM_S_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
HC_PWM_S_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* HC_REG */
HC_REG_Sync_ctrl_reg__0__MASK EQU 0x01
HC_REG_Sync_ctrl_reg__0__POS EQU 0
HC_REG_Sync_ctrl_reg__1__MASK EQU 0x02
HC_REG_Sync_ctrl_reg__1__POS EQU 1
HC_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
HC_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
HC_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
HC_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
HC_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
HC_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
HC_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
HC_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
HC_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
HC_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
HC_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
HC_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
HC_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
HC_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
HC_REG_Sync_ctrl_reg__MASK EQU 0x03
HC_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
HC_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
HC_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* IR_PWM_PWMUDB */
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
IR_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
IR_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
IR_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
IR_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
IR_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
IR_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
IR_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
IR_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
IR_PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
IR_PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
IR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
IR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
IR_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
IR_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
IR_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
IR_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
IR_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
IR_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
IR_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
IR_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
IR_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
IR_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
IR_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
IR_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
IR_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
IR_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
IR_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
IR_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
IR_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
IR_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
IR_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
IR_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
IR_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
IR_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
IR_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
IR_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
IR_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
IR_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
IR_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
IR_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
IR_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
IR_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
IR_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
IR_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

/* IR_REG */
IR_REG_Sync_ctrl_reg__0__MASK EQU 0x01
IR_REG_Sync_ctrl_reg__0__POS EQU 0
IR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
IR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
IR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
IR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
IR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
IR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
IR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
IR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
IR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
IR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
IR_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
IR_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
IR_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
IR_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
IR_REG_Sync_ctrl_reg__MASK EQU 0x01
IR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
IR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
IR_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* ORANGE */
ORANGE__0__MASK EQU 0x40
ORANGE__0__PC EQU CYREG_PRT5_PC6
ORANGE__0__PORT EQU 5
ORANGE__0__SHIFT EQU 6
ORANGE__AG EQU CYREG_PRT5_AG
ORANGE__AMUX EQU CYREG_PRT5_AMUX
ORANGE__BIE EQU CYREG_PRT5_BIE
ORANGE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ORANGE__BYP EQU CYREG_PRT5_BYP
ORANGE__CTL EQU CYREG_PRT5_CTL
ORANGE__DM0 EQU CYREG_PRT5_DM0
ORANGE__DM1 EQU CYREG_PRT5_DM1
ORANGE__DM2 EQU CYREG_PRT5_DM2
ORANGE__DR EQU CYREG_PRT5_DR
ORANGE__INP_DIS EQU CYREG_PRT5_INP_DIS
ORANGE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ORANGE__LCD_EN EQU CYREG_PRT5_LCD_EN
ORANGE__MASK EQU 0x40
ORANGE__PORT EQU 5
ORANGE__PRT EQU CYREG_PRT5_PRT
ORANGE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ORANGE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ORANGE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ORANGE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ORANGE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ORANGE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ORANGE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ORANGE__PS EQU CYREG_PRT5_PS
ORANGE__SHIFT EQU 6
ORANGE__SLW EQU CYREG_PRT5_SLW

/* ARM_PIN */
ARM_PIN__0__MASK EQU 0x10
ARM_PIN__0__PC EQU CYREG_PRT0_PC4
ARM_PIN__0__PORT EQU 0
ARM_PIN__0__SHIFT EQU 4
ARM_PIN__AG EQU CYREG_PRT0_AG
ARM_PIN__AMUX EQU CYREG_PRT0_AMUX
ARM_PIN__BIE EQU CYREG_PRT0_BIE
ARM_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ARM_PIN__BYP EQU CYREG_PRT0_BYP
ARM_PIN__CTL EQU CYREG_PRT0_CTL
ARM_PIN__DM0 EQU CYREG_PRT0_DM0
ARM_PIN__DM1 EQU CYREG_PRT0_DM1
ARM_PIN__DM2 EQU CYREG_PRT0_DM2
ARM_PIN__DR EQU CYREG_PRT0_DR
ARM_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
ARM_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ARM_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
ARM_PIN__MASK EQU 0x10
ARM_PIN__PORT EQU 0
ARM_PIN__PRT EQU CYREG_PRT0_PRT
ARM_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ARM_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ARM_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ARM_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ARM_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ARM_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ARM_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ARM_PIN__PS EQU CYREG_PRT0_PS
ARM_PIN__SHIFT EQU 4
ARM_PIN__SLW EQU CYREG_PRT0_SLW

/* Arm_PWM_PWMUDB */
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Arm_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Arm_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Arm_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Arm_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Arm_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Arm_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Arm_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Arm_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Arm_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Arm_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Arm_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Arm_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Arm_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Arm_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Arm_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Arm_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* HC_ECHO */
HC_ECHO__0__MASK EQU 0x04
HC_ECHO__0__PC EQU CYREG_PRT3_PC2
HC_ECHO__0__PORT EQU 3
HC_ECHO__0__SHIFT EQU 2
HC_ECHO__AG EQU CYREG_PRT3_AG
HC_ECHO__AMUX EQU CYREG_PRT3_AMUX
HC_ECHO__BIE EQU CYREG_PRT3_BIE
HC_ECHO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_ECHO__BYP EQU CYREG_PRT3_BYP
HC_ECHO__CTL EQU CYREG_PRT3_CTL
HC_ECHO__DM0 EQU CYREG_PRT3_DM0
HC_ECHO__DM1 EQU CYREG_PRT3_DM1
HC_ECHO__DM2 EQU CYREG_PRT3_DM2
HC_ECHO__DR EQU CYREG_PRT3_DR
HC_ECHO__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_ECHO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_ECHO__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_ECHO__MASK EQU 0x04
HC_ECHO__PORT EQU 3
HC_ECHO__PRT EQU CYREG_PRT3_PRT
HC_ECHO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_ECHO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_ECHO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_ECHO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_ECHO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_ECHO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_ECHO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_ECHO__PS EQU CYREG_PRT3_PS
HC_ECHO__SHIFT EQU 2
HC_ECHO__SLW EQU CYREG_PRT3_SLW

/* HC_ECHO_L */
HC_ECHO_L__0__MASK EQU 0x40
HC_ECHO_L__0__PC EQU CYREG_PRT3_PC6
HC_ECHO_L__0__PORT EQU 3
HC_ECHO_L__0__SHIFT EQU 6
HC_ECHO_L__AG EQU CYREG_PRT3_AG
HC_ECHO_L__AMUX EQU CYREG_PRT3_AMUX
HC_ECHO_L__BIE EQU CYREG_PRT3_BIE
HC_ECHO_L__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_ECHO_L__BYP EQU CYREG_PRT3_BYP
HC_ECHO_L__CTL EQU CYREG_PRT3_CTL
HC_ECHO_L__DM0 EQU CYREG_PRT3_DM0
HC_ECHO_L__DM1 EQU CYREG_PRT3_DM1
HC_ECHO_L__DM2 EQU CYREG_PRT3_DM2
HC_ECHO_L__DR EQU CYREG_PRT3_DR
HC_ECHO_L__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_ECHO_L__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_ECHO_L__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_ECHO_L__MASK EQU 0x40
HC_ECHO_L__PORT EQU 3
HC_ECHO_L__PRT EQU CYREG_PRT3_PRT
HC_ECHO_L__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_ECHO_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_ECHO_L__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_ECHO_L__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_ECHO_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_ECHO_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_ECHO_L__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_ECHO_L__PS EQU CYREG_PRT3_PS
HC_ECHO_L__SHIFT EQU 6
HC_ECHO_L__SLW EQU CYREG_PRT3_SLW

/* HC_ECHO_S */
HC_ECHO_S__0__MASK EQU 0x10
HC_ECHO_S__0__PC EQU CYREG_PRT3_PC4
HC_ECHO_S__0__PORT EQU 3
HC_ECHO_S__0__SHIFT EQU 4
HC_ECHO_S__AG EQU CYREG_PRT3_AG
HC_ECHO_S__AMUX EQU CYREG_PRT3_AMUX
HC_ECHO_S__BIE EQU CYREG_PRT3_BIE
HC_ECHO_S__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_ECHO_S__BYP EQU CYREG_PRT3_BYP
HC_ECHO_S__CTL EQU CYREG_PRT3_CTL
HC_ECHO_S__DM0 EQU CYREG_PRT3_DM0
HC_ECHO_S__DM1 EQU CYREG_PRT3_DM1
HC_ECHO_S__DM2 EQU CYREG_PRT3_DM2
HC_ECHO_S__DR EQU CYREG_PRT3_DR
HC_ECHO_S__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_ECHO_S__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_ECHO_S__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_ECHO_S__MASK EQU 0x10
HC_ECHO_S__PORT EQU 3
HC_ECHO_S__PRT EQU CYREG_PRT3_PRT
HC_ECHO_S__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_ECHO_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_ECHO_S__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_ECHO_S__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_ECHO_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_ECHO_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_ECHO_S__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_ECHO_S__PS EQU CYREG_PRT3_PS
HC_ECHO_S__SHIFT EQU 4
HC_ECHO_S__SLW EQU CYREG_PRT3_SLW

/* HC_TRIG */
HC_TRIG__0__MASK EQU 0x08
HC_TRIG__0__PC EQU CYREG_PRT3_PC3
HC_TRIG__0__PORT EQU 3
HC_TRIG__0__SHIFT EQU 3
HC_TRIG__AG EQU CYREG_PRT3_AG
HC_TRIG__AMUX EQU CYREG_PRT3_AMUX
HC_TRIG__BIE EQU CYREG_PRT3_BIE
HC_TRIG__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_TRIG__BYP EQU CYREG_PRT3_BYP
HC_TRIG__CTL EQU CYREG_PRT3_CTL
HC_TRIG__DM0 EQU CYREG_PRT3_DM0
HC_TRIG__DM1 EQU CYREG_PRT3_DM1
HC_TRIG__DM2 EQU CYREG_PRT3_DM2
HC_TRIG__DR EQU CYREG_PRT3_DR
HC_TRIG__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_TRIG__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_TRIG__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_TRIG__MASK EQU 0x08
HC_TRIG__PORT EQU 3
HC_TRIG__PRT EQU CYREG_PRT3_PRT
HC_TRIG__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_TRIG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_TRIG__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_TRIG__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_TRIG__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_TRIG__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_TRIG__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_TRIG__PS EQU CYREG_PRT3_PS
HC_TRIG__SHIFT EQU 3
HC_TRIG__SLW EQU CYREG_PRT3_SLW

/* HC_TRIG_L */
HC_TRIG_L__0__MASK EQU 0x80
HC_TRIG_L__0__PC EQU CYREG_PRT3_PC7
HC_TRIG_L__0__PORT EQU 3
HC_TRIG_L__0__SHIFT EQU 7
HC_TRIG_L__AG EQU CYREG_PRT3_AG
HC_TRIG_L__AMUX EQU CYREG_PRT3_AMUX
HC_TRIG_L__BIE EQU CYREG_PRT3_BIE
HC_TRIG_L__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_TRIG_L__BYP EQU CYREG_PRT3_BYP
HC_TRIG_L__CTL EQU CYREG_PRT3_CTL
HC_TRIG_L__DM0 EQU CYREG_PRT3_DM0
HC_TRIG_L__DM1 EQU CYREG_PRT3_DM1
HC_TRIG_L__DM2 EQU CYREG_PRT3_DM2
HC_TRIG_L__DR EQU CYREG_PRT3_DR
HC_TRIG_L__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_TRIG_L__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_TRIG_L__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_TRIG_L__MASK EQU 0x80
HC_TRIG_L__PORT EQU 3
HC_TRIG_L__PRT EQU CYREG_PRT3_PRT
HC_TRIG_L__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_TRIG_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_TRIG_L__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_TRIG_L__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_TRIG_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_TRIG_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_TRIG_L__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_TRIG_L__PS EQU CYREG_PRT3_PS
HC_TRIG_L__SHIFT EQU 7
HC_TRIG_L__SLW EQU CYREG_PRT3_SLW

/* HC_TRIG_S */
HC_TRIG_S__0__MASK EQU 0x20
HC_TRIG_S__0__PC EQU CYREG_PRT3_PC5
HC_TRIG_S__0__PORT EQU 3
HC_TRIG_S__0__SHIFT EQU 5
HC_TRIG_S__AG EQU CYREG_PRT3_AG
HC_TRIG_S__AMUX EQU CYREG_PRT3_AMUX
HC_TRIG_S__BIE EQU CYREG_PRT3_BIE
HC_TRIG_S__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HC_TRIG_S__BYP EQU CYREG_PRT3_BYP
HC_TRIG_S__CTL EQU CYREG_PRT3_CTL
HC_TRIG_S__DM0 EQU CYREG_PRT3_DM0
HC_TRIG_S__DM1 EQU CYREG_PRT3_DM1
HC_TRIG_S__DM2 EQU CYREG_PRT3_DM2
HC_TRIG_S__DR EQU CYREG_PRT3_DR
HC_TRIG_S__INP_DIS EQU CYREG_PRT3_INP_DIS
HC_TRIG_S__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HC_TRIG_S__LCD_EN EQU CYREG_PRT3_LCD_EN
HC_TRIG_S__MASK EQU 0x20
HC_TRIG_S__PORT EQU 3
HC_TRIG_S__PRT EQU CYREG_PRT3_PRT
HC_TRIG_S__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HC_TRIG_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HC_TRIG_S__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HC_TRIG_S__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HC_TRIG_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HC_TRIG_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HC_TRIG_S__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HC_TRIG_S__PS EQU CYREG_PRT3_PS
HC_TRIG_S__SHIFT EQU 5
HC_TRIG_S__SLW EQU CYREG_PRT3_SLW

/* IR_DONE */
IR_DONE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IR_DONE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IR_DONE__INTC_MASK EQU 0x08
IR_DONE__INTC_NUMBER EQU 3
IR_DONE__INTC_PRIOR_NUM EQU 7
IR_DONE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
IR_DONE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IR_DONE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MOTOR_L_PWMHW */
MOTOR_L_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
MOTOR_L_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
MOTOR_L_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
MOTOR_L_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
MOTOR_L_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
MOTOR_L_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
MOTOR_L_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
MOTOR_L_PWMHW__PER0 EQU CYREG_TMR2_PER0
MOTOR_L_PWMHW__PER1 EQU CYREG_TMR2_PER1
MOTOR_L_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MOTOR_L_PWMHW__PM_ACT_MSK EQU 0x04
MOTOR_L_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MOTOR_L_PWMHW__PM_STBY_MSK EQU 0x04
MOTOR_L_PWMHW__RT0 EQU CYREG_TMR2_RT0
MOTOR_L_PWMHW__RT1 EQU CYREG_TMR2_RT1
MOTOR_L_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* MOTOR_R_PWMHW */
MOTOR_R_PWMHW__CAP0 EQU CYREG_TMR3_CAP0
MOTOR_R_PWMHW__CAP1 EQU CYREG_TMR3_CAP1
MOTOR_R_PWMHW__CFG0 EQU CYREG_TMR3_CFG0
MOTOR_R_PWMHW__CFG1 EQU CYREG_TMR3_CFG1
MOTOR_R_PWMHW__CFG2 EQU CYREG_TMR3_CFG2
MOTOR_R_PWMHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
MOTOR_R_PWMHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
MOTOR_R_PWMHW__PER0 EQU CYREG_TMR3_PER0
MOTOR_R_PWMHW__PER1 EQU CYREG_TMR3_PER1
MOTOR_R_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MOTOR_R_PWMHW__PM_ACT_MSK EQU 0x08
MOTOR_R_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MOTOR_R_PWMHW__PM_STBY_MSK EQU 0x08
MOTOR_R_PWMHW__RT0 EQU CYREG_TMR3_RT0
MOTOR_R_PWMHW__RT1 EQU CYREG_TMR3_RT1
MOTOR_R_PWMHW__SR0 EQU CYREG_TMR3_SR0

/* HC_CLOCK */
HC_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
HC_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
HC_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
HC_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
HC_CLOCK__INDEX EQU 0x03
HC_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HC_CLOCK__PM_ACT_MSK EQU 0x08
HC_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HC_CLOCK__PM_STBY_MSK EQU 0x08

/* HC_Timer_S_TimerUDB */
HC_Timer_S_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
HC_Timer_S_TimerUDB_rstSts_stsreg__0__POS EQU 0
HC_Timer_S_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
HC_Timer_S_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
HC_Timer_S_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
HC_Timer_S_TimerUDB_rstSts_stsreg__2__POS EQU 2
HC_Timer_S_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
HC_Timer_S_TimerUDB_rstSts_stsreg__3__POS EQU 3
HC_Timer_S_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
HC_Timer_S_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
HC_Timer_S_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
HC_Timer_S_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
HC_Timer_S_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
HC_Timer_S_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
HC_Timer_S_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

/* HC_Timer_TimerUDB */
HC_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
HC_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
HC_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
HC_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
HC_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
HC_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
HC_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
HC_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
HC_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
HC_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
HC_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
HC_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
HC_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
HC_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
HC_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
HC_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
HC_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
HC_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
HC_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
HC_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
HC_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
HC_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
HC_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
HC_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
HC_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
HC_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
HC_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
HC_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
HC_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
HC_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* IR_Timer_TimerUDB */
IR_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
IR_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
IR_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
IR_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
IR_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
IR_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
IR_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
IR_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
IR_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
IR_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
IR_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
IR_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
IR_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
IR_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
IR_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
IR_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
IR_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
IR_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
IR_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
IR_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
IR_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
IR_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
IR_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
IR_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
IR_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
IR_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
IR_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
IR_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
IR_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
IR_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
IR_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
IR_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
IR_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
IR_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* BUT_CLOCK */
BUT_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
BUT_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
BUT_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
BUT_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
BUT_CLOCK__INDEX EQU 0x01
BUT_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BUT_CLOCK__PM_ACT_MSK EQU 0x02
BUT_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BUT_CLOCK__PM_STBY_MSK EQU 0x02

/* IRin_left */
IRin_left__0__MASK EQU 0x02
IRin_left__0__PC EQU CYREG_PRT0_PC1
IRin_left__0__PORT EQU 0
IRin_left__0__SHIFT EQU 1
IRin_left__AG EQU CYREG_PRT0_AG
IRin_left__AMUX EQU CYREG_PRT0_AMUX
IRin_left__BIE EQU CYREG_PRT0_BIE
IRin_left__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IRin_left__BYP EQU CYREG_PRT0_BYP
IRin_left__CTL EQU CYREG_PRT0_CTL
IRin_left__DM0 EQU CYREG_PRT0_DM0
IRin_left__DM1 EQU CYREG_PRT0_DM1
IRin_left__DM2 EQU CYREG_PRT0_DM2
IRin_left__DR EQU CYREG_PRT0_DR
IRin_left__INP_DIS EQU CYREG_PRT0_INP_DIS
IRin_left__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IRin_left__LCD_EN EQU CYREG_PRT0_LCD_EN
IRin_left__MASK EQU 0x02
IRin_left__PORT EQU 0
IRin_left__PRT EQU CYREG_PRT0_PRT
IRin_left__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IRin_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IRin_left__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IRin_left__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IRin_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IRin_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IRin_left__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IRin_left__PS EQU CYREG_PRT0_PS
IRin_left__SHIFT EQU 1
IRin_left__SLW EQU CYREG_PRT0_SLW

/* BEAM_Clock */
BEAM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
BEAM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
BEAM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
BEAM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
BEAM_Clock__INDEX EQU 0x05
BEAM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BEAM_Clock__PM_ACT_MSK EQU 0x20
BEAM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BEAM_Clock__PM_STBY_MSK EQU 0x20

/* IRin_front */
IRin_front__0__MASK EQU 0x01
IRin_front__0__PC EQU CYREG_PRT0_PC0
IRin_front__0__PORT EQU 0
IRin_front__0__SHIFT EQU 0
IRin_front__AG EQU CYREG_PRT0_AG
IRin_front__AMUX EQU CYREG_PRT0_AMUX
IRin_front__BIE EQU CYREG_PRT0_BIE
IRin_front__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IRin_front__BYP EQU CYREG_PRT0_BYP
IRin_front__CTL EQU CYREG_PRT0_CTL
IRin_front__DM0 EQU CYREG_PRT0_DM0
IRin_front__DM1 EQU CYREG_PRT0_DM1
IRin_front__DM2 EQU CYREG_PRT0_DM2
IRin_front__DR EQU CYREG_PRT0_DR
IRin_front__INP_DIS EQU CYREG_PRT0_INP_DIS
IRin_front__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IRin_front__LCD_EN EQU CYREG_PRT0_LCD_EN
IRin_front__MASK EQU 0x01
IRin_front__PORT EQU 0
IRin_front__PRT EQU CYREG_PRT0_PRT
IRin_front__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IRin_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IRin_front__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IRin_front__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IRin_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IRin_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IRin_front__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IRin_front__PS EQU CYREG_PRT0_PS
IRin_front__SHIFT EQU 0
IRin_front__SLW EQU CYREG_PRT0_SLW

/* ISR_CHECKP */
ISR_CHECKP__0__MASK EQU 0x04
ISR_CHECKP__0__PC EQU CYREG_PRT0_PC2
ISR_CHECKP__0__PORT EQU 0
ISR_CHECKP__0__SHIFT EQU 2
ISR_CHECKP__AG EQU CYREG_PRT0_AG
ISR_CHECKP__AMUX EQU CYREG_PRT0_AMUX
ISR_CHECKP__BIE EQU CYREG_PRT0_BIE
ISR_CHECKP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ISR_CHECKP__BYP EQU CYREG_PRT0_BYP
ISR_CHECKP__CTL EQU CYREG_PRT0_CTL
ISR_CHECKP__DM0 EQU CYREG_PRT0_DM0
ISR_CHECKP__DM1 EQU CYREG_PRT0_DM1
ISR_CHECKP__DM2 EQU CYREG_PRT0_DM2
ISR_CHECKP__DR EQU CYREG_PRT0_DR
ISR_CHECKP__INP_DIS EQU CYREG_PRT0_INP_DIS
ISR_CHECKP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ISR_CHECKP__LCD_EN EQU CYREG_PRT0_LCD_EN
ISR_CHECKP__MASK EQU 0x04
ISR_CHECKP__PORT EQU 0
ISR_CHECKP__PRT EQU CYREG_PRT0_PRT
ISR_CHECKP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ISR_CHECKP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ISR_CHECKP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ISR_CHECKP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ISR_CHECKP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ISR_CHECKP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ISR_CHECKP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ISR_CHECKP__PS EQU CYREG_PRT0_PS
ISR_CHECKP__SHIFT EQU 2
ISR_CHECKP__SLW EQU CYREG_PRT0_SLW

/* GRIPPER_PIN */
GRIPPER_PIN__0__MASK EQU 0x20
GRIPPER_PIN__0__PC EQU CYREG_PRT0_PC5
GRIPPER_PIN__0__PORT EQU 0
GRIPPER_PIN__0__SHIFT EQU 5
GRIPPER_PIN__AG EQU CYREG_PRT0_AG
GRIPPER_PIN__AMUX EQU CYREG_PRT0_AMUX
GRIPPER_PIN__BIE EQU CYREG_PRT0_BIE
GRIPPER_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
GRIPPER_PIN__BYP EQU CYREG_PRT0_BYP
GRIPPER_PIN__CTL EQU CYREG_PRT0_CTL
GRIPPER_PIN__DM0 EQU CYREG_PRT0_DM0
GRIPPER_PIN__DM1 EQU CYREG_PRT0_DM1
GRIPPER_PIN__DM2 EQU CYREG_PRT0_DM2
GRIPPER_PIN__DR EQU CYREG_PRT0_DR
GRIPPER_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
GRIPPER_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
GRIPPER_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
GRIPPER_PIN__MASK EQU 0x20
GRIPPER_PIN__PORT EQU 0
GRIPPER_PIN__PRT EQU CYREG_PRT0_PRT
GRIPPER_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
GRIPPER_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
GRIPPER_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
GRIPPER_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
GRIPPER_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
GRIPPER_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
GRIPPER_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
GRIPPER_PIN__PS EQU CYREG_PRT0_PS
GRIPPER_PIN__SHIFT EQU 5
GRIPPER_PIN__SLW EQU CYREG_PRT0_SLW

/* Gripper_PWM_PWMHW */
Gripper_PWM_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
Gripper_PWM_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
Gripper_PWM_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
Gripper_PWM_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
Gripper_PWM_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
Gripper_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Gripper_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Gripper_PWM_PWMHW__PER0 EQU CYREG_TMR1_PER0
Gripper_PWM_PWMHW__PER1 EQU CYREG_TMR1_PER1
Gripper_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Gripper_PWM_PWMHW__PM_ACT_MSK EQU 0x02
Gripper_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Gripper_PWM_PWMHW__PM_STBY_MSK EQU 0x02
Gripper_PWM_PWMHW__RT0 EQU CYREG_TMR1_RT0
Gripper_PWM_PWMHW__RT1 EQU CYREG_TMR1_RT1
Gripper_PWM_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* Motor_Clock */
Motor_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Motor_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Motor_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Motor_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Motor_Clock__INDEX EQU 0x04
Motor_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Motor_Clock__PM_ACT_MSK EQU 0x10
Motor_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Motor_Clock__PM_STBY_MSK EQU 0x10

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x06
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x40
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x40

/* COMPASS_DRDY */
COMPASS_DRDY__0__MASK EQU 0x40
COMPASS_DRDY__0__PC EQU CYREG_PRT12_PC6
COMPASS_DRDY__0__PORT EQU 12
COMPASS_DRDY__0__SHIFT EQU 6
COMPASS_DRDY__AG EQU CYREG_PRT12_AG
COMPASS_DRDY__BIE EQU CYREG_PRT12_BIE
COMPASS_DRDY__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COMPASS_DRDY__BYP EQU CYREG_PRT12_BYP
COMPASS_DRDY__DM0 EQU CYREG_PRT12_DM0
COMPASS_DRDY__DM1 EQU CYREG_PRT12_DM1
COMPASS_DRDY__DM2 EQU CYREG_PRT12_DM2
COMPASS_DRDY__DR EQU CYREG_PRT12_DR
COMPASS_DRDY__INP_DIS EQU CYREG_PRT12_INP_DIS
COMPASS_DRDY__MASK EQU 0x40
COMPASS_DRDY__PORT EQU 12
COMPASS_DRDY__PRT EQU CYREG_PRT12_PRT
COMPASS_DRDY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COMPASS_DRDY__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COMPASS_DRDY__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COMPASS_DRDY__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COMPASS_DRDY__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COMPASS_DRDY__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COMPASS_DRDY__PS EQU CYREG_PRT12_PS
COMPASS_DRDY__SHIFT EQU 6
COMPASS_DRDY__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COMPASS_DRDY__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COMPASS_DRDY__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COMPASS_DRDY__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COMPASS_DRDY__SLW EQU CYREG_PRT12_SLW

/* BEAM_BREAK_IN */
BEAM_BREAK_IN__0__MASK EQU 0x02
BEAM_BREAK_IN__0__PC EQU CYREG_PRT12_PC1
BEAM_BREAK_IN__0__PORT EQU 12
BEAM_BREAK_IN__0__SHIFT EQU 1
BEAM_BREAK_IN__AG EQU CYREG_PRT12_AG
BEAM_BREAK_IN__BIE EQU CYREG_PRT12_BIE
BEAM_BREAK_IN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BEAM_BREAK_IN__BYP EQU CYREG_PRT12_BYP
BEAM_BREAK_IN__DM0 EQU CYREG_PRT12_DM0
BEAM_BREAK_IN__DM1 EQU CYREG_PRT12_DM1
BEAM_BREAK_IN__DM2 EQU CYREG_PRT12_DM2
BEAM_BREAK_IN__DR EQU CYREG_PRT12_DR
BEAM_BREAK_IN__INP_DIS EQU CYREG_PRT12_INP_DIS
BEAM_BREAK_IN__MASK EQU 0x02
BEAM_BREAK_IN__PORT EQU 12
BEAM_BREAK_IN__PRT EQU CYREG_PRT12_PRT
BEAM_BREAK_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BEAM_BREAK_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BEAM_BREAK_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BEAM_BREAK_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BEAM_BREAK_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BEAM_BREAK_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BEAM_BREAK_IN__PS EQU CYREG_PRT12_PS
BEAM_BREAK_IN__SHIFT EQU 1
BEAM_BREAK_IN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BEAM_BREAK_IN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BEAM_BREAK_IN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BEAM_BREAK_IN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BEAM_BREAK_IN__SLW EQU CYREG_PRT12_SLW

/* BEAM_BREAK_OUT */
BEAM_BREAK_OUT__0__MASK EQU 0x01
BEAM_BREAK_OUT__0__PC EQU CYREG_PRT12_PC0
BEAM_BREAK_OUT__0__PORT EQU 12
BEAM_BREAK_OUT__0__SHIFT EQU 0
BEAM_BREAK_OUT__AG EQU CYREG_PRT12_AG
BEAM_BREAK_OUT__BIE EQU CYREG_PRT12_BIE
BEAM_BREAK_OUT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BEAM_BREAK_OUT__BYP EQU CYREG_PRT12_BYP
BEAM_BREAK_OUT__DM0 EQU CYREG_PRT12_DM0
BEAM_BREAK_OUT__DM1 EQU CYREG_PRT12_DM1
BEAM_BREAK_OUT__DM2 EQU CYREG_PRT12_DM2
BEAM_BREAK_OUT__DR EQU CYREG_PRT12_DR
BEAM_BREAK_OUT__INP_DIS EQU CYREG_PRT12_INP_DIS
BEAM_BREAK_OUT__MASK EQU 0x01
BEAM_BREAK_OUT__PORT EQU 12
BEAM_BREAK_OUT__PRT EQU CYREG_PRT12_PRT
BEAM_BREAK_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BEAM_BREAK_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BEAM_BREAK_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BEAM_BREAK_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BEAM_BREAK_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BEAM_BREAK_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BEAM_BREAK_OUT__PS EQU CYREG_PRT12_PS
BEAM_BREAK_OUT__SHIFT EQU 0
BEAM_BREAK_OUT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BEAM_BREAK_OUT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BEAM_BREAK_OUT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BEAM_BREAK_OUT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BEAM_BREAK_OUT__SLW EQU CYREG_PRT12_SLW

/* Timer_TimerUDB */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1
Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

/* BEAM_BREAK_TIMER_TimerUDB */
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Compass_DRDY_ISR */
Compass_DRDY_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Compass_DRDY_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Compass_DRDY_ISR__INTC_MASK EQU 0x01
Compass_DRDY_ISR__INTC_NUMBER EQU 0
Compass_DRDY_ISR__INTC_PRIOR_NUM EQU 7
Compass_DRDY_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Compass_DRDY_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Compass_DRDY_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 13
CYDEV_CHIP_DIE_PSOC4A EQU 6
CYDEV_CHIP_DIE_PSOC5LP EQU 12
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E178069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 6
CYDEV_CHIP_MEMBER_4C EQU 10
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 5
CYDEV_CHIP_MEMBER_4F EQU 7
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 4
CYDEV_CHIP_MEMBER_4L EQU 9
CYDEV_CHIP_MEMBER_4M EQU 8
CYDEV_CHIP_MEMBER_5A EQU 12
CYDEV_CHIP_MEMBER_5B EQU 11
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000831F
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
