INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_pullstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pullstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'mem_loadi' is already declared [D:/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:131]
WARNING: [VRFC 10-3703] second declaration of 'mem_loadi' ignored [D:/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:131]
WARNING: [VRFC 10-3248] data object 'mem_loadq' is already declared [D:/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:132]
WARNING: [VRFC 10-3703] second declaration of 'mem_loadq' ignored [D:/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:132]
