Assigning the ALUC register to an input must be a net-type

The only way to drive a **reg** is in procedural blocks like **always** and **initial**.
While **wire** data-types can only be driven in **assign** statements.

Consider **logic**, which are able to be both driven in procedural blocks and continuous **assign** statements.

https://www.chipverify.com/systemverilog/systemverilog-data-types-logic-bit