// Seed: 2502934484
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd26
) (
    input wor id_0,
    input wand id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5
);
  parameter id_7 = 1;
  assign id_5 = -1;
  wire [1 'h0 : ""] id_8, _id_9;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire [-1 : id_9] id_10;
  wire [-1 : id_9] id_11;
  wire id_12;
  logic [1 : -1] id_13[(  1 'b0 &  1  ) : 1];
  assign id_11 = id_11;
  wire id_14;
endmodule
