#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 27 12:12:26 2020
# Process ID: 13144
# Current directory: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.runs/synth_1
# Command line: vivado.exe -log sort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sort.tcl
# Log file: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.runs/synth_1/sort.vds
# Journal file: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sort.tcl -notrace
Command: synth_design -top sort -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10440 
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:45]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.242 ; gain = 158.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter SUB bound to: 3'b001 
	Parameter LOAD bound to: 3'b000 
	Parameter CX01 bound to: 3'b001 
	Parameter CX12 bound to: 3'b010 
	Parameter CX23 bound to: 3'b011 
	Parameter CX01S bound to: 3'b100 
	Parameter CX12S bound to: 3'b101 
	Parameter CX01SS bound to: 3'b110 
	Parameter HALT bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (1#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (2#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX3to1' (3#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sort' (5#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.969 ; gain = 196.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.969 ; gain = 196.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.969 ; gain = 196.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sort'
INFO: [Synth 8-5544] ROM "m4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'cf_reg' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'of_reg' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    LOAD |                              000 |                              000
                    CX01 |                              001 |                              001
                    CX12 |                              010 |                              010
                    CX23 |                              011 |                              011
                   CX01S |                              100 |                              100
                   CX12S |                              101 |                              101
                  CX01SS |                              110 |                              110
                    HALT |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'sort'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 484.969 ; gain = 196.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (ALU/cf_reg) is unused and will be removed from module sort.
WARNING: [Synth 8-3332] Sequential element (ALU/of_reg) is unused and will be removed from module sort.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 662.363 ; gain = 374.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 668.141 ; gain = 380.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT3   |     8|
|4     |LUT4   |    36|
|5     |LUT5   |    64|
|6     |LUT6   |    96|
|7     |FDCE   |   135|
|8     |IBUF   |   130|
|9     |OBUF   |   129|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   607|
|2     |  ALU    |alu        |     8|
|3     |  R0     |Register   |    32|
|4     |  R1     |Register_0 |    64|
|5     |  R2     |Register_1 |   164|
|6     |  R3     |Register_2 |    64|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 668.332 ; gain = 380.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 778.508 ; gain = 490.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.runs/synth_1/sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sort_utilization_synth.rpt -pb sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 12:12:44 2020...
