$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module test_UART $end
$var wire 1 n0 clk $end
$upscope $end
$scope module test_UART $end
$var wire 1 n1 data_is_valid $end
$upscope $end
$scope module test_UART $end
$var wire 1 n2 enable_tx $end
$upscope $end
$scope module test_UART $end
$var wire 8 n3 i_data $end
$upscope $end
$scope module test_UART $end
$var wire 1 n4 o_busy $end
$upscope $end
$scope module test_UART $end
$var wire 8 n5 received_data $end
$upscope $end
$scope module test_UART $end
$var wire 1 n6 rx_error $end
$upscope $end
$scope module test_UART $end
$var wire 1 n7 serial_in $end
$upscope $end
$scope module test_UART $end
$var wire 1 n8 serial_out $end
$upscope $end
$scope module test_UART $end
$var wire 1 n9 start $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n10 clk $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n11 data_is_valid $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 8 n12 i_data $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n13 o_busy $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 8 n14 received_data $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module SIPO $end
$var wire 1 n15 clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module SIPO $end
$var wire 1 n16 data_is_available $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module SIPO $end
$var wire 8 n17 received_data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module SIPO $end
$var wire 1 n18 serial_in $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n19 clk $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n20 clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n21 data_is_valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n22 is_parity_stage $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n23 parity_bit $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n24 parity_value $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 8 n25 received_data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n26 rx_error $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module cp $end
$var wire 1 n27 serial_in $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n28 data_is_available $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n29 data_is_valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 8 n30 received_data $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module rx $end
$var wire 1 n31 clk $end
$var wire 1 n32 data_is_available $end
$var wire 1 n33 data_is_valid $end
$scope module dsb $end
$var wire 1 n34 clk $end
$upscope $end
$scope module dsb $end
$var wire 1 n35 previously_idle $end
$upscope $end
$scope module dsb $end
$var wire 1 n36 serial_in $end
$upscope $end
$scope module dsb $end
$var wire 1 n37 start_detected $end
$upscope $end
$var wire 1 n38 is_parity_stage $end
$var wire 1 n39 sampling_strobe $end
$var wire 1 n40 serial_in $end
$scope module ssg $end
$var wire 1 n41 clk $end
$upscope $end
$scope module ssg $end
$var wire 13 n42 counter $end
$upscope $end
$scope module ssg $end
$var wire 1 n43 sampling_strobe $end
$upscope $end
$scope module ssg $end
$var wire 1 n44 start_detected $end
$upscope $end
$var wire 1 n45 start_detected $end
$scope module state $end
$var wire 1 n46 clk $end
$upscope $end
$scope module state $end
$var wire 1 n47 data_is_available $end
$upscope $end
$scope module state $end
$var wire 1 n48 data_is_valid $end
$upscope $end
$scope module state $end
$var wire 1 n49 is_parity_stage $end
$upscope $end
$scope module state $end
$var wire 1 n50 sampling_strobe $end
$upscope $end
$scope module state $end
$var wire 1 n51 start_detected $end
$upscope $end
$scope module state $end
$var wire 4 n52 state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n53 rx_error $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n54 serial_in $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$var wire 1 n55 serial_in_synced $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module sync $end
$var wire 1 n56 clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module sync $end
$var wire 1 n57 serial_in $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module sync $end
$var wire 1 n58 serial_in_reg $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module rx $end
$scope module sync $end
$var wire 1 n59 serial_in_synced $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n60 rx_error $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n61 serial_in $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n62 serial_out $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$var wire 1 n63 start $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module PISO $end
$var wire 1 n64 clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module PISO $end
$var wire 9 n65 data_in $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module PISO $end
$var wire 1 n66 data_out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module PISO $end
$var wire 9 n67 data_shift_reg $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module PISO $end
$var wire 1 n68 valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n69 baud_clk $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module bg $end
$var wire 1 n70 baud_clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module bg $end
$var wire 1 n71 clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n72 clk $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n73 enable $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 8 n74 i_data $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n75 o_busy $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n76 parity_bit $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n77 serial_out $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n78 start $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$var wire 1 n79 start_tx $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_UART $end
$scope module uart $end
$scope module tx $end
$scope module tx $end
$var wire 1 n80 baud_clk $end
$var wire 1 n81 clk $end
$var wire 1 n82 enable $end
$var wire 8 n83 i_data $end
$var wire 1 n84 o_busy $end
$var wire 1 n85 start_tx $end
$var wire 4 n86 state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b1 n7
b1 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b1 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b1 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000000 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b1 n54
b0 n55
b0 n56
b1 n57
b0 n58
b0 n59
b0 n60
b1 n61
b1 n62
b1 n63
b0 n64
b000000000 n65
b1 n66
b000000000 n67
b0 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b0 n75
b0 n76
b1 n77
b1 n78
b0 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b0 n84
b0 n85
b0000 n86
#10
1!
b00000000000000000000000000000001 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000001 n42
b0 n43
b1 n44
b1 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b1 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b1 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b100000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#20
1!
b00000000000000000000000000000010 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b1 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b1 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b1 n36
b0 n37
b0 n38
b0 n39
b1 n40
b0 n41
b0000000000010 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b1 n55
b0 n56
b0 n57
b0 n58
b1 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#30
1!
b00000000000000000000000000000011 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b1 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000011 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#40
1!
b00000000000000000000000000000100 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000100 n42
b0 n43
b1 n44
b1 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b1 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#50
1!
b00000000000000000000000000000101 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000101 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#60
1!
b00000000000000000000000000000110 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000110 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#70
1!
b00000000000000000000000000000111 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000000111 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#80
1!
b00000000000000000000000000001000 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b1 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000001000 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b1 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b1 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b1 n78
b1 n79
b0 n80
b0 n81
b1 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#90
1!
b00000000000000000000000000001001 t
b0 n0
b0 n1
b1 n2
b00000000 n3
b0 n4
b00000000 n5
b0 n6
b0 n7
b0 n8
b0 n9
b0 n10
b0 n11
b00000000 n12
b0 n13
b00000000 n14
b0 n15
b0 n16
b00000000 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b00000000 n25
b0 n26
b0 n27
b0 n28
b0 n29
b00000000 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0000000001001 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0000 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b000000000 n65
b0 n66
b000000000 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
b0 n73
b00000000 n74
b1 n75
b0 n76
b0 n77
b0 n78
b1 n79
b0 n80
b0 n81
b0 n82
b00000000 n83
b1 n84
b1 n85
b0000 n86
#100
1!
b00000000000000000000000000001010 t
