##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
		4.3::Critical Path Report for UART_SoilMoisture_Decagon_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.2::Critical Path Report for (UART_SoilMoisture_Decagon_IntClock:R vs. UART_SoilMoisture_Decagon_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_SoilMoisture_Decagon_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                           | Frequency: 53.04 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)           | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: NEOMOTE_1_Clock_1                   | N/A                   | Target: 0.01 MHz   | 
Clock: NEOMOTE_1_Clock_1(fixed-function)   | N/A                   | Target: 0.01 MHz   | 
Clock: NEOMOTE_1_UART_MOTE_IntClock        | Frequency: 44.87 MHz  | Target: 0.92 MHz   | 
Clock: UART_SoilMoisture_Decagon_IntClock  | Frequency: 53.04 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                        Capture Clock                       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------------  ----------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                           NEOMOTE_1_UART_MOTE_IntClock        41666.7          23522       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                           UART_SoilMoisture_Decagon_IntClock  41666.7          22812       N/A              N/A         N/A              N/A         N/A              N/A         
NEOMOTE_1_UART_MOTE_IntClock        NEOMOTE_1_UART_MOTE_IntClock        1.08333e+006     1061048     N/A              N/A         N/A              N/A         N/A              N/A         
UART_SoilMoisture_Decagon_IntClock  UART_SoilMoisture_Decagon_IntClock  1.04167e+008     104150002   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                         Clock to Out  Clock Name:Phase                
--------------------------------  ------------  ------------------------------  
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  21217         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  20640         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:TX_Pin(0)_PAD\         33020         NEOMOTE_1_UART_MOTE_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.04 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22812p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell2         1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_1         macrocell33     6126   7986  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell33     3350  11336  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13645  22812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
**********************************************************
Clock: NEOMOTE_1_UART_MOTE_IntClock
Frequency: 44.87 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061048p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10766
-------------------------------------   ----- 
End-of-path arrival time (ps)           10766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell20     1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell4      3864   5114  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell4      3350   8464  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  10766  1061048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_SoilMoisture_Decagon_IntClock
****************************************************************
Clock: UART_SoilMoisture_Decagon_IntClock
Frequency: 53.04 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22812p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell2         1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_1         macrocell33     6126   7986  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell33     3350  11336  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13645  22812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
*************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061048p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10766
-------------------------------------   ----- 
End-of-path arrival time (ps)           10766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell20     1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell4      3864   5114  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell4      3350   8464  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  10766  1061048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_SoilMoisture_Decagon_IntClock:R vs. UART_SoilMoisture_Decagon_IntClock:R)
*************************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104150002p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           15095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/main_1                 macrocell39     2293   7573  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/q                      macrocell39     3350  10923  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4                 statusicell3    4172  15095  104150002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell3        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23522p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell8         2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell10     5240   7272  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell10     3350  10622  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2312  12935  23522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_SoilMoisture_Decagon_IntClock:R)
************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22812p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell2         1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_1         macrocell33     6126   7986  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell33     3350  11336  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13645  22812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22812p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell2         1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_1         macrocell33     6126   7986  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell33     3350  11336  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13645  22812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23522p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell8         2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell10     5240   7272  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell10     3350  10622  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2312  12935  23522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell8       2032   2032  23522  RISE       1
MODIN1_0/main_2           macrocell1    6184   8216  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell8       2032   2032  23522  RISE       1
MODIN1_1/main_2           macrocell2    6184   8216  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                        iocell8       2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5  macrocell15   6184   8216  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                         iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_2  macrocell26   6126   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                         iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_3  macrocell27   6126   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0
Path slack     : 30855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                    iocell8       2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0  macrocell8    5270   7302  30855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 30855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell8       2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5  macrocell11   5270   7302  30855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 30855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell8       2032   2032  23522  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5  macrocell12   5270   7302  30855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 31052p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                        iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_9  macrocell34   5244   7104  31052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 31052p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                         iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_6  macrocell38   5244   7104  31052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_last\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0
Path slack     : 31065p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                     iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/main_0  macrocell31   5232   7092  31065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0          macrocell31         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 31065p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell2             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                        iocell2       1860   1860  22812  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_8  macrocell35   5232   7092  31065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061048p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10766
-------------------------------------   ----- 
End-of-path arrival time (ps)           10766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell20     1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell4      3864   5114  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell4      3350   8464  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  10766  1061048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062289p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14754
-------------------------------------   ----- 
End-of-path arrival time (ps)           14754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062289  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     3415   9095  1062289  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  12445  1062289  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2309  14754  1062289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock
Path slack     : 1063567p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18196
-------------------------------------   ----- 
End-of-path arrival time (ps)           18196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1063567  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/main_2                 macrocell23     3268   8548  1063567  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/q                      macrocell23     3350  11898  1063567  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0                 statusicell2    6298  18196  1063567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1064304p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17459
-------------------------------------   ----- 
End-of-path arrival time (ps)           17459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1064304  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/main_1                 macrocell16     2904   8184  1064304  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/q                      macrocell16     3350  11534  1064304  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4                 statusicell1    5925  17459  1064304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065106p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -4220
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q   macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/main_0  macrocell7    7090   8340  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/q       macrocell7    3350  11690  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load   count7cell    2317  14007  1065106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069377p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q       macrocell5      1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6407   7657  1069377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1069660p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10163
-------------------------------------   ----- 
End-of-path arrival time (ps)           10163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1069660  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_3                macrocell25     2883  10163  1069660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1070914p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0     macrocell15   7659   8909  1070914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071013p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4770   6020  1071013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1071134p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q         macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3  macrocell9    7439   8689  1071134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1071275p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1063567  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2                  macrocell20     3268   8548  1071275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0
Path slack     : 1071495p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062289  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0                 macrocell18     2649   8329  1071495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1071697p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3  macrocell11   6877   8127  1071697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1071697p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3  macrocell12   6877   8127  1071697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071835p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q               macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3  macrocell14   6738   7988  1071835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1071837p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q        macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4  macrocell15   6736   7986  1071837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1071856p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4  macrocell13   6717   7967  1071856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071872p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7951
-------------------------------------   ---- 
End-of-path arrival time (ps)           7951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q      macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0  macrocell14   6701   7951  1071872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1071891p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0      macrocell13   6683   7933  1071891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1071996p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3  macrocell13   6577   7827  1071996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072513p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q                macrocell11     1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3270   4520  1072513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072671p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                macrocell20     1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3122   4372  1072671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1072763p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1072763  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8         macrocell11   4951   7061  1072763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1072763p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1072763  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7         macrocell12   4951   7061  1072763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072911p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                macrocell21     1250   1250  1061137  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   2882   4132  1072911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1072932p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q        macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1  macrocell15   5641   6891  1072932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073224p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2  macrocell9    5349   6599  1073224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073316p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1072763  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5       macrocell9    4397   6507  1073316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1073509p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1  macrocell13   5065   6315  1073509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073519p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q        macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3  macrocell15   5054   6304  1073519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1073648p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                     macrocell2    1250   1250  1066858  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6  macrocell11   4926   6176  1073648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073724p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0    macrocell9    4849   6099  1073724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4  macrocell11   4749   5999  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4  macrocell12   4749   5999  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062609  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3  macrocell21   4749   5999  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062609  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3  macrocell22   4749   5999  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073836p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q         macrocell12   1250   1250  1066305  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4  macrocell9    4737   5987  1073836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073891p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q               macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1  macrocell14   4682   5932  1073891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074098p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1930
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q            macrocell9      1250   1250  1065808  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   6055   7305  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074207p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2   macrocell11   4366   5616  1074207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074207p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2   macrocell12   4366   5616  1074207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074275p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074275  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6       macrocell9    3438   5548  1074275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074287p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074275  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9         macrocell11   3426   5536  1074287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074287p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074275  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8         macrocell12   3426   5536  1074287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074292p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                     macrocell1    1250   1250  1066919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7  macrocell11   4282   5532  1074292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074295p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074295  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7       macrocell9    3418   5528  1074295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074304p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074295  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10        macrocell11   3410   5520  1074304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074304p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074295  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9         macrocell12   3410   5520  1074304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074347p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q               macrocell13   1250   1250  1067979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2  macrocell14   4226   5476  1074347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1074381p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062609  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4  macrocell20   4192   5442  1074381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1066919  RISE       1
MODIN1_0/main_3  macrocell1    4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1066919  RISE       1
MODIN1_1/main_4  macrocell2    4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                      macrocell1    1250   1250  1066919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7  macrocell15   4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074649p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0      macrocell11   3925   5175  1074649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074649p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell5    1250   1250  1065106  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0      macrocell12   3925   5175  1074649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074710p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q  macrocell20   1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_2    macrocell25   3864   5114  1074710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:txn\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074739p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:txn\/q       macrocell25   1250   1250  1074739  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_0  macrocell25   3834   5084  1074739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074799p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q  macrocell21   1250   1250  1061137  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_1    macrocell25   3774   5024  1074799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074878p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q  macrocell22   1250   1250  1061216  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_4    macrocell25   3695   4945  1074878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074923p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074923  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1   macrocell6    2791   4901  1074923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074923p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074923  RISE       1
MODIN1_0/main_1                                       macrocell1    2790   4900  1074923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074923p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074923  RISE       1
MODIN1_1/main_1                                       macrocell2    2790   4900  1074923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1072763  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5         macrocell13   2653   4763  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075090  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0   macrocell6    2623   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075090  RISE       1
MODIN1_0/main_0                                       macrocell1    2611   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075090  RISE       1
MODIN1_1/main_0                                       macrocell2    2611   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q         macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1  macrocell9    3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell9          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1  macrocell11   3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell11   1250   1250  1068028  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1  macrocell12   3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075372p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074275  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6         macrocell13   2342   4452  1075372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075392  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2   macrocell6    2321   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074295  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7         macrocell13   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell20   1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1  macrocell21   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell20   1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1  macrocell22   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell20   1250   1250  1061048  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1  macrocell20   2963   4213  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075693p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell21   1250   1250  1061137  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0  macrocell21   2880   4130  1075693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1075693p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell21   1250   1250  1061137  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0  macrocell22   2880   4130  1075693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075699p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell21   1250   1250  1061137  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0  macrocell20   2874   4124  1075699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075774p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell22   1250   1250  1061216  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3  macrocell20   2799   4049  1075774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075780p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell22   1250   1250  1061216  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2  macrocell21   2793   4043  1075780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1075780p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell22   1250   1250  1061216  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2  macrocell22   2793   4043  1075780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2   macrocell13   2788   4038  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071013  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2  macrocell15   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075937p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1066858  RISE       1
MODIN1_1/main_3  macrocell2    2636   3886  1075937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075937p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                      macrocell2    1250   1250  1066858  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6  macrocell15   2636   3886  1075937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q  macrocell18   1250   1250  1062609  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_5   macrocell25   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/q          macrocell8    1250   1250  1076272  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6  macrocell12   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1077611p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q       macrocell15    1250   1250  1077611  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3  statusicell1   2902   4152  1077611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104150002p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           15095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/main_1                 macrocell39     2293   7573  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/q                      macrocell39     3350  10923  104150002  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4                 statusicell3    4172  15095  104150002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell3        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock
Path slack     : 104151017p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -4220
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT      slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q            macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_counter_load\/main_1  macrocell30   4502   5752  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_counter_load\/q       macrocell30   3350   9102  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/load   count7cell    2328  11430  104151017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153271p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q                macrocell34     1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5845   7095  104153271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155396p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q       macrocell28     1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   3721   4971  104155396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104156464p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2652   3902  104156464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104156797p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104156797  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_5         macrocell34   4250   6360  104156797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104156797p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104156797  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_5         macrocell36   4250   6360  104156797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104156834p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_1  macrocell34   5073   6323  104156834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104156834p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_1  macrocell36   5073   6323  104156834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156834p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q               macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_1  macrocell37   5073   6323  104156834  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104156834p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q        macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_1  macrocell38   5073   6323  104156834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104157078p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/q      macrocell27   1250   1250  104151340  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_8  macrocell34   4828   6078  104157078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104157078p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/q       macrocell27   1250   1250  104151340  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_5  macrocell38   4828   6078  104157078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104157352p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104156797  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_5       macrocell32   3695   5805  104157352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104157352p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104156797  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_5         macrocell35   3695   5805  104157352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104157405p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q         macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_1  macrocell32   4502   5752  104157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104157405p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell34   1250   1250  104151017  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_1  macrocell35   4502   5752  104157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104157731p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_4  macrocell34   4175   5425  104157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104157731p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_4  macrocell36   4175   5425  104157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157731p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q               macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_3  macrocell37   4175   5425  104157731  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell37         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104157731p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q        macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_4  macrocell38   4175   5425  104157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158108p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  104158108  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_2   macrocell29   2939   5049  104158108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104158114p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158114  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_0        macrocell26   2933   5043  104158114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158114p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158114  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_0        macrocell27   2933   5043  104158114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158114p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158114  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_0   macrocell29   2933   5043  104158114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104158117p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158117  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_1        macrocell26   2930   5040  104158117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158117p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158117  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_1        macrocell27   2930   5040  104158117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158117p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158117  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_1   macrocell29   2930   5040  104158117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158232p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158232  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_6       macrocell32   2814   4924  104158232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158232p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158232  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_6         macrocell35   2814   4924  104158232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158250p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158232  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_6         macrocell34   2797   4907  104158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158250p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158232  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_6         macrocell36   2797   4907  104158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158302p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q         macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_4  macrocell32   3605   4855  104158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158302p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell35   1250   1250  104151914  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_4  macrocell35   3605   4855  104158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_2  macrocell32   3584   4834  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_2   macrocell35   3584   4834  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158345p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_2   macrocell34   3562   4812  104158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158345p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_2   macrocell36   3562   4812  104158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158345p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  104156464  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_2  macrocell38   3562   4812  104158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158398p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158398  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_7         macrocell34   2649   4759  104158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158398p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158398  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_7         macrocell36   2649   4759  104158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158406p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158398  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_7       macrocell32   2641   4751  104158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158406p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158398  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_7         macrocell35   2641   4751  104158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158699p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/q       macrocell27   1250   1250  104151340  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_2  macrocell27   3207   4457  104158699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158703p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/q       macrocell26   1250   1250  104152245  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_10  macrocell34   3203   4453  104158703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158703p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/q       macrocell26   1250   1250  104152245  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_7  macrocell38   3203   4453  104158703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104159073p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1930
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/q            macrocell32     1250   1250  104152480  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4414   5664  104159073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104159089p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_0    macrocell32   2817   4067  104159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159089p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_0      macrocell35   2817   4067  104159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104159091p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_0      macrocell34   2815   4065  104159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104159091p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_0      macrocell36   2815   4065  104159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159091p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q      macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_0  macrocell37   2815   4065  104159091  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104159091p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell28   1250   1250  104152702  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_0     macrocell38   2815   4065  104159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104159316p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q         macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_3  macrocell32   2591   3841  104159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159316p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_3  macrocell35   2591   3841  104159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_3  macrocell34   2588   3838  104159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_3  macrocell36   2588   3838  104159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q               macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_2  macrocell37   2588   3838  104159318  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell37         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q        macrocell36   1250   1250  104152928  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_3  macrocell38   2588   3838  104159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_last\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159594p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0          macrocell31         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_last\/q          macrocell31   1250   1250  104159594  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_9  macrocell35   2313   3563  104159594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104159604p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/q       macrocell26   1250   1250  104152245  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/main_3  macrocell26   2303   3553  104159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:pollcount_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104159604p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:pollcount_0\/q       macrocell26   1250   1250  104152245  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/main_4  macrocell27   2303   3553  104159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:pollcount_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104160947p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell38         0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/q       macrocell38    1250   1250  104160947  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_3  statusicell3   2900   4150  104160947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

