{
    "DESIGN_NAME": "MS_SPI_XIP_CACHE_ahbl",
    "VERILOG_FILES": [
        "dir::./src/hdl/rtl/MS_SPI_XIP_CACHE.v",
        "dir::./src/hdl/rtl/bus_wrappers/MS_SPI_XIP_CACHE_ahbl.v"
    ],
    "CLOCK_PORT": "HCLK",
    "CLOCK_PERIOD": 10,
    "FP_IO_MODE": "annealing",
    "PL_TARGET_DENSITY_PCT": 75,
    "FP_CORE_UTIL": 65,
    "SYNTH_ABC_BUFFERING": true
}
