Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Sat Mar 05 17:17:40 2016
| Host              : RAFAELFERRE2C9F running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file ex2_clock_utilization_routed.rpt
| Design            : ex2
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    0 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------+--------------+--------------+-------+
|       |                         |              |   Num Loads  |       |
+-------+-------------------------+--------------+------+-------+-------+
| Index | Local Clk Src           | Net Name     | BELs | Sites | Fixed |
+-------+-------------------------+--------------+------+-------+-------+
|     1 | matrix_reg[0][0][2]_i_1 | matrix[0][0] |    3 |     1 |    no |
|     2 | matrix_reg[0][1][2]_i_1 | matrix[0][1] |    3 |     1 |    no |
|     3 | matrix_reg[1][0][2]_i_1 | matrix[1][0] |    3 |     1 |    no |
|     4 | matrix_reg[1][1][2]_i_1 | matrix[1][1] |    3 |     2 |    no |
|     5 | matrix_reg[2][0][2]_i_1 | matrix[2][0] |    3 |     1 |    no |
|     6 | matrix_reg[2][1][2]_i_1 | matrix[2][1] |    3 |     1 |    no |
|     7 | matrix_reg[3][0][2]_i_1 | matrix[3][0] |    3 |     1 |    no |
|     8 | matrix_reg[3][1][2]_i_1 | matrix[3][1] |    3 |     1 |    no |
+-------+-------------------------+--------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   24 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.



# Location of BUFG Primitives 

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "matrix[0][0]" driven by instance "matrix_reg[0][0][2]_i_1" located at site "SLICE_X88Y70"
#startgroup
create_pblock {CLKAG_matrix[0][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[0][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[0][0]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[0][0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[0][1]" driven by instance "matrix_reg[0][1][2]_i_1" located at site "SLICE_X89Y70"
#startgroup
create_pblock {CLKAG_matrix[0][1]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[0][1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[0][1]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[0][1]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[1][0]" driven by instance "matrix_reg[1][0][2]_i_1" located at site "SLICE_X88Y70"
#startgroup
create_pblock {CLKAG_matrix[1][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[1][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[1][0]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[1][0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[1][1]" driven by instance "matrix_reg[1][1][2]_i_1" located at site "SLICE_X89Y70"
#startgroup
create_pblock {CLKAG_matrix[1][1]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[1][1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[1][1]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[1][1]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[2][0]" driven by instance "matrix_reg[2][0][2]_i_1" located at site "SLICE_X89Y70"
#startgroup
create_pblock {CLKAG_matrix[2][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[2][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[2][0]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[2][0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[2][1]" driven by instance "matrix_reg[2][1][2]_i_1" located at site "SLICE_X89Y70"
#startgroup
create_pblock {CLKAG_matrix[2][1]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[2][1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[2][1]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[2][1]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[3][0]" driven by instance "matrix_reg[3][0][2]_i_1" located at site "SLICE_X88Y70"
#startgroup
create_pblock {CLKAG_matrix[3][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[3][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[3][0]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[3][0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "matrix[3][1]" driven by instance "matrix_reg[3][1][2]_i_1" located at site "SLICE_X88Y70"
#startgroup
create_pblock {CLKAG_matrix[3][1]}
add_cells_to_pblock [get_pblocks  {CLKAG_matrix[3][1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="matrix[3][1]"}]]]
resize_pblock [get_pblocks {CLKAG_matrix[3][1]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
