{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571180799050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571180799057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:06:38 2019 " "Processing started: Tue Oct 15 17:06:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571180799057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571180799057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TicTacToe -c TicTacToe " "Command: quartus_sta TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571180799057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571180799224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571180800240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571180800240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180800289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180800289 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571180800859 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TicTacToe.sdc " "Synopsys Design Constraints File file not found: 'TicTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571180800918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180800918 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571180800928 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571180800928 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571180800928 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571180800928 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571180800938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571180800942 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571180800944 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571180800954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571180801059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571180801059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.302 " "Worst-case setup slack is -11.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.302            -164.589 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -11.302            -164.589 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615          -11291.296 CLOCK_50  " "   -4.615          -11291.296 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826             -81.785 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -2.826             -81.785 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180801065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.280               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 CLOCK_50  " "    0.464               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.713               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180801079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180801086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180801093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10206.562 CLOCK_50  " "   -2.174          -10206.562 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.420 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -17.420 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375             -16.753 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -0.375             -16.753 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180801108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180801108 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571180801172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571180801214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571180803747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571180803951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571180803980 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571180803980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.459 " "Worst-case setup slack is -11.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180803987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180803987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.459            -167.659 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -11.459            -167.659 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180803987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.771          -10287.291 CLOCK_50  " "   -4.771          -10287.291 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180803987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804             -80.581 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -2.804             -80.581 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180803987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180803987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.283               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 CLOCK_50  " "    0.462               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.510               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180804001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180804008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180804017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10180.933 CLOCK_50  " "   -2.174          -10180.933 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432             -18.697 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -0.432             -18.697 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.397 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -17.397 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180804026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180804026 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571180804096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571180804302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571180806797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571180806993 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571180807001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571180807001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.012 " "Worst-case setup slack is -6.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.012             -83.725 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -6.012             -83.725 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615           -7142.504 CLOCK_50  " "   -3.615           -7142.504 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806             -43.425 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.806             -43.425 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.095               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 CLOCK_50  " "    0.258               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.273               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180807033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180807041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10322.058 CLOCK_50  " "   -2.174          -10322.058 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.020               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.096               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807049 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571180807114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571180807365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571180807372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571180807372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.517 " "Worst-case setup slack is -5.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.517             -77.741 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -5.517             -77.741 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113           -5608.519 CLOCK_50  " "   -3.113           -5608.519 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -38.728 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.644             -38.728 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.082               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.208               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 CLOCK_50  " "    0.234               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180807400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571180807407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10501.763 CLOCK_50  " "   -2.174          -10501.763 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.068               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.108               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571180807428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571180807428 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571180809229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571180809232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571180809337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:06:49 2019 " "Processing ended: Tue Oct 15 17:06:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571180809337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571180809337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571180809337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571180809337 ""}
