<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: CHIP: LPC17xx/40xx Clock Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_l_o_c_k__17_x_x__40_x_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC17xx/40xx Clock Driver</div>  </div>
<div class="ingroups"><a class="el" href="group___c_h_i_p__17_x_x__40_x_x___drivers.html">LPC17xx/40xx chip specific drivers</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___c_l_o_c_k__17_x_x__40_x_x___o_p_t_i_o_n_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x___o_p_t_i_o_n_s.html">CHIP: LPC17xx/40xx Clock Driver driver options</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf04369ab801acde194d9ffa65437364b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaf04369ab801acde194d9ffa65437364b">SYSCTL_OSCRANGE_15_25</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf04369ab801acde194d9ffa65437364b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cc793271161c9b49e27345956b527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga590cc793271161c9b49e27345956b527">SYSCTL_OSCEC</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga590cc793271161c9b49e27345956b527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0252af1bba39952df3137fc471ae395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gae0252af1bba39952df3137fc471ae395">SYSCTL_OSCSTAT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gae0252af1bba39952df3137fc471ae395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gadec816f1cc26d1b3c4a954d5e791e9c0">SYSCTL_IRC_FREQ</a>&#160;&#160;&#160;(12000000)</td></tr>
<tr class="separator:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f6b62e70d59854ada7a72d6a01893d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga78f6b62e70d59854ada7a72d6a01893d">SYSCTL_PLL_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga78f6b62e70d59854ada7a72d6a01893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbb95ab3333cf966d3adcd375fb2759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga9cbb95ab3333cf966d3adcd375fb2759">SYSCTL_PLLSTS_ENABLED</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga9cbb95ab3333cf966d3adcd375fb2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83355c269f77d2fbc095a9f7be29b128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga83355c269f77d2fbc095a9f7be29b128">SYSCTL_PLLSTS_LOCKED</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga83355c269f77d2fbc095a9f7be29b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga9b5dbe058e6fe8dc20c806e1067e902f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218">SYSCTL_CLOCK_FLASHARRAY</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b">SYSCTL_CLOCK_CT16B0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae">SYSCTL_CLOCK_CT16B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76">SYSCTL_CLOCK_CT32B0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739">SYSCTL_CLOCK_CT32B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa5f4623f14aa1579125fc92c7a93bdea9">SYSCTL_CLOCK_RESERVED14</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0">SYSCTL_CLOCK_WDT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f">SYSCTL_CLOCK_RESERVED17</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa345b2d29508ad540b72b99c9a7f35612">SYSCTL_CLOCK_PINT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a52934520cc3bb8b23d45a11777dda6">SYSCTL_CLOCK_RESERVED20</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa218926facb75904c7e8231f35e7c5240">SYSCTL_CLOCK_RESERVED21</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf7714ebe2a600120147070cb9a26b7cb">SYSCTL_CLOCK_RESERVED22</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa63a0089374ff26ead3fcd55df7e4e66d">SYSCTL_CLOCK_P0INT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa786702866a182233ea2a1b5fcd32e68d">SYSCTL_CLOCK_GROUP0INT</a> = SYSCTL_CLOCK_P0INT, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabe2a6f0052a204d9e5f1985ee4e6334c">SYSCTL_CLOCK_P1INT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa171dcd72627cceb2f7777854360239f3">SYSCTL_CLOCK_GROUP1INT</a> = SYSCTL_CLOCK_P1INT, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf5a23bb389d944cf9ea688745e2c285a">SYSCTL_CLOCK_RESERVED25</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa67fea0dfa98da3052096a9732f6e456c">SYSCTL_CLOCK_RESERVED26</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa5f9fa7e6ed74fb065702060ce4fac34">SYSCTL_CLOCK_RESERVED27</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218">SYSCTL_CLOCK_FLASHARRAY</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b">SYSCTL_CLOCK_CT16B0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae">SYSCTL_CLOCK_CT16B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76">SYSCTL_CLOCK_CT32B0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739">SYSCTL_CLOCK_CT32B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766">SYSCTL_CLOCK_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0">SYSCTL_CLOCK_WDT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f">SYSCTL_CLOCK_RESERVED17</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa674049386c6b9e2abaec3be16d269edc">SYSCTL_CLOCK_LCD</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa56ba4c9be10a5ad04802118bcfc93462">SYSCTL_CLOCK_TIMER0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8c317a092452670b72d96b7541054481">SYSCTL_CLOCK_TIMER1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b">SYSCTL_CLOCK_UART1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab7a975f0650a55512d609c6105ddb5a7">SYSCTL_CLOCK_PWM0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fad2c05edf717b8e25d5818ef40e6f6b7e">SYSCTL_CLOCK_PWM1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fad2b351e81e7d26de1380a45fd54fba34">SYSCTL_CLOCK_I2C0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac71d21170ee435409de6b2db27e8a9c7">SYSCTL_CLOCK_UART4</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa584cca9c1a5b27c2644d5c35e45968e9">SYSCTL_CLOCK_RTC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faed88ac3ef7c5427178494034a8b51866">SYSCTL_CLOCK_EMC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3b2121b4604dda5ba85332c6f855192c">SYSCTL_CLOCK_CAN1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa87fcb2dcc94fa2a6532820e016d19d72">SYSCTL_CLOCK_CAN2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa8abb0f86c39bf3c59b7fc09387374f4">SYSCTL_CLOCK_SPIFI</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa24c6fa5a8ddc63ef563ade2ad3ffdbab">SYSCTL_CLOCK_MCPWM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac08c68359b2ad88c0e76b7044e75166a">SYSCTL_CLOCK_QEI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa049f8753b4621c998b51e56d55d4e5c4">SYSCTL_CLOCK_I2C1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf43b8d96372c74b0b80e96e42add4b49">SYSCTL_CLOCK_SSP2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa90c809bf197e7ebb605891a01a541141">SYSCTL_CLOCK_TIMER2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabfb3c4bdb298080f7a1a054d37d44404">SYSCTL_CLOCK_TIMER3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4">SYSCTL_CLOCK_UART2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafa2fc465c99af3c97c72989094b39ce">SYSCTL_CLOCK_UART3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf818e9967f8246970e2bcadef157da38">SYSCTL_CLOCK_I2C2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa885559e474e10e471f8af9ce731dd295">SYSCTL_CLOCK_I2S</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa927e0c9c2e98efe3dcfda56209c8560a">SYSCTL_CLOCK_SDC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa195ba2cfb4c74845e67c57ff9aa7731e">SYSCTL_CLOCK_GPDMA</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabfe552c78fb92a868d403e54989720e4">SYSCTL_CLOCK_ENET</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766">SYSCTL_CLOCK_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa87ab2286d3631b07746cda6b4c30b3fb">SYSCTL_CLOCK_RSVD32</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f86898e13192c9222dd36a1b371a9ee">SYSCTL_CLOCK_RSVD33</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fae52409dbf8fae7cd74062cbd52dd7898">SYSCTL_CLOCK_RSVD34</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9223baa387951ae98e14628c3bc7b238">SYSCTL_CLOCK_RSVD35</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa86b107e54a135e54c45a892e42061aa6">SYSCTL_CLOCK_FLASH</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabe7fdfb92d7b162317ea925a8ab5fe50">SYSCTL_CLOCK_SWM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa257ab82ca76b7bc28e7d25635a19afce">SYSCTL_CLOCK_SCT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac5a08d37a0305aac95540fa45cf55eca">SYSCTL_CLOCK_WKT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa5da5aaec2afe80e08b82db2badf78cc5">SYSCTL_CLOCK_MRT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab434a64c16312c065064ae20a143cf27">SYSCTL_CLOCK_SPI0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa086012b3f1ab1f06475483927e6226e1">SYSCTL_CLOCK_SPI1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa46edab98a8128a0b3b0eb9e6b8820c11">SYSCTL_CLOCK_CRC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b">SYSCTL_CLOCK_UART1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4">SYSCTL_CLOCK_UART2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa68d8eb98cfea0799bc39c0410ca494e7">SYSCTL_CLOCK_WWDT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9397a8728c2780a28d79b73a8495ab87">SYSCTL_CLOCK_ACOMP</a>
<br/>
 }</td></tr>
<tr class="separator:ga9b5dbe058e6fe8dc20c806e1067e902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43c51bf1fc2f88126d1ebb31bdb2719"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab43c51bf1fc2f88126d1ebb31bdb2719">CHIP_SYSCTL_EMC_DIV_T</a> { <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggab43c51bf1fc2f88126d1ebb31bdb2719af64bd2c2ec94ab23f27393cdb81956ab">SYSCTL_EMC_DIV1</a> = 0, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggab43c51bf1fc2f88126d1ebb31bdb2719a6a1d55d56456b5399fc8891c5bdca671">SYSCTL_EMC_DIV2</a> = 1
 }</td></tr>
<tr class="separator:gab43c51bf1fc2f88126d1ebb31bdb2719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78b6a06b5caef787228aedf2751568f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a> { <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggaa78b6a06b5caef787228aedf2751568faac9d326b25dd6dadba459ffdcfe0679a">SYSCTL_CCLKSRC_SYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggaa78b6a06b5caef787228aedf2751568fac78f32749b26834cfa6eca8b321eb5c4">SYSCTL_CCLKSRC_MAINPLL</a>
 }</td></tr>
<tr class="separator:gaa78b6a06b5caef787228aedf2751568f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6116ed8cf14d985f3fa79829a7505026"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026ad7e1750f46015d487c972258bdb664e3">SYSCTL_USBCLKSRC_PLLOUT</a> = 0, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a5c573664158c5433b07f7cd18f279066">SYSCTL_USBCLKSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a3ebbbf99b1deb65f6b624149d14c1beb">SYSCTL_USBCLKSRC_SYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026aeab3df3138cbe305eb987768d360f45b">SYSCTL_USBCLKSRC_MAINPLL</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a4bbad6784c46e0e17846393115601319">SYSCTL_USBCLKSRC_USBPLL</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a6fdd4143a8cda72bbcbf602b96ff66b2">SYSCTL_USBCLKSRC_RESERVED</a>
<br/>
 }</td></tr>
<tr class="separator:ga6116ed8cf14d985f3fa79829a7505026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62d0d49b3bbe1a99c92a4edf29e5c30"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b">SYSCTL_PLLCLKSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd">SYSCTL_PLLCLKSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b">SYSCTL_PLLCLKSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd">SYSCTL_PLLCLKSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a7e344210c9ee2a95648e631fd06fd725">SYSCTL_PLLCLKSRC_RESERVED</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a940cd48158affc7f8c410f08d4d7bbdb">SYSCTL_PLLCLKSRC_EXT_CLKIN</a>
<br/>
 }</td></tr>
<tr class="separator:gad62d0d49b3bbe1a99c92a4edf29e5c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad500579caf3496d23c87cc434db1cef4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a> { <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggad500579caf3496d23c87cc434db1cef4a155f5aa32ff58a7077d767af8c5b33da">SYSCTL_SPIFICLKSRC_SYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggad500579caf3496d23c87cc434db1cef4a2dc694ceea01067f81967f3bc0f11826">SYSCTL_SPIFICLKSRC_MAINPLL</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggad500579caf3496d23c87cc434db1cef4a3a39bb75fbecf8fb81dc696c247511fa">SYSCTL_SPIFICLKSRC_USBPLL</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ggad500579caf3496d23c87cc434db1cef4ad249f99b8ebfda1efa1359a15cbfc40e">SYSCTL_SPIFICLKSRC_RESERVED</a>
 }</td></tr>
<tr class="separator:gad500579caf3496d23c87cc434db1cef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec">SYSCTL_CLKOUTSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a541d919687d19ffe49ad366b5d9a5f6e">SYSCTL_CLKOUTSRC_LFOSC</a> = SYSCTL_CLKOUTSRC_WDTOSC, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd">SYSCTL_CLKOUTSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3">SYSCTL_CLKOUTSRC_CPU</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec">SYSCTL_CLKOUTSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b">SYSCTL_CLKOUTSRC_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc">SYSCTL_CLKOUTSRC_RTC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ae5bd27ebb2ad906e08227184842503e2">SYSCTL_CLKOUTSRC_SPIFI</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aea495475cf6b307768e012e9483b5de7">SYSCTL_CLKOUTSRC_WATCHDOGOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943">SYSCTL_CLKOUTSRC_RESERVED3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd">SYSCTL_CLKOUTSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>
<br/>
 }</td></tr>
<tr class="separator:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab7284d5af33f8f0ee98e193a22b9fa6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab7284d5af33f8f0ee98e193a22b9fa6d">Chip_Clock_EnablePLL</a> (<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> pllNum, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> flags)</td></tr>
<tr class="memdesc:gab7284d5af33f8f0ee98e193a22b9fa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or connects a PLL.  <a href="#gab7284d5af33f8f0ee98e193a22b9fa6d"></a><br/></td></tr>
<tr class="separator:gab7284d5af33f8f0ee98e193a22b9fa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96be369d77fd3f8807db47238b98f531"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga96be369d77fd3f8807db47238b98f531">Chip_Clock_DisablePLL</a> (<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> pllNum, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> flags)</td></tr>
<tr class="memdesc:ga96be369d77fd3f8807db47238b98f531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables or disconnects a PLL.  <a href="#ga96be369d77fd3f8807db47238b98f531"></a><br/></td></tr>
<tr class="separator:ga96be369d77fd3f8807db47238b98f531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf503d74b2583bf88b3817388676ac868"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaf503d74b2583bf88b3817388676ac868">Chip_Clock_SetupPLL</a> (<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> pllNum, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> msel, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> psel)</td></tr>
<tr class="memdesc:gaf503d74b2583bf88b3817388676ac868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up a PLL.  <a href="#gaf503d74b2583bf88b3817388676ac868"></a><br/></td></tr>
<tr class="separator:gaf503d74b2583bf88b3817388676ac868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70a1649fa3cde1fafe64c9a00e3e508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab70a1649fa3cde1fafe64c9a00e3e508">Chip_Clock_GetPLLStatus</a> (<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> pllNum)</td></tr>
<tr class="memdesc:gab70a1649fa3cde1fafe64c9a00e3e508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns PLL status.  <a href="#gab70a1649fa3cde1fafe64c9a00e3e508"></a><br/></td></tr>
<tr class="separator:gab70a1649fa3cde1fafe64c9a00e3e508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga63e9e5918d1a8b0d1c5811c3f0189846">Chip_Clock_IsMainPLLEnabled</a> (void)</td></tr>
<tr class="memdesc:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL0 enable status.  <a href="#ga63e9e5918d1a8b0d1c5811c3f0189846"></a><br/></td></tr>
<tr class="separator:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0915951815b5bd5e32b7220784a96032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga0915951815b5bd5e32b7220784a96032">Chip_Clock_IsUSBPLLEnabled</a> (void)</td></tr>
<tr class="memdesc:ga0915951815b5bd5e32b7220784a96032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL1 enable status.  <a href="#ga0915951815b5bd5e32b7220784a96032"></a><br/></td></tr>
<tr class="separator:ga0915951815b5bd5e32b7220784a96032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaaa21bfa511cd25dc4f4394709dc58ced">Chip_Clock_IsMainPLLLocked</a> (void)</td></tr>
<tr class="memdesc:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL0 lock status.  <a href="#gaaa21bfa511cd25dc4f4394709dc58ced"></a><br/></td></tr>
<tr class="separator:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a614530296b96ef560bd2986277c3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gae0a614530296b96ef560bd2986277c3e">Chip_Clock_IsUSBPLLLocked</a> (void)</td></tr>
<tr class="memdesc:gae0a614530296b96ef560bd2986277c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL1 lock status.  <a href="#gae0a614530296b96ef560bd2986277c3e"></a><br/></td></tr>
<tr class="separator:gae0a614530296b96ef560bd2986277c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac2a5de376779c44373f06c982d3729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gabac2a5de376779c44373f06c982d3729">Chip_Clock_FeedPLL</a> (<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> pllNum)</td></tr>
<tr class="memdesc:gabac2a5de376779c44373f06c982d3729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feeds a PLL.  <a href="#gabac2a5de376779c44373f06c982d3729"></a><br/></td></tr>
<tr class="separator:gabac2a5de376779c44373f06c982d3729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63024a1f928ba359c4f4cac7e48fe39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gac63024a1f928ba359c4f4cac7e48fe39">Chip_Clock_EnablePeriphClock</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:gac63024a1f928ba359c4f4cac7e48fe39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables power and clocking for a peripheral.  <a href="#gac63024a1f928ba359c4f4cac7e48fe39"></a><br/></td></tr>
<tr class="separator:gac63024a1f928ba359c4f4cac7e48fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga1bcb3f29f3cfbe896517e7bb6ebeaf03">Chip_Clock_DisablePeriphClock</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables power and clocking for a peripheral.  <a href="#ga1bcb3f29f3cfbe896517e7bb6ebeaf03"></a><br/></td></tr>
<tr class="separator:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga0d7f762be4d4293d10d379fcc0b2388b">Chip_Clock_IsPeripheralClockEnabled</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns power enables state for a peripheral.  <a href="#ga0d7f762be4d4293d10d379fcc0b2388b"></a><br/></td></tr>
<tr class="separator:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcc4845f3e483266e97a414d514e51c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga0bcc4845f3e483266e97a414d514e51c">Chip_Clock_SetEMCClockDiv</a> (<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab43c51bf1fc2f88126d1ebb31bdb2719">CHIP_SYSCTL_EMC_DIV_T</a> emcDiv)</td></tr>
<tr class="memdesc:ga0bcc4845f3e483266e97a414d514e51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a EMC divider rate.  <a href="#ga0bcc4845f3e483266e97a414d514e51c"></a><br/></td></tr>
<tr class="separator:ga0bcc4845f3e483266e97a414d514e51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d188982840ca3fe4c37eaea4341d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga83d188982840ca3fe4c37eaea4341d74">Chip_Clock_GetEMCClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga83d188982840ca3fe4c37eaea4341d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get EMC divider rate.  <a href="#ga83d188982840ca3fe4c37eaea4341d74"></a><br/></td></tr>
<tr class="separator:ga83d188982840ca3fe4c37eaea4341d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaefeafe3f6ad6d2690c252e6cfcc826dd">Chip_Clock_SetCPUClockSource</a> (<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the current CPU clock source.  <a href="#gaefeafe3f6ad6d2690c252e6cfcc826dd"></a><br/></td></tr>
<tr class="separator:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a5acda2829b05c81326606630b7238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga84a5acda2829b05c81326606630b7238">Chip_Clock_GetCPUClockSource</a> (void)</td></tr>
<tr class="memdesc:ga84a5acda2829b05c81326606630b7238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU clock source.  <a href="#ga84a5acda2829b05c81326606630b7238"></a><br/></td></tr>
<tr class="separator:ga84a5acda2829b05c81326606630b7238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88a9722800b98c3ea3cccb572c54230"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaf88a9722800b98c3ea3cccb572c54230">Chip_Clock_SetCPUClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:gaf88a9722800b98c3ea3cccb572c54230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the CPU clock divider.  <a href="#gaf88a9722800b98c3ea3cccb572c54230"></a><br/></td></tr>
<tr class="separator:gaf88a9722800b98c3ea3cccb572c54230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga3e1ef8ac1f9c19b33016c914b01fd9a4">Chip_Clock_GetCPUClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the CPU clock divider.  <a href="#ga3e1ef8ac1f9c19b33016c914b01fd9a4"></a><br/></td></tr>
<tr class="separator:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4836fb1246978d20cbbf54d7ca1bff5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga4836fb1246978d20cbbf54d7ca1bff5a">Chip_Clock_SetUSBClockSource</a> (<a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:ga4836fb1246978d20cbbf54d7ca1bff5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the USB clock divider source.  <a href="#ga4836fb1246978d20cbbf54d7ca1bff5a"></a><br/></td></tr>
<tr class="separator:ga4836fb1246978d20cbbf54d7ca1bff5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7aa1ac705f25b3b1d41cec33a3893b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <br class="typebreak"/>
<a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga2e7aa1ac705f25b3b1d41cec33a3893b">Chip_Clock_GetUSBClockSource</a> (void)</td></tr>
<tr class="memdesc:ga2e7aa1ac705f25b3b1d41cec33a3893b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the USB clock divider source.  <a href="#ga2e7aa1ac705f25b3b1d41cec33a3893b"></a><br/></td></tr>
<tr class="separator:ga2e7aa1ac705f25b3b1d41cec33a3893b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63a884704ec0b314373e34165f62963"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gae63a884704ec0b314373e34165f62963">Chip_Clock_SetUSBClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:gae63a884704ec0b314373e34165f62963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the USB clock divider.  <a href="#gae63a884704ec0b314373e34165f62963"></a><br/></td></tr>
<tr class="separator:gae63a884704ec0b314373e34165f62963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga5852bdb5470a03988aaae8c68e3fb5fd">Chip_Clock_GetUSBClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the USB clock divider.  <a href="#ga5852bdb5470a03988aaae8c68e3fb5fd"></a><br/></td></tr>
<tr class="separator:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e01a311be5a76fab46bf42b80af656"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga32e01a311be5a76fab46bf42b80af656">Chip_Clock_SetMainPllSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:ga32e01a311be5a76fab46bf42b80af656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a input clock source for SYSCLK.  <a href="#ga32e01a311be5a76fab46bf42b80af656"></a><br/></td></tr>
<tr class="separator:ga32e01a311be5a76fab46bf42b80af656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560e17f3b163ba39cf137f281720d29c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <br class="typebreak"/>
<a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga560e17f3b163ba39cf137f281720d29c">Chip_Clock_GetMainPllSource</a> (void)</td></tr>
<tr class="memdesc:ga560e17f3b163ba39cf137f281720d29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the input clock source for SYSCLK.  <a href="#ga560e17f3b163ba39cf137f281720d29c"></a><br/></td></tr>
<tr class="separator:ga560e17f3b163ba39cf137f281720d29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847b9fe292e8d5461c02750a21d34885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga847b9fe292e8d5461c02750a21d34885">Chip_Clock_SetPCLKDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga847b9fe292e8d5461c02750a21d34885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a clock divider for all peripherals.  <a href="#ga847b9fe292e8d5461c02750a21d34885"></a><br/></td></tr>
<tr class="separator:ga847b9fe292e8d5461c02750a21d34885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb0ad885ca820d555cf9ff4268cc252"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga2fb0ad885ca820d555cf9ff4268cc252">Chip_Clock_GetPCLKDiv</a> (void)</td></tr>
<tr class="memdesc:ga2fb0ad885ca820d555cf9ff4268cc252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the clock divider for all peripherals.  <a href="#ga2fb0ad885ca820d555cf9ff4268cc252"></a><br/></td></tr>
<tr class="separator:ga2fb0ad885ca820d555cf9ff4268cc252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9e0080824fdcbca2d70f277302da12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga5f9e0080824fdcbca2d70f277302da12">Chip_Clock_SetSPIFIClockSource</a> (<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a> src)</td></tr>
<tr class="memdesc:ga5f9e0080824fdcbca2d70f277302da12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPIFI clock divider source.  <a href="#ga5f9e0080824fdcbca2d70f277302da12"></a><br/></td></tr>
<tr class="separator:ga5f9e0080824fdcbca2d70f277302da12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02349cdbc8ced26704cccf06cc57dc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <br class="typebreak"/>
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad02349cdbc8ced26704cccf06cc57dc6">Chip_Clock_GetSPIFIClockSource</a> (void)</td></tr>
<tr class="memdesc:gad02349cdbc8ced26704cccf06cc57dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the SPIFI clock divider source.  <a href="#gad02349cdbc8ced26704cccf06cc57dc6"></a><br/></td></tr>
<tr class="separator:gad02349cdbc8ced26704cccf06cc57dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cde27bd6930a102a0b2b1b7f0561200"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga2cde27bd6930a102a0b2b1b7f0561200">Chip_Clock_SetSPIFIClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga2cde27bd6930a102a0b2b1b7f0561200"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPIFI clock divider.  <a href="#ga2cde27bd6930a102a0b2b1b7f0561200"></a><br/></td></tr>
<tr class="separator:ga2cde27bd6930a102a0b2b1b7f0561200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae658b84de2ea58b38fe7b881a16999a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gae658b84de2ea58b38fe7b881a16999a1">Chip_Clock_GetSPIFIClockDiv</a> (void)</td></tr>
<tr class="memdesc:gae658b84de2ea58b38fe7b881a16999a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the SPIFI clock divider.  <a href="#gae658b84de2ea58b38fe7b881a16999a1"></a><br/></td></tr>
<tr class="separator:gae658b84de2ea58b38fe7b881a16999a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce42fc25d5a91dadf0d7c6c9b3c3f34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga1ce42fc25d5a91dadf0d7c6c9b3c3f34">Chip_Clock_SetLCDClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga1ce42fc25d5a91dadf0d7c6c9b3c3f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the LCD clock prescaler.  <a href="#ga1ce42fc25d5a91dadf0d7c6c9b3c3f34"></a><br/></td></tr>
<tr class="separator:ga1ce42fc25d5a91dadf0d7c6c9b3c3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa861b046872f8dff6f623ef7ba63fa80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa861b046872f8dff6f623ef7ba63fa80">Chip_Clock_GetLCDClockDiv</a> (void)</td></tr>
<tr class="memdesc:gaa861b046872f8dff6f623ef7ba63fa80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LCD clock prescaler.  <a href="#gaa861b046872f8dff6f623ef7ba63fa80"></a><br/></td></tr>
<tr class="separator:gaa861b046872f8dff6f623ef7ba63fa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga0e8ed739d1ffa5480fc028b08a751d28">Chip_Clock_SetCLKOUTSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> src, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a source clock and divider rate for the CLKOUT pin.  <a href="#ga0e8ed739d1ffa5480fc028b08a751d28"></a><br/></td></tr>
<tr class="separator:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga6b9661b89b2284e6f09af0e77303f9d2">Chip_Clock_EnableCLKOUT</a> (void)</td></tr>
<tr class="memdesc:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock on the CLKOUT pin.  <a href="#ga6b9661b89b2284e6f09af0e77303f9d2"></a><br/></td></tr>
<tr class="separator:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c79d2ff63948102a6addd4222c4879"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga87c79d2ff63948102a6addd4222c4879">Chip_Clock_DisableCLKOUT</a> (void)</td></tr>
<tr class="memdesc:ga87c79d2ff63948102a6addd4222c4879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock on the CLKOUT pin.  <a href="#ga87c79d2ff63948102a6addd4222c4879"></a><br/></td></tr>
<tr class="separator:ga87c79d2ff63948102a6addd4222c4879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01120c20f4485599176f9b46a34b70fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga01120c20f4485599176f9b46a34b70fe">Chip_Clock_IsCLKOUTEnabled</a> (void)</td></tr>
<tr class="memdesc:ga01120c20f4485599176f9b46a34b70fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the CLKOUT activity indication status.  <a href="#ga01120c20f4485599176f9b46a34b70fe"></a><br/></td></tr>
<tr class="separator:ga01120c20f4485599176f9b46a34b70fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ea9f95eed11d2bfa470b473232456e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga32ea9f95eed11d2bfa470b473232456e">Chip_Clock_GetMainOscRate</a> (void)</td></tr>
<tr class="memdesc:ga32ea9f95eed11d2bfa470b473232456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the main oscillator clock rate.  <a href="#ga32ea9f95eed11d2bfa470b473232456e"></a><br/></td></tr>
<tr class="separator:ga32ea9f95eed11d2bfa470b473232456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa8db0ad49f51bf5d6870181e77249c2b">Chip_Clock_GetIntOscRate</a> (void)</td></tr>
<tr class="memdesc:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the internal oscillator (IRC) clock rate.  <a href="#gaa8db0ad49f51bf5d6870181e77249c2b"></a><br/></td></tr>
<tr class="separator:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b01351fd2019749b1f1d18dfd263f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga64b01351fd2019749b1f1d18dfd263f0">Chip_Clock_GetRTCOscRate</a> (void)</td></tr>
<tr class="memdesc:ga64b01351fd2019749b1f1d18dfd263f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="struct_r_t_c.html">RTC</a> oscillator clock rate.  <a href="#ga64b01351fd2019749b1f1d18dfd263f0"></a><br/></td></tr>
<tr class="separator:ga64b01351fd2019749b1f1d18dfd263f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec133465745ce56e49b184185f8252e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaec133465745ce56e49b184185f8252e1">Chip_Clock_GetSYSCLKRate</a> (void)</td></tr>
<tr class="memdesc:gaec133465745ce56e49b184185f8252e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current SYSCLK clock rate.  <a href="#gaec133465745ce56e49b184185f8252e1"></a><br/></td></tr>
<tr class="separator:gaec133465745ce56e49b184185f8252e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943c1ed0488cc975342f86b03abfd891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga943c1ed0488cc975342f86b03abfd891">Chip_Clock_GetMainPllInClockRate</a> (void)</td></tr>
<tr class="memdesc:ga943c1ed0488cc975342f86b03abfd891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Main PLL (PLL0) input clock rate.  <a href="#ga943c1ed0488cc975342f86b03abfd891"></a><br/></td></tr>
<tr class="separator:ga943c1ed0488cc975342f86b03abfd891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed90f89eb55ed5035c717508c5011350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaed90f89eb55ed5035c717508c5011350">Chip_Clock_GetMainPllOutClockRate</a> (void)</td></tr>
<tr class="memdesc:gaed90f89eb55ed5035c717508c5011350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return PLL0 (Main PLL) output clock rate.  <a href="#gaed90f89eb55ed5035c717508c5011350"></a><br/></td></tr>
<tr class="separator:gaed90f89eb55ed5035c717508c5011350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5f7a542ea80268c7a72a0b3736049b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaaf5f7a542ea80268c7a72a0b3736049b">Chip_Clock_GetUSBPllInClockRate</a> (void)</td></tr>
<tr class="memdesc:gaaf5f7a542ea80268c7a72a0b3736049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL input clock rate.  <a href="#gaaf5f7a542ea80268c7a72a0b3736049b"></a><br/></td></tr>
<tr class="separator:gaaf5f7a542ea80268c7a72a0b3736049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad8dce429cbdd8ae510d7ee463f07da4e">Chip_Clock_GetUSBPllOutClockRate</a> (void)</td></tr>
<tr class="memdesc:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL output clock rate.  <a href="#gad8dce429cbdd8ae510d7ee463f07da4e"></a><br/></td></tr>
<tr class="separator:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5319079ca1531102c01860d05a69960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaf5319079ca1531102c01860d05a69960">Chip_Clock_GetMainClockRate</a> (void)</td></tr>
<tr class="memdesc:gaf5319079ca1531102c01860d05a69960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return main clock rate.  <a href="#gaf5319079ca1531102c01860d05a69960"></a><br/></td></tr>
<tr class="separator:gaf5319079ca1531102c01860d05a69960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dd97239f9db511dbc71c531132cc08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaf3dd97239f9db511dbc71c531132cc08">Chip_Clock_GetSystemClockRate</a> (void)</td></tr>
<tr class="memdesc:gaf3dd97239f9db511dbc71c531132cc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return system clock rate.  <a href="#gaf3dd97239f9db511dbc71c531132cc08"></a><br/></td></tr>
<tr class="separator:gaf3dd97239f9db511dbc71c531132cc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8679aba3cc005f859604a09ceceb4a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gac8679aba3cc005f859604a09ceceb4a4">Chip_Clock_GetUSBClockRate</a> (void)</td></tr>
<tr class="memdesc:gac8679aba3cc005f859604a09ceceb4a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the USB clock (USB_CLK) rate.  <a href="#gac8679aba3cc005f859604a09ceceb4a4"></a><br/></td></tr>
<tr class="separator:gac8679aba3cc005f859604a09ceceb4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e6d1ff0c53ebffd5f6fd407ea01ddb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga09e6d1ff0c53ebffd5f6fd407ea01ddb">Chip_Clock_GetSPIFIClockRate</a> (void)</td></tr>
<tr class="memdesc:ga09e6d1ff0c53ebffd5f6fd407ea01ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the SPIFI clock rate.  <a href="#ga09e6d1ff0c53ebffd5f6fd407ea01ddb"></a><br/></td></tr>
<tr class="separator:ga09e6d1ff0c53ebffd5f6fd407ea01ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2649650e17f30a5fc753c11cfa3efb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gae2649650e17f30a5fc753c11cfa3efb4">Chip_Clock_GetEMCClockRate</a> (void)</td></tr>
<tr class="memdesc:gae2649650e17f30a5fc753c11cfa3efb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for EMC.  <a href="#gae2649650e17f30a5fc753c11cfa3efb4"></a><br/></td></tr>
<tr class="separator:gae2649650e17f30a5fc753c11cfa3efb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2bc86c857119426aa6a724c12a6f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga9c2bc86c857119426aa6a724c12a6f42">Chip_Clock_GetPeripheralClockRate</a> (CHIP_SYSCTL_PCLK_T clk)</td></tr>
<tr class="memdesc:ga9c2bc86c857119426aa6a724c12a6f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for a peripheral (from peripheral clock)  <a href="#ga9c2bc86c857119426aa6a724c12a6f42"></a><br/></td></tr>
<tr class="separator:ga9c2bc86c857119426aa6a724c12a6f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c09db016cc48f17aca47d96b0d68814"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga7c09db016cc48f17aca47d96b0d68814">Chip_Clock_GetRTCClockRate</a> (void)</td></tr>
<tr class="memdesc:ga7c09db016cc48f17aca47d96b0d68814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for <a class="el" href="struct_r_t_c.html">RTC</a>.  <a href="#ga7c09db016cc48f17aca47d96b0d68814"></a><br/></td></tr>
<tr class="separator:ga7c09db016cc48f17aca47d96b0d68814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga04af0fa6fa72517538fc3d3918fcc0d9">Chip_Clock_GetENETClockRate</a> (void)</td></tr>
<tr class="memdesc:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for Ethernet.  <a href="#ga04af0fa6fa72517538fc3d3918fcc0d9"></a><br/></td></tr>
<tr class="separator:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3141accbf546f4de8cfb005e31ec53a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#ga3141accbf546f4de8cfb005e31ec53a8">Chip_Clock_GetGPDMAClockRate</a> (void)</td></tr>
<tr class="memdesc:ga3141accbf546f4de8cfb005e31ec53a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for GPDMA.  <a href="#ga3141accbf546f4de8cfb005e31ec53a8"></a><br/></td></tr>
<tr class="separator:ga3141accbf546f4de8cfb005e31ec53a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gadec816f1cc26d1b3c4a954d5e791e9c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_IRC_FREQ&#160;&#160;&#160;(12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00070">70</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga590cc793271161c9b49e27345956b527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCEC&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator enable </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00063">63</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf04369ab801acde194d9ffa65437364b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCRANGE_15_25&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator range 15 to 25MHz </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00062">62</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0252af1bba39952df3137fc471ae395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCSTAT&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator is ready status Internal oscillator frequency </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00064">64</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78f6b62e70d59854ada7a72d6a01893d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable flag </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00073">73</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cbb95ab3333cf966d3adcd375fb2759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLLSTS_ENABLED&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable flag </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00119">119</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83355c269f77d2fbc095a9f7be29b128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLLSTS_LOCKED&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL connect flag </p>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00120">120</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gaa78b6a06b5caef787228aedf2751568f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selectable CPU clock sources </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaa78b6a06b5caef787228aedf2751568faac9d326b25dd6dadba459ffdcfe0679a"></a>SYSCTL_CCLKSRC_SYSCLK</em>&nbsp;</td><td>
<p>Select Sysclk as the input to the CPU clock divider. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaa78b6a06b5caef787228aedf2751568fac78f32749b26834cfa6eca8b321eb5c4"></a>SYSCTL_CCLKSRC_MAINPLL</em>&nbsp;</td><td>
<p>Select the output of the Main PLL as the input to the CPU clock divider. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00359">359</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga157c4adb8f619a3aaf58dacca66a9292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for the CLKOUT pin </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec"></a>SYSCTL_CLKOUTSRC_MAINOSC</em>&nbsp;</td><td>
<p>Main oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a541d919687d19ffe49ad366b5d9a5f6e"></a>SYSCTL_CLKOUTSRC_LFOSC</em>&nbsp;</td><td>
<p>LF oscillator rate (LPC11A/Exx only) for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd"></a>SYSCTL_CLKOUTSRC_SYSOSC</em>&nbsp;</td><td>
<p>Main oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3"></a>SYSCTL_CLKOUTSRC_CPU</em>&nbsp;</td><td>
<p>CPU clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec"></a>SYSCTL_CLKOUTSRC_MAINOSC</em>&nbsp;</td><td>
<p>Main oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>IRC oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b"></a>SYSCTL_CLKOUTSRC_USB</em>&nbsp;</td><td>
<p>USB clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc"></a>SYSCTL_CLKOUTSRC_RTC</em>&nbsp;</td><td>
<p><a class="el" href="struct_r_t_c.html">RTC</a> clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ae5bd27ebb2ad906e08227184842503e2"></a>SYSCTL_CLKOUTSRC_SPIFI</em>&nbsp;</td><td>
<p>SPIFI clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aea495475cf6b307768e012e9483b5de7"></a>SYSCTL_CLKOUTSRC_WATCHDOGOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943"></a>SYSCTL_CLKOUTSRC_RESERVED3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd"></a>SYSCTL_CLKOUTSRC_SYSOSC</em>&nbsp;</td><td>
<p>System oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00658">658</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b5dbe058e6fe8dc20c806e1067e902f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power control for peripherals </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>0: System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>1: ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>2: RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>3: FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218"></a>SYSCTL_CLOCK_FLASHARRAY</em>&nbsp;</td><td>
<p>4: FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>5: I2C clock, not on LPC110x </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>6: GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b"></a>SYSCTL_CLOCK_CT16B0</em>&nbsp;</td><td>
<p>7: 16-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae"></a>SYSCTL_CLOCK_CT16B1</em>&nbsp;</td><td>
<p>8: 16-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76"></a>SYSCTL_CLOCK_CT32B0</em>&nbsp;</td><td>
<p>9: 32-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739"></a>SYSCTL_CLOCK_CT32B1</em>&nbsp;</td><td>
<p>10: 32-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>11: SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>12: UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>13: ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa5f4623f14aa1579125fc92c7a93bdea9"></a>SYSCTL_CLOCK_RESERVED14</em>&nbsp;</td><td>
<p>14: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0"></a>SYSCTL_CLOCK_WDT</em>&nbsp;</td><td>
<p>15: Watchdog timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>16: IOCON block clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f"></a>SYSCTL_CLOCK_RESERVED17</em>&nbsp;</td><td>
<p>17: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>18: SSP1 clock, LPC11A/C/E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa345b2d29508ad540b72b99c9a7f35612"></a>SYSCTL_CLOCK_PINT</em>&nbsp;</td><td>
<p>19: GPIO Pin int register interface clock, LPC11A/E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a52934520cc3bb8b23d45a11777dda6"></a>SYSCTL_CLOCK_RESERVED20</em>&nbsp;</td><td>
<p>20: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa218926facb75904c7e8231f35e7c5240"></a>SYSCTL_CLOCK_RESERVED21</em>&nbsp;</td><td>
<p>21: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf7714ebe2a600120147070cb9a26b7cb"></a>SYSCTL_CLOCK_RESERVED22</em>&nbsp;</td><td>
<p>22: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa63a0089374ff26ead3fcd55df7e4e66d"></a>SYSCTL_CLOCK_P0INT</em>&nbsp;</td><td>
<p>23: GPIO GROUP1 interrupt register clock, LPC11Axx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa786702866a182233ea2a1b5fcd32e68d"></a>SYSCTL_CLOCK_GROUP0INT</em>&nbsp;</td><td>
<p>23: GPIO GROUP0 interrupt register interface clock, LPC11E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabe2a6f0052a204d9e5f1985ee4e6334c"></a>SYSCTL_CLOCK_P1INT</em>&nbsp;</td><td>
<p>24: GPIO GROUP1 interrupt register clock, LPC11Axx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa171dcd72627cceb2f7777854360239f3"></a>SYSCTL_CLOCK_GROUP1INT</em>&nbsp;</td><td>
<p>24: GPIO GROUP1 interrupt register interface clock, LPC11E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf5a23bb389d944cf9ea688745e2c285a"></a>SYSCTL_CLOCK_RESERVED25</em>&nbsp;</td><td>
<p>25: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa67fea0dfa98da3052096a9732f6e456c"></a>SYSCTL_CLOCK_RESERVED26</em>&nbsp;</td><td>
<p>26: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa5f9fa7e6ed74fb065702060ce4fac34"></a>SYSCTL_CLOCK_RESERVED27</em>&nbsp;</td><td>
<p>27: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>0: System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>1: ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>2: RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>3: FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218"></a>SYSCTL_CLOCK_FLASHARRAY</em>&nbsp;</td><td>
<p>4: FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>5: I2C clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>6: GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b"></a>SYSCTL_CLOCK_CT16B0</em>&nbsp;</td><td>
<p>7: 16-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae"></a>SYSCTL_CLOCK_CT16B1</em>&nbsp;</td><td>
<p>8: 16-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76"></a>SYSCTL_CLOCK_CT32B0</em>&nbsp;</td><td>
<p>9: 32-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739"></a>SYSCTL_CLOCK_CT32B1</em>&nbsp;</td><td>
<p>10: 32-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>11: SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>12: UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>13: ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766"></a>SYSCTL_CLOCK_USB</em>&nbsp;</td><td>
<p>14: USBREG clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0"></a>SYSCTL_CLOCK_WDT</em>&nbsp;</td><td>
<p>15: Watchdog timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>16: IOCON block clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f"></a>SYSCTL_CLOCK_RESERVED17</em>&nbsp;</td><td>
<p>17: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>18: SSP1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa674049386c6b9e2abaec3be16d269edc"></a>SYSCTL_CLOCK_LCD</em>&nbsp;</td><td>
<p>LCD clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa56ba4c9be10a5ad04802118bcfc93462"></a>SYSCTL_CLOCK_TIMER0</em>&nbsp;</td><td>
<p>Timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8c317a092452670b72d96b7541054481"></a>SYSCTL_CLOCK_TIMER1</em>&nbsp;</td><td>
<p>Timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>UART 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b"></a>SYSCTL_CLOCK_UART1</em>&nbsp;</td><td>
<p>UART 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab7a975f0650a55512d609c6105ddb5a7"></a>SYSCTL_CLOCK_PWM0</em>&nbsp;</td><td>
<p>PWM0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fad2c05edf717b8e25d5818ef40e6f6b7e"></a>SYSCTL_CLOCK_PWM1</em>&nbsp;</td><td>
<p>PWM1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fad2b351e81e7d26de1380a45fd54fba34"></a>SYSCTL_CLOCK_I2C0</em>&nbsp;</td><td>
<p>I2C0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac71d21170ee435409de6b2db27e8a9c7"></a>SYSCTL_CLOCK_UART4</em>&nbsp;</td><td>
<p>UART 4 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa584cca9c1a5b27c2644d5c35e45968e9"></a>SYSCTL_CLOCK_RTC</em>&nbsp;</td><td>
<p><a class="el" href="struct_r_t_c.html">RTC</a> clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>SSP1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faed88ac3ef7c5427178494034a8b51866"></a>SYSCTL_CLOCK_EMC</em>&nbsp;</td><td>
<p>EMC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3b2121b4604dda5ba85332c6f855192c"></a>SYSCTL_CLOCK_CAN1</em>&nbsp;</td><td>
<p>CAN1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa87fcb2dcc94fa2a6532820e016d19d72"></a>SYSCTL_CLOCK_CAN2</em>&nbsp;</td><td>
<p>CAN2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa8abb0f86c39bf3c59b7fc09387374f4"></a>SYSCTL_CLOCK_SPIFI</em>&nbsp;</td><td>
<p>SPIFI clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa24c6fa5a8ddc63ef563ade2ad3ffdbab"></a>SYSCTL_CLOCK_MCPWM</em>&nbsp;</td><td>
<p>MCPWM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac08c68359b2ad88c0e76b7044e75166a"></a>SYSCTL_CLOCK_QEI</em>&nbsp;</td><td>
<p>QEI clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa049f8753b4621c998b51e56d55d4e5c4"></a>SYSCTL_CLOCK_I2C1</em>&nbsp;</td><td>
<p>I2C1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf43b8d96372c74b0b80e96e42add4b49"></a>SYSCTL_CLOCK_SSP2</em>&nbsp;</td><td>
<p>SSP2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa90c809bf197e7ebb605891a01a541141"></a>SYSCTL_CLOCK_TIMER2</em>&nbsp;</td><td>
<p>Timer 2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabfb3c4bdb298080f7a1a054d37d44404"></a>SYSCTL_CLOCK_TIMER3</em>&nbsp;</td><td>
<p>Timer 3 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4"></a>SYSCTL_CLOCK_UART2</em>&nbsp;</td><td>
<p>UART 2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafa2fc465c99af3c97c72989094b39ce"></a>SYSCTL_CLOCK_UART3</em>&nbsp;</td><td>
<p>UART 3 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf818e9967f8246970e2bcadef157da38"></a>SYSCTL_CLOCK_I2C2</em>&nbsp;</td><td>
<p>I2C2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa885559e474e10e471f8af9ce731dd295"></a>SYSCTL_CLOCK_I2S</em>&nbsp;</td><td>
<p>I2S clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa927e0c9c2e98efe3dcfda56209c8560a"></a>SYSCTL_CLOCK_SDC</em>&nbsp;</td><td>
<p>SD Card interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa195ba2cfb4c74845e67c57ff9aa7731e"></a>SYSCTL_CLOCK_GPDMA</em>&nbsp;</td><td>
<p>GP DMA clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabfe552c78fb92a868d403e54989720e4"></a>SYSCTL_CLOCK_ENET</em>&nbsp;</td><td>
<p>EMAC/Ethernet clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766"></a>SYSCTL_CLOCK_USB</em>&nbsp;</td><td>
<p>USB clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa87ab2286d3631b07746cda6b4c30b3fb"></a>SYSCTL_CLOCK_RSVD32</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f86898e13192c9222dd36a1b371a9ee"></a>SYSCTL_CLOCK_RSVD33</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fae52409dbf8fae7cd74062cbd52dd7898"></a>SYSCTL_CLOCK_RSVD34</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9223baa387951ae98e14628c3bc7b238"></a>SYSCTL_CLOCK_RSVD35</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa86b107e54a135e54c45a892e42061aa6"></a>SYSCTL_CLOCK_FLASH</em>&nbsp;</td><td>
<p>FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>I2C clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabe7fdfb92d7b162317ea925a8ab5fe50"></a>SYSCTL_CLOCK_SWM</em>&nbsp;</td><td>
<p>Switch matrix clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa257ab82ca76b7bc28e7d25635a19afce"></a>SYSCTL_CLOCK_SCT</em>&nbsp;</td><td>
<p>State configurable timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac5a08d37a0305aac95540fa45cf55eca"></a>SYSCTL_CLOCK_WKT</em>&nbsp;</td><td>
<p>Self wake-up timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa5da5aaec2afe80e08b82db2badf78cc5"></a>SYSCTL_CLOCK_MRT</em>&nbsp;</td><td>
<p>Multi-rate timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab434a64c16312c065064ae20a143cf27"></a>SYSCTL_CLOCK_SPI0</em>&nbsp;</td><td>
<p>SPI0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa086012b3f1ab1f06475483927e6226e1"></a>SYSCTL_CLOCK_SPI1</em>&nbsp;</td><td>
<p>SPI01 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa46edab98a8128a0b3b0eb9e6b8820c11"></a>SYSCTL_CLOCK_CRC</em>&nbsp;</td><td>
<p>CRC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b"></a>SYSCTL_CLOCK_UART1</em>&nbsp;</td><td>
<p>UART1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4"></a>SYSCTL_CLOCK_UART2</em>&nbsp;</td><td>
<p>UART2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa68d8eb98cfea0799bc39c0410ca494e7"></a>SYSCTL_CLOCK_WWDT</em>&nbsp;</td><td>
<p>Watchdog clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>IOCON clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9397a8728c2780a28d79b73a8495ab87"></a>SYSCTL_CLOCK_ACOMP</em>&nbsp;</td><td>
<p>Analog comparator clock </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00221">221</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab43c51bf1fc2f88126d1ebb31bdb2719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab43c51bf1fc2f88126d1ebb31bdb2719">CHIP_SYSCTL_EMC_DIV_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EMC clock divider values </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggab43c51bf1fc2f88126d1ebb31bdb2719af64bd2c2ec94ab23f27393cdb81956ab"></a>SYSCTL_EMC_DIV1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggab43c51bf1fc2f88126d1ebb31bdb2719a6a1d55d56456b5399fc8891c5bdca671"></a>SYSCTL_EMC_DIV2</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00325">325</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad62d0d49b3bbe1a99c92a4edf29e5c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL source clocks </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b"></a>SYSCTL_PLLCLKSRC_MAINOSC</em>&nbsp;</td><td>
<p>Crystal (main) oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd"></a>SYSCTL_PLLCLKSRC_SYSOSC</em>&nbsp;</td><td>
<p>Crystal (main) oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>PLL is sourced from the internal oscillator (IRC) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b"></a>SYSCTL_PLLCLKSRC_MAINOSC</em>&nbsp;</td><td>
<p>PLL is sourced from the main oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd"></a>SYSCTL_PLLCLKSRC_SYSOSC</em>&nbsp;</td><td>
<p>Crystal (system) oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a7e344210c9ee2a95648e631fd06fd725"></a>SYSCTL_PLLCLKSRC_RESERVED</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a940cd48158affc7f8c410f08d4d7bbdb"></a>SYSCTL_PLLCLKSRC_EXT_CLKIN</em>&nbsp;</td><td>
<p>External clock input </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00453">453</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad500579caf3496d23c87cc434db1cef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for the SPIFI clock divider </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggad500579caf3496d23c87cc434db1cef4a155f5aa32ff58a7077d767af8c5b33da"></a>SYSCTL_SPIFICLKSRC_SYSCLK</em>&nbsp;</td><td>
<p>SYSCLK clock as SPIFI divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad500579caf3496d23c87cc434db1cef4a2dc694ceea01067f81967f3bc0f11826"></a>SYSCTL_SPIFICLKSRC_MAINPLL</em>&nbsp;</td><td>
<p>PLL0 clock as SPIFI divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad500579caf3496d23c87cc434db1cef4a3a39bb75fbecf8fb81dc696c247511fa"></a>SYSCTL_SPIFICLKSRC_USBPLL</em>&nbsp;</td><td>
<p>PLL1 clock as SPIFI divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad500579caf3496d23c87cc434db1cef4ad249f99b8ebfda1efa1359a15cbfc40e"></a>SYSCTL_SPIFICLKSRC_RESERVED</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00593">593</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6116ed8cf14d985f3fa79829a7505026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for the USB divider. On 175x/6x devices, only the USB PLL1 can be used as an input for the USB divider </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026ad7e1750f46015d487c972258bdb664e3"></a>SYSCTL_USBCLKSRC_PLLOUT</em>&nbsp;</td><td>
<p>USB PLL out </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a5c573664158c5433b07f7cd18f279066"></a>SYSCTL_USBCLKSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a3ebbbf99b1deb65f6b624149d14c1beb"></a>SYSCTL_USBCLKSRC_SYSCLK</em>&nbsp;</td><td>
<p>SYSCLK clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026aeab3df3138cbe305eb987768d360f45b"></a>SYSCTL_USBCLKSRC_MAINPLL</em>&nbsp;</td><td>
<p>PLL0 clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a4bbad6784c46e0e17846393115601319"></a>SYSCTL_USBCLKSRC_USBPLL</em>&nbsp;</td><td>
<p>PLL1 clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a6fdd4143a8cda72bbcbf602b96ff66b2"></a>SYSCTL_USBCLKSRC_RESERVED</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00407">407</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga87c79d2ff63948102a6addd4222c4879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_DisableCLKOUT </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the clock on the CLKOUT pin. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00698">698</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bcb3f29f3cfbe896517e7bb6ebeaf03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables power and clocking for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk,:</td><td>Clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only peripheral clocks that are defined in the PCONP registers of the clock and power controller can be enabled and disabled with this function. Some clocks need to be disabled elsewhere (ie, USB) and will return false to indicate it can't be disabled with this function.</dd></dl>
<p>Disables power and clocking for a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: Clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8h_source.html#l00322">322</a> of file <a class="el" href="clock__11xx_8h_source.html">clock_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96be369d77fd3f8807db47238b98f531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables or disconnects a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum,:</td><td>PLL number </td></tr>
    <tr><td class="paramname">flags,:</td><td>SYSCTL_PLL_ENABLE or SYSCTL_PLL_CONNECT </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This will also perform a PLL feed sequence. Connect only applies to the LPC175x/6x devices. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00061">61</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b9661b89b2284e6f09af0e77303f9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_EnableCLKOUT </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the clock on the CLKOUT pin. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00689">689</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac63024a1f928ba359c4f4cac7e48fe39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables power and clocking for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk,:</td><td>Clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only peripheral clocks that are defined in the PCONP registers of the clock and power controller can be enabled and disabled with this function. Some clocks need to be enabled elsewhere (ie, USB) and will return false to indicate it can't be enabled with this function.</dd></dl>
<p>Enables power and clocking for a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: Clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8h_source.html#l00312">312</a> of file <a class="el" href="clock__11xx_8h_source.html">clock_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7284d5af33f8f0ee98e193a22b9fa6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or connects a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum,:</td><td>PLL number </td></tr>
    <tr><td class="paramname">flags,:</td><td>SYSCTL_PLL_ENABLE or SYSCTL_PLL_CONNECT </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This will also perform a PLL feed sequence. Connect only applies to the LPC175x/6x devices. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00051">51</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabac2a5de376779c44373f06c982d3729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_FeedPLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feeds a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum,:</td><td>PLL number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00212">212</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e1ef8ac1f9c19b33016c914b01fd9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetCPUClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the CPU clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>CPU clock divider, between 1 and divider max </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The maximum divider for the 175x/6x is 256. The maximum divider for the 177x/8x and 407x/8x is 32. Note on 175x/6x devices, the divided CPU clock rate is used as the input to the peripheral clock dividers, while 177x/8x and 407x/8x devices use the undivided CPU clock rate. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00206">206</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga84a5acda2829b05c81326606630b7238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a> Chip_Clock_GetCPUClockSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current CPU clock source. </p>
<dl class="section return"><dt>Returns</dt><dd>CPU clock source </dd></dl>
<dl class="section note"><dt>Note</dt><dd>On 177x/8x and 407x/8x devices, this is also the peripheral clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00167">167</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga83d188982840ca3fe4c37eaea4341d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetEMCClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get EMC divider rate. </p>
<dl class="section return"><dt>Returns</dt><dd>divider value </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00349">349</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2649650e17f30a5fc753c11cfa3efb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetEMCClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for EMC. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00811">811</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04af0fa6fa72517538fc3d3918fcc0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetENETClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for Ethernet. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00857">857</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3141accbf546f4de8cfb005e31ec53a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetGPDMAClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for GPDMA. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00866">866</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8db0ad49f51bf5d6870181e77249c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetIntOscRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the internal oscillator (IRC) clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>internal oscillator (IRC) clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00728">728</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa861b046872f8dff6f623ef7ba63fa80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetLCDClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the LCD clock prescaler. </p>
<dl class="section return"><dt>Returns</dt><dd>Current divider value </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00648">648</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5319079ca1531102c01860d05a69960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return main clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00248">248</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga32ea9f95eed11d2bfa470b473232456e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainOscRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the main oscillator clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main oscillator clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00719">719</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga943c1ed0488cc975342f86b03abfd891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainPllInClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return Main PLL (PLL0) input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>PLL0 input clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00754">754</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed90f89eb55ed5035c717508c5011350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainPllOutClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return PLL0 (Main PLL) output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>PLL0 output clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00335">335</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga560e17f3b163ba39cf137f281720d29c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> Chip_Clock_GetMainPllSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the input clock source for SYSCLK. </p>
<dl class="section return"><dt>Returns</dt><dd>input clock source for SYSCLK </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00480">480</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fb0ad885ca820d555cf9ff4268cc252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetPCLKDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the clock divider for all peripherals. </p>
<dl class="section return"><dt>Returns</dt><dd>Divider for all peripherals, 0 = disabled </dd></dl>
<dl class="section note"><dt>Note</dt><dd>All the peripherals in the device use the same clock divider. The divider is based on the CPU's clock rate. (LPC177X/8X and 407X/8X) </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00582">582</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c2bc86c857119426aa6a724c12a6f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetPeripheralClockRate </td>
          <td>(</td>
          <td class="paramtype">CHIP_SYSCTL_PCLK_T&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for a peripheral (from peripheral clock) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk,:</td><td>Clock to get rate of </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This covers most common peripheral clocks, but not every clock in the system. LPC177x/8x and LPC407x/8x devices use the same clock for all periphreals, while the LPC175x/6x have unique dividers (except to <a class="el" href="struct_r_t_c.html">RTC</a> ) that may alter the peripheral clock rate. </dd></dl>

</div>
</div>
<a class="anchor" id="gab70a1649fa3cde1fafe64c9a00e3e508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetPLLStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns PLL status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum,:</td><td>PLL number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current enabled flags, Or'ed SYSCTL_PLLSTS_* states </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Note flag positions for PLL0 and PLL1 differ on the LPC175x/6x devices. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00129">129</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c09db016cc48f17aca47d96b0d68814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetRTCClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for <a class="el" href="struct_r_t_c.html">RTC</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00846">846</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64b01351fd2019749b1f1d18dfd263f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetRTCOscRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the <a class="el" href="struct_r_t_c.html">RTC</a> oscillator clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="struct_r_t_c.html">RTC</a> oscillator clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00737">737</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae658b84de2ea58b38fe7b881a16999a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSPIFIClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the SPIFI clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>SPIFI clock divider </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 31, 0 is disabled </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00629">629</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e6d1ff0c53ebffd5f6fd407ea01ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSPIFIClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the SPIFI clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>SPIFI clock clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00467">467</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad02349cdbc8ced26704cccf06cc57dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a> Chip_Clock_GetSPIFIClockSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the SPIFI clock divider source. </p>
<dl class="section return"><dt>Returns</dt><dd>SPIFI clock divider source clock </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00611">611</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec133465745ce56e49b184185f8252e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSYSCLKRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current SYSCLK clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>SYSCLK clock rate </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SYSCLK is used for sourcing PLL0, SPIFI FLASH, the USB clock divider, and the CPU clock divider. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00316">316</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3dd97239f9db511dbc71c531132cc08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSystemClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return system clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>system clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00281">281</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5852bdb5470a03988aaae8c68e3fb5fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the USB clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>USB clock divider </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 32 (16 max for 175x/6x) </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00243">243</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac8679aba3cc005f859604a09ceceb4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the USB clock (USB_CLK) rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB clock (USB_CLK) clock rate </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The clock source and divider are used to generate the USB clock rate. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00407">407</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e7aa1ac705f25b3b1d41cec33a3893b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a> Chip_Clock_GetUSBClockSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the USB clock divider source. </p>
<dl class="section return"><dt>Returns</dt><dd>USB clock divider source clock </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00428">428</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf5f7a542ea80268c7a72a0b3736049b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBPllInClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL input clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00769">769</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8dce429cbdd8ae510d7ee463f07da4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBPllOutClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL output clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8c_source.html#l00224">224</a> of file <a class="el" href="clock__13xx_8c_source.html">clock_13xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga01120c20f4485599176f9b46a34b70fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsCLKOUTEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the CLKOUT activity indication status. </p>
<dl class="section return"><dt>Returns</dt><dd>true if CLKOUT is enabled, false if disabled and stopped </dd></dl>
<dl class="section note"><dt>Note</dt><dd>CLKOUT activity indication. Reads as true when CLKOUT is enabled. Read as false when CLKOUT has been disabled via the CLKOUT_EN bit and the clock has completed being stopped. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00710">710</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63e9e5918d1a8b0d1c5811c3f0189846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsMainPLLEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL0 enable status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL0 is enabled. false if not enabled </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00138">138</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa21bfa511cd25dc4f4394709dc58ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsMainPLLLocked </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL0 lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL0 is locked. false if not locked </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00164">164</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d7f762be4d4293d10d379fcc0b2388b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Chip_Clock_IsPeripheralClockEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns power enables state for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk,:</td><td>Clock to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the clock is enabled, false if disabled </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00124">124</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0915951815b5bd5e32b7220784a96032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL1 enable status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL1 is enabled. false if not enabled </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00151">151</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0a614530296b96ef560bd2986277c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLLocked </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL1 lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL1 is locked. false if not locked </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00177">177</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e8ed739d1ffa5480fc028b08a751d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetCLKOUTSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a source clock and divider rate for the CLKOUT pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src,:</td><td>source selected </td></tr>
    <tr><td class="paramname">div,:</td><td>Divider for the clock source on CLKOUT, 1 to 16 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will disable the CLKOUT signal if its enabled. Use Chip_Clock_CLKOUTEnable to re-enable CLKOUT after a call to this function.</dd></dl>
<p>Selects a source clock and divider rate for the CLKOUT pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for CLKOUT </td></tr>
    <tr><td class="paramname">div</td><td>: divider for CLKOUT clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The CLKOUT clock rate is the clock source divided by the divider. This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00157">157</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf88a9722800b98c3ea3cccb572c54230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetCPUClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the CPU clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div,:</td><td>CPU clock divider, between 1 and divider max </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The maximum divider for the 175x/6x is 256. The maximum divider for the 177x/8x and 407x/8x is 32. Note on 175x/6x devices, the divided CPU clock rate is used as the input to the peripheral clock dividers, while 177x/8x and 407x/8x devices use the undivided CPU clock rate. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00192">192</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaefeafe3f6ad6d2690c252e6cfcc826dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetCPUClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gaa78b6a06b5caef787228aedf2751568f">CHIP_SYSCTL_CCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the current CPU clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>Source selected </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>When setting the clock source to the PLL, it should be enabled and locked. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00143">143</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bcc4845f3e483266e97a414d514e51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetEMCClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gab43c51bf1fc2f88126d1ebb31bdb2719">CHIP_SYSCTL_EMC_DIV_T</a>&#160;</td>
          <td class="paramname"><em>emcDiv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a EMC divider rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">emcDiv,:</td><td>Source clock for PLL </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function controls division of the clock before it is used by the EMC. The EMC uses the same base clock as the CPU and the APB peripherals. The EMC clock can tun at half or the same as the CPU clock. This is intended to be used primarily when the CPU is running faster than the external bus can support. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00340">340</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ce42fc25d5a91dadf0d7c6c9b3c3f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetLCDClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the LCD clock prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div,:</td><td>Divider value, minimum of 1 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00639">639</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32e01a311be5a76fab46bf42b80af656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetMainPllSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a input clock source for SYSCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src,:</td><td>input clock source for SYSCLK </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SYSCLK is used for sourcing PLL0, SPIFI FLASH, the USB clock divider, and the CPU clock divider. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00471">471</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga847b9fe292e8d5461c02750a21d34885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetPCLKDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets a clock divider for all peripherals. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div,:</td><td>Divider for all peripherals, 0 = disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>All the peripherals in the device use the same clock divider. The divider is based on the CPU's clock rate. Use 0 to disable all peripheral clocks or a divider of 1 to 15. (LPC177X/8X and 407X/8X) </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8h_source.html#l00571">571</a> of file <a class="el" href="clock__17xx__40xx_8h_source.html">clock_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cde27bd6930a102a0b2b1b7f0561200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetSPIFIClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPIFI clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div,:</td><td>SPIFI clock divider, 0 to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 31 </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00457">457</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f9e0080824fdcbca2d70f277302da12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetSPIFIClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gad500579caf3496d23c87cc434db1cef4">CHIP_SYSCTL_SPIFICLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPIFI clock divider source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src,:</td><td>SPIFI clock divider source clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00447">447</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf503d74b2583bf88b3817388676ac868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetupPLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>msel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>psel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum,:</td><td>PLL number </td></tr>
    <tr><td class="paramname">msel,:</td><td>PLL Multiplier value (Must be pre-decremented) </td></tr>
    <tr><td class="paramname">psel,:</td><td>PLL Divider value (Must be pre-decremented) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>See the User Manual for limitations on these values for stable PLL operation. Be careful with these values - they must be safe values for the msl, nsel, and psel registers so must be already decremented by 1 or the the correct value for psel (0 = div by 1, 1 = div by 2, etc.). </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00071">71</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae63a884704ec0b314373e34165f62963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetUSBClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the USB clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div,:</td><td>USB clock divider to generate 48MHz from USB source clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 32 (16 max for 175x/6x) </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00229">229</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4836fb1246978d20cbbf54d7ca1bff5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetUSBClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the USB clock divider source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src,:</td><td>USB clock divider source clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function doesn't apply for LPC175x/6x devices. The divider must be be selected with the selected source to give a valid USB clock with a rate of 48MHz. </dd></dl>

<p>Definition at line <a class="el" href="clock__17xx__40xx_8c_source.html#l00217">217</a> of file <a class="el" href="clock__17xx__40xx_8c_source.html">clock_17xx_40xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:42:58 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
