<stg><name>conv</name>


<trans_list>

<trans id="438" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="5" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="79" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="85" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln8 = add i7 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln8 = icmp eq i4 %r_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln8, label %5, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln11 = icmp eq i4 %c_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop_begin:2  %zext_ln35 = zext i4 %c_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="4">
<![CDATA[
Col_Loop_begin:3  %zext_ln35_1 = zext i4 %c_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Loop_begin:4  %add_ln35 = add i7 %phi_mul, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
Col_Loop_begin:5  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="11">
<![CDATA[
Col_Loop_begin:6  %zext_ln26_1 = zext i11 %tmp_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop_begin:7  %zext_ln26_2 = zext i4 %c to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:8  %add_ln26_2 = add i4 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop_begin:9  %zext_ln14 = zext i4 %add_ln26_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_begin:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14 = icmp eq i5 %f_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %f = add i5 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:2  %zext_ln26 = zext i5 %f_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:3  %zext_ln35_2 = zext i5 %f_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:4  %zext_ln35_3 = zext i5 %f_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter2_Loop_begin:5  %add_ln35_1 = add i12 %zext_ln26_1, %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
Filter2_Loop_begin:6  %zext_ln35_4 = zext i12 %add_ln35_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin:7  %conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin:8  br label %4

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop ]

]]></Node>
<StgValue><ssdm name="wr_0"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_2_5, %W_Row_Loop ]

]]></Node>
<StgValue><ssdm name="w_sum_0"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln18 = icmp eq i2 %wr_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %wr = add i2 %wr_0, 1

]]></Node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="2">
<![CDATA[
W_Row_Loop:0  %zext_ln18 = zext i2 %wr_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
W_Row_Loop:4  %tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="6">
<![CDATA[
W_Row_Loop:5  %zext_ln26_3 = zext i6 %tmp_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Row_Loop:6  %add_ln26_3 = add i7 %zext_ln26_3, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
W_Row_Loop:7  %zext_ln26_4 = zext i7 %add_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:8  %conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_add"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:9  %conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_add"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:10  %conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_add"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:11  %conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_add"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:12  %conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_add"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:13  %conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_add"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:14  %conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_add"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:15  %conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_add"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:16  %conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_add"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:17  %conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_add"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:18  %conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_add"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:19  %conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_add"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:20  %conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_add"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:21  %conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_add"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:22  %conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_add"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:23  %conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_add"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:24  %conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_add"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:25  %conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_add"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop:26  %add_ln26 = add i4 %zext_ln18, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop:27  %zext_ln26_5 = zext i4 %add_ln26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:28  %mul_ln26 = mul i8 %zext_ln26_5, 13

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:29  %add_ln26_4 = add i8 %mul_ln26, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:30  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_4, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:31  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:32  %zext_ln26_6 = zext i9 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:33  %sub_ln26 = sub i11 %p_shl4_cast, %zext_ln26_6

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:34  %zext_ln26_7 = zext i11 %sub_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:35  %input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:36  %or_ln26 = or i11 %sub_ln26, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:37  %zext_ln26_8 = zext i11 %or_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:38  %input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:51  %add_ln26_9 = add i8 %mul_ln26, %zext_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:73  %add_ln26_14 = add i8 %mul_ln26, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:95  %conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:96  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:99  %conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:100  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:103  %conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:107  %conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:111  %conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:115  %conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:119  %conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:123  %conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:127  %conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:131  %conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:135  %conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:139  %conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:143  %conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:147  %conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:151  %conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:155  %conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:159  %conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:163  %conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:39  %add_ln26_5 = add i11 %sub_ln26, 2

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:40  %zext_ln26_9 = zext i11 %add_ln26_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:41  %input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:42  %add_ln26_6 = add i11 %sub_ln26, 3

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:43  %zext_ln26_10 = zext i11 %add_ln26_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:44  %input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:95  %conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:96  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:97  %tmp_s = fmul float %conv_weights_0_0_loa, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:99  %conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:100  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:103  %conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:104  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:107  %conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:108  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:111  %conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:115  %conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:119  %conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:123  %conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:127  %conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:131  %conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:135  %conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:139  %conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:143  %conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:147  %conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:151  %conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:155  %conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:159  %conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:163  %conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="228" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:45  %add_ln26_7 = add i11 %sub_ln26, 4

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:46  %zext_ln26_11 = zext i11 %add_ln26_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:47  %input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:48  %add_ln26_8 = add i11 %sub_ln26, 5

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:49  %zext_ln26_12 = zext i11 %add_ln26_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:50  %input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:97  %tmp_s = fmul float %conv_weights_0_0_loa, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:101  %tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:104  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:108  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:112  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:116  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:52  %p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:53  %tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:54  %zext_ln26_13 = zext i9 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:55  %sub_ln26_1 = sub i11 %p_shl2_cast, %zext_ln26_13

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:56  %zext_ln26_14 = zext i11 %sub_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:57  %input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:58  %or_ln26_1 = or i11 %sub_ln26_1, 1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:59  %zext_ln26_15 = zext i11 %or_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:60  %input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:98  %w_sum_3 = fadd float %w_sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:101  %tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:105  %tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:112  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:116  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:120  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:124  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="256" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:61  %add_ln26_10 = add i11 %sub_ln26_1, 2

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:62  %zext_ln26_16 = zext i11 %add_ln26_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:63  %input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:64  %add_ln26_11 = add i11 %sub_ln26_1, 3

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:65  %zext_ln26_17 = zext i11 %add_ln26_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:66  %input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:98  %w_sum_3 = fadd float %w_sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:105  %tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:109  %tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:120  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:124  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:128  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:132  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="269" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:67  %add_ln26_12 = add i11 %sub_ln26_1, 4

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:68  %zext_ln26_18 = zext i11 %add_ln26_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:69  %input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:70  %add_ln26_13 = add i11 %sub_ln26_1, 5

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:71  %zext_ln26_19 = zext i11 %add_ln26_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:72  %input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:98  %w_sum_3 = fadd float %w_sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:109  %tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:113  %tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_4"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:128  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:132  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:136  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:140  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:74  %p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_14, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:75  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:76  %zext_ln26_20 = zext i9 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:77  %sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_20

]]></Node>
<StgValue><ssdm name="sub_ln26_2"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:78  %zext_ln26_21 = zext i11 %sub_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:79  %input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:80  %or_ln26_2 = or i11 %sub_ln26_2, 1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:81  %zext_ln26_22 = zext i11 %or_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:82  %input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:98  %w_sum_3 = fadd float %w_sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:113  %tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_4"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:117  %tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_5"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:136  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:140  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:144  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:148  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="298" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:83  %add_ln26_15 = add i11 %sub_ln26_2, 2

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:84  %zext_ln26_23 = zext i11 %add_ln26_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:85  %input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:86  %add_ln26_16 = add i11 %sub_ln26_2, 3

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:87  %zext_ln26_24 = zext i11 %add_ln26_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:88  %input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:102  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:117  %tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_5"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:121  %tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:144  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:148  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:152  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:156  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="311" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:89  %add_ln26_17 = add i11 %sub_ln26_2, 4

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:90  %zext_ln26_25 = zext i11 %add_ln26_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:91  %input_addr_16 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_25

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:92  %add_ln26_18 = add i11 %sub_ln26_2, 5

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:93  %zext_ln26_26 = zext i11 %add_ln26_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:94  %input_addr_17 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:102  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:121  %tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:125  %tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:152  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:156  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:160  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:164  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="324" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:102  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:125  %tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:129  %tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:160  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:164  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="329" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:102  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:129  %tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:133  %tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="332" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:106  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:133  %tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:137  %tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_1_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="335" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:106  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:137  %tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_1_4"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:141  %tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_1_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="338" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:106  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:141  %tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_1_5"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:145  %tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="341" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:106  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:145  %tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:149  %tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="344" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:110  %w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_3"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:149  %tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:153  %tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="347" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:110  %w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_3"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:153  %tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:157  %tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="350" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:110  %w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_3"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:157  %tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:161  %tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="353" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:110  %w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_3"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:161  %tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_4"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:165  %tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="356" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:114  %w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_4"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:165  %tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="358" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:114  %w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="359" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:114  %w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="360" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:114  %w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="361" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:118  %w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="362" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:118  %w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="363" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:118  %w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="364" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:118  %w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:122  %w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="366" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:122  %w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="367" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:122  %w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="368" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:122  %w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="369" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:126  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="370" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:126  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="371" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:126  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="372" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:126  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="373" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:130  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="374" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:130  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="375" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:130  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="376" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:130  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="377" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:134  %w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="378" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:134  %w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="379" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:134  %w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="380" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:134  %w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="381" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:138  %w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="382" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:138  %w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="383" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:138  %w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="384" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:138  %w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="385" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:142  %w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="386" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:142  %w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="387" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:142  %w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="388" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:142  %w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="389" st_id="56" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:146  %w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="390" st_id="57" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:146  %w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="391" st_id="58" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:146  %w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="392" st_id="59" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:146  %w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="393" st_id="60" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:150  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="394" st_id="61" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:150  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="395" st_id="62" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:150  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="396" st_id="63" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:150  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="397" st_id="64" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:154  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="398" st_id="65" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:154  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="399" st_id="66" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:154  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="400" st_id="67" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:154  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="401" st_id="68" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:158  %w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_2_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="402" st_id="69" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:158  %w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_2_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="403" st_id="70" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:158  %w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_2_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="404" st_id="71" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:158  %w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_2_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="405" st_id="72" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:162  %w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_2_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="406" st_id="73" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:162  %w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_2_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="407" st_id="74" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:162  %w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_2_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="408" st_id="75" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:162  %w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_2_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="409" st_id="76" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:166  %w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_2_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="410" st_id="77" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:166  %w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_2_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="411" st_id="78" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:166  %w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_2_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="412" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="413" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="414" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
W_Row_Loop:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="415" st_id="79" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:166  %w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_2_5"/></StgValue>
</operation>

<operation id="416" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop:167  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="417" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop:168  br label %4

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="418" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end:0  %conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_bias_addr"/></StgValue>
</operation>

<operation id="419" st_id="80" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="420" st_id="81" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="421" st_id="81" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="422" st_id="82" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="423" st_id="83" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="424" st_id="84" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="425" st_id="84" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="426" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:3  %bitcast_ln34 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="427" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="428" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:5  %trunc_ln34 = trunc i32 %bitcast_ln34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="429" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end:6  %icmp_ln34 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="430" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end:7  %icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="431" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:8  %or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="432" st_id="85" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="433" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:10  %and_ln34 = and i1 %or_ln34, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="434" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:11  %w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="435" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end:12  store float %w_sum_1, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="436" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:13  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="437" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end:14  br label %3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
