<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNRegBankReassign.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNRegBankReassign.cpp.html'>GCNRegBankReassign.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNRegBankReassign.cpp - Reassign registers after regalloc --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// \brief Try to reassign registers on GFX10+ to reduce register bank</i></td></tr>
<tr><th id="11">11</th><td><i>/// conflicts.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// On GFX10 registers are organized in banks. VGPRs have 4 banks assigned in</i></td></tr>
<tr><th id="14">14</th><td><i>/// a round-robin fashion: v0, v4, v8... belong to bank 0. v1, v5, v9... to</i></td></tr>
<tr><th id="15">15</th><td><i>/// bank 1, etc. SGPRs have 8 banks and allocated in pairs, so that s0:s1,</i></td></tr>
<tr><th id="16">16</th><td><i>/// s16:s17, s32:s33 are at bank 0. s2:s3, s18:s19, s34:s35 are at bank 1 etc.</i></td></tr>
<tr><th id="17">17</th><td><i>///</i></td></tr>
<tr><th id="18">18</th><td><i>/// The shader can read one dword from each of these banks once per cycle.</i></td></tr>
<tr><th id="19">19</th><td><i>/// If an instruction has to read more register operands from the same bank</i></td></tr>
<tr><th id="20">20</th><td><i>/// an additional cycle is needed. HW attempts to pre-load registers through</i></td></tr>
<tr><th id="21">21</th><td><i>/// input operand gathering, but a stall cycle may occur if that fails. For</i></td></tr>
<tr><th id="22">22</th><td><i>/// example V_FMA_F32 V111 = V0 + V4 * V8 will need 3 cycles to read operands,</i></td></tr>
<tr><th id="23">23</th><td><i>/// potentially incuring 2 stall cycles.</i></td></tr>
<tr><th id="24">24</th><td><i>///</i></td></tr>
<tr><th id="25">25</th><td><i>/// The pass tries to reassign registers to reduce bank conflicts.</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>/// In this pass bank numbers 0-3 are VGPR banks and 4-11 are SGPR banks, so</i></td></tr>
<tr><th id="28">28</th><td><i>/// that 4 has to be subtracted from an SGPR bank number to get the real value.</i></td></tr>
<tr><th id="29">29</th><td><i>/// This also corresponds to bit numbers in bank masks used in the pass.</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="VerifyStallCycles" title='VerifyStallCycles' data-type='cl::opt&lt;unsigned int&gt;' data-ref="VerifyStallCycles" data-ref-filename="VerifyStallCycles">VerifyStallCycles</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"amdgpu-verify-regbanks-reassign"</q>,</td></tr>
<tr><th id="47">47</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify stall cycles in the regbanks reassign pass"</q>),</td></tr>
<tr><th id="48">48</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::value_desc" title='llvm::cl::value_desc' data-ref="llvm::cl::value_desc" data-ref-filename="llvm..cl..value_desc">value_desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl10value_descC1ENS_9StringRefE" title='llvm::cl::value_desc::value_desc' data-ref="_ZN4llvm2cl10value_descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl10value_descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"0|1|2"</q>),</td></tr>
<tr><th id="49">49</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"amdgpu-regbanks-reassign"</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NUM_VGPR_BANKS" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</dfn> 4</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/NUM_SGPR_BANKS" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</dfn> 8</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NUM_BANKS" data-ref="_M/NUM_BANKS">NUM_BANKS</dfn> (NUM_VGPR_BANKS + NUM_SGPR_BANKS)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_OFFSET" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</dfn> NUM_VGPR_BANKS</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/VGPR_BANK_MASK" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</dfn> 0xf</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_MASK" data-ref="_M/SGPR_BANK_MASK">SGPR_BANK_MASK</dfn> 0xff0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_SHIFTED_MASK" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</dfn> (SGPR_BANK_MASK &gt;&gt; SGPR_BANK_OFFSET)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumStallsDetected = {&quot;amdgpu-regbanks-reassign&quot;, &quot;NumStallsDetected&quot;, &quot;Number of operand read stalls detected&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStallsDetected" title='NumStallsDetected' data-ref="NumStallsDetected" data-ref-filename="NumStallsDetected">NumStallsDetected</dfn>,</td></tr>
<tr><th id="62">62</th><td>          <q>"Number of operand read stalls detected"</q>);</td></tr>
<tr><th id="63">63</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumStallsRecovered = {&quot;amdgpu-regbanks-reassign&quot;, &quot;NumStallsRecovered&quot;, &quot;Number of operand read stalls recovered&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStallsRecovered" title='NumStallsRecovered' data-ref="NumStallsRecovered" data-ref-filename="NumStallsRecovered">NumStallsRecovered</dfn>,</td></tr>
<tr><th id="64">64</th><td>          <q>"Number of operand read stalls recovered"</q>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>namespace</b> {</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask">OperandMask</dfn> {</td></tr>
<tr><th id="71">71</th><td>  <b>public</b>:</td></tr>
<tr><th id="72">72</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask' data-type='void (anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask(unsigned int r, unsigned int s, unsigned int m)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj">OperandMask</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1r" title='r' data-type='unsigned int' data-ref="1r" data-ref-filename="1r">r</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2s" title='s' data-type='unsigned int' data-ref="2s" data-ref-filename="2s">s</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3m" title='m' data-type='unsigned int' data-ref="3m" data-ref-filename="3m">m</dfn>)</td></tr>
<tr><th id="73">73</th><td>      : <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Reg">Reg</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><a class="local col1 ref" href="#1r" title='r' data-ref="1r" data-ref-filename="1r">r</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..SubReg">SubReg</a>(<a class="local col2 ref" href="#2s" title='s' data-ref="2s" data-ref-filename="2s">s</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</a>(<a class="local col3 ref" href="#3m" title='m' data-ref="3m" data-ref-filename="3m">m</a>) {}</td></tr>
<tr><th id="74">74</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-type='llvm::Register' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Reg">Reg</dfn>;</td></tr>
<tr><th id="75">75</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..SubReg">SubReg</dfn>;</td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</dfn>;</td></tr>
<tr><th id="77">77</th><td>  };</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</dfn> {</td></tr>
<tr><th id="80">80</th><td>  <b>public</b>:</td></tr>
<tr><th id="81">81</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-type='void (anonymous namespace)::GCNRegBankReassign::Candidate::Candidate(llvm::MachineInstr * mi, llvm::Register reg, unsigned int subreg, unsigned int freebanks)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj">Candidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4mi" title='mi' data-type='llvm::MachineInstr *' data-ref="4mi" data-ref-filename="4mi">mi</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="5reg" title='reg' data-type='llvm::Register' data-ref="5reg" data-ref-filename="5reg">reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6subreg" title='subreg' data-type='unsigned int' data-ref="6subreg" data-ref-filename="6subreg">subreg</dfn>,</td></tr>
<tr><th id="82">82</th><td>              <em>unsigned</em> <dfn class="local col7 decl" id="7freebanks" title='freebanks' data-type='unsigned int' data-ref="7freebanks" data-ref-filename="7freebanks">freebanks</dfn>)</td></tr>
<tr><th id="83">83</th><td>        : <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..MI">MI</a>(<a class="local col4 ref" href="#4mi" title='mi' data-ref="4mi" data-ref-filename="4mi">mi</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col5 ref" href="#5reg" title='reg' data-ref="5reg" data-ref-filename="5reg">reg</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::SubReg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..SubReg">SubReg</a>(<a class="local col6 ref" href="#6subreg" title='subreg' data-ref="6subreg" data-ref-filename="6subreg">subreg</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..FreeBanks">FreeBanks</a>(<a class="local col7 ref" href="#7freebanks" title='freebanks' data-ref="7freebanks" data-ref-filename="7freebanks">freebanks</a>) {}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="85">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="86">86</th><td>    <em>void</em> dump(<em>const</em> GCNRegBankReassign *P) <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>      MI-&gt;dump();</td></tr>
<tr><th id="88">88</th><td>      dbgs() &lt;&lt; P-&gt;printReg(Reg) &lt;&lt; <q>" to banks "</q>;</td></tr>
<tr><th id="89">89</th><td>      dumpFreeBanks(FreeBanks);</td></tr>
<tr><th id="90">90</th><td>      dbgs() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="91">91</th><td>    }</td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="85">endif</span></u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..MI">MI</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-type='llvm::Register' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::SubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..SubReg">SubReg</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..FreeBanks">FreeBanks</dfn>;</td></tr>
<tr><th id="98">98</th><td>  };</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::CandidateList" title='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::CandidateList" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CandidateList">CandidateList</dfn> : <b>public</b> <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<em>unsigned</em>, <span class="namespace">std::</span><span class='type' title='std::__cxx11::list' data-ref="std::__cxx11::list" data-ref-filename="std..__cxx11..list">list</span>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a>&gt;&gt; {</td></tr>
<tr><th id="101">101</th><td>  <b>public</b>:</td></tr>
<tr><th id="102">102</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-type='void (anonymous namespace)::GCNRegBankReassign::CandidateList::push(unsigned int Weight, const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;&amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE">push</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8Weight" title='Weight' data-type='unsigned int' data-ref="8Weight" data-ref-filename="8Weight">Weight</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a>&amp;&amp; <dfn class="local col9 decl" id="9C" title='C' data-type='const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;&amp;' data-ref="9C" data-ref-filename="9C">C</dfn>) {</td></tr>
<tr><th id="103">103</th><td>      <span class='tu member fn' title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_"><b>operator</b>[]</span>(<a class="local col8 ref" href="#8Weight" title='Weight' data-ref="8Weight" data-ref-filename="8Weight">Weight</a>).<span class='tu ref fn' title='std::__cxx11::list::push_front' data-use='c' data-ref="_ZNSt7__cxx114list10push_frontERKT_" data-ref-filename="_ZNSt7__cxx114list10push_frontERKT_">push_front</span>(<a class="local col9 ref" href="#9C" title='C' data-ref="9C" data-ref-filename="9C">C</a>);</td></tr>
<tr><th id="104">104</th><td>    }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a> &amp;<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::back' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate &amp; (anonymous namespace)::GCNRegBankReassign::CandidateList::back()' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv">back</dfn>() {</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <span class='tu member fn' title='std::map::rbegin' data-use='c' data-ref="_ZNSt3map6rbeginEv" data-ref-filename="_ZNSt3map6rbeginEv">rbegin</span>()<span class='tu ref fn' title='std::reverse_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt16reverse_iteratorptEv" data-ref-filename="_ZNKSt16reverse_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<span class='tu ref fn' title='std::__cxx11::list::back' data-use='c' data-ref="_ZNSt7__cxx114list4backEv" data-ref-filename="_ZNSt7__cxx114list4backEv">back</span>();</td></tr>
<tr><th id="108">108</th><td>    }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::pop_back' data-type='void (anonymous namespace)::GCNRegBankReassign::CandidateList::pop_back()' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv">pop_back</dfn>() {</td></tr>
<tr><th id="111">111</th><td>      <span class='tu member fn' title='std::map::rbegin' data-use='c' data-ref="_ZNSt3map6rbeginEv" data-ref-filename="_ZNSt3map6rbeginEv">rbegin</span>()<span class='tu ref fn' title='std::reverse_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt16reverse_iteratorptEv" data-ref-filename="_ZNKSt16reverse_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<span class='tu ref fn' title='std::__cxx11::list::pop_back' data-use='c' data-ref="_ZNSt7__cxx114list8pop_backEv" data-ref-filename="_ZNSt7__cxx114list8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="112">112</th><td>      <b>if</b> (<span class='tu member fn' title='std::map::rbegin' data-use='c' data-ref="_ZNSt3map6rbeginEv" data-ref-filename="_ZNSt3map6rbeginEv">rbegin</span>()<span class='tu ref fn' title='std::reverse_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt16reverse_iteratorptEv" data-ref-filename="_ZNKSt16reverse_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<span class='tu ref fn' title='std::__cxx11::list::empty' data-use='c' data-ref="_ZNKSt7__cxx114list5emptyEv" data-ref-filename="_ZNKSt7__cxx114list5emptyEv">empty</span>())</td></tr>
<tr><th id="113">113</th><td>        <span class='tu member fn' title='std::map::erase' data-use='c' data-ref="_ZNSt3map5eraseERKT_" data-ref-filename="_ZNSt3map5eraseERKT_">erase</span>(<span class='tu member fn' title='std::map::rbegin' data-use='c' data-ref="_ZNSt3map6rbeginEv" data-ref-filename="_ZNSt3map6rbeginEv">rbegin</span>()<span class='tu ref fn' title='std::reverse_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt16reverse_iteratorptEv" data-ref-filename="_ZNKSt16reverse_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="114">114</th><td>    }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="116">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="117">117</th><td>    <em>void</em> dump(<em>const</em> GCNRegBankReassign *P) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>      dbgs() &lt;&lt; <q>"\nCandidates:\n\n"</q>;</td></tr>
<tr><th id="119">119</th><td>      <b>for</b> (<em>auto</em> &amp;B : *<b>this</b>) {</td></tr>
<tr><th id="120">120</th><td>        dbgs() &lt;&lt; <q>" Weight "</q> &lt;&lt; B.first &lt;&lt; <q>":\n"</q>;</td></tr>
<tr><th id="121">121</th><td>        <b>for</b> (<em>auto</em> &amp;C : B.second)</td></tr>
<tr><th id="122">122</th><td>          C.dump(P);</td></tr>
<tr><th id="123">123</th><td>      }</td></tr>
<tr><th id="124">124</th><td>      dbgs() &lt;&lt; <q>"\n\n"</q>;</td></tr>
<tr><th id="125">125</th><td>    }</td></tr>
<tr><th id="126">126</th><td><u>#<span data-ppcond="116">endif</span></u></td></tr>
<tr><th id="127">127</th><td>  };</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>public</b>:</td></tr>
<tr><th id="130">130</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ID">ID</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><b>public</b>:</td></tr>
<tr><th id="133">133</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev" title='(anonymous namespace)::GCNRegBankReassign::GCNRegBankReassign' data-type='void (anonymous namespace)::GCNRegBankReassign::GCNRegBankReassign()' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev">GCNRegBankReassign</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-use='a' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ID">ID</a>) {</td></tr>
<tr><th id="134">134</th><td>    <a class="ref fn" href="#287" title='llvm::initializeGCNRegBankReassignPass' data-ref="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE">initializeGCNRegBankReassignPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNRegBankReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNRegBankReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="10MF" data-ref-filename="10MF">MF</dfn>) override;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign11getPassNameEv" title='(anonymous namespace)::GCNRegBankReassign::getPassName' data-type='llvm::StringRef (anonymous namespace)::GCNRegBankReassign::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN RegBank Reassign"</q>; }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::GCNRegBankReassign::getAnalysisUsage' data-type='void (anonymous namespace)::GCNRegBankReassign::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="11AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="11AU" data-ref-filename="11AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="142">142</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="143">143</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="144">144</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="145">145</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="146">146</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a></span>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>private</b>:</td></tr>
<tr><th id="151">151</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MLI">MLI</dfn>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-type='llvm::LiveRegMatrix *' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LIS">LIS</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumVGPRs">MaxNumVGPRs</dfn>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumSGPRs">MaxNumSGPRs</dfn>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</dfn>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask">OperandMask</a>, <var>8</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-type='SmallVector&lt;(anonymous namespace)::GCNRegBankReassign::OperandMask, 8&gt;' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</dfn>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::CandidateList" title='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::CandidateList" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CandidateList">CandidateList</a> <dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-type='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</dfn>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-type='const llvm::MCPhysReg *' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CSRegs">CSRegs</dfn>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj">// Returns bank for a phys reg.</i></td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getPhysRegBank(llvm::Register Reg, unsigned int SubReg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj">getPhysRegBank</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='llvm::Register' data-ref="12Reg" data-ref-filename="12Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13SubReg" title='SubReg' data-type='unsigned int' data-ref="13SubReg" data-ref-filename="13SubReg">SubReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">// Return a bit set for each register bank used. 4 banks for VGPRs and</i></td></tr>
<tr><th id="181">181</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">  // 8 banks for SGPRs.</i></td></tr>
<tr><th id="182">182</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">  // Registers already processed and recorded in RegsUsed are excluded.</i></td></tr>
<tr><th id="183">183</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">  // If Bank is not -1 assume Reg:SubReg to belong to that Bank.</i></td></tr>
<tr><th id="184">184</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-type='uint32_t (anonymous namespace)::GCNRegBankReassign::getRegBankMask(llvm::Register Reg, unsigned int SubReg, int Bank)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">getRegBankMask</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='llvm::Register' data-ref="14Reg" data-ref-filename="14Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15SubReg" title='SubReg' data-type='unsigned int' data-ref="15SubReg" data-ref-filename="15SubReg">SubReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="16Bank" title='Bank' data-type='int' data-ref="16Bank" data-ref-filename="16Bank">Bank</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">// Analyze one instruction returning the number of stalls and a mask of the</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">  // banks used by all operands.</i></td></tr>
<tr><th id="188">188</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">  // If Reg and Bank are provided, assume all uses of Reg will be replaced with</i></td></tr>
<tr><th id="189">189</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">  // a register chosen from Bank.</i></td></tr>
<tr><th id="190">190</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-type='std::pair&lt;unsigned int, unsigned int&gt; (anonymous namespace)::GCNRegBankReassign::analyzeInst(const llvm::MachineInstr &amp; MI, llvm::Register Reg = llvm::Register(), unsigned int SubReg = 0, int Bank = -1)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">analyzeInst</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI" data-ref-filename="17MI">MI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='llvm::Register' data-ref="18Reg" data-ref-filename="18Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>),</td></tr>
<tr><th id="192">192</th><td>                                            <em>unsigned</em> <dfn class="local col9 decl" id="19SubReg" title='SubReg' data-type='unsigned int' data-ref="19SubReg" data-ref-filename="19SubReg">SubReg</dfn> = <var>0</var>, <em>int</em> <dfn class="local col0 decl" id="20Bank" title='Bank' data-type='int' data-ref="20Bank" data-ref-filename="20Bank">Bank</dfn> = -<var>1</var>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE">// Return true if register is regular VGPR or SGPR or their tuples.</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE">  // Returns false for special registers like m0, vcc etc.</i></td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-type='bool (anonymous namespace)::GCNRegBankReassign::isReassignable(llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE">isReassignable</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='llvm::Register' data-ref="21Reg" data-ref-filename="21Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">// Check if registers' defs are old and may be pre-loaded.</i></td></tr>
<tr><th id="199">199</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">  // Returns 0 if both registers are old enough, 1 or 2 if one or both</i></td></tr>
<tr><th id="200">200</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">  // registers will not likely be pre-loaded.</i></td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight(const llvm::MachineInstr &amp; MI, llvm::Register Reg1, llvm::Register Reg2, unsigned int StallCycles) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">getOperandGatherWeight</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp; <dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23Reg1" title='Reg1' data-type='llvm::Register' data-ref="23Reg1" data-ref-filename="23Reg1">Reg1</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="24Reg2" title='Reg2' data-type='llvm::Register' data-ref="24Reg2" data-ref-filename="24Reg2">Reg2</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="25StallCycles" title='StallCycles' data-type='unsigned int' data-ref="25StallCycles" data-ref-filename="25StallCycles">StallCycles</dfn>) <em>const</em>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">// Find all bank bits in UsedBanks where Mask can be relocated to.</i></td></tr>
<tr><th id="208">208</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</a>(<em>unsigned</em> <dfn class="local col6 decl" id="26Mask" title='Mask' data-type='unsigned int' data-ref="26Mask" data-ref-filename="26Mask">Mask</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="27UsedBanks" data-ref-filename="27UsedBanks">UsedBanks</dfn>) <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">// Find all bank bits in UsedBanks where Mask can be relocated to.</i></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">  // Bank is relative to the register and not its subregister component.</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">  // Returns 0 is a register is not reassignable.</i></td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(llvm::Register Reg, unsigned int SubReg, unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">getFreeBanks</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='llvm::Register' data-ref="28Reg" data-ref-filename="28Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29SubReg" title='SubReg' data-type='unsigned int' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Mask" title='Mask' data-type='unsigned int' data-ref="30Mask" data-ref-filename="30Mask">Mask</dfn>,</td></tr>
<tr><th id="214">214</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="31UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="31UsedBanks" data-ref-filename="31UsedBanks">UsedBanks</dfn>) <em>const</em>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">// Add cadidate instruction to the work list.</i></td></tr>
<tr><th id="217">217</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineInstr &amp; MI, unsigned int UsedBanks, unsigned int StallCycles)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp; <dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI" data-ref-filename="32MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="33UsedBanks" data-ref-filename="33UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="218">218</th><td>                         <em>unsigned</em> <dfn class="local col4 decl" id="34StallCycles" title='StallCycles' data-type='unsigned int' data-ref="34StallCycles" data-ref-filename="34StallCycles">StallCycles</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">// Collect cadidate instructions across function. Returns a number stall</i></td></tr>
<tr><th id="221">221</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">  // cycles detected. Only counts stalls if Collect is false.</i></td></tr>
<tr><th id="222">222</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineFunction &amp; MF, bool Collect = true)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF" data-ref-filename="35MF">MF</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36Collect" title='Collect' data-type='bool' data-ref="36Collect" data-ref-filename="36Collect">Collect</dfn> = <b>true</b>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE">// Remove all candidates that read specified register.</i></td></tr>
<tr><th id="225">225</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::removeCandidates(llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE">removeCandidates</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='llvm::Register' data-ref="37Reg" data-ref-filename="37Reg">Reg</dfn>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">// Compute stalls within the uses of SrcReg replaced by a register from</i></td></tr>
<tr><th id="228">228</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">  // Bank. If Bank is -1 does not perform substitution. If Collect is set</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">  // candidates are collected and added to work list.</i></td></tr>
<tr><th id="230">230</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::computeStallCycles(llvm::Register SrcReg, llvm::Register Reg = llvm::Register(), unsigned int SubReg = 0, int Bank = -1, bool Collect = false)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">computeStallCycles</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="38SrcReg" data-ref-filename="38SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="231">231</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='llvm::Register' data-ref="39Reg" data-ref-filename="39Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>),</td></tr>
<tr><th id="232">232</th><td>                              <em>unsigned</em> <dfn class="local col0 decl" id="40SubReg" title='SubReg' data-type='unsigned int' data-ref="40SubReg" data-ref-filename="40SubReg">SubReg</dfn> = <var>0</var>, <em>int</em> <dfn class="local col1 decl" id="41Bank" title='Bank' data-type='int' data-ref="41Bank" data-ref-filename="41Bank">Bank</dfn> = -<var>1</var>,</td></tr>
<tr><th id="233">233</th><td>                              <em>bool</em> <dfn class="local col2 decl" id="42Collect" title='Collect' data-type='bool' data-ref="42Collect" data-ref-filename="42Collect">Collect</dfn> = <b>false</b>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj">// Search for a register in Bank unused within LI.</i></td></tr>
<tr><th id="236">236</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj">  // Returns phys reg or NoRegister.</i></td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-type='llvm::MCRegister (anonymous namespace)::GCNRegBankReassign::scavengeReg(llvm::LiveInterval &amp; LI, unsigned int Bank, unsigned int SubReg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj">scavengeReg</a>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="43LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="43LI" data-ref-filename="43LI">LI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44Bank" title='Bank' data-type='unsigned int' data-ref="44Bank" data-ref-filename="44Bank">Bank</dfn>,</td></tr>
<tr><th id="238">238</th><td>                         <em>unsigned</em> <dfn class="local col5 decl" id="45SubReg" title='SubReg' data-type='unsigned int' data-ref="45SubReg" data-ref-filename="45SubReg">SubReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">// Try to reassign candidate. Returns number or stall cycles saved.</i></td></tr>
<tr><th id="241">241</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::tryReassign((anonymous namespace)::GCNRegBankReassign::Candidate &amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="46C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="46C" data-ref-filename="46C">C</dfn>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-type='bool (anonymous namespace)::GCNRegBankReassign::verifyCycles(llvm::MachineFunction &amp; MF, unsigned int OriginalCycles, unsigned int CyclesSaved)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn>,</td></tr>
<tr><th id="244">244</th><td>                    <em>unsigned</em> <dfn class="local col8 decl" id="48OriginalCycles" title='OriginalCycles' data-type='unsigned int' data-ref="48OriginalCycles" data-ref-filename="48OriginalCycles">OriginalCycles</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="49CyclesSaved" data-ref-filename="49CyclesSaved">CyclesSaved</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#<span data-ppcond="247">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="248">248</th><td><b>public</b>:</td></tr>
<tr><th id="249">249</th><td>  Printable printReg(Register Reg, <em>unsigned</em> SubReg = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> Printable([Reg, SubReg, <b>this</b>](raw_ostream &amp;OS) {</td></tr>
<tr><th id="251">251</th><td>      <b>if</b> (Reg.isPhysical()) {</td></tr>
<tr><th id="252">252</th><td>        OS &lt;&lt; llvm::printReg(Reg, TRI);</td></tr>
<tr><th id="253">253</th><td>        <b>return</b>;</td></tr>
<tr><th id="254">254</th><td>      }</td></tr>
<tr><th id="255">255</th><td>      <b>if</b> (!VRM-&gt;isAssignedReg(Reg))</td></tr>
<tr><th id="256">256</th><td>        OS &lt;&lt; <q>"&lt;unassigned&gt; "</q> &lt;&lt; llvm::printReg(Reg, TRI);</td></tr>
<tr><th id="257">257</th><td>      <b>else</b></td></tr>
<tr><th id="258">258</th><td>        OS &lt;&lt; llvm::printReg(Reg, TRI) &lt;&lt; <kbd>'('</kbd></td></tr>
<tr><th id="259">259</th><td>           &lt;&lt; llvm::printReg(VRM-&gt;getPhys(Reg), TRI) &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="260">260</th><td>      <b>if</b> (SubReg)</td></tr>
<tr><th id="261">261</th><td>        OS &lt;&lt; <kbd>':'</kbd> &lt;&lt; TRI-&gt;getSubRegIndexName(SubReg);</td></tr>
<tr><th id="262">262</th><td>    });</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>static</em> Printable printBank(<em>unsigned</em> Bank) {</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> Printable([Bank](raw_ostream &amp;OS) {</td></tr>
<tr><th id="267">267</th><td>      OS &lt;&lt; ((Bank &gt;= SGPR_BANK_OFFSET) ? Bank - SGPR_BANK_OFFSET : Bank);</td></tr>
<tr><th id="268">268</th><td>    });</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>static</em> <em>void</em> dumpFreeBanks(<em>unsigned</em> FreeBanks) {</td></tr>
<tr><th id="272">272</th><td>    <b>for</b> (<em>unsigned</em> L = <var>0</var>; L &lt; NUM_BANKS; ++L)</td></tr>
<tr><th id="273">273</th><td>      <b>if</b> (FreeBanks &amp; (<var>1</var> &lt;&lt; L))</td></tr>
<tr><th id="274">274</th><td>        dbgs() &lt;&lt; printBank(L) &lt;&lt; <kbd>' '</kbd>;</td></tr>
<tr><th id="275">275</th><td>  }</td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="247">endif</span></u></td></tr>
<tr><th id="277">277</th><td>};</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeGCNRegBankReassignPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(GCNRegBankReassign, DEBUG_TYPE, <q>"GCN RegBank Reassign"</q>,</td></tr>
<tr><th id="282">282</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="283">283</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="284">284</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="285">285</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="286">286</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="287">287</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;GCN RegBank Reassign&quot;, &quot;amdgpu-regbanks-reassign&quot;, &amp;GCNRegBankReassign::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;GCNRegBankReassign&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeGCNRegBankReassignPassFlag; void llvm::initializeGCNRegBankReassignPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeGCNRegBankReassignPassFlag, initializeGCNRegBankReassignPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>, <a class="macro" href="#51" title="&quot;amdgpu-regbanks-reassign&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN RegBank Reassign"</q>,</td></tr>
<tr><th id="288">288</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::GCNRegBankReassignID" title='llvm::GCNRegBankReassignID' data-ref="llvm::GCNRegBankReassignID" data-ref-filename="llvm..GCNRegBankReassignID">GCNRegBankReassignID</dfn> = <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ID">ID</a>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getPhysRegBank(llvm::Register Reg, unsigned int SubReg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj">getPhysRegBank</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="50Reg" title='Reg' data-type='llvm::Register' data-ref="50Reg" data-ref-filename="50Reg">Reg</dfn>,</td></tr>
<tr><th id="296">296</th><td>                                            <em>unsigned</em> <dfn class="local col1 decl" id="51SubReg" title='SubReg' data-type='unsigned int' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isPhysical());</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="52RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="52RC" data-ref-filename="52RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>);</td></tr>
<tr><th id="300">300</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Size" title='Size' data-type='unsigned int' data-ref="53Size" data-ref-filename="53Size">Size</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#52RC" title='RC' data-ref="52RC" data-ref-filename="52RC">RC</a>);</td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size" data-ref-filename="53Size">Size</a> == <var>16</var>)</td></tr>
<tr><th id="302">302</th><td>    <a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>);</td></tr>
<tr><th id="303">303</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size" data-ref-filename="53Size">Size</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (<a class="local col1 ref" href="#51SubReg" title='SubReg' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</a>) {</td></tr>
<tr><th id="305">305</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="54SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="54SubRC" data-ref-filename="54SubRC">SubRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col2 ref" href="#52RC" title='RC' data-ref="52RC" data-ref-filename="52RC">RC</a>, <a class="local col1 ref" href="#51SubReg" title='SubReg' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</a>);</td></tr>
<tr><th id="306">306</th><td>      <a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>, <a class="local col1 ref" href="#51SubReg" title='SubReg' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</a>);</td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#54SubRC" title='SubRC' data-ref="54SubRC" data-ref-filename="54SubRC">SubRC</a>) &gt; <var>32</var>)</td></tr>
<tr><th id="308">308</th><td>        <a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="309">309</th><td>    } <b>else</b> {</td></tr>
<tr><th id="310">310</th><td>      <a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col2 ref" href="#52RC" title='RC' data-ref="52RC" data-ref-filename="52RC">RC</a>)) {</td></tr>
<tr><th id="315">315</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55RegNo" title='RegNo' data-type='unsigned int' data-ref="55RegNo" data-ref-filename="55RegNo">RegNo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a> - <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>;</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <a class="local col5 ref" href="#55RegNo" title='RegNo' data-ref="55RegNo" data-ref-filename="55RegNo">RegNo</a> % <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56RegNo" title='RegNo' data-type='unsigned int' data-ref="56RegNo" data-ref-filename="56RegNo">RegNo</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>, *<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>)) / <var>2</var>;</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <a class="local col6 ref" href="#56RegNo" title='RegNo' data-ref="56RegNo" data-ref-filename="56RegNo">RegNo</a> % <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a> + <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-type='uint32_t (anonymous namespace)::GCNRegBankReassign::getRegBankMask(llvm::Register Reg, unsigned int SubReg, int Bank)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">getRegBankMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='llvm::Register' data-ref="57Reg" data-ref-filename="57Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58SubReg" title='SubReg' data-type='unsigned int' data-ref="58SubReg" data-ref-filename="58SubReg">SubReg</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                            <em>int</em> <dfn class="local col9 decl" id="59Bank" title='Bank' data-type='int' data-ref="59Bank" data-ref-filename="59Bank">Bank</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <b>if</b> (<a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE">isAssignedReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>))</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE">getPhys</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>);</td></tr>
<tr><th id="330">330</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>)</td></tr>
<tr><th id="331">331</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col8 ref" href="#58SubReg" title='SubReg' data-ref="58SubReg" data-ref-filename="58SubReg">SubReg</a>)</td></tr>
<tr><th id="333">333</th><td>      <a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>, <a class="local col8 ref" href="#58SubReg" title='SubReg' data-ref="58SubReg" data-ref-filename="58SubReg">SubReg</a>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="60RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="60RC" data-ref-filename="60RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>);</td></tr>
<tr><th id="337">337</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61Size" title='Size' data-type='unsigned int' data-ref="61Size" data-ref-filename="61Size">Size</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC" data-ref-filename="60RC">RC</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <b>if</b> (<a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> == <var>16</var>) {</td></tr>
<tr><th id="340">340</th><td>    <a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>);</td></tr>
<tr><th id="341">341</th><td>    <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> = <var>1</var>;</td></tr>
<tr><th id="342">342</th><td>  } <b>else</b> {</td></tr>
<tr><th id="343">343</th><td>    <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> /= <var>32</var>;</td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (<a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> &gt; <var>1</var>)</td></tr>
<tr><th id="345">345</th><td>      <a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC" data-ref-filename="60RC">RC</a>)) {</td></tr>
<tr><th id="349">349</th><td>    <i>// VGPRs have 4 banks assigned in a round-robin fashion.</i></td></tr>
<tr><th id="350">350</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62RegNo" title='RegNo' data-type='unsigned int' data-ref="62RegNo" data-ref-filename="62RegNo">RegNo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> - <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>;</td></tr>
<tr><th id="351">351</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="63Mask" title='Mask' data-type='uint32_t' data-ref="63Mask" data-ref-filename="63Mask">Mask</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj" data-ref-filename="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>);</td></tr>
<tr><th id="352">352</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Used" title='Used' data-type='unsigned int' data-ref="64Used" data-ref-filename="64Used">Used</dfn> = <var>0</var>;</td></tr>
<tr><th id="353">353</th><td>    <i>// Bitmask lacks an extract method</i></td></tr>
<tr><th id="354">354</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="65I" title='I' data-type='unsigned int' data-ref="65I" data-ref-filename="65I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a> &lt; <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>; ++<a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>)</td></tr>
<tr><th id="355">355</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#62RegNo" title='RegNo' data-ref="62RegNo" data-ref-filename="62RegNo">RegNo</a> + <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>))</td></tr>
<tr><th id="356">356</th><td>        <a class="local col4 ref" href="#64Used" title='Used' data-ref="64Used" data-ref-filename="64Used">Used</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>;</td></tr>
<tr><th id="357">357</th><td>    <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj" data-ref-filename="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col2 ref" href="#62RegNo" title='RegNo' data-ref="62RegNo" data-ref-filename="62RegNo">RegNo</a>, <a class="local col2 ref" href="#62RegNo" title='RegNo' data-ref="62RegNo" data-ref-filename="62RegNo">RegNo</a> + <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>);</td></tr>
<tr><th id="358">358</th><td>    <a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask" data-ref-filename="63Mask">Mask</a> &amp;= ~<a class="local col4 ref" href="#64Used" title='Used' data-ref="64Used" data-ref-filename="64Used">Used</a>;</td></tr>
<tr><th id="359">359</th><td>    <a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask" data-ref-filename="63Mask">Mask</a> &lt;&lt;= (<a class="local col9 ref" href="#59Bank" title='Bank' data-ref="59Bank" data-ref-filename="59Bank">Bank</a> == -<var>1</var>) ? <a class="local col2 ref" href="#62RegNo" title='RegNo' data-ref="62RegNo" data-ref-filename="62RegNo">RegNo</a> % <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> : <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<a class="local col9 ref" href="#59Bank" title='Bank' data-ref="59Bank" data-ref-filename="59Bank">Bank</a>);</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> (<a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask" data-ref-filename="63Mask">Mask</a> | (<a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask" data-ref-filename="63Mask">Mask</a> &gt;&gt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) &amp; <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i>// SGPRs have 8 banks holding 2 consequitive registers each.</i></td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66RegNo" title='RegNo' data-type='unsigned int' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>, *<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>)) / <var>2</var>;</td></tr>
<tr><th id="365">365</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67StartBit" title='StartBit' data-type='unsigned int' data-ref="67StartBit" data-ref-filename="67StartBit">StartBit</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</a> + <a class="local col7 ref" href="#67StartBit" title='StartBit' data-ref="67StartBit" data-ref-filename="67StartBit">StartBit</a> &gt;= <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv" data-ref-filename="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> &gt; <var>1</var>)</td></tr>
<tr><th id="370">370</th><td>    <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a> /= <var>2</var>;</td></tr>
<tr><th id="371">371</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68Mask" title='Mask' data-type='unsigned int' data-ref="68Mask" data-ref-filename="68Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>) - <var>1</var>;</td></tr>
<tr><th id="372">372</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Used" title='Used' data-type='unsigned int' data-ref="69Used" data-ref-filename="69Used">Used</dfn> = <var>0</var>;</td></tr>
<tr><th id="373">373</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="70I" title='I' data-type='unsigned int' data-ref="70I" data-ref-filename="70I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#70I" title='I' data-ref="70I" data-ref-filename="70I">I</a> &lt; <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>; ++<a class="local col0 ref" href="#70I" title='I' data-ref="70I" data-ref-filename="70I">I</a>)</td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#67StartBit" title='StartBit' data-ref="67StartBit" data-ref-filename="67StartBit">StartBit</a> + <a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</a> + <a class="local col0 ref" href="#70I" title='I' data-ref="70I" data-ref-filename="70I">I</a>))</td></tr>
<tr><th id="375">375</th><td>      <a class="local col9 ref" href="#69Used" title='Used' data-ref="69Used" data-ref-filename="69Used">Used</a> |= <var>1</var> &lt;&lt; <a class="local col0 ref" href="#70I" title='I' data-ref="70I" data-ref-filename="70I">I</a>;</td></tr>
<tr><th id="376">376</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj" data-ref-filename="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col7 ref" href="#67StartBit" title='StartBit' data-ref="67StartBit" data-ref-filename="67StartBit">StartBit</a> + <a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</a>, <a class="local col7 ref" href="#67StartBit" title='StartBit' data-ref="67StartBit" data-ref-filename="67StartBit">StartBit</a> + <a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</a> + <a class="local col1 ref" href="#61Size" title='Size' data-ref="61Size" data-ref-filename="61Size">Size</a>);</td></tr>
<tr><th id="377">377</th><td>  <a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> &amp;= ~<a class="local col9 ref" href="#69Used" title='Used' data-ref="69Used" data-ref-filename="69Used">Used</a>;</td></tr>
<tr><th id="378">378</th><td>  <a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> &lt;&lt;= (<a class="local col9 ref" href="#59Bank" title='Bank' data-ref="59Bank" data-ref-filename="59Bank">Bank</a> == -<var>1</var>) ? <a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo" data-ref-filename="66RegNo">RegNo</a> % <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a></td></tr>
<tr><th id="379">379</th><td>                        : <em>unsigned</em>(<a class="local col9 ref" href="#59Bank" title='Bank' data-ref="59Bank" data-ref-filename="59Bank">Bank</a> - <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>);</td></tr>
<tr><th id="380">380</th><td>  <a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> = (<a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> | (<a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> &gt;&gt; <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)) &amp; <a class="macro" href="#59" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="381">381</th><td>  <i>// Reserve 4 bank ids for VGPRs.</i></td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <a class="local col8 ref" href="#68Mask" title='Mask' data-ref="68Mask" data-ref-filename="68Mask">Mask</a> &lt;&lt; <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="386">386</th><td><a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-type='std::pair&lt;unsigned int, unsigned int&gt; (anonymous namespace)::GCNRegBankReassign::analyzeInst(const llvm::MachineInstr &amp; MI, llvm::Register Reg = llvm::Register(), unsigned int SubReg = 0, int Bank = -1)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">analyzeInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="71MI" data-ref-filename="71MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='llvm::Register' data-ref="72Reg" data-ref-filename="72Reg">Reg</dfn>,</td></tr>
<tr><th id="387">387</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="73SubReg" title='SubReg' data-type='unsigned int' data-ref="73SubReg" data-ref-filename="73SubReg">SubReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="74Bank" title='Bank' data-type='int' data-ref="74Bank" data-ref-filename="74Bank">Bank</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75StallCycles" title='StallCycles' data-type='unsigned int' data-ref="75StallCycles" data-ref-filename="75StallCycles">StallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="389">389</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="76UsedBanks" data-ref-filename="76UsedBanks">UsedBanks</dfn> = <var>0</var>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#75StallCycles" title='StallCycles' data-ref="75StallCycles" data-ref-filename="75StallCycles">StallCycles</a></span>, <span class='refarg'><a class="local col6 ref" href="#76UsedBanks" title='UsedBanks' data-ref="76UsedBanks" data-ref-filename="76UsedBanks">UsedBanks</a></span>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv" data-ref-filename="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="395">395</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="396">396</th><td>  <b>for</b> (<em>const</em> <em>auto</em>&amp; <dfn class="local col7 decl" id="77Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="77Op" data-ref-filename="77Op">Op</dfn> : <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZNK4llvm12MachineInstr13explicit_usesEv" data-ref-filename="_ZNK4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>()) {</td></tr>
<tr><th id="397">397</th><td>    <i>// Undef can be assigned to any register, so two vregs can be assigned</i></td></tr>
<tr><th id="398">398</th><td><i>    // the same phys reg within the same instruction.</i></td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (!<a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="400">400</th><td>      <b>continue</b>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78R" title='R' data-type='const llvm::Register' data-ref="78R" data-ref-filename="78R">R</dfn> = <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="403">403</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="79RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="79RC" data-ref-filename="79RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78R" title='R' data-ref="78R" data-ref-filename="78R">R</a>);</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>    <i>// Do not compute stalls for AGPRs</i></td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC" data-ref-filename="79RC">RC</a>))</td></tr>
<tr><th id="407">407</th><td>      <b>continue</b>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>    <i>// Do not compute stalls if sub-register covers all banks</i></td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="411">411</th><td>      <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="80LM" title='LM' data-type='llvm::LaneBitmask' data-ref="80LM" data-ref-filename="80LM">LM</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="412">412</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC" data-ref-filename="79RC">RC</a>)) {</td></tr>
<tr><th id="413">413</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#80LM" title='LM' data-ref="80LM" data-ref-filename="80LM">LM</a>) &gt;= <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)</td></tr>
<tr><th id="414">414</th><td>          <b>continue</b>;</td></tr>
<tr><th id="415">415</th><td>      } <b>else</b> {</td></tr>
<tr><th id="416">416</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#80LM" title='LM' data-ref="80LM" data-ref-filename="80LM">LM</a>) / <var>2</var> &gt;= <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)</td></tr>
<tr><th id="417">417</th><td>          <b>continue</b>;</td></tr>
<tr><th id="418">418</th><td>      }</td></tr>
<tr><th id="419">419</th><td>    }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81ShiftedBank" title='ShiftedBank' data-type='unsigned int' data-ref="81ShiftedBank" data-ref-filename="81ShiftedBank">ShiftedBank</dfn> = <a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a> != -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#78R" title='R' data-ref="78R" data-ref-filename="78R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> &amp;&amp; (<a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col3 ref" href="#73SubReg" title='SubReg' data-ref="73SubReg" data-ref-filename="73SubReg">SubReg</a>)) {</td></tr>
<tr><th id="424">424</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82RegOffset" title='RegOffset' data-type='unsigned int' data-ref="82RegOffset" data-ref-filename="82RegOffset">RegOffset</dfn> =</td></tr>
<tr><th id="425">425</th><td>          <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" title='llvm::SIRegisterInfo::getChannelFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj">getChannelFromSubReg</a>(<a class="local col3 ref" href="#73SubReg" title='SubReg' data-ref="73SubReg" data-ref-filename="73SubReg">SubReg</a> ? <a class="local col3 ref" href="#73SubReg" title='SubReg' data-ref="73SubReg" data-ref-filename="73SubReg">SubReg</a> : (<em>unsigned</em>)<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="426">426</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="83Offset" title='Offset' data-type='unsigned int' data-ref="83Offset" data-ref-filename="83Offset">Offset</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" title='llvm::SIRegisterInfo::getChannelFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj">getChannelFromSubReg</a>(</td></tr>
<tr><th id="427">427</th><td>          <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() ? <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() : (<em>unsigned</em>)<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="428">428</th><td>      <b>if</b> (<a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a> &lt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>) {</td></tr>
<tr><th id="429">429</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="84Shift" title='Shift' data-type='unsigned int' data-ref="84Shift" data-ref-filename="84Shift">Shift</dfn> = ((<a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> + <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset" data-ref-filename="83Offset">Offset</a>) - <a class="local col2 ref" href="#82RegOffset" title='RegOffset' data-ref="82RegOffset" data-ref-filename="82RegOffset">RegOffset</a>);</td></tr>
<tr><th id="430">430</th><td>        <a class="local col1 ref" href="#81ShiftedBank" title='ShiftedBank' data-ref="81ShiftedBank" data-ref-filename="81ShiftedBank">ShiftedBank</a> = (<a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a> + <a class="local col4 ref" href="#84Shift" title='Shift' data-ref="84Shift" data-ref-filename="84Shift">Shift</a>) % <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>;</td></tr>
<tr><th id="431">431</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a> &gt;= <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>) {</td></tr>
<tr><th id="432">432</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="85Shift" title='Shift' data-type='unsigned int' data-ref="85Shift" data-ref-filename="85Shift">Shift</dfn> = (<a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a> + (<a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset" data-ref-filename="83Offset">Offset</a> &gt;&gt; <var>1</var>)) - (<a class="local col2 ref" href="#82RegOffset" title='RegOffset' data-ref="82RegOffset" data-ref-filename="82RegOffset">RegOffset</a> &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="433">433</th><td>        <a class="local col1 ref" href="#81ShiftedBank" title='ShiftedBank' data-ref="81ShiftedBank" data-ref-filename="81ShiftedBank">ShiftedBank</a> = <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a> +</td></tr>
<tr><th id="434">434</th><td>                      (<a class="local col4 ref" href="#74Bank" title='Bank' data-ref="74Bank" data-ref-filename="74Bank">Bank</a> - <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a> + <a class="local col5 ref" href="#85Shift" title='Shift' data-ref="85Shift" data-ref-filename="85Shift">Shift</a>) % <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>;</td></tr>
<tr><th id="435">435</th><td>      }</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="86Mask" title='Mask' data-type='uint32_t' data-ref="86Mask" data-ref-filename="86Mask">Mask</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji">getRegBankMask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78R" title='R' data-ref="78R" data-ref-filename="78R">R</a>, <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="439">439</th><td>                                   (<a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#78R" title='R' data-ref="78R" data-ref-filename="78R">R</a>) ? <a class="local col1 ref" href="#81ShiftedBank" title='ShiftedBank' data-ref="81ShiftedBank" data-ref-filename="81ShiftedBank">ShiftedBank</a> : -<var>1</var>);</td></tr>
<tr><th id="440">440</th><td>    <a class="local col5 ref" href="#75StallCycles" title='StallCycles' data-ref="75StallCycles" data-ref-filename="75StallCycles">StallCycles</a> += <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col6 ref" href="#76UsedBanks" title='UsedBanks' data-ref="76UsedBanks" data-ref-filename="76UsedBanks">UsedBanks</a> &amp; <a class="local col6 ref" href="#86Mask" title='Mask' data-ref="86Mask" data-ref-filename="86Mask">Mask</a>);</td></tr>
<tr><th id="441">441</th><td>    <a class="local col6 ref" href="#76UsedBanks" title='UsedBanks' data-ref="76UsedBanks" data-ref-filename="76UsedBanks">UsedBanks</a> |= <a class="local col6 ref" href="#86Mask" title='Mask' data-ref="86Mask" data-ref-filename="86Mask">Mask</a>;</td></tr>
<tr><th id="442">442</th><td>    <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask">OperandMask</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#77Op" title='Op' data-ref="77Op" data-ref-filename="77Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col6 ref" href="#86Mask" title='Mask' data-ref="86Mask" data-ref-filename="86Mask">Mask</a>));</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#75StallCycles" title='StallCycles' data-ref="75StallCycles" data-ref-filename="75StallCycles">StallCycles</a></span>, <span class='refarg'><a class="local col6 ref" href="#76UsedBanks" title='UsedBanks' data-ref="76UsedBanks" data-ref-filename="76UsedBanks">UsedBanks</a></span>);</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight(const llvm::MachineInstr &amp; MI, llvm::Register Reg1, llvm::Register Reg2, unsigned int StallCycles) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">getOperandGatherWeight</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp; <dfn class="local col7 decl" id="87MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="88Reg1" title='Reg1' data-type='llvm::Register' data-ref="88Reg1" data-ref-filename="88Reg1">Reg1</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="89Reg2" title='Reg2' data-type='llvm::Register' data-ref="89Reg2" data-ref-filename="89Reg2">Reg2</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                                    <em>unsigned</em> <dfn class="local col0 decl" id="90StallCycles" title='StallCycles' data-type='unsigned int' data-ref="90StallCycles" data-ref-filename="90StallCycles">StallCycles</dfn>) <em>const</em></td></tr>
<tr><th id="452">452</th><td>{</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91Defs" title='Defs' data-type='unsigned int' data-ref="91Defs" data-ref-filename="91Defs">Defs</dfn> = <var>0</var>;</td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col2 decl" id="92Def" title='Def' data-type='MachineBasicBlock::const_instr_iterator' data-ref="92Def" data-ref-filename="92Def">Def</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col3 decl" id="93B" title='B' data-type='MachineBasicBlock::const_instr_iterator' data-ref="93B" data-ref-filename="93B">B</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZNK4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>());</td></tr>
<tr><th id="456">456</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="94S" title='S' data-type='unsigned int' data-ref="94S" data-ref-filename="94S">S</dfn> = <a class="local col0 ref" href="#90StallCycles" title='StallCycles' data-ref="90StallCycles" data-ref-filename="90StallCycles">StallCycles</a>; <a class="local col4 ref" href="#94S" title='S' data-ref="94S" data-ref-filename="94S">S</a> &amp;&amp; <a class="local col2 ref" href="#92Def" title='Def' data-ref="92Def" data-ref-filename="92Def">Def</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#93B" title='B' data-ref="93B" data-ref-filename="93B">B</a> &amp;&amp; <a class="local col1 ref" href="#91Defs" title='Defs' data-ref="91Defs" data-ref-filename="91Defs">Defs</a> != <var>3</var>; --<a class="local col4 ref" href="#94S" title='S' data-ref="94S" data-ref-filename="94S">S</a>) {</td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="458">458</th><td>      <b>continue</b>;</td></tr>
<tr><th id="459">459</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col2 ref" href="#92Def" title='Def' data-ref="92Def" data-ref-filename="92Def">Def</a>;</td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Def" title='Def' data-ref="92Def" data-ref-filename="92Def">Def</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="461">461</th><td>      <b>continue</b>;</td></tr>
<tr><th id="462">462</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Def" title='Def' data-ref="92Def" data-ref-filename="92Def">Def</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#88Reg1" title='Reg1' data-ref="88Reg1" data-ref-filename="88Reg1">Reg1</a>, <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>))</td></tr>
<tr><th id="463">463</th><td>      <a class="local col1 ref" href="#91Defs" title='Defs' data-ref="91Defs" data-ref-filename="91Defs">Defs</a> |= <var>1</var>;</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Def" title='Def' data-ref="92Def" data-ref-filename="92Def">Def</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89Reg2" title='Reg2' data-ref="89Reg2" data-ref-filename="89Reg2">Reg2</a>, <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>))</td></tr>
<tr><th id="465">465</th><td>      <a class="local col1 ref" href="#91Defs" title='Defs' data-ref="91Defs" data-ref-filename="91Defs">Defs</a> |= <var>2</var>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col1 ref" href="#91Defs" title='Defs' data-ref="91Defs" data-ref-filename="91Defs">Defs</a>);</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-type='bool (anonymous namespace)::GCNRegBankReassign::isReassignable(llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE">isReassignable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="95Reg" title='Reg' data-type='llvm::Register' data-ref="95Reg" data-ref-filename="95Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Reg" title='Reg' data-ref="95Reg" data-ref-filename="95Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() || !<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap13isAssignedRegENS_8RegisterE">isAssignedReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95Reg" title='Reg' data-ref="95Reg" data-ref-filename="95Reg">Reg</a>))</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="96Def" data-ref-filename="96Def">Def</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95Reg" title='Reg' data-ref="95Reg" data-ref-filename="95Reg">Reg</a>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE">getPhys</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95Reg" title='Reg' data-ref="95Reg" data-ref-filename="95Reg">Reg</a>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a> &amp;&amp; <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>)</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="98U" title='U' data-type='llvm::MachineOperand' data-ref="98U" data-ref-filename="98U">U</dfn> : <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95Reg" title='Reg' data-ref="95Reg" data-ref-filename="95Reg">Reg</a>)) {</td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (<a class="local col8 ref" href="#98U" title='U' data-ref="98U" data-ref-filename="98U">U</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="483">483</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="99UseInst" title='UseInst' data-type='const llvm::MachineInstr *' data-ref="99UseInst" data-ref-filename="99UseInst">UseInst</dfn> = <a class="local col8 ref" href="#98U" title='U' data-ref="98U" data-ref-filename="98U">U</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="local col9 ref" href="#99UseInst" title='UseInst' data-ref="99UseInst" data-ref-filename="99UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col9 ref" href="#99UseInst" title='UseInst' data-ref="99UseInst" data-ref-filename="99UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>)</td></tr>
<tr><th id="486">486</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="100RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="100RC" data-ref-filename="100RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>);</td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101Size" title='Size' data-type='unsigned int' data-ref="101Size" data-ref-filename="101Size">Size</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#100RC" title='RC' data-ref="100RC" data-ref-filename="100RC">RC</a>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// TODO: Support 16 bit registers. Those needs to be moved with their</i></td></tr>
<tr><th id="493">493</th><td><i>  //       parent VGPR_32 and potentially a sibling 16 bit sub-register.</i></td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col1 ref" href="#101Size" title='Size' data-ref="101Size" data-ref-filename="101Size">Size</a> &lt; <var>32</var>)</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col0 ref" href="#100RC" title='RC' data-ref="100RC" data-ref-filename="100RC">RC</a>))</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (<a class="local col1 ref" href="#101Size" title='Size' data-ref="101Size" data-ref-filename="101Size">Size</a> == <var>16</var>)</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_LO16RegClass" title='llvm::AMDGPU::SGPR_LO16RegClass' data-ref="llvm::AMDGPU::SGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..SGPR_LO16RegClass">SGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col1 ref" href="#101Size" title='Size' data-ref="101Size" data-ref-filename="101Size">Size</a> &gt; <var>32</var>)</td></tr>
<tr><th id="504">504</th><td>    <a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97PhysReg" title='PhysReg' data-ref="97PhysReg" data-ref-filename="97PhysReg">PhysReg</a>);</td></tr>
<tr><th id="507">507</th><td>}</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102Mask" title='Mask' data-type='unsigned int' data-ref="102Mask" data-ref-filename="102Mask">Mask</dfn>,</td></tr>
<tr><th id="510">510</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="103UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="103UsedBanks" data-ref-filename="103UsedBanks">UsedBanks</dfn>) <em>const</em> {</td></tr>
<tr><th id="511">511</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104Size" title='Size' data-type='unsigned int' data-ref="104Size" data-ref-filename="104Size">Size</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col2 ref" href="#102Mask" title='Mask' data-ref="102Mask" data-ref-filename="102Mask">Mask</a>);</td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="105FreeBanks" title='FreeBanks' data-type='unsigned int' data-ref="105FreeBanks" data-ref-filename="105FreeBanks">FreeBanks</dfn> = <var>0</var>;</td></tr>
<tr><th id="513">513</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106Bank" title='Bank' data-type='unsigned int' data-ref="106Bank" data-ref-filename="106Bank">Bank</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" title='llvm::findFirstSet' data-ref="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE">findFirstSet</a>(<a class="local col2 ref" href="#102Mask" title='Mask' data-ref="102Mask" data-ref-filename="102Mask">Mask</a>);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <a class="local col3 ref" href="#103UsedBanks" title='UsedBanks' data-ref="103UsedBanks" data-ref-filename="103UsedBanks">UsedBanks</a> &amp;= ~<a class="local col2 ref" href="#102Mask" title='Mask' data-ref="102Mask" data-ref-filename="102Mask">Mask</a>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// Find free VGPR banks</i></td></tr>
<tr><th id="518">518</th><td>  <b>if</b> ((<a class="local col2 ref" href="#102Mask" title='Mask' data-ref="102Mask" data-ref-filename="102Mask">Mask</a> &amp; <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>) &amp;&amp; (<a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size" data-ref-filename="104Size">Size</a> &lt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) {</td></tr>
<tr><th id="519">519</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="107I" title='I' data-type='unsigned int' data-ref="107I" data-ref-filename="107I">I</dfn> = <var>0</var>; <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a> &lt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>; ++<a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>) {</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (<a class="local col6 ref" href="#106Bank" title='Bank' data-ref="106Bank" data-ref-filename="106Bank">Bank</a> == <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>)</td></tr>
<tr><th id="521">521</th><td>        <b>continue</b>;</td></tr>
<tr><th id="522">522</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="108NewMask" title='NewMask' data-type='unsigned int' data-ref="108NewMask" data-ref-filename="108NewMask">NewMask</dfn> = ((<var>1</var> &lt;&lt; <a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size" data-ref-filename="104Size">Size</a>) - <var>1</var>) &lt;&lt; <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>;</td></tr>
<tr><th id="523">523</th><td>      <a class="local col8 ref" href="#108NewMask" title='NewMask' data-ref="108NewMask" data-ref-filename="108NewMask">NewMask</a> = (<a class="local col8 ref" href="#108NewMask" title='NewMask' data-ref="108NewMask" data-ref-filename="108NewMask">NewMask</a> | (<a class="local col8 ref" href="#108NewMask" title='NewMask' data-ref="108NewMask" data-ref-filename="108NewMask">NewMask</a> &gt;&gt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) &amp; <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (!(<a class="local col3 ref" href="#103UsedBanks" title='UsedBanks' data-ref="103UsedBanks" data-ref-filename="103UsedBanks">UsedBanks</a> &amp; <a class="local col8 ref" href="#108NewMask" title='NewMask' data-ref="108NewMask" data-ref-filename="108NewMask">NewMask</a>))</td></tr>
<tr><th id="525">525</th><td>        <a class="local col5 ref" href="#105FreeBanks" title='FreeBanks' data-ref="105FreeBanks" data-ref-filename="105FreeBanks">FreeBanks</a> |= <var>1</var> &lt;&lt; <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>;</td></tr>
<tr><th id="526">526</th><td>    }</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <a class="local col5 ref" href="#105FreeBanks" title='FreeBanks' data-ref="105FreeBanks" data-ref-filename="105FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Find free SGPR banks</i></td></tr>
<tr><th id="531">531</th><td><i>  // SGPR tuples must be aligned, so step is size in banks it</i></td></tr>
<tr><th id="532">532</th><td><i>  // crosses.</i></td></tr>
<tr><th id="533">533</th><td>  <a class="local col6 ref" href="#106Bank" title='Bank' data-ref="106Bank" data-ref-filename="106Bank">Bank</a> -= <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="109I" title='I' data-type='unsigned int' data-ref="109I" data-ref-filename="109I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#109I" title='I' data-ref="109I" data-ref-filename="109I">I</a> &lt; <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>; <a class="local col9 ref" href="#109I" title='I' data-ref="109I" data-ref-filename="109I">I</a> += <a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size" data-ref-filename="104Size">Size</a>) {</td></tr>
<tr><th id="535">535</th><td>    <b>if</b> (<a class="local col6 ref" href="#106Bank" title='Bank' data-ref="106Bank" data-ref-filename="106Bank">Bank</a> == <a class="local col9 ref" href="#109I" title='I' data-ref="109I" data-ref-filename="109I">I</a>)</td></tr>
<tr><th id="536">536</th><td>      <b>continue</b>;</td></tr>
<tr><th id="537">537</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110NewMask" title='NewMask' data-type='unsigned int' data-ref="110NewMask" data-ref-filename="110NewMask">NewMask</dfn> = ((<var>1</var> &lt;&lt; <a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size" data-ref-filename="104Size">Size</a>) - <var>1</var>) &lt;&lt; <a class="local col9 ref" href="#109I" title='I' data-ref="109I" data-ref-filename="109I">I</a>;</td></tr>
<tr><th id="538">538</th><td>    <a class="local col0 ref" href="#110NewMask" title='NewMask' data-ref="110NewMask" data-ref-filename="110NewMask">NewMask</a> = (<a class="local col0 ref" href="#110NewMask" title='NewMask' data-ref="110NewMask" data-ref-filename="110NewMask">NewMask</a> | (<a class="local col0 ref" href="#110NewMask" title='NewMask' data-ref="110NewMask" data-ref-filename="110NewMask">NewMask</a> &gt;&gt; <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)) &amp; <a class="macro" href="#59" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (!(<a class="local col3 ref" href="#103UsedBanks" title='UsedBanks' data-ref="103UsedBanks" data-ref-filename="103UsedBanks">UsedBanks</a> &amp; (<a class="local col0 ref" href="#110NewMask" title='NewMask' data-ref="110NewMask" data-ref-filename="110NewMask">NewMask</a> &lt;&lt; <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>)))</td></tr>
<tr><th id="540">540</th><td>      <a class="local col5 ref" href="#105FreeBanks" title='FreeBanks' data-ref="105FreeBanks" data-ref-filename="105FreeBanks">FreeBanks</a> |= (<var>1</var> &lt;&lt; <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>) &lt;&lt; <a class="local col9 ref" href="#109I" title='I' data-ref="109I" data-ref-filename="109I">I</a>;</td></tr>
<tr><th id="541">541</th><td>  }</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <b>return</b> <a class="local col5 ref" href="#105FreeBanks" title='FreeBanks' data-ref="105FreeBanks" data-ref-filename="105FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(llvm::Register Reg, unsigned int SubReg, unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">getFreeBanks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="111Reg" title='Reg' data-type='llvm::Register' data-ref="111Reg" data-ref-filename="111Reg">Reg</dfn>,</td></tr>
<tr><th id="547">547</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="112SubReg" title='SubReg' data-type='unsigned int' data-ref="112SubReg" data-ref-filename="112SubReg">SubReg</dfn>,</td></tr>
<tr><th id="548">548</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="113Mask" title='Mask' data-type='unsigned int' data-ref="113Mask" data-ref-filename="113Mask">Mask</dfn>,</td></tr>
<tr><th id="549">549</th><td>                                          <em>unsigned</em> <dfn class="local col4 decl" id="114UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="114UsedBanks" data-ref-filename="114UsedBanks">UsedBanks</dfn>) <em>const</em> {</td></tr>
<tr><th id="550">550</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE">isReassignable</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg" data-ref-filename="111Reg">Reg</a>))</td></tr>
<tr><th id="551">551</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115FreeBanks" title='FreeBanks' data-type='unsigned int' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</a>(<a class="local col3 ref" href="#113Mask" title='Mask' data-ref="113Mask" data-ref-filename="113Mask">Mask</a>, <a class="local col4 ref" href="#114UsedBanks" title='UsedBanks' data-ref="114UsedBanks" data-ref-filename="114UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116Offset" title='Offset' data-type='unsigned int' data-ref="116Offset" data-ref-filename="116Offset">Offset</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" title='llvm::SIRegisterInfo::getChannelFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj">getChannelFromSubReg</a>(<a class="local col2 ref" href="#112SubReg" title='SubReg' data-ref="112SubReg" data-ref-filename="112SubReg">SubReg</a>);</td></tr>
<tr><th id="556">556</th><td>  <b>if</b> (<a class="local col6 ref" href="#116Offset" title='Offset' data-ref="116Offset" data-ref-filename="116Offset">Offset</a> &amp;&amp; (<a class="local col3 ref" href="#113Mask" title='Mask' data-ref="113Mask" data-ref-filename="113Mask">Mask</a> &amp; <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>)) {</td></tr>
<tr><th id="557">557</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117Shift" title='Shift' data-type='unsigned int' data-ref="117Shift" data-ref-filename="117Shift">Shift</dfn> = <a class="local col6 ref" href="#116Offset" title='Offset' data-ref="116Offset" data-ref-filename="116Offset">Offset</a>;</td></tr>
<tr><th id="558">558</th><td>    <b>if</b> (<a class="local col7 ref" href="#117Shift" title='Shift' data-ref="117Shift" data-ref-filename="117Shift">Shift</a> &gt;= <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)</td></tr>
<tr><th id="559">559</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="560">560</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118VB" title='VB' data-type='unsigned int' data-ref="118VB" data-ref-filename="118VB">VB</dfn> = <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a> &amp; <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="561">561</th><td>    <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a> = ((<a class="local col8 ref" href="#118VB" title='VB' data-ref="118VB" data-ref-filename="118VB">VB</a> &gt;&gt; <a class="local col7 ref" href="#117Shift" title='Shift' data-ref="117Shift" data-ref-filename="117Shift">Shift</a>) | (<a class="local col8 ref" href="#118VB" title='VB' data-ref="118VB" data-ref-filename="118VB">VB</a> &lt;&lt; (<a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> - <a class="local col7 ref" href="#117Shift" title='Shift' data-ref="117Shift" data-ref-filename="117Shift">Shift</a>))) &amp;</td></tr>
<tr><th id="562">562</th><td>                <a class="macro" href="#57" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="563">563</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#116Offset" title='Offset' data-ref="116Offset" data-ref-filename="116Offset">Offset</a> &gt; <var>1</var> &amp;&amp; (<a class="local col3 ref" href="#113Mask" title='Mask' data-ref="113Mask" data-ref-filename="113Mask">Mask</a> &amp; <a class="macro" href="#58" title="0xff0" data-ref="_M/SGPR_BANK_MASK">SGPR_BANK_MASK</a>)) {</td></tr>
<tr><th id="564">564</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119Shift" title='Shift' data-type='unsigned int' data-ref="119Shift" data-ref-filename="119Shift">Shift</dfn> = <a class="local col6 ref" href="#116Offset" title='Offset' data-ref="116Offset" data-ref-filename="116Offset">Offset</a> &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="565">565</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Shift" title='Shift' data-ref="119Shift" data-ref-filename="119Shift">Shift</a> &gt;= <a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)</td></tr>
<tr><th id="566">566</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="120SB" title='SB' data-type='unsigned int' data-ref="120SB" data-ref-filename="120SB">SB</dfn> = <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a> &gt;&gt; <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="568">568</th><td>    <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a> = ((<a class="local col0 ref" href="#120SB" title='SB' data-ref="120SB" data-ref-filename="120SB">SB</a> &gt;&gt; <a class="local col9 ref" href="#119Shift" title='Shift' data-ref="119Shift" data-ref-filename="119Shift">Shift</a>) | (<a class="local col0 ref" href="#120SB" title='SB' data-ref="120SB" data-ref-filename="120SB">SB</a> &lt;&lt; (<a class="macro" href="#54" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a> - <a class="local col9 ref" href="#119Shift" title='Shift' data-ref="119Shift" data-ref-filename="119Shift">Shift</a>))) &amp;</td></tr>
<tr><th id="569">569</th><td>                <a class="macro" href="#59" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="570">570</th><td>    <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a> &lt;&lt;= <a class="macro" href="#56" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (FreeBanks) {</td></tr>
<tr><th id="574">574</th><td>          dbgs() &lt;&lt; <q>"Potential reassignments of "</q> &lt;&lt; printReg(Reg, SubReg)</td></tr>
<tr><th id="575">575</th><td>                 &lt;&lt; <q>" to banks: "</q>; dumpFreeBanks(FreeBanks);</td></tr>
<tr><th id="576">576</th><td>          dbgs() &lt;&lt; <kbd>'\n'</kbd>; });</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <b>return</b> <a class="local col5 ref" href="#115FreeBanks" title='FreeBanks' data-ref="115FreeBanks" data-ref-filename="115FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="579">579</th><td>}</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineInstr &amp; MI, unsigned int UsedBanks, unsigned int StallCycles)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp; <dfn class="local col1 decl" id="121MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="121MI" data-ref-filename="121MI">MI</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="122UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="122UsedBanks" data-ref-filename="122UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="583">583</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="123StallCycles" title='StallCycles' data-type='unsigned int' data-ref="123StallCycles" data-ref-filename="123StallCycles">StallCycles</dfn>) {</td></tr>
<tr><th id="584">584</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123StallCycles" title='StallCycles' data-ref="123StallCycles" data-ref-filename="123StallCycles">StallCycles</a>)</td></tr>
<tr><th id="587">587</th><td>    <b>return</b>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Stall cycles = "</q> &lt;&lt; StallCycles &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="124I" title='I' data-type='unsigned int' data-ref="124I" data-ref-filename="124I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="125E" title='E' data-type='unsigned int' data-ref="125E" data-ref-filename="125E">E</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a> + <var>1</var> &lt; <a class="local col5 ref" href="#125E" title='E' data-ref="125E" data-ref-filename="125E">E</a>; ++<a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a>) {</td></tr>
<tr><th id="592">592</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="126J" title='J' data-type='unsigned int' data-ref="126J" data-ref-filename="126J">J</dfn> = <a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a> + <var>1</var>; <a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a> != <a class="local col5 ref" href="#125E" title='E' data-ref="125E" data-ref-filename="125E">E</a>; ++<a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a>) {</td></tr>
<tr><th id="593">593</th><td>      <b>if</b> (!(<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</a> &amp; <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</a>))</td></tr>
<tr><th id="594">594</th><td>        <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127Reg1" title='Reg1' data-type='llvm::Register' data-ref="127Reg1" data-ref-filename="127Reg1">Reg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Reg">Reg</a>;</td></tr>
<tr><th id="597">597</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="128Reg2" title='Reg2' data-type='llvm::Register' data-ref="128Reg2" data-ref-filename="128Reg2">Reg2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Reg">Reg</a>;</td></tr>
<tr><th id="598">598</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="129SubReg1" title='SubReg1' data-type='unsigned int' data-ref="129SubReg1" data-ref-filename="129SubReg1">SubReg1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..SubReg">SubReg</a>;</td></tr>
<tr><th id="599">599</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="130SubReg2" title='SubReg2' data-type='unsigned int' data-ref="130SubReg2" data-ref-filename="130SubReg2">SubReg2</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..SubReg">SubReg</a>;</td></tr>
<tr><th id="600">600</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="131Mask1" title='Mask1' data-type='unsigned int' data-ref="131Mask1" data-ref-filename="131Mask1">Mask1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#124I" title='I' data-ref="124I" data-ref-filename="124I">I</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</a>;</td></tr>
<tr><th id="601">601</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="132Mask2" title='Mask2' data-type='unsigned int' data-ref="132Mask2" data-ref-filename="132Mask2">Mask2</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMasks">OperandMasks</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#126J" title='J' data-ref="126J" data-ref-filename="126J">J</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..OperandMask..Mask">Mask</a>;</td></tr>
<tr><th id="602">602</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="133Size1" title='Size1' data-type='unsigned int' data-ref="133Size1" data-ref-filename="133Size1">Size1</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col1 ref" href="#131Mask1" title='Mask1' data-ref="131Mask1" data-ref-filename="131Mask1">Mask1</a>);</td></tr>
<tr><th id="603">603</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="134Size2" title='Size2' data-type='unsigned int' data-ref="134Size2" data-ref-filename="134Size2">Size2</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col2 ref" href="#132Mask2" title='Mask2' data-ref="132Mask2" data-ref-filename="132Mask2">Mask2</a>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Conflicting operands: "</q> &lt;&lt; printReg(Reg1, SubReg1) &lt;&lt;</td></tr>
<tr><th id="606">606</th><td>                      <q>" and "</q> &lt;&lt; printReg(Reg2, SubReg2) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="135Weight" title='Weight' data-type='unsigned int' data-ref="135Weight" data-ref-filename="135Weight">Weight</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrENS1_8RegisterES5_j">getOperandGatherWeight</a>(<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127Reg1" title='Reg1' data-ref="127Reg1" data-ref-filename="127Reg1">Reg1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128Reg2" title='Reg2' data-ref="128Reg2" data-ref-filename="128Reg2">Reg2</a>, <a class="local col3 ref" href="#123StallCycles" title='StallCycles' data-ref="123StallCycles" data-ref-filename="123StallCycles">StallCycles</a>);</td></tr>
<tr><th id="609">609</th><td>      <a class="local col5 ref" href="#135Weight" title='Weight' data-ref="135Weight" data-ref-filename="135Weight">Weight</a> += <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MLI">MLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) * <var>10</var>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Stall weight = "</q> &lt;&lt; Weight &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="136FreeBanks1" title='FreeBanks1' data-type='unsigned int' data-ref="136FreeBanks1" data-ref-filename="136FreeBanks1">FreeBanks1</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">getFreeBanks</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127Reg1" title='Reg1' data-ref="127Reg1" data-ref-filename="127Reg1">Reg1</a>, <a class="local col9 ref" href="#129SubReg1" title='SubReg1' data-ref="129SubReg1" data-ref-filename="129SubReg1">SubReg1</a>, <a class="local col1 ref" href="#131Mask1" title='Mask1' data-ref="131Mask1" data-ref-filename="131Mask1">Mask1</a>, <a class="local col2 ref" href="#122UsedBanks" title='UsedBanks' data-ref="122UsedBanks" data-ref-filename="122UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="614">614</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="137FreeBanks2" title='FreeBanks2' data-type='unsigned int' data-ref="137FreeBanks2" data-ref-filename="137FreeBanks2">FreeBanks2</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEN4llvm8RegisterEjjj">getFreeBanks</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128Reg2" title='Reg2' data-ref="128Reg2" data-ref-filename="128Reg2">Reg2</a>, <a class="local col0 ref" href="#130SubReg2" title='SubReg2' data-ref="130SubReg2" data-ref-filename="130SubReg2">SubReg2</a>, <a class="local col2 ref" href="#132Mask2" title='Mask2' data-ref="132Mask2" data-ref-filename="132Mask2">Mask2</a>, <a class="local col2 ref" href="#122UsedBanks" title='UsedBanks' data-ref="122UsedBanks" data-ref-filename="122UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="615">615</th><td>      <b>if</b> (<a class="local col6 ref" href="#136FreeBanks1" title='FreeBanks1' data-ref="136FreeBanks1" data-ref-filename="136FreeBanks1">FreeBanks1</a>)</td></tr>
<tr><th id="616">616</th><td>        <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE">push</a>(<a class="local col5 ref" href="#135Weight" title='Weight' data-ref="135Weight" data-ref-filename="135Weight">Weight</a> + ((<a class="local col4 ref" href="#134Size2" title='Size2' data-ref="134Size2" data-ref-filename="134Size2">Size2</a> &gt; <a class="local col3 ref" href="#133Size1" title='Size1' data-ref="133Size1" data-ref-filename="133Size1">Size1</a>) ? <var>1</var> : <var>0</var>),</td></tr>
<tr><th id="617">617</th><td>                        <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj">(</a>&amp;<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127Reg1" title='Reg1' data-ref="127Reg1" data-ref-filename="127Reg1">Reg1</a>, <a class="local col9 ref" href="#129SubReg1" title='SubReg1' data-ref="129SubReg1" data-ref-filename="129SubReg1">SubReg1</a>, <a class="local col6 ref" href="#136FreeBanks1" title='FreeBanks1' data-ref="136FreeBanks1" data-ref-filename="136FreeBanks1">FreeBanks1</a>));</td></tr>
<tr><th id="618">618</th><td>      <b>if</b> (<a class="local col7 ref" href="#137FreeBanks2" title='FreeBanks2' data-ref="137FreeBanks2" data-ref-filename="137FreeBanks2">FreeBanks2</a>)</td></tr>
<tr><th id="619">619</th><td>        <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEjOKNS0_9CandidateE">push</a>(<a class="local col5 ref" href="#135Weight" title='Weight' data-ref="135Weight" data-ref-filename="135Weight">Weight</a> + ((<a class="local col3 ref" href="#133Size1" title='Size1' data-ref="133Size1" data-ref-filename="133Size1">Size1</a> &gt; <a class="local col4 ref" href="#134Size2" title='Size2' data-ref="134Size2" data-ref-filename="134Size2">Size2</a>) ? <var>1</var> : <var>0</var>),</td></tr>
<tr><th id="620">620</th><td>                        <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrENS2_8RegisterEjj">(</a>&amp;<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128Reg2" title='Reg2' data-ref="128Reg2" data-ref-filename="128Reg2">Reg2</a>, <a class="local col0 ref" href="#130SubReg2" title='SubReg2' data-ref="130SubReg2" data-ref-filename="130SubReg2">SubReg2</a>, <a class="local col7 ref" href="#137FreeBanks2" title='FreeBanks2' data-ref="137FreeBanks2" data-ref-filename="137FreeBanks2">FreeBanks2</a>));</td></tr>
<tr><th id="621">621</th><td>    }</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::computeStallCycles(llvm::Register SrcReg, llvm::Register Reg = llvm::Register(), unsigned int SubReg = 0, int Bank = -1, bool Collect = false)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">computeStallCycles</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="138SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="138SrcReg" data-ref-filename="138SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="139Reg" title='Reg' data-type='llvm::Register' data-ref="139Reg" data-ref-filename="139Reg">Reg</dfn>,</td></tr>
<tr><th id="626">626</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="140SubReg" title='SubReg' data-type='unsigned int' data-ref="140SubReg" data-ref-filename="140SubReg">SubReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="141Bank" title='Bank' data-type='int' data-ref="141Bank" data-ref-filename="141Bank">Bank</dfn>,</td></tr>
<tr><th id="627">627</th><td>                                                <em>bool</em> <dfn class="local col2 decl" id="142Collect" title='Collect' data-type='bool' data-ref="142Collect" data-ref-filename="142Collect">Collect</dfn>) {</td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143TotalStallCycles" title='TotalStallCycles' data-type='unsigned int' data-ref="143TotalStallCycles" data-ref-filename="143TotalStallCycles">TotalStallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#256" title='llvm::SmallSet&lt;const llvm::MachineInstr *, 16, std::less&lt;const llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj16ESt4lessIS3_EEC1Ev" data-ref-filename="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj16ESt4lessIS3_EEC1Ev"></a><dfn class="local col4 decl" id="144Visited" title='Visited' data-type='SmallSet&lt;const llvm::MachineInstr *, 16&gt;' data-ref="144Visited" data-ref-filename="144Visited">Visited</dfn>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="145MI" data-ref-filename="145MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#138SrcReg" title='SrcReg' data-ref="138SrcReg" data-ref-filename="138SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="632">632</th><td>    <b>if</b> (<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="633">633</th><td>      <b>continue</b>;</td></tr>
<tr><th id="634">634</th><td>    <b>if</b> (!<a class="local col4 ref" href="#144Visited" title='Visited' data-ref="144Visited" data-ref-filename="144Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>).<span class='ref field' title='std::pair&lt;llvm::SmallPtrSetIterator&lt;const llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="635">635</th><td>      <b>continue</b>;</td></tr>
<tr><th id="636">636</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146StallCycles" title='StallCycles' data-type='unsigned int' data-ref="146StallCycles" data-ref-filename="146StallCycles">StallCycles</dfn>;</td></tr>
<tr><th id="637">637</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="147UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="147UsedBanks" data-ref-filename="147UsedBanks">UsedBanks</dfn>;</td></tr>
<tr><th id="638">638</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#146StallCycles" title='StallCycles' data-ref="146StallCycles" data-ref-filename="146StallCycles">StallCycles</a></span>, <span class='refarg'><a class="local col7 ref" href="#147UsedBanks" title='UsedBanks' data-ref="147UsedBanks" data-ref-filename="147UsedBanks">UsedBanks</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">analyzeInst</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#139Reg" title='Reg' data-ref="139Reg" data-ref-filename="139Reg">Reg</a>, <a class="local col0 ref" href="#140SubReg" title='SubReg' data-ref="140SubReg" data-ref-filename="140SubReg">SubReg</a>, <a class="local col1 ref" href="#141Bank" title='Bank' data-ref="141Bank" data-ref-filename="141Bank">Bank</a>);</td></tr>
<tr><th id="639">639</th><td>    <a class="local col3 ref" href="#143TotalStallCycles" title='TotalStallCycles' data-ref="143TotalStallCycles" data-ref-filename="143TotalStallCycles">TotalStallCycles</a> += <a class="local col6 ref" href="#146StallCycles" title='StallCycles' data-ref="146StallCycles" data-ref-filename="146StallCycles">StallCycles</a>;</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (<a class="local col2 ref" href="#142Collect" title='Collect' data-ref="142Collect" data-ref-filename="142Collect">Collect</a>)</td></tr>
<tr><th id="641">641</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<span class='refarg'><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a></span>, <a class="local col7 ref" href="#147UsedBanks" title='UsedBanks' data-ref="147UsedBanks" data-ref-filename="147UsedBanks">UsedBanks</a>, <a class="local col6 ref" href="#146StallCycles" title='StallCycles' data-ref="146StallCycles" data-ref-filename="146StallCycles">StallCycles</a>);</td></tr>
<tr><th id="642">642</th><td>  }</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <b>return</b> <a class="local col3 ref" href="#143TotalStallCycles" title='TotalStallCycles' data-ref="143TotalStallCycles" data-ref-filename="143TotalStallCycles">TotalStallCycles</a>;</td></tr>
<tr><th id="645">645</th><td>}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-type='llvm::MCRegister (anonymous namespace)::GCNRegBankReassign::scavengeReg(llvm::LiveInterval &amp; LI, unsigned int Bank, unsigned int SubReg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj">scavengeReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="148LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="148LI" data-ref-filename="148LI">LI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149Bank" title='Bank' data-type='unsigned int' data-ref="149Bank" data-ref-filename="149Bank">Bank</dfn>,</td></tr>
<tr><th id="648">648</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="150SubReg" title='SubReg' data-type='unsigned int' data-ref="150SubReg" data-ref-filename="150SubReg">SubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="649">649</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="151RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="151RC" data-ref-filename="151RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#148LI" title='LI' data-ref="148LI" data-ref-filename="148LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval3regEv" title='llvm::LiveInterval::reg' data-ref="_ZNK4llvm12LiveInterval3regEv" data-ref-filename="_ZNK4llvm12LiveInterval3regEv">reg</a>());</td></tr>
<tr><th id="650">650</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152MaxNumRegs" title='MaxNumRegs' data-type='unsigned int' data-ref="152MaxNumRegs" data-ref-filename="152MaxNumRegs">MaxNumRegs</dfn> = (<a class="local col9 ref" href="#149Bank" title='Bank' data-ref="149Bank" data-ref-filename="149Bank">Bank</a> &lt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>) ? <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumVGPRs">MaxNumVGPRs</a></td></tr>
<tr><th id="651">651</th><td>                                                : <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumSGPRs">MaxNumSGPRs</a>;</td></tr>
<tr><th id="652">652</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153MaxReg" title='MaxReg' data-type='unsigned int' data-ref="153MaxReg" data-ref-filename="153MaxReg">MaxReg</dfn> = <a class="local col2 ref" href="#152MaxNumRegs" title='MaxNumRegs' data-ref="152MaxNumRegs" data-ref-filename="152MaxNumRegs">MaxNumRegs</a> + (<a class="local col9 ref" href="#149Bank" title='Bank' data-ref="149Bank" data-ref-filename="149Bank">Bank</a> &lt; <a class="macro" href="#53" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a></td></tr>
<tr><th id="653">653</th><td>                                                        : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a>);</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="154Reg" title='Reg' data-type='llvm::MCRegister' data-ref="154Reg" data-ref-filename="154Reg">Reg</dfn> : <a class="local col1 ref" href="#151RC" title='RC' data-ref="151RC" data-ref-filename="151RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass12getRegistersEv" title='llvm::TargetRegisterClass::getRegisters' data-ref="_ZNK4llvm19TargetRegisterClass12getRegistersEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass12getRegistersEv">getRegisters</a>()) {</td></tr>
<tr><th id="656">656</th><td>    <i>// Check occupancy limit.</i></td></tr>
<tr><th id="657">657</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#153MaxReg" title='MaxReg' data-ref="153MaxReg" data-ref-filename="153MaxReg">MaxReg</a>))</td></tr>
<tr><th id="658">658</th><td>      <b>break</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>) || <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj">getPhysRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>, <a class="local col0 ref" href="#150SubReg" title='SubReg' data-ref="150SubReg" data-ref-filename="150SubReg">SubReg</a>) != <a class="local col9 ref" href="#149Bank" title='Bank' data-ref="149Bank" data-ref-filename="149Bank">Bank</a>)</td></tr>
<tr><th id="661">661</th><td>      <b>continue</b>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="155I" title='I' data-type='unsigned int' data-ref="155I" data-ref-filename="155I">I</dfn> = <var>0</var>; <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CSRegs">CSRegs</a>[<a class="local col5 ref" href="#155I" title='I' data-ref="155I" data-ref-filename="155I">I</a>]; ++<a class="local col5 ref" href="#155I" title='I' data-ref="155I" data-ref-filename="155I">I</a>)</td></tr>
<tr><th id="664">664</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CSRegs">CSRegs</a>[<a class="local col5 ref" href="#155I" title='I' data-ref="155I" data-ref-filename="155I">I</a>]) &amp;&amp;</td></tr>
<tr><th id="665">665</th><td>          !<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZNK4llvm13LiveRegMatrix13isPhysRegUsedENS_10MCRegisterE" title='llvm::LiveRegMatrix::isPhysRegUsed' data-ref="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CSRegs">CSRegs</a>[<a class="local col5 ref" href="#155I" title='I' data-ref="155I" data-ref-filename="155I">I</a>]))</td></tr>
<tr><th id="666">666</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Trying register "</q> &lt;&lt; printReg(Reg) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalENS_10MCRegisterE" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalENS_10MCRegisterE">checkInterference</a>(<span class='refarg'><a class="local col8 ref" href="#148LI" title='LI' data-ref="148LI" data-ref-filename="148LI">LI</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>))</td></tr>
<tr><th id="671">671</th><td>      <b>return</b> <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg" data-ref-filename="154Reg">Reg</a>;</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::tryReassign((anonymous namespace)::GCNRegBankReassign::Candidate &amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</dfn>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="156C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="156C" data-ref-filename="156C">C</dfn>) {</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" data-ref-filename="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE">hasInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>))</td></tr>
<tr><th id="679">679</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="157LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="157LI" data-ref-filename="157LI">LI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>);</td></tr>
<tr><th id="682">682</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Try reassign "</q> &lt;&lt; printReg(C.Reg) &lt;&lt; <q>" in "</q>; C.MI-&gt;dump();</td></tr>
<tr><th id="683">683</th><td>             LI.dump());</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <i>// For each candidate bank walk all instructions in the range of live</i></td></tr>
<tr><th id="686">686</th><td><i>  // interval and check if replacing the register with one belonging to</i></td></tr>
<tr><th id="687">687</th><td><i>  // the candidate bank reduces conflicts.</i></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158OrigStalls" title='OrigStalls' data-type='unsigned int' data-ref="158OrigStalls" data-ref-filename="158OrigStalls">OrigStalls</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">computeStallCycles</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>);</td></tr>
<tr><th id="690">690</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"--- Stall cycles in range = "</q> &lt;&lt; OrigStalls &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (!<a class="local col8 ref" href="#158OrigStalls" title='OrigStalls' data-ref="158OrigStalls" data-ref-filename="158OrigStalls">OrigStalls</a>)</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <b>struct</b> <dfn class="local col9 type" id="159BankStall" title='BankStall' data-ref="159BankStall" data-ref-filename="159BankStall">BankStall</dfn> {</td></tr>
<tr><th id="695">695</th><td>    BankStall(<em>unsigned</em> <dfn class="local col0 decl" id="160b" title='b' data-type='unsigned int' data-ref="160b" data-ref-filename="160b">b</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="161s" title='s' data-type='unsigned int' data-ref="161s" data-ref-filename="161s">s</dfn>) : <a class="local col2 member field" href="#162Bank" title='Bank' data-ref="162Bank" data-ref-filename="162Bank">Bank</a>(<a class="local col0 ref" href="#160b" title='b' data-ref="160b" data-ref-filename="160b">b</a>), <a class="local col3 member field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a>(<a class="local col1 ref" href="#161s" title='s' data-ref="161s" data-ref-filename="161s">s</a>) {};</td></tr>
<tr><th id="696">696</th><td>    <em>bool</em> <b>operator</b>&lt;(<em>const</em> <a class="local col9 type" href="#159BankStall" title='BankStall' data-ref="159BankStall" data-ref-filename="159BankStall">BankStall</a> &amp;<dfn class="local col4 decl" id="164RHS" title='RHS' data-type='const BankStall &amp;' data-ref="164RHS" data-ref-filename="164RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>      <b>if</b> (<a class="local col3 member field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a> == <a class="local col4 ref" href="#164RHS" title='RHS' data-ref="164RHS" data-ref-filename="164RHS">RHS</a>.<a class="local col3 member field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a>)</td></tr>
<tr><th id="698">698</th><td>        <b>return</b> <a class="local col2 member field" href="#162Bank" title='Bank' data-ref="162Bank" data-ref-filename="162Bank">Bank</a> &lt; <a class="local col4 ref" href="#164RHS" title='RHS' data-ref="164RHS" data-ref-filename="164RHS">RHS</a>.<a class="local col2 member field" href="#162Bank" title='Bank' data-ref="162Bank" data-ref-filename="162Bank">Bank</a>;</td></tr>
<tr><th id="699">699</th><td>      <b>return</b> <a class="local col3 member field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a> &gt; <a class="local col4 ref" href="#164RHS" title='RHS' data-ref="164RHS" data-ref-filename="164RHS">RHS</a>.<a class="local col3 member field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a>;</td></tr>
<tr><th id="700">700</th><td>    }</td></tr>
<tr><th id="701">701</th><td>    <em>unsigned</em> <dfn class="local col2 decl field" id="162Bank" title='Bank' data-type='unsigned int' data-ref="162Bank" data-ref-filename="162Bank">Bank</dfn>;</td></tr>
<tr><th id="702">702</th><td>    <em>unsigned</em> <dfn class="local col3 decl field" id="163Stalls" title='Stalls' data-type='unsigned int' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</dfn>;</td></tr>
<tr><th id="703">703</th><td>  };</td></tr>
<tr><th id="704">704</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="local col9 type" href="#159BankStall" title='BankStall' data-ref="159BankStall" data-ref-filename="159BankStall">BankStall</a>, <var>8</var>&gt; <a class="tu ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="165BankStalls" title='BankStalls' data-type='SmallVector&lt;BankStall, 8&gt;' data-ref="165BankStalls" data-ref-filename="165BankStalls">BankStalls</dfn>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="166Bank" title='Bank' data-type='int' data-ref="166Bank" data-ref-filename="166Bank">Bank</dfn> = <var>0</var>; <a class="local col6 ref" href="#166Bank" title='Bank' data-ref="166Bank" data-ref-filename="166Bank">Bank</a> &lt; <a class="macro" href="#55" title="(4 + 8)" data-ref="_M/NUM_BANKS">NUM_BANKS</a>; ++<a class="local col6 ref" href="#166Bank" title='Bank' data-ref="166Bank" data-ref-filename="166Bank">Bank</a>) {</td></tr>
<tr><th id="707">707</th><td>    <b>if</b> (<a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..FreeBanks">FreeBanks</a> &amp; (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#166Bank" title='Bank' data-ref="166Bank" data-ref-filename="166Bank">Bank</a>)) {</td></tr>
<tr><th id="708">708</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Trying bank "</q> &lt;&lt; printBank(Bank) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="709">709</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="167Stalls" title='Stalls' data-type='unsigned int' data-ref="167Stalls" data-ref-filename="167Stalls">Stalls</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">computeStallCycles</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>, <a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..SubReg">SubReg</a>, <a class="local col6 ref" href="#166Bank" title='Bank' data-ref="166Bank" data-ref-filename="166Bank">Bank</a>);</td></tr>
<tr><th id="710">710</th><td>      <b>if</b> (<a class="local col7 ref" href="#167Stalls" title='Stalls' data-ref="167Stalls" data-ref-filename="167Stalls">Stalls</a> &lt; <a class="local col8 ref" href="#158OrigStalls" title='OrigStalls' data-ref="158OrigStalls" data-ref-filename="158OrigStalls">OrigStalls</a>) {</td></tr>
<tr><th id="711">711</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"With bank "</q> &lt;&lt; printBank(Bank) &lt;&lt; <q>" -&gt; "</q></td></tr>
<tr><th id="712">712</th><td>                     &lt;&lt; Stalls &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="713">713</th><td>        <a class="local col5 ref" href="#165BankStalls" title='BankStalls' data-ref="165BankStalls" data-ref-filename="165BankStalls">BankStalls</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 type" href="#159BankStall" title='BankStall' data-ref="159BankStall" data-ref-filename="159BankStall">BankStall</a>((<em>unsigned</em>)<a class="local col6 ref" href="#166Bank" title='Bank' data-ref="166Bank" data-ref-filename="166Bank">Bank</a>, <a class="local col7 ref" href="#167Stalls" title='Stalls' data-ref="167Stalls" data-ref-filename="167Stalls">Stalls</a>));</td></tr>
<tr><th id="714">714</th><td>      }</td></tr>
<tr><th id="715">715</th><td>    }</td></tr>
<tr><th id="716">716</th><td>  }</td></tr>
<tr><th id="717">717</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-use='c' data-ref="_ZN4llvm4sortEOT_" data-ref-filename="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col5 ref" href="#165BankStalls" title='BankStalls' data-ref="165BankStalls" data-ref-filename="165BankStalls">BankStalls</a></span>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="168OrigReg" title='OrigReg' data-type='llvm::MCRegister' data-ref="168OrigReg" data-ref-filename="168OrigReg">OrigReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE">getPhys</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>);</td></tr>
<tr><th id="720">720</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" data-ref-filename="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col7 ref" href="#157LI" title='LI' data-ref="157LI" data-ref-filename="157LI">LI</a></span>);</td></tr>
<tr><th id="721">721</th><td>  <b>while</b> (!<a class="local col5 ref" href="#165BankStalls" title='BankStalls' data-ref="165BankStalls" data-ref-filename="165BankStalls">BankStalls</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="722">722</th><td>    <a class="local col9 type" href="#159BankStall" title='BankStall' data-ref="159BankStall" data-ref-filename="159BankStall">BankStall</a> <dfn class="local col9 decl" id="169BS" title='BS' data-type='BankStall' data-ref="169BS" data-ref-filename="169BS">BS</dfn> = <a class="local col5 ref" href="#165BankStalls" title='BankStalls' data-ref="165BankStalls" data-ref-filename="165BankStalls">BankStalls</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="723">723</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="170Reg" title='Reg' data-type='llvm::MCRegister' data-ref="170Reg" data-ref-filename="170Reg">Reg</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj" data-ref-filename="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj">scavengeReg</a>(<span class='refarg'><a class="local col7 ref" href="#157LI" title='LI' data-ref="157LI" data-ref-filename="157LI">LI</a></span>, <a class="local col9 ref" href="#169BS" title='BS' data-ref="169BS" data-ref-filename="169BS">BS</a>.<a class="local col2 ref field" href="#162Bank" title='Bank' data-ref="162Bank" data-ref-filename="162Bank">Bank</a>, <a class="local col6 ref" href="#156C" title='C' data-ref="156C" data-ref-filename="156C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::SubReg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..SubReg">SubReg</a>);</td></tr>
<tr><th id="724">724</th><td>    <b>if</b> (<a class="local col0 ref" href="#170Reg" title='Reg' data-ref="170Reg" data-ref-filename="170Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="725">725</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"No free registers in bank "</q> &lt;&lt; printBank(BS.Bank)</td></tr>
<tr><th id="726">726</th><td>                   &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="727">727</th><td>      <b>continue</b>;</td></tr>
<tr><th id="728">728</th><td>    }</td></tr>
<tr><th id="729">729</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found free register "</q> &lt;&lt; printReg(Reg)</td></tr>
<tr><th id="730">730</th><td>                 &lt;&lt; (LRM-&gt;isPhysRegUsed(Reg) ? <q>""</q> : <q>" (new)"</q>)</td></tr>
<tr><th id="731">731</th><td>                 &lt;&lt; <q>" in bank "</q> &lt;&lt; printBank(BS.Bank) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE">assign</a>(<span class='refarg'><a class="local col7 ref" href="#157LI" title='LI' data-ref="157LI" data-ref-filename="157LI">LI</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#170Reg" title='Reg' data-ref="170Reg" data-ref-filename="170Reg">Reg</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"--- Cycles saved: "</q> &lt;&lt; OrigStalls - BS.Stalls &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <a class="local col8 ref" href="#158OrigStalls" title='OrigStalls' data-ref="158OrigStalls" data-ref-filename="158OrigStalls">OrigStalls</a> - <a class="local col9 ref" href="#169BS" title='BS' data-ref="169BS" data-ref-filename="169BS">BS</a>.<a class="local col3 ref field" href="#163Stalls" title='Stalls' data-ref="163Stalls" data-ref-filename="163Stalls">Stalls</a>;</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalENS_10MCRegisterE">assign</a>(<span class='refarg'><a class="local col7 ref" href="#157LI" title='LI' data-ref="157LI" data-ref-filename="157LI">LI</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#168OrigReg" title='OrigReg' data-ref="168OrigReg" data-ref-filename="168OrigReg">OrigReg</a>);</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="742">742</th><td>}</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineFunction &amp; MF, bool Collect = true)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="171MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="171MF" data-ref-filename="171MF">MF</dfn>,</td></tr>
<tr><th id="745">745</th><td>                                               <em>bool</em> <dfn class="local col2 decl" id="172Collect" title='Collect' data-type='bool' data-ref="172Collect" data-ref-filename="172Collect">Collect</dfn>) {</td></tr>
<tr><th id="746">746</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173TotalStallCycles" title='TotalStallCycles' data-type='unsigned int' data-ref="173TotalStallCycles" data-ref-filename="173TotalStallCycles">TotalStallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB" data-ref-filename="174MBB">MBB</dfn> : <a class="local col1 ref" href="#171MF" title='MF' data-ref="171MF" data-ref-filename="171MF">MF</a>) {</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (Collect) {</td></tr>
<tr><th id="751">751</th><td>            <b>if</b> (MBB.getName().empty()) dbgs() &lt;&lt; <q>"bb."</q> &lt;&lt; MBB.getNumber();</td></tr>
<tr><th id="752">752</th><td>            <b>else</b> dbgs() &lt;&lt; MBB.getName(); dbgs() &lt;&lt; <q>":\n"</q>;</td></tr>
<tr><th id="753">753</th><td>          });</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="175MI" data-ref-filename="175MI">MI</dfn> : <a class="local col4 ref" href="#174MBB" title='MBB' data-ref="174MBB" data-ref-filename="174MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="756">756</th><td>      <b>if</b> (<a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI" data-ref-filename="175MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="757">757</th><td>          <b>continue</b>; <i>// we analyze the instructions inside the bundle individually</i></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="176StallCycles" title='StallCycles' data-type='unsigned int' data-ref="176StallCycles" data-ref-filename="176StallCycles">StallCycles</dfn>;</td></tr>
<tr><th id="760">760</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="177UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="177UsedBanks" data-ref-filename="177UsedBanks">UsedBanks</dfn>;</td></tr>
<tr><th id="761">761</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#176StallCycles" title='StallCycles' data-ref="176StallCycles" data-ref-filename="176StallCycles">StallCycles</a></span>, <span class='refarg'><a class="local col7 ref" href="#177UsedBanks" title='UsedBanks' data-ref="177UsedBanks" data-ref-filename="177UsedBanks">UsedBanks</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji">analyzeInst</a>(<a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI" data-ref-filename="175MI">MI</a>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>      <b>if</b> (<a class="local col2 ref" href="#172Collect" title='Collect' data-ref="172Collect" data-ref-filename="172Collect">Collect</a>)</td></tr>
<tr><th id="764">764</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<span class='refarg'><a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI" data-ref-filename="175MI">MI</a></span>, <a class="local col7 ref" href="#177UsedBanks" title='UsedBanks' data-ref="177UsedBanks" data-ref-filename="177UsedBanks">UsedBanks</a>, <a class="local col6 ref" href="#176StallCycles" title='StallCycles' data-ref="176StallCycles" data-ref-filename="176StallCycles">StallCycles</a>);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>      <a class="local col3 ref" href="#173TotalStallCycles" title='TotalStallCycles' data-ref="173TotalStallCycles" data-ref-filename="173TotalStallCycles">TotalStallCycles</a> += <a class="local col6 ref" href="#176StallCycles" title='StallCycles' data-ref="176StallCycles" data-ref-filename="176StallCycles">StallCycles</a>;</td></tr>
<tr><th id="767">767</th><td>    }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (Collect) { dbgs() &lt;&lt; <kbd>'\n'</kbd>; });</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <b>return</b> <a class="local col3 ref" href="#173TotalStallCycles" title='TotalStallCycles' data-ref="173TotalStallCycles" data-ref-filename="173TotalStallCycles">TotalStallCycles</a>;</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::removeCandidates(llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE">removeCandidates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="178Reg" title='Reg' data-type='llvm::Register' data-ref="178Reg" data-ref-filename="178Reg">Reg</dfn>) {</td></tr>
<tr><th id="776">776</th><td>  <b>typename</b> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::CandidateList" title='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::CandidateList" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CandidateList">CandidateList</a>::<span class='typedef' title='std::map&lt;unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::__cxx11::list{(anonymousnamespace)::GCNRegBankReassign::Candidate,std::allocator{(anonymousnamespace)::GCNRegBankReassign::C8076005" data-ref-filename="std..map{unsignedint,std..__cxx11..list{(anonymousnamespace)..GCNRegBankReassign..Candidate,std..allocator{(anonymousnamespace)..GCNRegBankReassign..C8076005">iterator</span> <span class='tu ref fn fake' title='std::_Rb_tree_iterator::_Rb_tree_iterator&lt;_Tp&gt;' data-use='c' data-ref="_ZNSt17_Rb_tree_iteratorC1Ev" data-ref-filename="_ZNSt17_Rb_tree_iteratorC1Ev"></span><dfn class="local col9 decl" id="179Next" title='Next' data-type='typename CandidateList::iterator' data-ref="179Next" data-ref-filename="179Next">Next</dfn>;</td></tr>
<tr><th id="777">777</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="180I" title='I' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;' data-ref="180I" data-ref-filename="180I">I</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<span class='tu ref fn' title='std::map::begin' data-use='c' data-ref="_ZNSt3map5beginEv" data-ref-filename="_ZNSt3map5beginEv">begin</span>(), <dfn class="local col1 decl" id="181E" title='E' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;' data-ref="181E" data-ref-filename="181E">E</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<span class='tu ref fn' title='std::map::end' data-use='c' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>(); <a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a> <span class='tu ref fn' title='std::operator!=' data-use='c' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="local col1 ref" href="#181E" title='E' data-ref="181E" data-ref-filename="181E">E</a>; <a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a> <span class='tu ref fn' title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;::operator=' data-use='c' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEaSERKSA_" data-ref-filename="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEaSERKSA_">=</span> <a class="local col9 ref" href="#179Next" title='Next' data-ref="179Next" data-ref-filename="179Next">Next</a>) {</td></tr>
<tr><th id="778">778</th><td>    <a class="local col9 ref" href="#179Next" title='Next' data-ref="179Next" data-ref-filename="179Next">Next</a> <span class='tu ref fn' title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;::operator=' data-use='c' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEaSEOSA_" data-ref-filename="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEaSEOSA_">=</span> <span class="namespace">std::</span><span class='tu ref fn' title='std::next' data-use='c' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<span class='tu ref fn fake' title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;::_Rb_tree_iterator' data-use='c' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEC1ERKSA_" data-ref-filename="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEC1ERKSA_"></span><a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a>);</td></tr>
<tr><th id="779">779</th><td>    <a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a><span class='tu ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<span class='tu ref fn' title='std::__cxx11::list::remove_if' data-use='c' data-ref="_ZNSt7__cxx114list9remove_ifETL0__" data-ref-filename="_ZNSt7__cxx114list9remove_ifETL0__">remove_if</span>([<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"><a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg" data-ref-filename="178Reg">Reg</a></a>, <b>this</b>](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a>&amp; <dfn class="local col2 decl" id="182C" title='C' data-type='const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="182C" data-ref-filename="182C">C</dfn>) {</td></tr>
<tr><th id="780">780</th><td>      <b>return</b> <a class="local col2 ref" href="#182C" title='C' data-ref="182C" data-ref-filename="182C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg" data-ref-filename="178Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a>);</td></tr>
<tr><th id="781">781</th><td>    });</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a><span class='tu ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<span class='tu ref fn' title='std::__cxx11::list::empty' data-use='c' data-ref="_ZNKSt7__cxx114list5emptyEv" data-ref-filename="_ZNKSt7__cxx114list5emptyEv">empty</span>())</td></tr>
<tr><th id="783">783</th><td>      <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<span class='tu ref fn' title='std::map::erase' data-use='c' data-ref="_ZNSt3map5eraseB5cxx11ENSt8_Rb_treeIT_St4pairIKS1_T0_ESt10_Select1stIS5_ET1_N9__gnu_cxx14__alloc_traitsIT2_NSB_10value_typeEE6rebindIS5_E5otherEE8iteratorE" data-ref-filename="_ZNSt3map5eraseB5cxx11ENSt8_Rb_treeIT_St4pairIKS1_T0_ESt10_Select1stIS5_ET1_N9__gnu_cxx14__alloc_traitsIT2_NSB_10value_typeEE6rebindIS5_E5otherEE8iteratorE">erase</span>(<span class='tu ref fn fake' title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;(anonymous namespace)::GCNRegBankReassign::Candidate, std::allocator&lt;(anonymous namespace)::GCNRegBankReassign::Candidate&gt; &gt; &gt; &gt;::_Rb_tree_iterator' data-use='c' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEC1ERKSA_" data-ref-filename="_ZNSt17_Rb_tree_iteratorISt4pairIKjNSt7__cxx114listIN12_GLOBAL__N_118GCNRegBankReassign9CandidateESaIS6_EEEEEC1ERKSA_"></span><a class="local col0 ref" href="#180I" title='I' data-ref="180I" data-ref-filename="180I">I</a>);</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td>}</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-type='bool (anonymous namespace)::GCNRegBankReassign::verifyCycles(llvm::MachineFunction &amp; MF, unsigned int OriginalCycles, unsigned int CyclesSaved)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="183MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="183MF" data-ref-filename="183MF">MF</dfn>,</td></tr>
<tr><th id="788">788</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="184OriginalCycles" title='OriginalCycles' data-type='unsigned int' data-ref="184OriginalCycles" data-ref-filename="184OriginalCycles">OriginalCycles</dfn>,</td></tr>
<tr><th id="789">789</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="185CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="185CyclesSaved" data-ref-filename="185CyclesSaved">CyclesSaved</dfn>) {</td></tr>
<tr><th id="790">790</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="186StallCycles" title='StallCycles' data-type='unsigned int' data-ref="186StallCycles" data-ref-filename="186StallCycles">StallCycles</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<span class='refarg'><a class="local col3 ref" href="#183MF" title='MF' data-ref="183MF" data-ref-filename="183MF">MF</a></span>, <b>false</b>);</td></tr>
<tr><th id="791">791</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"=== After the pass "</q> &lt;&lt; StallCycles</td></tr>
<tr><th id="792">792</th><td>               &lt;&lt; <q>" stall cycles left\n"</q>);</td></tr>
<tr><th id="793">793</th><td>  <b>return</b> <a class="local col6 ref" href="#186StallCycles" title='StallCycles' data-ref="186StallCycles" data-ref-filename="186StallCycles">StallCycles</a> + <a class="local col5 ref" href="#185CyclesSaved" title='CyclesSaved' data-ref="185CyclesSaved" data-ref-filename="185CyclesSaved">CyclesSaved</a> == <a class="local col4 ref" href="#184OriginalCycles" title='OriginalCycles' data-ref="184OriginalCycles" data-ref-filename="184OriginalCycles">OriginalCycles</a>;</td></tr>
<tr><th id="794">794</th><td>}</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNRegBankReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNRegBankReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="187MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="187MF" data-ref-filename="187MF">MF</dfn>) {</td></tr>
<tr><th id="797">797</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a> = &amp;<a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv" title='llvm::GCNSubtarget::hasRegisterBanking' data-ref="_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv">hasRegisterBanking</a>() || <a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="799">799</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a> = &amp;<a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="802">802</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="803">803</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MLI">MLI</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="804">804</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..VRM">VRM</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="805">805</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LRM">LRM</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="806">806</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..LIS">LIS</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="188MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="188MFI" data-ref-filename="188MFI">MFI</dfn> = <a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="809">809</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="189Occupancy" title='Occupancy' data-type='unsigned int' data-ref="189Occupancy" data-ref-filename="189Occupancy">Occupancy</dfn> = <a class="local col8 ref" href="#188MFI" title='MFI' data-ref="188MFI" data-ref-filename="188MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>();</td></tr>
<tr><th id="810">810</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumVGPRs">MaxNumVGPRs</a> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>);</td></tr>
<tr><th id="811">811</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumSGPRs">MaxNumSGPRs</a> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a>);</td></tr>
<tr><th id="812">812</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumVGPRs">MaxNumVGPRs</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col9 ref" href="#189Occupancy" title='Occupancy' data-ref="189Occupancy" data-ref-filename="189Occupancy">Occupancy</a>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumVGPRs">MaxNumVGPRs</a>);</td></tr>
<tr><th id="813">813</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumSGPRs">MaxNumSGPRs</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col9 ref" href="#189Occupancy" title='Occupancy' data-ref="189Occupancy" data-ref-filename="189Occupancy">Occupancy</a>, <b>true</b>), <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MaxNumSGPRs">MaxNumSGPRs</a>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..CSRegs">CSRegs</a> = <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>();</td></tr>
<tr><th id="816">816</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="190NumRegBanks" title='NumRegBanks' data-type='unsigned int' data-ref="190NumRegBanks" data-ref-filename="190NumRegBanks">NumRegBanks</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>() +</td></tr>
<tr><th id="817">817</th><td>                         <i>// Not a tight bound</i></td></tr>
<tr><th id="818">818</th><td>                         <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>() / <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="819">819</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb" data-ref-filename="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col0 ref" href="#190NumRegBanks" title='NumRegBanks' data-ref="190NumRegBanks" data-ref-filename="190NumRegBanks">NumRegBanks</a>);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"=== RegBanks reassign analysis on function "</q> &lt;&lt; MF.getName()</td></tr>
<tr><th id="822">822</th><td>               &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191StallCycles" title='StallCycles' data-type='unsigned int' data-ref="191StallCycles" data-ref-filename="191StallCycles">StallCycles</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<span class='refarg'><a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a></span>);</td></tr>
<tr><th id="825">825</th><td>  <a class="ref" href="#61" title='NumStallsDetected' data-ref="NumStallsDetected" data-ref-filename="NumStallsDetected">NumStallsDetected</a> <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <a class="local col1 ref" href="#191StallCycles" title='StallCycles' data-ref="191StallCycles" data-ref-filename="191StallCycles">StallCycles</a>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"=== "</q> &lt;&lt; StallCycles &lt;&lt; <q>" stall cycles detected in "</q></td></tr>
<tr><th id="828">828</th><td>                  <q>"function "</q> &lt;&lt; MF.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(Candidates.dump(<b>this</b>));</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</dfn> = <var>0</var>;</td></tr>
<tr><th id="833">833</th><td>  <b>while</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<span class='tu ref fn' title='std::map::empty' data-use='c' data-ref="_ZNKSt3map5emptyEv" data-ref-filename="_ZNKSt3map5emptyEv">empty</span>()) {</td></tr>
<tr><th id="834">834</th><td>    <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate">Candidate</a> <dfn class="local col3 decl" id="193C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="193C" data-ref-filename="193C">C</dfn> = <a class="tu ref fn fake" href="#79" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1ERKS1_"></a><a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::back' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4backEv">back</a>();</td></tr>
<tr><th id="835">835</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="194LocalCyclesSaved" title='LocalCyclesSaved' data-type='unsigned int' data-ref="194LocalCyclesSaved" data-ref-filename="194LocalCyclesSaved">LocalCyclesSaved</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</a>(<span class='refarg'><a class="local col3 ref" href="#193C" title='C' data-ref="193C" data-ref-filename="193C">C</a></span>);</td></tr>
<tr><th id="836">836</th><td>    <a class="local col2 ref" href="#192CyclesSaved" title='CyclesSaved' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</a> += <a class="local col4 ref" href="#194LocalCyclesSaved" title='LocalCyclesSaved' data-ref="194LocalCyclesSaved" data-ref-filename="194LocalCyclesSaved">LocalCyclesSaved</a>;</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyStallCycles" title='VerifyStallCycles' data-use='m' data-ref="VerifyStallCycles" data-ref-filename="VerifyStallCycles">VerifyStallCycles</a> &gt; <var>1</var> &amp;&amp; !<a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<span class='refarg'><a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a></span>, <a class="local col1 ref" href="#191StallCycles" title='StallCycles' data-ref="191StallCycles" data-ref-filename="191StallCycles">StallCycles</a>, <a class="local col2 ref" href="#192CyclesSaved" title='CyclesSaved' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</a>))</td></tr>
<tr><th id="839">839</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"RegBank reassign stall cycles verification failed."</q>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>    <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::pop_back' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="842">842</th><td>    <b>if</b> (<a class="local col4 ref" href="#194LocalCyclesSaved" title='LocalCyclesSaved' data-ref="194LocalCyclesSaved" data-ref-filename="194LocalCyclesSaved">LocalCyclesSaved</a>) {</td></tr>
<tr><th id="843">843</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEN4llvm8RegisterE">removeCandidates</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193C" title='C' data-ref="193C" data-ref-filename="193C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>);</td></tr>
<tr><th id="844">844</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib">computeStallCycles</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193C" title='C' data-ref="193C" data-ref-filename="193C">C</a>.<a class="tu ref field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidate..Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>, <var>0</var>, -<var>1</var>, <b>true</b>);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(Candidates.dump(<b>this</b>));</td></tr>
<tr><th id="847">847</th><td>    }</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td>  <a class="ref" href="#63" title='NumStallsRecovered' data-ref="NumStallsRecovered" data-ref-filename="NumStallsRecovered">NumStallsRecovered</a> <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <a class="local col2 ref" href="#192CyclesSaved" title='CyclesSaved' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</a>;</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"=== After the pass "</q> &lt;&lt; CyclesSaved</td></tr>
<tr><th id="852">852</th><td>               &lt;&lt; <q>" cycles saved in function "</q> &lt;&lt; MF.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..Candidates">Candidates</a>.<span class='tu ref fn' title='std::map::clear' data-use='c' data-ref="_ZNSt3map5clearEv" data-ref-filename="_ZNSt3map5clearEv">clear</span>();</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyStallCycles" title='VerifyStallCycles' data-use='m' data-ref="VerifyStallCycles" data-ref-filename="VerifyStallCycles">VerifyStallCycles</a> == <var>1</var> &amp;&amp; !<a class="tu member fn" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" data-ref-filename="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<span class='refarg'><a class="local col7 ref" href="#187MF" title='MF' data-ref="187MF" data-ref-filename="187MF">MF</a></span>, <a class="local col1 ref" href="#191StallCycles" title='StallCycles' data-ref="191StallCycles" data-ref-filename="191StallCycles">StallCycles</a>, <a class="local col2 ref" href="#192CyclesSaved" title='CyclesSaved' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</a>))</td></tr>
<tr><th id="857">857</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"RegBank reassign stall cycles verification failed."</q>);</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" data-ref-filename="(anonymousnamespace)..GCNRegBankReassign..RegsUsed">RegsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv" data-ref-filename="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <b>return</b> <a class="local col2 ref" href="#192CyclesSaved" title='CyclesSaved' data-ref="192CyclesSaved" data-ref-filename="192CyclesSaved">CyclesSaved</a> &gt; <var>0</var>;</td></tr>
<tr><th id="862">862</th><td>}</td></tr>
<tr><th id="863">863</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>