/dts-v1/;
#include <nordic/nrf54l15_cpuapp.dtsi>
#include "NRF54L15_BD-pinctrl.dtsi"

/ {
	model = "nrf54l15_bd";
	compatible = "baram,NRF54L15-BD-cpuapp";

	chosen {
		zephyr,code-partition = &slot0_partition;
		zephyr,sram = &cpuapp_sram;
		zephyr,flash = &cpuapp_rram;
		zephyr,flash-controller = &rram_controller;
    zephyr,console = &uart20;
	};

  leds {
    compatible = "gpio-leds";
    led: led_0 {
      gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
      label = "LED";
    };
  };

  buttons {
		compatible = "gpio-keys";
		btn0: btn_0 { 
			gpios = <&gpio1 4 (GPIO_ACTIVE_HIGH)>;
			label = "btn0";
		};
		btn1: btn_1 {
			gpios = <&gpio1 5 (GPIO_ACTIVE_HIGH)>;
			label = "btn1";
		};  
		btn2: btn_2 {
			gpios = <&gpio1 6 (GPIO_ACTIVE_HIGH)>;
			label = "btn2";
		};
  };

  vbat_gpio {    		
		compatible = "gpio-leds";
    vbat_en: vbat_en {			
      gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;     
			label = "vbat_en";			 
    };

		stdby: stdby {
			gpios = <&gpio0 2 GPIO_OPEN_DRAIN>;
			label = "stdby";
		};
  };

  lcd_gpio {    		
		compatible = "gpio-leds";
    lcd_rst: lcd_rst {			
      gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;     
			label = "lcd_rst";			 
    };

		lcd_cd: lcd_cd {
			gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
			label = "lcd_cd";
		};

		lcd_cs: lcd_cs {
			gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
			label = "lcd_cs";
		};    
  };

	zephyr,user {
		io-channels = <&adc 5>, <&adc 7>;
		io-channel-names = "A0", "A1";
	};
};

/ {
	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		softperipheral_ram: memory@2003c000 {
			reg = <0x2003c000 0x4000>;
			ranges = <0 0x2003c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <1>;

			sqspi: sqspi@3b40 {
				compatible = "nordic,nrf-sqspi";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x3b40 0x200>;
				status = "okay";
				zephyr,pm-device-runtime-auto;
			};
		};
	};
};

&cpuflpr_vpr {
	pinctrl-0 = <&sqspi_default>;
	pinctrl-1 = <&sqspi_sleep>;
	pinctrl-names = "default", "sleep";
	interrupts = <76 NRF_DEFAULT_IRQ_PRIORITY>;
	status = "okay";
};

&sqspi {
	w25q32jv: w25q32jv@0 {
		compatible = "jedec,mspi-nor";
		status = "okay";
		reg = <0>;
		jedec-id = [ef 40 16];
    quad-enable-requirements = "S2B1v1";
		sfdp-bfp = [
			e5 20 f1 ff  ff ff ff 03  44 eb 08 6b  08 3b 04 bb
			ee ff ff ff  ff ff 00 ff  ff ff 00 ff  0c 20 0f 52
			10 d8 00 ff  23 72 f5 00  82 ed 04 cc  44 83 68 44
			30 b0 30 b0  f7 c4 d5 5c  00 be 29 ff  f0 d0 ff ff
		];
		size = <0x4000000>;
		has-dpd;
		t-enter-dpd = <3000>;
		t-exit-dpd = <30000>;
		t-reset-pulse = <10000>;
		t-reset-recovery = <35000>;

		mspi-max-frequency = <DT_FREQ_M(8)>;
		mspi-io-mode = "MSPI_IO_MODE_QUAD_1_1_4";
		mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
		mspi-hardware-ce-num = <1>;
		mspi-cpp-mode = "MSPI_CPP_MODE_0";
		mspi-endian = "MSPI_BIG_ENDIAN";
		mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
	};
}; 

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_sram {
	status = "okay";
};

#include <nordic/nrf54l15_partition.dtsi>

&clock {
  status = "okay";
};

&gpio1 {
  status = "okay";
};

&gpio2 {
  status = "okay";
};

&gpiote20 {
  status = "okay";
};

&gpiote30 {
  status = "okay";
};

&gpio0 {
	status = "okay";
};

&uart20 {
  status = "okay";
  current-speed = <115200>;
  pinctrl-0 = <&uart20_default>;
  pinctrl-1 = <&uart20_sleep>;
  pinctrl-names = "default", "sleep";
};

&adc {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	channel@5 {
		reg = <5>;
		zephyr,gain = "ADC_GAIN_2_7";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN5>;
		zephyr,resolution = <12>;
	};	
	channel@7 {
		reg = <7>;
		zephyr,gain = "ADC_GAIN_2_7";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN7>; 
		zephyr,resolution = <12>;
	};		
};


&spi21 {
  compatible = "nordic,nrf-spim";
	status = "okay";
	pinctrl-0 = <&spi21_default>;
	pinctrl-1 = <&spi21_sleep>;
	pinctrl-names = "default", "sleep";
	// cs-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
	zephyr,pm-device-runtime-auto;
	gendev: gendev@0 {
		compatible = "vnd,spi-device";
		reg = <0>;
		spi-max-frequency = <2000000>;
		label = "GenDev";
	};
};


&pinctrl {
  uart00_default: uart00_default {
    group1 {
      psels = <NRF_PSEL(UART_TX, 1, 8)>, <NRF_PSEL(UART_RX, 1, 9)>;
      low-power-enable;
    };
  };

  uart00_sleep: uart00_sleep {
    group1 {
      psels = <NRF_PSEL(UART_TX, 1, 8)>;
      bias-pull-down;
    };

    group2 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>;
      low-power-enable;
    };
  };

  uart20_default: uart20_default {
    group1 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>, <NRF_PSEL(UART_TX, 1, 8)>;
    };
  };

  uart20_sleep: uart20_sleep {
    group1 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>;
    };
  };

	sqspi_default: sqspi_default {
		group1 {
			psels = <NRF_PSEL(SDP_MSPI_SCK, 2, 1)>,
				<NRF_PSEL(SDP_MSPI_CS0, 2, 5)>,
				<NRF_PSEL(SDP_MSPI_DQ0, 2, 2)>;
			nordic,drive-mode = <NRF_DRIVE_E0E1>;
		};
		group2 {
			psels = <NRF_PSEL(SDP_MSPI_DQ1, 2, 4)>,
				<NRF_PSEL(SDP_MSPI_DQ2, 2, 3)>,
				<NRF_PSEL(SDP_MSPI_DQ3, 2, 0)>;
			nordic,drive-mode = <NRF_DRIVE_E0E1>;
			bias-pull-up;
		};
	};

	sqspi_sleep: sqspi_sleep {
		group1 {
			low-power-enable;
			psels = <NRF_PSEL(SDP_MSPI_SCK, 2, 1)>,
				<NRF_PSEL(SDP_MSPI_CS0, 2, 5)>,
				<NRF_PSEL(SDP_MSPI_DQ0, 2, 2)>,
				<NRF_PSEL(SDP_MSPI_DQ1, 2, 4)>,
				<NRF_PSEL(SDP_MSPI_DQ2, 2, 3)>,
				<NRF_PSEL(SDP_MSPI_DQ3, 2, 0)>;
		};
	};  

	spi21_default: spi21_default {
		group1 {
				psels = <NRF_PSEL(SPIM_SCK,  2, 6)>,
						    <NRF_PSEL(SPIM_MOSI, 2, 8)>;
						// <NRF_PSEL(SPIM_MISO, 1, 2)>;
		};
	};

	spi21_sleep: spi21_sleep {
		group1 {
				psels = <NRF_PSEL(SPIM_SCK,  2, 6)>,
						    <NRF_PSEL(SPIM_MOSI, 2, 8)>;
						// <NRF_PSEL(SPIM_MISO, 1, 2)>;
				low-power-enable;
		};
	};	
};