From c7774a6549d2fa7291e3bc77fd398318fba28ae7 Mon Sep 17 00:00:00 2001
From: Anurag Kumar Vulisha <anurag.kumar.vulisha@xilinx.com>
Date: Wed, 10 May 2017 19:42:02 +0530
Subject: [PATCH 094/532] devicetree: Add GUCTL1 flags for USB dwc3 controller

commit 16b747ac02572696441218af39df368ca70aa370 from
https://github.com/Xilinx/linux-xlnx.git

This patch updates the device tree binding properties for programming
GUCTL1 register bit 9 & 10 for adding HW workarounds in dwc3 controller.

Signed-off-by: Anurag Kumar Vulisha <anuragku@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 92a2731..7058dae 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -973,6 +973,8 @@
 				interrupts = <0 65 4>, <0 69 4>;
 				snps,quirk-frame-length-adjustment = <0x20>;
 				snps,refclk_fladj;
+				snps,enable_guctl1_resume_quirk;
+				snps,enable_guctl1_ipd_quirk;
 				/* dma-coherent; */
 			};
 		};
@@ -999,6 +1001,8 @@
 				interrupts = <0 70 4>, <0 74 4>;
 				snps,quirk-frame-length-adjustment = <0x20>;
 				snps,refclk_fladj;
+				snps,enable_guctl1_resume_quirk;
+				snps,enable_guctl1_ipd_quirk;
 				/* dma-coherent; */
 			};
 		};
-- 
2.7.4

