Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Sun Jul 22 15:58:24 2018
| Host             : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file thinpad_top_power_routed.rpt -pb thinpad_top_power_summary_routed.pb -rpx thinpad_top_power_routed.rpx
| Design           : thinpad_top
| Device           : xc7a100tfgg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.129        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.032        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 99.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        4 |       --- |             --- |
| Slice Logic              |     0.002 |     9829 |       --- |             --- |
|   LUT as Logic           |     0.002 |     4775 |     63400 |            7.53 |
|   CARRY4                 |    <0.001 |      262 |     15850 |            1.65 |
|   Register               |    <0.001 |     3442 |    126800 |            2.71 |
|   BUFG                   |    <0.001 |       10 |        32 |           31.25 |
|   F7/F8 Muxes            |    <0.001 |      599 |     63400 |            0.94 |
|   LUT as Distributed RAM |    <0.001 |       72 |     19000 |            0.38 |
|   Others                 |     0.000 |       81 |       --- |             --- |
| Signals                  |     0.005 |     7736 |       --- |             --- |
| Block RAM                |     0.001 |        2 |       135 |            1.48 |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |     0.018 |      236 |       300 |           78.67 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.129 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.015 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| clk_11M0592 | clk_11M0592 |            90.4 |
| clk_50M     | clk_50M     |            20.0 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| thinpad_top                                    |     0.032 |
|   CPU_TOP0                                     |     0.011 |
|     cp0_reg0                                   |    <0.001 |
|     ctrl0                                      |    <0.001 |
|     dwishbone_bus                              |    <0.001 |
|     ex0                                        |    <0.001 |
|     ex2mem0                                    |     0.002 |
|     hilo_reg0                                  |    <0.001 |
|     id0                                        |    <0.001 |
|     id_ex0                                     |     0.002 |
|     if2id0                                     |    <0.001 |
|     if_pc_reg0                                 |    <0.001 |
|     iwishbone_bus                              |    <0.001 |
|     mem0                                       |    <0.001 |
|     mem2wb0                                    |    <0.001 |
|     mmu0                                       |     0.002 |
|       data_vir2phy                             |    <0.001 |
|       inst_vir2phy                             |    <0.001 |
|       read_vir2phy                             |    <0.001 |
|     reg_dir0                                   |    <0.001 |
|       regs_reg_r1_0_31_0_5                     |    <0.001 |
|       regs_reg_r1_0_31_12_17                   |    <0.001 |
|       regs_reg_r1_0_31_18_23                   |    <0.001 |
|       regs_reg_r1_0_31_24_29                   |    <0.001 |
|       regs_reg_r1_0_31_30_31                   |    <0.001 |
|       regs_reg_r1_0_31_6_11                    |    <0.001 |
|       regs_reg_r2_0_31_0_5                     |    <0.001 |
|       regs_reg_r2_0_31_12_17                   |    <0.001 |
|       regs_reg_r2_0_31_18_23                   |    <0.001 |
|       regs_reg_r2_0_31_24_29                   |    <0.001 |
|       regs_reg_r2_0_31_30_31                   |    <0.001 |
|       regs_reg_r2_0_31_6_11                    |    <0.001 |
|       regs_reg_r3_0_31_0_5                     |    <0.001 |
|       regs_reg_r3_0_31_12_17                   |    <0.001 |
|       regs_reg_r3_0_31_18_23                   |    <0.001 |
|       regs_reg_r3_0_31_24_29                   |    <0.001 |
|       regs_reg_r3_0_31_30_31                   |    <0.001 |
|       regs_reg_r3_0_31_6_11                    |    <0.001 |
|   base_ram_data_IOBUF[0]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[10]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[11]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[12]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[13]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[14]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[15]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[16]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[17]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[18]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[19]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[1]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[20]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[21]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[22]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[23]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[24]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[25]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[26]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[27]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[28]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[29]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[2]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[30]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[31]_inst                 |    <0.001 |
|   base_ram_data_IOBUF[3]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[4]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[5]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[6]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[7]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[8]_inst                  |    <0.001 |
|   base_ram_data_IOBUF[9]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[0]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[10]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[11]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[12]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[13]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[14]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[15]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[16]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[17]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[18]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[19]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[1]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[20]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[21]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[22]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[23]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[24]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[25]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[26]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[27]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[28]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[29]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[2]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[30]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[31]_inst                  |    <0.001 |
|   ext_ram_data_IOBUF[3]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[4]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[5]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[6]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[7]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[8]_inst                   |    <0.001 |
|   ext_ram_data_IOBUF[9]_inst                   |    <0.001 |
|   flash0                                       |    <0.001 |
|   segH                                         |    <0.001 |
|   serial0                                      |    <0.001 |
|     ext_uart_r                                 |    <0.001 |
|       tickgen                                  |    <0.001 |
|     ext_uart_t                                 |    <0.001 |
|       tickgen                                  |    <0.001 |
|   sram_top_base                                |    <0.001 |
|   sram_top_extr                                |    <0.001 |
|   vga800x600at75                               |     0.002 |
|     vga_ram0                                   |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|             valid.cstr                         |     0.001 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   wb_conmax_top0                               |    <0.001 |
|     m0                                         |    <0.001 |
|     m1                                         |    <0.001 |
|     s1                                         |    <0.001 |
|       msel                                     |    <0.001 |
|         arb0                                   |    <0.001 |
|     s11                                        |    <0.001 |
|       msel                                     |    <0.001 |
|         arb0                                   |    <0.001 |
|     s2                                         |    <0.001 |
|       msel                                     |    <0.001 |
|         arb0                                   |    <0.001 |
|     s8                                         |    <0.001 |
|       msel                                     |    <0.001 |
|         arb0                                   |    <0.001 |
|     s9                                         |    <0.001 |
|       msel                                     |    <0.001 |
|         arb0                                   |    <0.001 |
+------------------------------------------------+-----------+


