#ChipScope Core Inserter Project File Version 3.0
#Mon Aug 11 22:35:35 CST 2014
Project.device.designInputFile=E\:\\Star\\vga_test\\vga_test_cs.ngc
Project.device.designOutputFile=E\:\\Star\\vga_test\\vga_test_cs.ngc
Project.device.deviceFamily=22
Project.device.enableRPMs=true
Project.device.outputDirectory=E\:\\Star\\vga_test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=CLK_OUT3
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=16384
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=16
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=vga_r_reg<4>
Project.unit<0>.triggerChannel<0><10>=vga_g_reg<0>
Project.unit<0>.triggerChannel<0><11>=vga_b_reg<4>
Project.unit<0>.triggerChannel<0><12>=vga_b_reg<3>
Project.unit<0>.triggerChannel<0><13>=vga_b_reg<2>
Project.unit<0>.triggerChannel<0><14>=vga_b_reg<1>
Project.unit<0>.triggerChannel<0><15>=vga_b_reg<0>
Project.unit<0>.triggerChannel<0><1>=vga_r_reg<3>
Project.unit<0>.triggerChannel<0><2>=vga_r_reg<2>
Project.unit<0>.triggerChannel<0><3>=vga_r_reg<1>
Project.unit<0>.triggerChannel<0><4>=vga_r_reg<0>
Project.unit<0>.triggerChannel<0><5>=vga_g_reg<5>
Project.unit<0>.triggerChannel<0><6>=vga_g_reg<4>
Project.unit<0>.triggerChannel<0><7>=vga_g_reg<3>
Project.unit<0>.triggerChannel<0><8>=vga_g_reg<2>
Project.unit<0>.triggerChannel<0><9>=vga_g_reg<1>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=16
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
