{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 10:54:15 2014 " "Info: Processing started: Fri May 09 10:54:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_dac -c fir_dac " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_dac -c fir_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_dac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_dac " "Info: Found entity 1: fir_dac" {  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/key.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC615.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Info: Found entity 1: fir" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_top " "Info: Found entity 1: rom_top" {  } { { "rom_top.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/reg32.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/adder_32.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin1 " "Info: Found entity 1: sin1" {  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin2 " "Info: Found entity 1: sin2" {  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_dac " "Info: Elaborating entity \"fir_dac\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_top " "Info: Elaborating entity \"fir\" for hierarchy \"fir:fir_top\"" {  } { { "fir_dac.v" "fir_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_top fir:fir_top\|rom_top:u1 " "Info: Elaborating entity \"rom_top\" for hierarchy \"fir:fir_top\|rom_top:u1\"" {  } { { "fir.v" "u1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 fir:fir_top\|rom_top:u1\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"fir:fir_top\|rom_top:u1\|adder_32:u1\"" {  } { { "rom_top.v" "u1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 fir:fir_top\|rom_top:u1\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"fir:fir_top\|rom_top:u1\|reg32:u2\"" {  } { { "rom_top.v" "u2" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin1 fir:fir_top\|rom_top:u1\|sin1:u3 " "Info: Elaborating entity \"sin1\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\"" {  } { { "rom_top.v" "u3" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\"" {  } { { "sin1.v" "altsyncram_component" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\"" {  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_rom.mif " "Info: Parameter \"init_file\" = \"sin_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m081.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m081 " "Info: Found entity 1: altsyncram_m081" {  } { { "db/altsyncram_m081.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_m081.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m081 fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\|altsyncram_m081:auto_generated " "Info: Elaborating entity \"altsyncram_m081\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\|altsyncram_m081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin2 fir:fir_top\|rom_top:u1\|sin2:u7 " "Info: Elaborating entity \"sin2\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\"" {  } { { "rom_top.v" "u7" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\"" {  } { { "sin2.v" "altsyncram_component" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\"" {  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_8.mif " "Info: Parameter \"init_file\" = \"sin_8.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn71 " "Info: Found entity 1: altsyncram_vn71" {  } { { "db/altsyncram_vn71.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_vn71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vn71 fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\|altsyncram_vn71:auto_generated " "Info: Elaborating entity \"altsyncram_vn71\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\|altsyncram_vn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:tlc5615_top " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:tlc5615_top\"" {  } { { "fir_dac.v" "tlc5615_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_top " "Info: Elaborating entity \"key\" for hierarchy \"key:key_top\"" {  } { { "fir_dac.v" "key_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fir:fir_top\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fir:fir_top\|Div1\"" {  } { { "fir.v" "Div1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fir:fir_top\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fir:fir_top\|Div0\"" {  } { { "fir.v" "Div0" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 67 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult2\"" {  } { { "fir.v" "Mult2" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult1\"" {  } { { "fir.v" "Mult1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult0\"" {  } { { "fir.v" "Mult0" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult4\"" {  } { { "fir.v" "Mult4" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 99 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult3\"" {  } { { "fir.v" "Mult3" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 98 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult5\"" {  } { { "fir.v" "Mult5" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 100 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_divide:Div1\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_divide:Div1 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Info: Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d5f " "Info: Found entity 1: alt_u_div_d5f" {  } { { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_divide:Div0\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 67 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Info: Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Info: Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Info: Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ch " "Info: Found entity 1: add_sub_8ch" {  } { { "db/add_sub_8ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_8ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Info: Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Info: Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult4\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 99 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 99 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult3\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult5 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[2\]~18 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_20_result_int\[2\]~18" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[1\]~20 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[1\]~20\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_20_result_int\[1\]~20" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[1\]~18 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_15_result_int\[1\]~18" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1832 " "Info: Implemented 1832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1809 " "Info: Implemented 1809 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Info: Implemented 17 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 10:54:40 2014 " "Info: Processing ended: Fri May 09 10:54:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
