yosys -p "synth_ecp5 -json pulse_gen.json -top pulse_gen" pulse_gen.v ecppll.v pulse_control.v pulses.v uart.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3578 (git sha1 ed579038, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `pulse_gen.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: pulse_gen.v
Parsing Verilog input from `pulse_gen.v' to AST representation.
Generating RTLIL representation for module `\pulse_gen'.
Successfully finished Verilog frontend.

-- Parsing `ecppll.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: ecppll.v
Parsing Verilog input from `ecppll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

-- Parsing `pulse_control.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: pulse_control.v
Parsing Verilog input from `pulse_control.v' to AST representation.
Generating RTLIL representation for module `\pulse_control'.
Successfully finished Verilog frontend.

-- Parsing `pulses.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: pulses.v
Parsing Verilog input from `pulses.v' to AST representation.
Generating RTLIL representation for module `\pulses'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json pulse_gen.json -top pulse_gen' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll

6.3.2. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$311'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$391 in module TRELLIS_FF.
Removed 2 dead cases from process $proc$uart.v:135$136 in module uart.
Marked 17 switch rules as full_case in process $proc$uart.v:135$136 in module uart.
Marked 3 switch rules as full_case in process $proc$pulses.v:143$55 in module pulses.
Removed 1 dead cases from process $proc$pulse_control.v:138$3 in module pulse_control.
Marked 5 switch rules as full_case in process $proc$pulse_control.v:138$3 in module pulse_control.
Removed a total of 3 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 78 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$395'.
  Set init value: \Q = 1'0
Found init rule in `\uart.$proc$uart.v:106$165'.
  Set init value: \tx_state = 2'00
Found init rule in `\uart.$proc$uart.v:105$164'.
  Set init value: \tx_out = 1'1
Found init rule in `\uart.$proc$uart.v:101$163'.
  Set init value: \recv_state = 3'000
Found init rule in `\pulses.$proc$pulses.v:100$129'.
  Set init value: \xfer_bits = 2'01
Found init rule in `\pulses.$proc$pulses.v:94$128'.
  Set init value: \ccount = 8'00000000
Found init rule in `\pulses.$proc$pulses.v:89$127'.
  Set init value: \nutation_pulse_delay = 300
Found init rule in `\pulses.$proc$pulses.v:88$126'.
  Set init value: \nutation_pulse_width = 50
Found init rule in `\pulses.$proc$pulses.v:86$124'.
  Set init value: \nutation = 1'1
Found init rule in `\pulses.$proc$pulses.v:83$123'.
  Set init value: \block_off = 16'0000000110011010
Found init rule in `\pulses.$proc$pulses.v:82$122'.
  Set init value: \sync_down = 16'0000000100000100
Found init rule in `\pulses.$proc$pulses.v:81$121'.
  Set init value: \p2start = 16'0000000011100110
Found init rule in `\pulses.$proc$pulses.v:79$120'.
  Set init value: \rx_done = 1'0
Found init rule in `\pulses.$proc$pulses.v:78$119'.
  Set init value: \block = 1'1
Found init rule in `\pulses.$proc$pulses.v:77$118'.
  Set init value: \cpmg = 8'00000011
Found init rule in `\pulses.$proc$pulses.v:76$117'.
  Set init value: \pulse_block_off = 16'0000000001100100
Found init rule in `\pulses.$proc$pulses.v:75$116'.
  Set init value: \pulse_block = 8'00110010
Found init rule in `\pulses.$proc$pulses.v:74$115'.
  Set init value: \p2width = 16'0000000000011110
Found init rule in `\pulses.$proc$pulses.v:73$114'.
  Set init value: \delay = 16'0000000011001000
Found init rule in `\pulses.$proc$pulses.v:72$113'.
  Set init value: \p1width = 16'0000000000011110
Found init rule in `\pulses.$proc$pulses.v:71$112'.
  Set init value: \period = 8'00000001
Found init rule in `\pulses.$proc$pulses.v:70$111'.
  Set init value: \pump = 1'1
Found init rule in `\pulses.$proc$pulses.v:49$109'.
  Set init value: \counter = 0
Found init rule in `\pulse_control.$proc$pulse_control.v:135$49'.
  Set init value: \state = 3'000
Found init rule in `\pulse_control.$proc$pulse_control.v:117$48'.
  Set init value: \readcount = 6'000000
Found init rule in `\pulse_control.$proc$pulse_control.v:116$47'.
  Set init value: \readstate = 2'00
Found init rule in `\pulse_control.$proc$pulse_control.v:114$45'.
  Set init value: \writestate = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:51$44'.
  Set init value: \nutation = 1'1
Found init rule in `\pulse_control.$proc$pulse_control.v:50$43'.
  Set init value: \nut_wid = 300
Found init rule in `\pulse_control.$proc$pulse_control.v:49$42'.
  Set init value: \nut_del = 300
Found init rule in `\pulse_control.$proc$pulse_control.v:48$41'.
  Set init value: \rx_done = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:47$40'.
  Set init value: \block = 1'1
Found init rule in `\pulse_control.$proc$pulse_control.v:46$39'.
  Set init value: \cpmg = 8'00000011
Found init rule in `\pulse_control.$proc$pulse_control.v:44$37'.
  Set init value: \pulse_block = 8'00110010
Found init rule in `\pulse_control.$proc$pulse_control.v:43$36'.
  Set init value: \p2width = 16'0000000000011110
Found init rule in `\pulse_control.$proc$pulse_control.v:42$35'.
  Set init value: \delay = 16'0000000011001000
Found init rule in `\pulse_control.$proc$pulse_control.v:41$34'.
  Set init value: \p1width = 16'0000000000011110
Found init rule in `\pulse_control.$proc$pulse_control.v:40$33'.
  Set init value: \period = 8'00001111
Found init rule in `\pulse_control.$proc$pulse_control.v:39$32'.
  Set init value: \pump = 1'1

6.4.5. Executing PROC_ARST pass (detect async resets in processes).

6.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$395'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$391'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$388'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
     1/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_EN[3:0]$370
     2/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_DATA[3:0]$369
     3/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_ADDR[3:0]$368
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$334'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
     1/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_EN[3:0]$315
     2/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_DATA[3:0]$314
     3/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_ADDR[3:0]$313
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$311'.
Creating decoders for process `\uart.$proc$uart.v:106$165'.
Creating decoders for process `\uart.$proc$uart.v:105$164'.
Creating decoders for process `\uart.$proc$uart.v:101$163'.
Creating decoders for process `\uart.$proc$uart.v:135$136'.
     1/57: $5\tx_state[1:0]
     2/57: $5\tx_clk[10:0]
     3/57: $4\tx_data[7:0]
     4/57: $4\tx_out[0:0]
     5/57: $4\tx_bits_remaining[3:0]
     6/57: $3\tx_data[7:0]
     7/57: $3\tx_bits_remaining[3:0]
     8/57: $4\tx_state[1:0]
     9/57: $3\tx_out[0:0]
    10/57: $4\tx_clk[10:0]
    11/57: $3\tx_state[1:0]
    12/57: $2\tx_bits_remaining[3:0]
    13/57: $2\tx_out[0:0]
    14/57: $3\tx_clk[10:0]
    15/57: $2\tx_data[7:0]
    16/57: $1\tx_data[7:0]
    17/57: $1\tx_bits_remaining[3:0]
    18/57: $2\tx_state[1:0]
    19/57: $1\tx_out[0:0]
    20/57: $2\tx_clk[10:0]
    21/57: $9\recv_state[2:0]
    22/57: $8\recv_state[2:0]
    23/57: $8\rx_clk[14:0]
    24/57: $3\rx_data[7:0]
    25/57: $7\recv_state[2:0]
    26/57: $7\rx_clk[14:0]
    27/57: $4\rx_bits_remaining[3:0]
    28/57: $5\rx_sample_countdown[3:0]
    29/57: $6\rx_samples[3:0]
    30/57: $2\rx_data[7:0]
    31/57: $5\rx_samples[3:0]
    32/57: $6\recv_state[2:0]
    33/57: $4\rx_sample_countdown[3:0]
    34/57: $6\rx_clk[14:0]
    35/57: $4\rx_samples[3:0]
    36/57: $3\rx_sample_countdown[3:0]
    37/57: $3\rx_samples[3:0]
    38/57: $5\recv_state[2:0]
    39/57: $3\rx_bits_remaining[3:0]
    40/57: $5\rx_clk[14:0]
    41/57: $2\rx_bits_remaining[3:0]
    42/57: $4\recv_state[2:0]
    43/57: $4\rx_clk[14:0]
    44/57: $2\rx_sample_countdown[3:0]
    45/57: $2\rx_samples[3:0]
    46/57: $3\recv_state[2:0]
    47/57: $3\rx_clk[14:0]
    48/57: $2\recv_state[2:0]
    49/57: $2\rx_clk[14:0]
    50/57: $1\rx_data[7:0]
    51/57: $1\rx_bits_remaining[3:0]
    52/57: $1\rx_sample_countdown[3:0]
    53/57: $1\rx_samples[3:0]
    54/57: $1\tx_clk[10:0]
    55/57: $1\rx_clk[14:0]
    56/57: $1\tx_state[1:0]
    57/57: $1\recv_state[2:0]
Creating decoders for process `\pulses.$proc$pulses.v:100$129'.
Creating decoders for process `\pulses.$proc$pulses.v:94$128'.
Creating decoders for process `\pulses.$proc$pulses.v:89$127'.
Creating decoders for process `\pulses.$proc$pulses.v:88$126'.
Creating decoders for process `\pulses.$proc$pulses.v:87$125'.
Creating decoders for process `\pulses.$proc$pulses.v:86$124'.
Creating decoders for process `\pulses.$proc$pulses.v:83$123'.
Creating decoders for process `\pulses.$proc$pulses.v:82$122'.
Creating decoders for process `\pulses.$proc$pulses.v:81$121'.
Creating decoders for process `\pulses.$proc$pulses.v:79$120'.
Creating decoders for process `\pulses.$proc$pulses.v:78$119'.
Creating decoders for process `\pulses.$proc$pulses.v:77$118'.
Creating decoders for process `\pulses.$proc$pulses.v:76$117'.
Creating decoders for process `\pulses.$proc$pulses.v:75$116'.
Creating decoders for process `\pulses.$proc$pulses.v:74$115'.
Creating decoders for process `\pulses.$proc$pulses.v:73$114'.
Creating decoders for process `\pulses.$proc$pulses.v:72$113'.
Creating decoders for process `\pulses.$proc$pulses.v:71$112'.
Creating decoders for process `\pulses.$proc$pulses.v:70$111'.
Creating decoders for process `\pulses.$proc$pulses.v:57$110'.
Creating decoders for process `\pulses.$proc$pulses.v:49$109'.
Creating decoders for process `\pulses.$proc$pulses.v:143$55'.
     1/16: $0\counter[31:0]
     2/16: $0\rx_done[0:0]
     3/16: $0\cblock_on[31:0]
     4/16: $0\cblock_delay[31:0]
     5/16: $0\cpulse[31:0]
     6/16: $0\cdelay[31:0]
     7/16: $0\ccount[7:0]
     8/16: $0\per_shift[31:0]
     9/16: $0\nutation_pulse_stop[31:0]
    10/16: $0\nutation_pulse_start[31:0]
    11/16: $0\inh[0:0]
    12/16: $0\nut_pulse[0:0]
    13/16: $0\pulse[0:0]
    14/16: $0\sync[0:0]
    15/16: $0\pulses[0:0]
    16/16: $0\xfer_bits[1:0]
Creating decoders for process `\pulses.$proc$pulses.v:121$50'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:135$49'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:117$48'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:116$47'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:115$46'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:114$45'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:51$44'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:50$43'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:49$42'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:48$41'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:47$40'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:46$39'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:45$38'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:44$37'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:43$36'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:42$35'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:41$34'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:40$33'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:39$32'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:138$3'.
     1/33: $2\rx_done[0:0]
     2/33: $4$bitselwrite$data$pulse_control.v:154$2[31:0]$14
     3/33: $4$bitselwrite$mask$pulse_control.v:154$1[31:0]$13
     4/33: $4\vinput[31:0]
     5/33: $3$bitselwrite$data$pulse_control.v:154$2[31:0]$11
     6/33: $3$bitselwrite$mask$pulse_control.v:154$1[31:0]$10
     7/33: $3\vinput[31:0]
     8/33: $2$bitselwrite$data$pulse_control.v:154$2[31:0]$9
     9/33: $2$bitselwrite$mask$pulse_control.v:154$1[31:0]$8
    10/33: $2\vinput[31:0]
    11/33: $1$bitselwrite$data$pulse_control.v:154$2[31:0]$7
    12/33: $1$bitselwrite$mask$pulse_control.v:154$1[31:0]$6
    13/33: $1\vinput[31:0]
    14/33: $1\voutput[7:0]
    15/33: $1\rx_done[0:0]
    16/33: $0\state[2:0]
    17/33: $0\readcount[5:0]
    18/33: $0\readstate[1:0]
    19/33: $0\writestate[0:0]
    20/33: $0\vcontrol[7:0]
    21/33: $0\tx_byte[7:0]
    22/33: $0\transmit[0:0]
    23/33: $0\cpmg[7:0]
    24/33: $0\pulse_block[7:0]
    25/33: $0\block[0:0]
    26/33: $0\pump[0:0]
    27/33: $0\nutation[0:0]
    28/33: $0\nut_wid[31:0]
    29/33: $0\nut_del[31:0]
    30/33: $0\p2width[15:0]
    31/33: $0\delay[15:0]
    32/33: $0\p1width[15:0]
    33/33: $0\period[7:0]

6.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pulses.\nutation_pulse' from process `\pulses.$proc$pulses.v:87$125'.
No latch inferred for signal `\pulses.\rec' from process `\pulses.$proc$pulses.v:57$110'.
No latch inferred for signal `\pulses.\period' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'1 for non-memory siginal `\pulses.\period [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\period [7]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\p1width' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p1width [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p1width [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p1width [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p1width [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p1width [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\delay' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\delay [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\delay [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\delay [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\delay [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\p2width' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2width [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2width [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2width [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2width [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2width [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\nutation' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\pump' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'1 for non-memory siginal `\pulses.\pump` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\block' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'1 for non-memory siginal `\pulses.\block` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\pulse_block' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block [7]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\pulse_block_off' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block_off [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block_off [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\pulse_block_off [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\pulse_block_off [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\cpmg' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'1 for non-memory siginal `\pulses.\cpmg [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\cpmg [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\cpmg [7]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\p2start' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2start [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2start [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2start [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2start [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\p2start [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\p2start [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\sync_down' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\sync_down [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\sync_down [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\sync_down [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\block_off' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\block_off [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\block_off [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\block_off [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\block_off [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\block_off [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\block_off [15]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\nutation_pulse_width' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_width [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_width [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_width [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [15]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [16]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [17]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [18]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [19]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [20]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [21]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [22]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [23]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [24]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [25]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [26]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [27]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [28]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [29]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [30]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_width [31]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulses.\nutation_pulse_delay' from process `\pulses.$proc$pulses.v:121$50'.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [0]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [1]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_delay [2]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_delay [3]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [4]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_delay [5]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [6]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [7]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'1 for non-memory siginal `\pulses.\nutation_pulse_delay [8]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [9]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [10]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [11]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [12]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [13]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [14]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [15]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [16]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [17]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [18]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [19]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [20]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [21]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [22]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [23]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [24]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [25]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [26]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [27]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [28]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [29]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [30]` in process `\pulses.$proc$pulses.v:121$50`.
Removing init bit 1'0 for non-memory siginal `\pulses.\nutation_pulse_delay [31]` in process `\pulses.$proc$pulses.v:121$50`.
No latch inferred for signal `\pulse_control.\writecount' from process `\pulse_control.$proc$pulse_control.v:115$46'.
No latch inferred for signal `\pulse_control.\pulse_block_off' from process `\pulse_control.$proc$pulse_control.v:45$38'.

6.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$391'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$388'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$366_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$310_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$311'.
  created direct connection (no actual register cell created).
Creating register for signal `\uart.\rx_samples' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\uart.\rx_sample_countdown' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\uart.\rx_clk' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\uart.\tx_clk' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\uart.\recv_state' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\uart.\rx_bits_remaining' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\uart.\rx_data' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\uart.\tx_out' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\uart.\tx_state' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\uart.\tx_bits_remaining' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\uart.\tx_data' using process `\uart.$proc$uart.v:135$136'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\pulses.\rx_done' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\pulses.\pulses' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\pulses.\counter' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\pulses.\sync' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\pulses.\pulse' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\pulses.\nut_pulse' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\pulses.\inh' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_start' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_stop' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\pulses.\per_shift' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\pulses.\ccount' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\pulses.\cdelay' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\pulses.\cpulse' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\pulses.\cblock_delay' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\pulses.\cblock_on' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\pulses.\xfer_bits' using process `\pulses.$proc$pulses.v:143$55'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\pulse_control.\period' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\pulse_control.\p1width' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\pulse_control.\delay' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\pulse_control.\p2width' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\pulse_control.\nut_del' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\pulse_control.\nut_wid' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\pulse_control.\nutation' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\pulse_control.\pump' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\pulse_control.\block' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\pulse_control.\pulse_block' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\pulse_control.\cpmg' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\pulse_control.\rx_done' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\pulse_control.\transmit' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\pulse_control.\tx_byte' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\pulse_control.\vinput' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\pulse_control.\vcontrol' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\pulse_control.\voutput' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\pulse_control.\writestate' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\pulse_control.\readstate' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\pulse_control.\readcount' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\pulse_control.\state' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$mask$pulse_control.v:154$1' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$data$pulse_control.v:154$2' using process `\pulse_control.$proc$pulse_control.v:138$3'.
  created $dff cell `$procdff$1526' with positive edge clock.

6.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$395'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$391'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$391'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$388'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$367'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$334'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$312'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$311'.
Removing empty process `uart.$proc$uart.v:106$165'.
Removing empty process `uart.$proc$uart.v:105$164'.
Removing empty process `uart.$proc$uart.v:101$163'.
Found and cleaned up 17 empty switches in `\uart.$proc$uart.v:135$136'.
Removing empty process `uart.$proc$uart.v:135$136'.
Removing empty process `pulses.$proc$pulses.v:100$129'.
Removing empty process `pulses.$proc$pulses.v:94$128'.
Removing empty process `pulses.$proc$pulses.v:89$127'.
Removing empty process `pulses.$proc$pulses.v:88$126'.
Removing empty process `pulses.$proc$pulses.v:87$125'.
Removing empty process `pulses.$proc$pulses.v:86$124'.
Removing empty process `pulses.$proc$pulses.v:83$123'.
Removing empty process `pulses.$proc$pulses.v:82$122'.
Removing empty process `pulses.$proc$pulses.v:81$121'.
Removing empty process `pulses.$proc$pulses.v:79$120'.
Removing empty process `pulses.$proc$pulses.v:78$119'.
Removing empty process `pulses.$proc$pulses.v:77$118'.
Removing empty process `pulses.$proc$pulses.v:76$117'.
Removing empty process `pulses.$proc$pulses.v:75$116'.
Removing empty process `pulses.$proc$pulses.v:74$115'.
Removing empty process `pulses.$proc$pulses.v:73$114'.
Removing empty process `pulses.$proc$pulses.v:72$113'.
Removing empty process `pulses.$proc$pulses.v:71$112'.
Removing empty process `pulses.$proc$pulses.v:70$111'.
Removing empty process `pulses.$proc$pulses.v:57$110'.
Removing empty process `pulses.$proc$pulses.v:49$109'.
Found and cleaned up 7 empty switches in `\pulses.$proc$pulses.v:143$55'.
Removing empty process `pulses.$proc$pulses.v:143$55'.
Removing empty process `pulses.$proc$pulses.v:121$50'.
Removing empty process `pulse_control.$proc$pulse_control.v:135$49'.
Removing empty process `pulse_control.$proc$pulse_control.v:117$48'.
Removing empty process `pulse_control.$proc$pulse_control.v:116$47'.
Removing empty process `pulse_control.$proc$pulse_control.v:115$46'.
Removing empty process `pulse_control.$proc$pulse_control.v:114$45'.
Removing empty process `pulse_control.$proc$pulse_control.v:51$44'.
Removing empty process `pulse_control.$proc$pulse_control.v:50$43'.
Removing empty process `pulse_control.$proc$pulse_control.v:49$42'.
Removing empty process `pulse_control.$proc$pulse_control.v:48$41'.
Removing empty process `pulse_control.$proc$pulse_control.v:47$40'.
Removing empty process `pulse_control.$proc$pulse_control.v:46$39'.
Removing empty process `pulse_control.$proc$pulse_control.v:45$38'.
Removing empty process `pulse_control.$proc$pulse_control.v:44$37'.
Removing empty process `pulse_control.$proc$pulse_control.v:43$36'.
Removing empty process `pulse_control.$proc$pulse_control.v:42$35'.
Removing empty process `pulse_control.$proc$pulse_control.v:41$34'.
Removing empty process `pulse_control.$proc$pulse_control.v:40$33'.
Removing empty process `pulse_control.$proc$pulse_control.v:39$32'.
Found and cleaned up 9 empty switches in `\pulse_control.$proc$pulse_control.v:138$3'.
Removing empty process `pulse_control.$proc$pulse_control.v:138$3'.
Cleaned up 37 empty switches.

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module uart.
Deleting now unused module pulses.
Deleting now unused module pulse_control.
Deleting now unused module pll.
<suppressed ~4 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~111 debug messages>

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 56 unused cells and 371 unused wires.
<suppressed ~69 debug messages>

6.10. Executing CHECK pass (checking for obvious problems).
checking module pulse_gen..
found and reported 0 problems.

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~600 debug messages>
Removed a total of 200 cells.

6.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\control.$procmux$1318: \control.writestate -> 1'0
      Replacing known input bits on port B of cell $flatten\control.$procmux$1316: \control.writestate -> 1'1
      Replacing known input bits on port B of cell $flatten\control.$procmux$1320: \control.writestate -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$504.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$512.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$520.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$528.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$536.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$569.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$579.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$581.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$591.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$593.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$603.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$605.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$614.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$623.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$632.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$641.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$650.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$659.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$670.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$672.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$682.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$692.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$702.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$712.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$724.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$726.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$738.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$740.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$752.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$754.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$766.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$768.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$780.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$782.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$793.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$804.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$815.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$826.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$837.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$849.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$861.
    dead port 2/2 on $mux $flatten\control.$procmux$1170.
    dead port 2/2 on $mux $flatten\control.$procmux$1172.
    dead port 2/2 on $mux $flatten\control.$procmux$1174.
    dead port 2/2 on $mux $flatten\control.$procmux$1208.
    dead port 2/2 on $mux $flatten\control.$procmux$1210.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$419.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$421.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$429.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$431.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$439.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$441.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$449.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$451.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$459.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$461.
    dead port 2/2 on $mux $flatten\control.$procmux$1237.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$468.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$475.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$482.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$489.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$496.
Removed 62 multiplexer ports.
<suppressed ~47 debug messages>

6.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$538: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP $auto$opt_reduce.cc:134:opt_mux$1528 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$543: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP $auto$opt_reduce.cc:134:opt_mux$1530 }
    New ctrl vector for $pmux cell $flatten\control.$procmux$1284: { $flatten\control.$procmux$1175_CMP $auto$opt_reduce.cc:134:opt_mux$1532 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$553: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP $auto$opt_reduce.cc:134:opt_mux$1534 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$558: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP $auto$opt_reduce.cc:134:opt_mux$1536 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$872: { $flatten\control.\uart0.$procmux$850_CMP $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$673_CMP $flatten\control.\uart0.$procmux$582_CMP $flatten\control.\uart0.$procmux$866_CMP $auto$opt_reduce.cc:134:opt_mux$1538 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$881: { $flatten\control.\uart0.$procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$1540 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$890: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$1542 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$899: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$673_CMP $flatten\control.\uart0.$procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$1544 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$908: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$673_CMP $flatten\control.\uart0.$procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$1546 }
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$1010: $auto$opt_reduce.cc:134:opt_mux$1548
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$1031: $auto$opt_reduce.cc:134:opt_mux$1550
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$951: $auto$opt_reduce.cc:134:opt_mux$1552
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$972: $auto$opt_reduce.cc:134:opt_mux$1554
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$991: $auto$opt_reduce.cc:134:opt_mux$1556
  Optimizing cells in module \pulse_gen.
Performed a total of 15 changes.

6.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

6.11.6. Executing OPT_DFF pass (perform DFF optimizations).

6.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 271 unused wires.
<suppressed ~1 debug messages>

6.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.9. Rerunning OPT passes. (Maybe there is more to do..)

6.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

6.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.11.13. Executing OPT_DFF pass (perform DFF optimizations).

6.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.16. Finished OPT passes. (There is nothing left to do.)

6.12. Executing FSM pass (extract and optimize FSM).

6.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pulse_gen.control.readstate as FSM state register:
    Register has an initialization value.
Not marking pulse_gen.control.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.recv_state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
    Circuit seems to be self-resetting.

6.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\pulses.$procdff$1502 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$948_Y, Q = \pulses.cblock_on).
Adding EN signal on $flatten\pulses.$procdff$1501 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$969_Y, Q = \pulses.cblock_delay).
Adding EN signal on $flatten\pulses.$procdff$1500 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$988_Y, Q = \pulses.cpulse).
Adding EN signal on $flatten\pulses.$procdff$1499 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1007_Y, Q = \pulses.cdelay).
Adding EN signal on $flatten\pulses.$procdff$1498 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1028_Y, Q = \pulses.ccount).
Adding SRST signal on $auto$opt_dff.cc:764:run$1643 ($dffe) from module pulse_gen (D = $flatten\pulses.$procmux$1026_Y, Q = \pulses.ccount, rval = 8'00000000).
Adding EN signal on $flatten\pulses.$procdff$1497 ($dff) from module pulse_gen (D = { 8'00000000 \control.period 16'0000000000000000 }, Q = \pulses.per_shift).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$1649 ($dffe) from module pulse_gen.
Adding EN signal on $flatten\pulses.$procdff$1496 ($dff) from module pulse_gen (D = $flatten\pulses.$sub$pulses.v:163$58_Y, Q = \pulses.nutation_pulse_stop).
Adding EN signal on $flatten\pulses.$procdff$1495 ($dff) from module pulse_gen (D = $flatten\pulses.$sub$pulses.v:163$59_Y, Q = \pulses.nutation_pulse_start).
Adding EN signal on $flatten\pulses.$procdff$1494 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1072_Y, Q = \pulses.inh).
Adding EN signal on $flatten\pulses.$procdff$1493 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1079_Y, Q = \pulses.nut_pulse).
Adding SRST signal on $auto$opt_dff.cc:764:run$1679 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:167$63_Y [0], Q = \pulses.nut_pulse, rval = 1'0).
Adding EN signal on $flatten\pulses.$procdff$1492 ($dff) from module pulse_gen (D = $flatten\pulses.$logic_or$pulses.v:317$108_Y, Q = \pulses.pulse).
Adding EN signal on $flatten\pulses.$procdff$1491 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1098_Y, Q = \pulses.sync).
Adding SRST signal on $flatten\pulses.$procdff$1490 ($dff) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:316$106_Y, Q = \pulses.counter, rval = 0).
Adding EN signal on $flatten\pulses.$procdff$1489 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1117_Y, Q = \pulses.pulses).
Adding EN signal on $flatten\control.\uart0.$procdff$1487 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_data[7:0], Q = \control.uart0.tx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1486 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1485 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_state[1:0], Q = \control.uart0.tx_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1484 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_out[0:0], Q = \control.uart0.tx_out).
Adding EN signal on $flatten\control.\uart0.$procdff$1483 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_data[7:0], Q = \control.uart0.rx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1482 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1481 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\recv_state[2:0], Q = \control.uart0.recv_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1478 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown).
Adding EN signal on $flatten\control.\uart0.$procdff$1477 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_samples[3:0], Q = \control.uart0.rx_samples).
Adding EN signal on $flatten\control.$procdff$1524 ($dff) from module pulse_gen (D = $flatten\control.$0\state[2:0], Q = \control.state).
Adding EN signal on $flatten\control.$procdff$1523 ($dff) from module pulse_gen (D = $flatten\control.$0\readcount[5:0], Q = \control.readcount).
Adding EN signal on $flatten\control.$procdff$1522 ($dff) from module pulse_gen (D = $flatten\control.$procmux$1304_Y, Q = \control.readstate).
Adding EN signal on $flatten\control.$procdff$1521 ($dff) from module pulse_gen (D = $flatten\control.$0\writestate[0:0], Q = \control.writestate).
Adding EN signal on $flatten\control.$procdff$1520 ($dff) from module pulse_gen (D = $flatten\control.$add$pulse_control.v:171$27_Y, Q = \control.voutput).
Adding EN signal on $flatten\control.$procdff$1519 ($dff) from module pulse_gen (D = \control.uart0.rx_data, Q = \control.vcontrol).
Adding EN signal on $flatten\control.$procdff$1518 ($dff) from module pulse_gen (D = $flatten\control.$or$pulse_control.v:0$22_Y, Q = \control.vinput).
Adding EN signal on $flatten\control.$procdff$1517 ($dff) from module pulse_gen (D = \control.voutput, Q = \control.tx_byte).
Adding EN signal on $flatten\control.$procdff$1516 ($dff) from module pulse_gen (D = $flatten\control.$0\transmit[0:0], Q = \control.transmit).
Adding EN signal on $flatten\control.$procdff$1514 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.cpmg).
Adding EN signal on $flatten\control.$procdff$1513 ($dff) from module pulse_gen (D = \control.vinput [15:8], Q = \control.pulse_block).
Adding EN signal on $flatten\control.$procdff$1512 ($dff) from module pulse_gen (D = \control.vinput [1], Q = \control.block).
Adding EN signal on $flatten\control.$procdff$1511 ($dff) from module pulse_gen (D = \control.vinput [0], Q = \control.pump).
Adding EN signal on $flatten\control.$procdff$1510 ($dff) from module pulse_gen (D = \control.vinput [0], Q = \control.nutation).
Adding EN signal on $flatten\control.$procdff$1509 ($dff) from module pulse_gen (D = { \control.vinput [7:0] 24'000000000000000000000000 }, Q = \control.nut_wid).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$1896 ($dffe) from module pulse_gen.
Adding EN signal on $flatten\control.$procdff$1508 ($dff) from module pulse_gen (D = { \control.vinput [7:0] 24'000000000000000000000000 }, Q = \control.nut_del).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$1899 ($dffe) from module pulse_gen.
Adding EN signal on $flatten\control.$procdff$1507 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p2width).
Adding EN signal on $flatten\control.$procdff$1506 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.delay).
Adding EN signal on $flatten\control.$procdff$1505 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p1width).
Adding EN signal on $flatten\control.$procdff$1504 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.period).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 61 unused cells and 61 unused wires.
<suppressed ~62 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~22 debug messages>

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$538: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$543: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$553: { $flatten\control.\uart0.$procmux$505_CMP $flatten\control.\uart0.$procmux$422_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$881: $flatten\control.\uart0.$procmux$582_CMP
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$890: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$582_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$899: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$673_CMP $flatten\control.\uart0.$procmux$582_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$908: { $flatten\control.\uart0.$procmux$727_CMP $flatten\control.\uart0.$procmux$673_CMP $flatten\control.\uart0.$procmux$582_CMP }
  Optimizing cells in module \pulse_gen.
Performed a total of 7 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 9) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1663 ($ne).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1665 ($ne).
Removed top 1 bits (of 7) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1689 ($ne).
Removed top 1 bits (of 7) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1709 ($ne).
Removed top 1 bits (of 6) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1711 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1724 ($ne).
Removed top 1 bits (of 5) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1598 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1823 ($ne).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1827 ($ne).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$148 ($mux).
Removed top 30 bits (of 32) from port B of cell pulse_gen.$flatten\control.\uart0.$gt$uart.v:201$150 ($gt).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$154 ($mux).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$161 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$422_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$427 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$437 ($mux).
Removed top 4 bits (of 5) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1562 ($ne).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$457 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$466 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$473 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$480 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$487 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$502 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$510 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$518 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$534 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$567 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$582_CMP0 ($eq).
Removed top 5 bits (of 15) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$589 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$612 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$630 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$639 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$648 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$657 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$668 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$673_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$680 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$690 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$710 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$722 ($mux).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$727_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$736 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$764 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$791 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$802 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$824 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$835 ($mux).
Removed top 5 bits (of 7) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1560 ($ne).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$847 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$881 ($mux).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1467_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1454_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1428_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1417_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1409_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1402_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1376_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1366_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.$procmux$1354 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1350 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1310 ($mux).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.$procmux$1308 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.$procmux$1305_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.$procmux$1302 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1295 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1293 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1280 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1278 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1276 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1270_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.$procmux$1266 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1262 ($mux).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1257_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell pulse_gen.$flatten\control.$add$pulse_control.v:155$23 ($add).
Removed top 26 bits (of 32) from port Y of cell pulse_gen.$flatten\control.$add$pulse_control.v:155$23 ($add).
Removed top 26 bits (of 32) from port B of cell pulse_gen.$flatten\control.$shl$pulse_control.v:0$19 ($shl).
Removed top 24 bits (of 32) from port Y of cell pulse_gen.$flatten\control.$and$pulse_control.v:0$17 ($and).
Removed top 26 bits (of 32) from port B of cell pulse_gen.$flatten\control.$shl$pulse_control.v:0$16 ($shl).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1817 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1845 ($ne).
Removed cell pulse_gen.$flatten\pulses.$procmux$1108 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1093 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1091 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1089 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1067 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1065 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1063 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1059 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1057 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1055 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1026 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1024 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1022 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1020 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1018 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1016 ($mux).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$flatten\pulses.$procmux$1011_CMP0 ($eq).
Removed cell pulse_gen.$flatten\pulses.$procmux$1005 ($mux).
Removed top 16 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$procmux$1006_CMP0 ($eq).
Removed cell pulse_gen.$flatten\pulses.$procmux$1003 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$1001 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$999 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$986 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$984 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$982 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$980 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$967 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$965 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$963 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$961 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$959 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$957 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$946 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$944 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$942 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$940 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$938 ($mux).
Removed cell pulse_gen.$flatten\pulses.$procmux$936 ($mux).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:316$106 ($add).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:310$104 ($add).
Removed top 24 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:310$104 ($add).
Removed top 9 bits (of 16) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:308$103 ($add).
Removed cell pulse_gen.$flatten\pulses.$ternary$pulses.v:282$98 ($mux).
Removed cell pulse_gen.$flatten\pulses.$ternary$pulses.v:262$89 ($mux).
Removed top 9 bits (of 16) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:252$86 ($add).
Removed top 15 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:249$77 ($add).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:226$74 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:213$71 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:214$69 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:215$68 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:167$63 ($mux).
Removed top 8 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$sub$pulses.v:163$58 ($sub).
Removed top 26 bits (of 32) from wire pulse_gen.$flatten\control.$add$pulse_control.v:155$23_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.$procmux$1308_Y.
Removed top 1 bits (of 8) from wire pulse_gen.$flatten\control.\uart0.$3\tx_data[7:0].
Removed top 1 bits (of 8) from wire pulse_gen.$flatten\control.\uart0.$4\tx_data[7:0].
Removed top 1 bits (of 11) from wire pulse_gen.$flatten\control.\uart0.$5\tx_clk[10:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$6\recv_state[2:0].
Removed top 5 bits (of 15) from wire pulse_gen.$flatten\control.\uart0.$8\rx_clk[14:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$9\recv_state[2:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$148_Y.
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$154_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$161_Y.
Removed top 15 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:249$77_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:167$63_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:213$71_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:215$68_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:226$74_Y.

6.15. Executing PEEPOPT pass (run peephole optimizers).

6.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 94 unused wires.
<suppressed ~1 debug messages>

6.17. Executing SHARE pass (SAT-based resource sharing).

6.18. Executing TECHMAP pass (map to technology primitives).

6.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.18.2. Continuing TECHMAP pass.
Using template $paramod$5c6790619fdd520f2101529d9884f145abb8b880\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~118 debug messages>

6.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.21.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pulse_gen:
  creating $macc model for $flatten\control.$add$pulse_control.v:155$23 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:171$25 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:171$26 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:171$27 ($add).
  creating $macc model for $flatten\control.\uart0.$add$uart.v:189$145 ($add).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:145$138 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:149$140 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:192$146 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:210$151 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:283$159 ($sub).
  creating $macc model for $flatten\pulses.$add$pulses.v:135$51 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:136$52 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:137$53 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:249$77 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:250$79 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:251$82 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:252$86 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:277$91 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:277$92 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:278$95 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:307$101 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:308$103 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:310$104 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:316$106 ($add).
  creating $macc model for $flatten\pulses.$sub$pulses.v:137$54 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:163$58 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:163$59 ($sub).
  merging $macc model for $flatten\pulses.$add$pulses.v:137$53 into $flatten\pulses.$sub$pulses.v:137$54.
  merging $macc model for $flatten\pulses.$add$pulses.v:277$91 into $flatten\pulses.$add$pulses.v:277$92.
  merging $macc model for $flatten\control.$add$pulse_control.v:171$26 into $flatten\control.$add$pulse_control.v:171$27.
  merging $macc model for $flatten\control.$add$pulse_control.v:171$25 into $flatten\control.$add$pulse_control.v:171$27.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:310$104.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:308$103.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:307$101.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:278$95.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:252$86.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:251$82.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:250$79.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:249$77.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:316$106.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:136$52.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:135$51.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:283$159.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:210$151.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:192$146.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:149$140.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:145$138.
  creating $alu model for $macc $flatten\control.\uart0.$add$uart.v:189$145.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:163$58.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:163$59.
  creating $alu model for $macc $flatten\control.$add$pulse_control.v:155$23.
  creating $macc cell for $flatten\pulses.$add$pulses.v:277$92: $auto$alumacc.cc:365:replace_macc$1930
  creating $macc cell for $flatten\pulses.$sub$pulses.v:137$54: $auto$alumacc.cc:365:replace_macc$1931
  creating $macc cell for $flatten\control.$add$pulse_control.v:171$27: $auto$alumacc.cc:365:replace_macc$1932
  creating $alu model for $flatten\pulses.$lt$pulses.v:166$61 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:167$62 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:213$65 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:214$66 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:215$67 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:226$72 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:262$87 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:316$105 ($lt): new $alu
  creating $alu model for $flatten\pulses.$eq$pulses.v:282$96 ($eq): merged with $flatten\pulses.$lt$pulses.v:262$87.
  creating $alu model for $flatten\pulses.$procmux$1006_CMP0 ($eq): merged with $flatten\pulses.$lt$pulses.v:213$65.
  creating $alu cell for $flatten\pulses.$lt$pulses.v:316$105: $auto$alumacc.cc:485:replace_alu$1941
  creating $alu cell for $flatten\pulses.$lt$pulses.v:262$87, $flatten\pulses.$eq$pulses.v:282$96: $auto$alumacc.cc:485:replace_alu$1952
  creating $alu cell for $flatten\pulses.$lt$pulses.v:226$72: $auto$alumacc.cc:485:replace_alu$1963
  creating $alu cell for $flatten\pulses.$lt$pulses.v:215$67: $auto$alumacc.cc:485:replace_alu$1974
  creating $alu cell for $flatten\pulses.$lt$pulses.v:214$66: $auto$alumacc.cc:485:replace_alu$1985
  creating $alu cell for $flatten\pulses.$lt$pulses.v:213$65, $flatten\pulses.$procmux$1006_CMP0: $auto$alumacc.cc:485:replace_alu$1996
  creating $alu cell for $flatten\pulses.$lt$pulses.v:167$62: $auto$alumacc.cc:485:replace_alu$2007
  creating $alu cell for $flatten\pulses.$lt$pulses.v:166$61: $auto$alumacc.cc:485:replace_alu$2018
  creating $alu cell for $flatten\control.$add$pulse_control.v:155$23: $auto$alumacc.cc:485:replace_alu$2029
  creating $alu cell for $flatten\pulses.$sub$pulses.v:163$59: $auto$alumacc.cc:485:replace_alu$2032
  creating $alu cell for $flatten\pulses.$sub$pulses.v:163$58: $auto$alumacc.cc:485:replace_alu$2035
  creating $alu cell for $flatten\control.\uart0.$add$uart.v:189$145: $auto$alumacc.cc:485:replace_alu$2038
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:145$138: $auto$alumacc.cc:485:replace_alu$2041
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:149$140: $auto$alumacc.cc:485:replace_alu$2044
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:192$146: $auto$alumacc.cc:485:replace_alu$2047
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:210$151: $auto$alumacc.cc:485:replace_alu$2050
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:283$159: $auto$alumacc.cc:485:replace_alu$2053
  creating $alu cell for $flatten\pulses.$add$pulses.v:136$52: $auto$alumacc.cc:485:replace_alu$2056
  creating $alu cell for $flatten\pulses.$add$pulses.v:316$106: $auto$alumacc.cc:485:replace_alu$2059
  creating $alu cell for $flatten\pulses.$add$pulses.v:135$51: $auto$alumacc.cc:485:replace_alu$2062
  creating $alu cell for $flatten\pulses.$add$pulses.v:249$77: $auto$alumacc.cc:485:replace_alu$2065
  creating $alu cell for $flatten\pulses.$add$pulses.v:250$79: $auto$alumacc.cc:485:replace_alu$2068
  creating $alu cell for $flatten\pulses.$add$pulses.v:251$82: $auto$alumacc.cc:485:replace_alu$2071
  creating $alu cell for $flatten\pulses.$add$pulses.v:252$86: $auto$alumacc.cc:485:replace_alu$2074
  creating $alu cell for $flatten\pulses.$add$pulses.v:278$95: $auto$alumacc.cc:485:replace_alu$2077
  creating $alu cell for $flatten\pulses.$add$pulses.v:307$101: $auto$alumacc.cc:485:replace_alu$2080
  creating $alu cell for $flatten\pulses.$add$pulses.v:308$103: $auto$alumacc.cc:485:replace_alu$2083
  creating $alu cell for $flatten\pulses.$add$pulses.v:310$104: $auto$alumacc.cc:485:replace_alu$2086
  created 28 $alu and 3 $macc cells.

6.23. Executing OPT pass (performing simple optimizations).

6.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~6 debug messages>

6.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$899: { $flatten\control.\uart0.$procmux$673_CMP $auto$opt_reduce.cc:134:opt_mux$2090 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$908: { $flatten\control.\uart0.$procmux$673_CMP $auto$opt_reduce.cc:134:opt_mux$2092 }
  Optimizing cells in module \pulse_gen.
Performed a total of 2 changes.

6.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.23.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$1624 ($dffe) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:277$92_Y [31:17], Q = \pulses.cdelay [31:17], rval = 15'000000000000000).

6.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 10 unused cells and 22 unused wires.
<suppressed ~11 debug messages>

6.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.23.9. Rerunning OPT passes. (Maybe there is more to do..)

6.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.23.13. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.23.16. Finished OPT passes. (There is nothing left to do.)

6.24. Executing MEMORY pass.

6.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.24.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6.24.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.24.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.24.6. Executing MEMORY_COLLECT pass (generating $mem cells).

6.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.27. Executing TECHMAP pass (map to technology primitives).

6.27.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

6.27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.29. Executing TECHMAP pass (map to technology primitives).

6.29.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

6.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

6.30. Executing OPT pass (performing simple optimizations).

6.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~198 debug messages>

6.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.30.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$1878 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1352_Y, Q = \control.transmit, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1851 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1318_Y, Q = \control.writestate, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1848 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:454:run$1913 [0], Q = \control.readstate [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1839 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:454:run$1912 [5:0], Q = \control.readcount, rval = 6'000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1815 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_samples[3:0], Q = \control.uart0.rx_samples, rval = 4'0000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1800 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown, rval = 4'0101).
Adding SRST signal on $auto$opt_dff.cc:764:run$1774 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining, rval = 4'1000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1756 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_out[0:0], Q = \control.uart0.tx_out, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1740 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining, rval = 4'1000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1729 ($dffe) from module pulse_gen (D = \control.tx_byte [7], Q = \control.uart0.tx_data [7], rval = 1'0).

6.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 9 unused cells and 56 unused wires.
<suppressed ~10 debug messages>

6.30.5. Rerunning OPT passes. (Removed registers in this run.)

6.30.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.30.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.30.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1659 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1659 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1654 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1654 ($dffe) from module pulse_gen.
Adding SRST signal on $auto$opt_dff.cc:764:run$1609 ($dffe) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:278$95_Y [31:18], Q = \pulses.cpulse [31:18], rval = 14'00000000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1594 ($dffe) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:307$101_Y [31:19], Q = \pulses.cblock_delay [31:19], rval = 13'0000000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1575 ($dffe) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:308$103_Y [31:20], Q = \pulses.cblock_on [31:20], rval = 12'000000000000).

6.30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.30.10. Rerunning OPT passes. (Removed registers in this run.)

6.30.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.30.13. Executing OPT_DFF pass (perform DFF optimizations).

6.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.30.15. Finished fast OPT passes.

6.31. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $mux cell $flatten\control.$procmux$1264:
      Old ports: A=3'010, B=3'000, Y=$flatten\control.$procmux$1264_Y
      New ports: A=1'1, B=1'0, Y=$flatten\control.$procmux$1264_Y [1]
      New connections: { $flatten\control.$procmux$1264_Y [2] $flatten\control.$procmux$1264_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\control.$procmux$1304:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$1913 [0] }, B=2'00, Y=$flatten\control.$procmux$1304_Y
      New ports: A=$auto$wreduce.cc:454:run$1913 [0], B=1'0, Y=$flatten\control.$procmux$1304_Y [0]
      New connections: $flatten\control.$procmux$1304_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$427:
      Old ports: A=10'1000100000, B=10'0011100010, Y=$auto$wreduce.cc:454:run$1916 [9:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$1916 [9] $auto$wreduce.cc:454:run$1916 [1] }
      New connections: { $auto$wreduce.cc:454:run$1916 [8:2] $auto$wreduce.cc:454:run$1916 [0] } = { 1'0 $auto$wreduce.cc:454:run$1916 [1] $auto$wreduce.cc:454:run$1916 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$577:
      Old ports: A=3'100, B=3'010, Y=$flatten\control.\uart0.$7\recv_state[2:0]
      New ports: A=2'10, B=2'01, Y=$flatten\control.\uart0.$7\recv_state[2:0] [2:1]
      New connections: $flatten\control.\uart0.$7\recv_state[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$589:
      Old ports: A=10'1001110001, B=10'0111010100, Y=$auto$wreduce.cc:454:run$1918 [9:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$1918 [2] $auto$wreduce.cc:454:run$1918 [0] }
      New connections: { $auto$wreduce.cc:454:run$1918 [9:3] $auto$wreduce.cc:454:run$1918 [1] } = { $auto$wreduce.cc:454:run$1918 [0] $auto$wreduce.cc:454:run$1918 [2] $auto$wreduce.cc:454:run$1918 [2] 1'1 $auto$wreduce.cc:454:run$1918 [0] 3'100 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$601:
      Old ports: A={ 1'0 \control.uart0.rx_data [7:1] }, B={ 1'1 \control.uart0.rx_data [7:1] }, Y=$flatten\control.\uart0.$0\rx_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$0\rx_data[7:0] [7]
      New connections: $flatten\control.\uart0.$0\rx_data[7:0] [6:0] = \control.uart0.rx_data [7:1]
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$750:
      Old ports: A=3'010, B=3'110, Y=$flatten\control.\uart0.$4\recv_state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$4\recv_state[2:0] [2]
      New connections: $flatten\control.\uart0.$4\recv_state[2:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:247$156:
      Old ports: A=3'000, B=3'101, Y=$flatten\control.\uart0.$ternary$uart.v:247$156_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:247$156_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:247$156_Y [2:1] = { $flatten\control.\uart0.$ternary$uart.v:247$156_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:306$162:
      Old ports: A=2'00, B=2'11, Y=$flatten\control.\uart0.$ternary$uart.v:306$162_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:306$162_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:306$162_Y [1] = $flatten\control.\uart0.$ternary$uart.v:306$162_Y [0]
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $pmux cell $flatten\control.$procmux$1269:
      Old ports: A=3'000, B={ 6'001010 $flatten\control.$procmux$1264_Y }, Y=$flatten\control.$0\state[2:0]
      New ports: A=2'00, B={ 4'0110 $flatten\control.$procmux$1264_Y [1] 1'0 }, Y=$flatten\control.$0\state[2:0] [1:0]
      New connections: $flatten\control.$0\state[2:0] [2] = 1'0
  Optimizing cells in module \pulse_gen.
Performed a total of 10 changes.

6.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.32.6. Executing OPT_DFF pass (perform DFF optimizations).

6.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

6.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.9. Rerunning OPT passes. (Maybe there is more to do..)

6.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1848 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1830 ($dffe) from module pulse_gen.

6.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~5 debug messages>

6.32.16. Rerunning OPT passes. (Maybe there is more to do..)

6.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.20. Executing OPT_DFF pass (perform DFF optimizations).

6.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.23. Rerunning OPT passes. (Maybe there is more to do..)

6.32.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.32.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.27. Executing OPT_DFF pass (perform DFF optimizations).

6.32.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.32.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.30. Finished OPT passes. (There is nothing left to do.)

6.33. Executing TECHMAP pass (map to technology primitives).

6.33.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.33.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=11\B_WIDTH=1\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=1\Y_WIDTH=15 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=15\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=22\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:f1a86313b2935847134cde0e02ff53e41f28add9$paramod$8669418c886d3bd260d664481583c1c71dfc3c9b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:65a646296d3e5153eab58e58e05dcc6ed23f3479$paramod$6117e4f67b56bde6aa6a4e39e73a4e382ea036be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=18 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \pulses.cpulse (32 bits, unsigned)
  add \control.delay (16 bits, unsigned)
  add \control.delay (16 bits, unsigned)
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
  add \pulses.sync_down (16 bits, unsigned)
  sub \control.pulse_block (8 bits, unsigned)
  add \control.delay (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
  add \control.vinput [31:24] (8 bits, unsigned)
  add \control.vinput [7:0] (8 bits, unsigned)
  add \control.vinput [15:8] (8 bits, unsigned)
  add \control.vinput [23:16] (8 bits, unsigned)
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
No more expansions possible.
<suppressed ~3333 debug messages>

6.34. Executing OPT pass (performing simple optimizations).

6.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~2250 debug messages>

6.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~1575 debug messages>
Removed a total of 525 cells.

6.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5521 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5521 ($_SDFFCE_PP0P_) from module pulse_gen.
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5522 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5522 ($_SDFFCE_PP0P_) from module pulse_gen.
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5523 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$5523 ($_SDFFCE_PP0P_) from module pulse_gen.

6.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 1156 unused cells and 2435 unused wires.
<suppressed ~1157 debug messages>

6.34.5. Rerunning OPT passes. (Removed registers in this run.)

6.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~78 debug messages>

6.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

6.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5519 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$863.Y_B [2], Q = \control.uart0.recv_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5518 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$863.Y_B [1], Q = \control.uart0.recv_state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5517 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$863.Y_B [0], Q = \control.uart0.recv_state [0], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5461 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.$procmux$1269.Y_B [1], Q = \control.state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5460 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.$procmux$1269.B_AND_S [4], Q = \control.state [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2814 ($_DFFE_PP_) from module pulse_gen (D = \control.uart0.rx_samples [2], Q = \control.uart0.rx_data [7], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2788 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$548.Y_B [1], Q = \control.uart0.tx_state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2787 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$548.Y_B [0], Q = \control.uart0.tx_state [0], rval = 1'1).

6.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 8 unused cells and 14 unused wires.
<suppressed ~9 debug messages>

6.34.10. Rerunning OPT passes. (Removed registers in this run.)

6.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.34.13. Executing OPT_DFF pass (perform DFF optimizations).

6.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.34.15. Finished fast OPT passes.

6.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.37. Executing TECHMAP pass (map to technology primitives).

6.37.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.37.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~580 debug messages>

6.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.40. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in pulse_gen.

6.41. Executing ATTRMVCP pass (move or copy attributes).

6.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 2366 unused wires.
<suppressed ~1 debug messages>

6.43. Executing TECHMAP pass (map to technology primitives).

6.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.44. Executing ABC pass (technology mapping using ABC).

6.44.1. Extracting gate netlist of module `\pulse_gen' to `<abc-temp-dir>/input.blif'..
Extracted 1892 gates and 2527 wires to a netlist network with 633 inputs and 343 outputs.

6.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     333.
ABC: Participating nodes from both networks       =     739.
ABC: Participating nodes from the first network   =     342. (  51.58 % of nodes)
ABC: Participating nodes from the second network  =     397. (  59.88 % of nodes)
ABC: Node pairs (any polarity)                    =     342. (  51.58 % of names can be moved)
ABC: Node pairs (same polarity)                   =     307. (  46.30 % of names can be moved)
ABC: Total runtime =     0.07 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      662
ABC RESULTS:        internal signals:     1551
ABC RESULTS:           input signals:      633
ABC RESULTS:          output signals:      343
Removing temp directory.
Removed 0 unused cells and 1353 unused wires.

6.45. Executing TECHMAP pass (map to technology primitives).

6.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.45.2. Continuing TECHMAP pass.
Using template $paramod$746424d0983081829316163db34337ccf8ceb1ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000100000001000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod$ed1e42d11e35854322e05c8629e1f0580c259392\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod$89a7c44637a153ae876a5df3b846d5543893af1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod$0d7a58a2521c9f7f639d5074fac2fc6fc0481634\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073741824 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod$3dd1cfeaac2399e8e1df42382a37ba2eafacb216\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000000010001111111100001111 for cells of type $lut.
Using template $paramod$53afc4693cdd4770ebaebeb0ab6c288fde062f75\$lut for cells of type $lut.
Using template $paramod$e10ca4aca4e4c8627be5bb912095a9253494b061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000000000000000000000000 for cells of type $lut.
Using template $paramod$f8bdca125e424c8e9c5f5e84960e0e034e7c473c\$lut for cells of type $lut.
Using template $paramod$5547587bde2f1ca8d884d89fe5b90567ab8bb30e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000000011111000100011111111 for cells of type $lut.
Using template $paramod$57619346c001bba14f685682aaa48a843cd5a7a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000011010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147418112 for cells of type $lut.
Using template $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut for cells of type $lut.
Using template $paramod$e66cc471b5df98af045e5a88d12e8d811847cf43\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod$95f83071b5663a05b51f6cb7ccbbcdd50febeb01\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000010010000000000000000 for cells of type $lut.
Using template $paramod$2112a70fa1dfed7009af2d1b2a9304edd7f76cef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod$2ddb5b5cad1eda4b448691edd161080bb92bfe50\$lut for cells of type $lut.
Using template $paramod$d611654eaf2cfdde5476b49ff7dde7a3d8cbca2c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod$d15f39da4cdda7162c5b1d8de7c7e77e72dbe4aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110111010101010100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101000000101110001011111101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod$7b0e90364e815a4f852d1e2756ae8a5cd5cc152a\$lut for cells of type $lut.
Using template $paramod$d3854e401fe5b8b146829835823fbfb0b0c02108\$lut for cells of type $lut.
Using template $paramod$880ddf4469b174b70c2a7aa320dd9ec59396117a\$lut for cells of type $lut.
Using template $paramod$5a86b476d53309d4c0a95e6ef262985af3b9969b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod$5b5a376428e343139578ed4721d2e30bd763f595\$lut for cells of type $lut.
Using template $paramod$7dfdabf858db0c3313503b5014805981e5c2c1e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000100000001000000010000 for cells of type $lut.
Using template $paramod$05b7e8229d9a7a31e653ac7a3cef172aa16e73f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=33023 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110100010011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65408 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod$4266f47e50d92aaa9f0abe526e1897112700a1b7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1090519040 for cells of type $lut.
Using template $paramod$dca5e1a7d89167d27798d3da9168c9feaf6d5a36\$lut for cells of type $lut.
Using template $paramod$ef57d130c6f71db824069c7e8a869a2f72982b4d\$lut for cells of type $lut.
Using template $paramod$17b23eafa5d39ff0a494f7f214b9a35f9b5f1ad5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010100110000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod$6d2e956052999343215fcf8f0a23ba7da1afcded\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=266272768 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
No more expansions possible.
<suppressed ~2281 debug messages>

6.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in pulse_gen.
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11644.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut4 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut5 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut6 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11672.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut2 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut3 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut4 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut5 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11745.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11745.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11762.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11762.lut2 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11762.lut3 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11885.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11900.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11455.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12036.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12041.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12037.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12046.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12042.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12051.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12038.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12038.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12047.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12047.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12039.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12039.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12056.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12056.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12043.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12043.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12052.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12052.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12044.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12044.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12061.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12061.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12048.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12048.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12057.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12057.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12049.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12049.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12066.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12066.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12053.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12053.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12062.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12062.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12054.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12054.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12071.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12071.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12058.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12058.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12067.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12067.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12059.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12059.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12076.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12076.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12063.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12063.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12072.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12072.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12064.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12064.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12081.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12081.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12068.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12068.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12077.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12077.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12069.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12069.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12086.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12086.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12073.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12073.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12082.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12082.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12074.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12074.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12091.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12091.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12078.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12078.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12087.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12087.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12079.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12079.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12083.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12083.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12092.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12092.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12084.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12084.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12088.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12088.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12089.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12089.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12093.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12093.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12094.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12094.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12095.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12090.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12090.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12085.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12085.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12080.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12080.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12075.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12075.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12070.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12070.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12065.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12065.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12060.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12060.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12055.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12055.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12050.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12050.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12045.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12045.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12040.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12040.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12035.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12035.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut2 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11632.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11632.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11614.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11618.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11615.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11615.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11624.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11633.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11896.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11896.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut2 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut3 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut4 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut5 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut6 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11878.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11879.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11880.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11880.lut2 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11880.lut3 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11881.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11732.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11731.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11567.lut2 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11557.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11557.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11558.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11562.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11562.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11568.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11577.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11577.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11578.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11578.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11542.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11542.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11544.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11607.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11612.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11612.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11613.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11610.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11603.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11616.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11591.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11576.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11561.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11561.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11527.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11527.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11527.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11529.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11529.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11460.lut2 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11460.lut3 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11463.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11514.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11461.lut2 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11461.lut3 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11436.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11441.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut2 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut3 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut4 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut5 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut6 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut7 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11436.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11442.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11440.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11445.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11436.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11455.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11461.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11478.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11893.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11443.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12051.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11490.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11491.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11497.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11503.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11507.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11511.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11514.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11521.lut0 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11460.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11462.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11524.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11529.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11534.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11526.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11540.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11544.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11545.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11546.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11552.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11558.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11558.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11568.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11567.lut0 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11568.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11566.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11575.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11581.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11576.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11587.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11588.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11593.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11607.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11591.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11599.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11603.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11607.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11613.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11610.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11614.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11618.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11616.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11624.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11633.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11627.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11614.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11633.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11641.lut0 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut1 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11644.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11641.lut1 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11644.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11655.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11619.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11661.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11664.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11672.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11680.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11686.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11567.lut1 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11720.lut0 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut1 (4 -> 2)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11730.lut0 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11731.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11732.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11731.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11743.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11745.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11754.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11732.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11762.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11764.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11768.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11847.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11849.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11888.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11877.lut0 (4 -> 1)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11908.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11896.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11889.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11455.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11918.lut0 (4 -> 3)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11692.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$11886.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12095.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12036.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12041.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12037.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12046.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12042.lut1 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12035.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12036.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12037.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12038.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12039.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12040.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12041.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12042.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12043.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12044.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12045.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12046.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12047.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12048.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12049.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12050.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12051.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12052.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12053.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12054.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12055.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12056.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12057.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12058.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12059.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12060.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12061.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12062.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12063.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12064.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12065.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12066.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12067.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12068.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12069.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12070.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12071.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12072.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12073.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12074.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12075.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12076.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12077.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12078.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12079.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12080.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12081.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12082.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12083.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12084.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12085.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12086.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12087.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12088.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12089.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12090.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12091.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12092.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12093.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12094.lut0 (4 -> 0)
  Optimizing lut $abc$11434$auto$blifparse.cc:498:parse_blif$12095.lut0 (4 -> 0)
Removed 0 unused cells and 1519 unused wires.

6.47. Executing AUTONAME pass.
Renamed 57777 objects in module pulse_gen (120 iterations).
<suppressed ~3769 debug messages>

6.48. Executing HIERARCHY pass (managing design hierarchy).

6.48.1. Analyzing design hierarchy..
Top module:  \pulse_gen

6.48.2. Analyzing design hierarchy..
Top module:  \pulse_gen
Removed 0 unused modules.

6.49. Printing statistics.

=== pulse_gen ===

   Number of wires:               1537
   Number of wire bits:           4825
   Number of public wires:        1537
   Number of public wire bits:    4825
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2368
     CCU2C                         296
     EHXPLLL                         1
     L6MUX21                       154
     LUT4                         1133
     PFUMX                         324
     TRELLIS_FF                    460

6.50. Executing CHECK pass (checking for obvious problems).
checking module pulse_gen..
found and reported 0 problems.

6.51. Executing JSON backend.

End of script. Logfile hash: 1300f25523, CPU: user 4.38s system 0.33s, MEM: 251.35 MB peak
Yosys 0.9+3578 (git sha1 ed579038, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 14% 18x read_verilog (0 sec), 13% 1x autoname (0 sec), ...
nextpnr-ecp5 --pre-pack clk_constraint.py --json pulse_gen.json --textcfg pulse_gen_out.config --um5g-85k --package CABGA381 --lpf ecp5.lpf
Info: constraining clock net 'clk' to 50.00 MHz
Info: constraining clock net 'clk_pll' to 200.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      1725/83640     2%
Info:         logic LUTs:   1133/83640     1%
Info:         carry LUTs:    592/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       920/83640     1%

Info: Packing IOs..
Info: pin 'P2$tr_io' constrained to Bel 'X126/Y41/PIOD'.
Info: pin 'Pulse$tr_io' constrained to Bel 'X126/Y41/PIOA'.
Info: pin 'RS232_Rx$tr_io' constrained to Bel 'X0/Y92/PIOC'.
Info: pin 'RS232_Tx$tr_io' constrained to Bel 'X0/Y92/PIOB'.
Info: pin 'Sync$tr_io' constrained to Bel 'X126/Y41/PIOB'.
Info: pin 'clk$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'resetn$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'ecppll.pll_i' is constrained to 50.0 MHz
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info:     promoting clock net clk_pll to global network
Info: Checksum: 0xe4a2c122

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xfb015797

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  1146/41820     2%
Info: 	          TRELLIS_IO:     7/  365     1%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     1/    4    25%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 670 cells, random placement wirelen = 124353.
Info:     at initial placer iter 0, wirelen = 1652
Info:     at initial placer iter 1, wirelen = 1359
Info:     at initial placer iter 2, wirelen = 1224
Info:     at initial placer iter 3, wirelen = 1455
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 1389, spread = 13819, legal = 14205; time = 0.03s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 2079, spread = 9470, legal = 10048; time = 0.04s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 2023, spread = 8307, legal = 8855; time = 0.04s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 2338, spread = 7637, legal = 8269; time = 0.08s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 2442, spread = 7994, legal = 8438; time = 0.05s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 2831, spread = 8009, legal = 8729; time = 0.03s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 3183, spread = 7705, legal = 8509; time = 0.04s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 3232, spread = 7566, legal = 8079; time = 0.06s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 3427, spread = 7778, legal = 8380; time = 0.07s
Info:     at iteration #10, type TRELLIS_SLICE: wirelen solved = 3586, spread = 7657, legal = 8281; time = 0.04s
Info:     at iteration #11, type TRELLIS_SLICE: wirelen solved = 3809, spread = 7704, legal = 8419; time = 0.04s
Info:     at iteration #12, type TRELLIS_SLICE: wirelen solved = 3880, spread = 7650, legal = 8385; time = 0.04s
Info:     at iteration #13, type TRELLIS_SLICE: wirelen solved = 4082, spread = 7815, legal = 8579; time = 0.03s
Info: HeAP Placer Time: 1.11s
Info:   of which solving equations: 0.49s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 413, wirelen = 8079
Info:   at iteration #5: temp = 0.000000, timing cost = 397, wirelen = 6879
Info:   at iteration #10: temp = 0.000000, timing cost = 396, wirelen = 6587
Info:   at iteration #15: temp = 0.000000, timing cost = 398, wirelen = 6458
Info:   at iteration #15: temp = 0.000000, timing cost = 396, wirelen = 6458 
Info: SA placement time 1.23s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 184.84 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock           '$glbnet$clk_pll': 132.43 MHz (FAIL at 200.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 10.22 ns
Info: Max delay <async>                           -> posedge $glbnet$clk_pll          : 11.21 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 8.14 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> posedge $glbnet$clk_pll          : 8.80 ns
Info: Max delay posedge $glbnet$clk_pll           -> <async>                          : 2.63 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ -6207,  -1856) |*************************************************+
Info: [ -1856,   2495) |************************************************************ 
Info: [  2495,   6846) |***************+
Info: [  6846,  11197) |*****+
Info: [ 11197,  15548) |*******+
Info: [ 15548,  19899) |********************************+
Info: [ 19899,  24250) | 
Info: [ 24250,  28601) | 
Info: [ 28601,  32952) | 
Info: [ 32952,  37303) | 
Info: [ 37303,  41654) | 
Info: [ 41654,  46005) | 
Info: [ 46005,  50356) | 
Info: [ 50356,  54707) | 
Info: [ 54707,  59058) | 
Info: [ 59058,  63409) | 
Info: [ 63409,  67760) | 
Info: [ 67760,  72111) | 
Info: [ 72111,  76462) |+
Info: [ 76462,  80813) |+
Info: Checksum: 0xdc9b63e0
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$clk_pll using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5463 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        1        998 |    1   998 |      4465|       0.68       0.68|
Info:       2000 |       18       1981 |   17   983 |      3488|       0.82       1.50|
Info:       3000 |       24       2975 |    6   994 |      2496|       0.34       1.84|
Info:       4000 |       66       3933 |   42   958 |      1555|       0.81       2.65|
Info:       5000 |       70       4929 |    4   996 |       570|       0.40       3.05|
Info:       5580 |       79       5501 |    9   572 |         0|       0.47       3.52|
Info: Routing complete.
Info: Router1 time 3.52s
Info: Checksum: 0x69d324bf

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.3  0.3  Source control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_Z_LUT4_Z_4_SLICE.Q0
Info:  0.7  1.0    Net control.uart0.rx_clk[9] budget 3.005000 ns (89,49) -> (91,49)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  pulse_gen.v:61.16-80.4
Info:                  uart.v:98.39-98.45
Info:                  pulse_control.v:86.7-98.4
Info:  0.2  1.3  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0  1.3    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0 budget 0.000000 ns (91,49) -> (91,49)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52
Info:  0.1  1.4  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  1.4    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D0 budget 0.000000 ns (91,49) -> (91,49)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.1  1.6  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_CCU2C_S0_S1_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.0  2.6    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0[2] budget 3.005000 ns (91,49) -> (88,48)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_2_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  2.7  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_2_SLICE.F1
Info:  0.7  3.5    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_C0_LUT4_D_Z[0] budget 3.005000 ns (88,48) -> (86,48)
Info:                Sink RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.A0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.7  Source RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0  3.7    Net RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 budget 0.000000 ns (86,48) -> (86,48)
Info:                Sink RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.1  3.8  Source RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  3.8    Net RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1 budget 0.000000 ns (86,48) -> (86,48)
Info:                Sink RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  4.0  Source RS232_Rx_LUT4_A_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.4  5.4    Net RS232_Rx_LUT4_A_Z[4] budget 3.653000 ns (86,48) -> (89,51)
Info:                Sink control.uart0.rx_data_TRELLIS_FF_Q_CE_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  5.5  Source control.uart0.rx_data_TRELLIS_FF_Q_CE_LUT4_Z_SLICE.F1
Info:  0.8  6.3    Net control.uart0.rx_data_TRELLIS_FF_Q_CE budget 3.653000 ns (89,51) -> (94,52)
Info:                Sink control.uart0.rx_data_TRELLIS_FF_Q_2_SLICE.CE
Info:  0.0  6.3  Setup control.uart0.rx_data_TRELLIS_FF_Q_2_SLICE.CE
Info: 1.6 ns logic, 4.6 ns routing

Info: Critical path report for clock '$glbnet$clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.3  0.3  Source pulses.counter_TRELLIS_FF_Q_DI_CCU2C_S0_13$CCU2_SLICE.Q1
Info:  1.4  1.7    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_A_PFUMX_Z_C0[2] budget 0.000000 ns (94,47) -> (95,43)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD_L6MUX21_Z_D1_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  1.9  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  1.9    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD_L6MUX21_Z_D1 budget 0.000000 ns (95,43) -> (95,43)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.1  2.1  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.9  2.9    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_SD[5] budget 0.000000 ns (95,43) -> (104,45)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.M1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  3.1  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.OFX1
Info:  0.8  3.9    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z[2] budget 0.499000 ns (104,45) -> (104,41)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.2  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_SLICE.OFX0
Info:  0.0  4.2    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_Z budget 0.000000 ns (104,41) -> (104,41)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.1  4.3  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_SLICE.OFX1
Info:  0.0  4.3    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_1_Z budget 0.000000 ns (104,41) -> (104,41)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_1_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  4.4  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_PFUMX_C0_1_SLICE.OFX1
Info:  1.3  5.7    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z[1] budget 0.000000 ns (104,41) -> (105,43)
Info:                Sink pulses.cblock_delay_TRELLIS_FF_Q_12_LSR_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  6.0  Source pulses.cblock_delay_TRELLIS_FF_Q_12_LSR_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.0    Net pulses.cblock_delay_TRELLIS_FF_Q_12_LSR_L6MUX21_Z_D1 budget 0.000000 ns (105,43) -> (105,43)
Info:                Sink pulses.cblock_delay_TRELLIS_FF_Q_12_LSR_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.1  6.1  Source pulses.cblock_delay_TRELLIS_FF_Q_12_LSR_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.6  6.7    Net pulses.cblock_delay_TRELLIS_FF_Q_12_LSR budget 0.666000 ns (105,43) -> (102,44)
Info:                Sink control.pulse_block_CCU2C_A0_7_S0_CCU2C_S0_7$CCU2_SLICE.LSR
Info:  0.2  6.9  Setup control.pulse_block_CCU2C_A0_7_S0_CCU2C_S0_7$CCU2_SLICE.LSR
Info: 2.0 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source RS232_Rx$tr_io.O
Info:  5.2  5.2    Net RS232_Rx$TRELLIS_IO_IN budget 0.000000 ns (0,92) -> (87,53)
Info:                Sink RS232_Rx_LUT4_C_SLICE.C0
Info:                Defined in:
Info:                  pulse_gen.v:61.16-80.4
Info:                  uart.v:53.11-53.13
Info:                  pulse_control.v:86.7-98.4
Info:  0.1  5.4  Source RS232_Rx_LUT4_C_SLICE.F0
Info:  1.0  6.3    Net RS232_Rx_LUT4_C_Z[0] budget 0.000000 ns (87,53) -> (87,49)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  6.6  Source control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.6    Net control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (87,49) -> (87,49)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.1  6.7  Source control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  6.7    Net control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1 budget 0.000000 ns (87,49) -> (87,49)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  6.8  Source control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.6  7.5    Net control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D[2] budget 3.548000 ns (87,49) -> (89,50)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  7.6  Source control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_SLICE.F0
Info:  0.1  7.7    Net control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_Z[0] budget 3.548000 ns (89,50) -> (89,50)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_SLICE.DI0
Info:                Defined in:
Info:                  pulse_gen.v:61.16-80.4
Info:                  uart.v:0.0-0.0
Info:                  uart.v:155.9-258.16
Info:                  pulse_control.v:86.7-98.4
Info:                  /usr/local/bin/../share/yosys/techmap.v:575.21-575.22
Info:  0.0  7.7  Setup control.uart0.recv_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_D_LUT4_A_SLICE.DI0
Info: 0.8 ns logic, 6.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_pll':
Info: curr total
Info:  0.0  0.0  Source resetn$tr_io.O
Info:  3.7  3.7    Net resetn$TRELLIS_IO_IN budget 0.000000 ns (0,47) -> (98,41)
Info:                Sink resetn_LUT4_D_1_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  3.9  Source resetn_LUT4_D_1_SLICE.F1
Info:  0.9  4.8    Net resetn_LUT4_D_1_Z[5] budget 0.000000 ns (98,41) -> (101,48)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  4.9  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  4.9    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_2_D1 budget 0.000000 ns (101,48) -> (101,48)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  5.1  Source pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.1  6.2    Net pulses.sync_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_A_PFUMX_C0_Z_L6MUX21_SD_Z[4] budget 0.606000 ns (101,48) -> (105,41)
Info:                Sink pulses.ccount_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  6.3  Source pulses.ccount_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.OFX0
Info:  1.4  7.8    Net pulses.ccount_TRELLIS_FF_Q_CE budget 0.606000 ns (105,41) -> (103,42)
Info:                Sink pulses.cblock_on_TRELLIS_FF_Q_16_DI_LUT4_Z_SLICE.CE
Info:  0.0  7.8  Setup pulses.cblock_on_TRELLIS_FF_Q_16_DI_LUT4_Z_SLICE.CE
Info: 0.6 ns logic, 7.2 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.3  0.3  Source control.uart0.tx_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.Q1
Info:  5.2  5.5    Net RS232_Tx$TRELLIS_IO_OUT budget 83.025002 ns (90,53) -> (0,92)
Info:                Sink RS232_Tx$tr_io.I
Info:                Defined in:
Info:                  pulse_gen.v:61.16-80.4
Info:                  uart.v:105.9-105.15
Info:                  pulse_control.v:86.7-98.4
Info: 0.3 ns logic, 5.2 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> 'posedge $glbnet$clk_pll':
Info: curr total
Info:  0.3  0.3  Source control.p1width_TRELLIS_FF_Q_15_SLICE.Q0
Info:  1.0  1.3    Net p1width[0] budget 0.000000 ns (95,44) -> (97,44)
Info:                Sink pulses.p2start_CCU2C_S0_7$CCU2_SLICE.B0
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:72.20-72.27
Info:  0.3  1.6  Source pulses.p2start_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.p2start_CCU2C_S0_4_COUT[1] budget 0.000000 ns (97,44) -> (97,44)
Info:                Sink pulses.p2start_CCU2C_S0_3$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:135.14-135.29
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.6  Source pulses.p2start_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.p2start_CCU2C_S0_4_COUT[3] budget 0.000000 ns (97,44) -> (97,44)
Info:                Sink pulses.p2start_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:135.14-135.29
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.3  1.9  Source pulses.p2start_CCU2C_S0_2$CCU2_SLICE.F0
Info:  1.3  3.1    Net pulses.p2start[4] budget 0.000000 ns (97,44) -> (97,45)
Info:                Sink pulses.sync_down_CCU2C_S0_2$CCU2_SLICE.B0
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:81.13-81.20
Info:  0.3  3.4  Source pulses.sync_down_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  3.4    Net pulses.sync_down_CCU2C_S0_4_COUT[5] budget 0.000000 ns (97,45) -> (98,45)
Info:                Sink pulses.sync_down_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:136.16-136.33
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  3.5  Source pulses.sync_down_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  3.5    Net pulses.sync_down_CCU2C_S0_4_COUT[7] budget 0.000000 ns (98,45) -> (98,45)
Info:                Sink pulses.sync_down_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:136.16-136.33
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  3.5  Source pulses.sync_down_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  3.5    Net pulses.sync_down_CCU2C_S0_4_COUT[9] budget 0.000000 ns (98,45) -> (98,45)
Info:                Sink pulses.sync_down_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:136.16-136.33
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.3  3.8  Source pulses.sync_down_CCU2C_S0_6$CCU2_SLICE.F1
Info:  0.8  4.6    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C[1] budget 0.000000 ns (98,45) -> (98,47)
Info:                Sink pulses.block_off_CCU2C_S0_A0_LUT4_Z_2_SLICE.D0
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:82.13-82.22
Info:  0.1  4.7  Source pulses.block_off_CCU2C_S0_A0_LUT4_Z_2_SLICE.F0
Info:  1.2  5.9    Net pulses.block_off_CCU2C_S0_A0[11] budget 0.000000 ns (98,47) -> (99,48)
Info:                Sink pulses.block_off_CCU2C_S0_6$CCU2_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/techmap.v:200.24-200.25
Info:  0.3  6.2  Source pulses.block_off_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  6.2    Net pulses.block_off_CCU2C_S0_4_COUT[11] budget 0.000000 ns (99,48) -> (99,48)
Info:                Sink pulses.block_off_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.3  6.5  Source pulses.block_off_CCU2C_S0_5$CCU2_SLICE.F0
Info:  1.2  7.6    Net pulses.block_off[12] budget 0.000000 ns (99,48) -> (101,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.A0
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:83.13-83.22
Info:  0.3  7.9  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCO
Info:  0.0  7.9    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[14] budget 0.000000 ns (101,47) -> (102,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.0  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCO
Info:  0.0  8.0    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[16] budget 0.000000 ns (102,47) -> (102,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.0  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCO
Info:  0.0  8.0    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[18] budget 0.000000 ns (102,47) -> (102,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.0  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCO
Info:  0.0  8.0    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[20] budget 0.000000 ns (102,47) -> (102,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.1  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCO
Info:  0.0  8.1    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[22] budget 0.000000 ns (102,47) -> (103,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.1  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  8.1    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[24] budget 0.000000 ns (103,47) -> (103,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.2  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  8.2    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[26] budget 0.000000 ns (103,47) -> (103,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.2  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  8.2    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[28] budget 0.000000 ns (103,47) -> (103,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.3  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCO
Info:  0.0  8.3    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT[30] budget 0.000000 ns (103,47) -> (104,47)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:226.13-226.34
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  8.3  Source control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C_CCU2C_COUT$CCU2_SLICE.FCO
Info:  0.0  8.3    Net $nextpnr_CCU2C_3$CIN budget 0.000000 ns (104,47) -> (104,47)
Info:                Sink $nextpnr_CCU2C_3$CCU2_SLICE.FCI
Info:  0.3  8.6  Source $nextpnr_CCU2C_3$CCU2_SLICE.F0
Info:  1.0  9.5    Net control.block_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z_C[1] budget 0.000000 ns (104,47) -> (94,41)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  9.8  Source control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  9.8    Net control.block_L6MUX21_SD_D1 budget 0.000000 ns (94,41) -> (94,41)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.1  9.9  Source control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.OFX1
Info:  0.1 10.0    Net pulses.inh_TRELLIS_FF_Q_DI budget 0.733000 ns (94,41) -> (94,41)
Info:                Sink control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.DI1
Info:  0.0 10.0  Setup control.block_L6MUX21_SD_D1_PFUMX_Z_SLICE.DI1
Info: 3.5 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_pll' -> '<async>':
Info: curr total
Info:  0.3  0.3  Source pulses.pulses_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_SLICE.Q1
Info:  1.6  1.9    Net Sync$TRELLIS_IO_OUT budget 83.025002 ns (98,40) -> (126,41)
Info:                Sink Sync$tr_io.I
Info:                Defined in:
Info:                  pulse_gen.v:84.9-108.4
Info:                  pulses.v:42.13-42.20
Info: 0.3 ns logic, 1.6 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 159.82 MHz (PASS at 50.00 MHz)
ERROR: Max frequency for clock           '$glbnet$clk_pll': 144.11 MHz (FAIL at 200.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 7.70 ns
Info: Max delay <async>                           -> posedge $glbnet$clk_pll          : 7.76 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 5.50 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> posedge $glbnet$clk_pll          : 9.99 ns
Info: Max delay posedge $glbnet$clk_pll           -> <async>                          : 1.90 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ -4987,   -660) |************************************************************ 
Info: [  -660,   3667) |*************************************+
Info: [  3667,   7994) |+
Info: [  7994,  12321) |+
Info: [ 12321,  16648) |**************+
Info: [ 16648,  20975) |*********************+
Info: [ 20975,  25302) | 
Info: [ 25302,  29629) | 
Info: [ 29629,  33956) | 
Info: [ 33956,  38283) | 
Info: [ 38283,  42610) | 
Info: [ 42610,  46937) | 
Info: [ 46937,  51264) | 
Info: [ 51264,  55591) | 
Info: [ 55591,  59918) | 
Info: [ 59918,  64245) | 
Info: [ 64245,  68572) | 
Info: [ 68572,  72899) | 
Info: [ 72899,  77226) | 
Info: [ 77226,  81553) |+
0 warnings, 1 error
Makefile:23: recipe for target 'pulse_gen_out.config' failed
make: *** [pulse_gen_out.config] Error 1
rm pulse_gen_out.config pulse_gen.json
