verilog work "clock_divider.v"
verilog work "trans_fsm.v"
