

================================================================
== Vivado HLS Report for 'Quantization_and_cod'
================================================================
* Date:           Thu Apr 16 21:27:07 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        gsm_new_2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    28.728|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_gsm_add_fu_197  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_204  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_212  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_219  |gsm_add  |    0|    0|    0|    0|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      3|      -|     -|
|Expression       |        -|      -|      0|   687|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      0|   456|
|Memory           |        1|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   294|
|Register         |        -|      -|     88|     -|
+-----------------+---------+-------+-------+------+
|Total            |        1|      3|     88|  1437|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        2|      7|   ~0  |    17|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT |
    +--------------------+---------+---------+-------+---+-----+
    |grp_gsm_add_fu_197  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_204  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_212  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_219  |gsm_add  |        0|      0|  0|  114|
    +--------------------+---------+---------+-------+---+-----+
    |Total               |         |        0|      0|  0|  456|
    +--------------------+---------+---------+-------+---+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |aqed_top_mul_mul_eOg_U19  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    |aqed_top_mul_mul_eOg_U20  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    |aqed_top_mul_mul_eOg_U21  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |LARc_out_U  |Quantization_and_dEe  |        1|  0|   0|    16|    8|     1|          128|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    16|    8|     1|          128|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |sum2_fu_277_p2          |     +    |      0|  0|  13|           2|           4|
    |sum3_fu_317_p2          |     +    |      0|  0|  13|           3|           4|
    |sum4_fu_287_p2          |     +    |      0|  0|  13|           2|           4|
    |sum5_fu_327_p2          |     +    |      0|  0|  13|           3|           4|
    |sum6_fu_297_p2          |     +    |      0|  0|  13|           3|           4|
    |sum8_fu_307_p2          |     +    |      0|  0|  13|           3|           4|
    |sum_fu_266_p2           |     +    |      0|  0|  13|           1|           4|
    |tmp_19_fu_508_p2        |     +    |      0|  0|  15|           6|           8|
    |tmp_27_fu_606_p2        |     +    |      0|  0|  15|           5|           8|
    |tmp_28_i1_fu_657_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i2_fu_461_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i6_fu_559_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i_fu_361_p2      |     +    |      0|  0|  30|          23|          23|
    |tmp_34_fu_704_p2        |     +    |      0|  0|  15|           5|           8|
    |tmp_40_fu_776_p2        |     +    |      0|  0|  15|           4|           8|
    |tmp_48_fu_874_p2        |     +    |      0|  0|  15|           4|           8|
    |tmp_54_fu_947_p2        |     +    |      0|  0|  15|           3|           8|
    |tmp_60_fu_1020_p2       |     +    |      0|  0|  15|           3|           8|
    |tmp_s_fu_408_p2         |     +    |      0|  0|  15|           6|           8|
    |tmp_28_i4_fu_827_p2     |     -    |      0|  0|  30|          23|          23|
    |icmp1_fu_496_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp2_fu_594_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp3_fu_692_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp4_fu_764_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp5_fu_862_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp6_fu_935_p2         |   icmp   |      0|  0|  11|           5|           1|
    |icmp7_fu_1008_p2        |   icmp   |      0|  0|  11|           5|           1|
    |icmp_fu_396_p2          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_15_fu_502_p2        |   icmp   |      0|  0|  11|           7|           7|
    |tmp_25_fu_600_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_32_fu_698_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_38_fu_770_p2        |   icmp   |      0|  0|  11|           7|           5|
    |tmp_46_fu_868_p2        |   icmp   |      0|  0|  11|           7|           5|
    |tmp_52_fu_941_p2        |   icmp   |      0|  0|  11|           7|           4|
    |tmp_58_fu_1014_p2       |   icmp   |      0|  0|  11|           7|           4|
    |tmp_9_fu_402_p2         |   icmp   |      0|  0|  11|           7|           7|
    |tmp_35_fu_718_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_422_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_41_fu_790_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_49_fu_888_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_4_fu_522_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_55_fu_961_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_5_fu_620_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_61_fu_1034_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_11_fu_428_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_13_cast_fu_414_p3   |  select  |      0|  0|   6|           1|           6|
    |tmp_21_fu_528_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_22_cast_fu_514_p3   |  select  |      0|  0|   6|           1|           6|
    |tmp_28_fu_626_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_29_cast_fu_612_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_36_cast_fu_710_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_37_fu_724_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_42_cast_fu_782_p3   |  select  |      0|  0|   4|           1|           4|
    |tmp_43_fu_796_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_50_cast_fu_880_p3   |  select  |      0|  0|   4|           1|           4|
    |tmp_51_fu_894_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_56_cast_fu_953_p3   |  select  |      0|  0|   3|           1|           3|
    |tmp_57_fu_967_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_62_cast_fu_1026_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_63_fu_1040_p3       |  select  |      0|  0|   8|           1|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 687|         276|         367|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |LARc_out_address0     |  44|          9|    4|         36|
    |LARc_out_address1     |  44|          9|    4|         36|
    |LARc_out_d0           |  27|          5|    8|         40|
    |LARc_out_d1           |  27|          5|    8|         40|
    |ap_NS_fsm             |  44|          9|    1|          9|
    |grp_gsm_add_fu_197_a  |  27|          5|   16|         80|
    |grp_gsm_add_fu_197_b  |  27|          5|   13|         65|
    |grp_gsm_add_fu_212_a  |  27|          5|   16|         80|
    |grp_gsm_add_fu_212_b  |  27|          5|   13|         65|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 294|         57|   83|        451|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |LARc_out_addr_1_reg_1085  |  4|   0|    4|          0|
    |LARc_out_addr_2_reg_1090  |  4|   0|    4|          0|
    |LARc_out_addr_3_reg_1095  |  4|   0|    4|          0|
    |LARc_out_addr_4_reg_1112  |  4|   0|    4|          0|
    |LARc_out_addr_5_reg_1117  |  4|   0|    4|          0|
    |LARc_out_addr_6_reg_1133  |  4|   0|    4|          0|
    |LARc_out_addr_7_reg_1138  |  4|   0|    4|          0|
    |LARc_out_addr_reg_1080    |  4|   0|    4|          0|
    |LARc_out_load_2_reg_1100  |  8|   0|    8|          0|
    |LARc_out_load_3_reg_1106  |  8|   0|    8|          0|
    |LARc_out_load_4_reg_1122  |  8|   0|    8|          0|
    |LARc_out_load_5_reg_1127  |  8|   0|    8|          0|
    |ap_CS_fsm                 |  8|   0|    8|          0|
    |reg_253                   |  8|   0|    8|          0|
    |reg_257                   |  8|   0|    8|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 88|   0|   88|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_start    |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_done     | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_idle     | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_ready    | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|LAR_offset  |  in |    4|   ap_none  |      LAR_offset      |    scalar    |
+------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%LAR_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %LAR_offset)"   --->   Operation 9 'read' 'LAR_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%LAR_offset_cast1 = zext i4 %LAR_offset_read to i64"   --->   Operation 10 'zext' 'LAR_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%LARc_out_addr = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %LAR_offset_cast1"   --->   Operation 11 'getelementptr' 'LARc_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.15ns)   --->   "%LARc_out_load = load i8* %LARc_out_addr, align 1"   --->   Operation 12 'load' 'LARc_out_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%sum = add i4 1, %LAR_offset_read"   --->   Operation 13 'add' 'sum' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64"   --->   Operation 14 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%LARc_out_addr_1 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 15 'getelementptr' 'LARc_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%LARc_out_load_1 = load i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 16 'load' 'LARc_out_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.92>
ST_2 : Operation 17 [1/2] (2.15ns)   --->   "%LARc_out_load = load i8* %LARc_out_addr, align 1"   --->   Operation 17 'load' 'LARc_out_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%LARc_out_load_1 = load i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 18 'load' 'LARc_out_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%sum2 = add i4 2, %LAR_offset_read"   --->   Operation 19 'add' 'sum2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64"   --->   Operation 20 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%LARc_out_addr_2 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 21 'getelementptr' 'LARc_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%LARc_out_load_2 = load i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 22 'load' 'LARc_out_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (1.77ns)   --->   "%sum4 = add i4 3, %LAR_offset_read"   --->   Operation 23 'add' 'sum4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum4_cast = zext i4 %sum4 to i64"   --->   Operation 24 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%LARc_out_addr_3 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum4_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 25 'getelementptr' 'LARc_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%LARc_out_load_3 = load i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 26 'load' 'LARc_out_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.92>
ST_3 : Operation 27 [1/2] (2.15ns)   --->   "%LARc_out_load_2 = load i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 27 'load' 'LARc_out_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%LARc_out_load_3 = load i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 28 'load' 'LARc_out_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%sum6 = add i4 4, %LAR_offset_read"   --->   Operation 29 'add' 'sum6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sum6_cast = zext i4 %sum6 to i64"   --->   Operation 30 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%LARc_out_addr_4 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum6_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 31 'getelementptr' 'LARc_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.15ns)   --->   "%LARc_out_load_4 = load i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 32 'load' 'LARc_out_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.77ns)   --->   "%sum8 = add i4 5, %LAR_offset_read"   --->   Operation 33 'add' 'sum8' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sum8_cast = zext i4 %sum8 to i64"   --->   Operation 34 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%LARc_out_addr_5 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum8_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 35 'getelementptr' 'LARc_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.15ns)   --->   "%LARc_out_load_5 = load i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 36 'load' 'LARc_out_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.92>
ST_4 : Operation 37 [1/2] (2.15ns)   --->   "%LARc_out_load_4 = load i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 37 'load' 'LARc_out_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%LARc_out_load_5 = load i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 38 'load' 'LARc_out_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (1.77ns)   --->   "%sum3 = add i4 6, %LAR_offset_read"   --->   Operation 39 'add' 'sum3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sum3_cast = zext i4 %sum3 to i64"   --->   Operation 40 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%LARc_out_addr_6 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 41 'getelementptr' 'LARc_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.15ns)   --->   "%LARc_out_load_6 = load i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 42 'load' 'LARc_out_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (1.77ns)   --->   "%sum5 = add i4 7, %LAR_offset_read"   --->   Operation 43 'add' 'sum5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sum5_cast = zext i4 %sum5 to i64"   --->   Operation 44 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%LARc_out_addr_7 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum5_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 45 'getelementptr' 'LARc_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.15ns)   --->   "%LARc_out_load_7 = load i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 46 'load' 'LARc_out_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 23.9>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load, i14 0)"   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i22 %tmp to i23"   --->   Operation 48 'sext' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load, i12 0)"   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i20 %tmp_1 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 50 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.35ns)   --->   "%tmp_28_i = add i23 %p_shl1_cast, %p_shl9_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 51 'add' 'tmp_28_i' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 52 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%temp = sext i8 %tmp_13 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 53 'sext' 'temp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (7.99ns)   --->   "%temp_1 = call fastcc signext i16 @gsm_add(i16 signext %temp, i13 signext 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 54 'call' 'temp_1' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (7.99ns)   --->   "%temp_2 = call fastcc signext i16 @gsm_add(i16 signext %temp_1, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 55 'call' 'temp_2' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_2, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 56 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%temp_3_cast = sext i7 %tmp_6 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 57 'sext' 'temp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %temp_2, i32 14, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 58 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.93ns)   --->   "%icmp = icmp eq i2 %tmp_17, 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 59 'icmp' 'icmp' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.46ns)   --->   "%tmp_9 = icmp slt i7 %tmp_6, -32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 60 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.03ns)   --->   "%tmp_s = add i8 32, %temp_3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 61 'add' 'tmp_s' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_13_cast = select i1 %icmp, i8 63, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 62 'select' 'tmp_13_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_3 = or i1 %icmp, %tmp_9" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 63 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_3, i8 %tmp_13_cast, i8 %tmp_s" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 64 'select' 'tmp_11' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.15ns)   --->   "store i8 %tmp_11, i8* %LARc_out_addr, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_1, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i22 %tmp_2 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 67 'sext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_1, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 68 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i20 %tmp_7 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 69 'sext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.35ns)   --->   "%tmp_28_i2 = add i23 %p_shl8_cast, %p_shl7_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 70 'add' 'tmp_28_i2' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i2, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 71 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%temp_3 = sext i8 %tmp_22 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 72 'sext' 'temp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (7.99ns)   --->   "%temp_4 = call fastcc signext i16 @gsm_add(i16 signext %temp_3, i13 signext 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 73 'call' 'temp_4' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (7.99ns)   --->   "%temp_5 = call fastcc signext i16 @gsm_add(i16 signext %temp_4, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 74 'call' 'temp_5' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_5, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 75 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%temp_7_cast = sext i7 %tmp_8 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 76 'sext' 'temp_7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %temp_5, i32 14, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 77 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.93ns)   --->   "%icmp1 = icmp eq i2 %tmp_26, 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 78 'icmp' 'icmp1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%tmp_15 = icmp slt i7 %tmp_8, -32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 79 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.03ns)   --->   "%tmp_19 = add i8 32, %temp_7_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 80 'add' 'tmp_19' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_22_cast = select i1 %icmp1, i8 63, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 81 'select' 'tmp_22_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_4 = or i1 %icmp1, %tmp_15" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 82 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_21 = select i1 %tmp_4, i8 %tmp_22_cast, i8 %tmp_19" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 83 'select' 'tmp_21' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.15ns)   --->   "store i8 %tmp_21, i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 85 [1/2] (2.15ns)   --->   "%LARc_out_load_6 = load i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 85 'load' 'LARc_out_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 86 [1/2] (2.15ns)   --->   "%LARc_out_load_7 = load i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 86 'load' 'LARc_out_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 23.9>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_2, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 87 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i22 %tmp_23 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 88 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_24 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_2, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 89 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i20 %tmp_24 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 90 'sext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.35ns)   --->   "%tmp_28_i6 = add i23 %p_shl6_cast, %p_shl5_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 91 'add' 'tmp_28_i6' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i6, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 92 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%temp_6 = sext i8 %tmp_29 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 93 'sext' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (7.99ns)   --->   "%temp_7 = call fastcc signext i16 @gsm_add(i16 signext %temp_6, i13 signext 2048)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 94 'call' 'temp_7' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (7.99ns)   --->   "%temp_8 = call fastcc signext i16 @gsm_add(i16 signext %temp_7, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 95 'call' 'temp_8' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_8, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 96 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%temp_11_cast = sext i7 %tmp_10 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 97 'sext' 'temp_11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %temp_8, i32 13, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 98 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.18ns)   --->   "%icmp2 = icmp sgt i3 %tmp_33, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 99 'icmp' 'icmp2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.46ns)   --->   "%tmp_25 = icmp slt i7 %tmp_10, -16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 100 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.03ns)   --->   "%tmp_27 = add i8 16, %temp_11_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 101 'add' 'tmp_27' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_29_cast = select i1 %icmp2, i8 31, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 102 'select' 'tmp_29_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_5 = or i1 %icmp2, %tmp_25" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 103 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_28 = select i1 %tmp_5, i8 %tmp_29_cast, i8 %tmp_27" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 104 'select' 'tmp_28' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.15ns)   --->   "store i8 %tmp_28, i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_30 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_3, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 106 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i22 %tmp_30 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 107 'sext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_31 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_3, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 108 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i20 %tmp_31 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 109 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (2.35ns)   --->   "%tmp_28_i1 = add i23 %p_shl4_cast, %p_shl3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 110 'add' 'tmp_28_i1' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i1, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 111 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%temp_9 = sext i8 %tmp_36 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 112 'sext' 'temp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (7.99ns)   --->   "%temp_10 = call fastcc signext i16 @gsm_add(i16 signext %temp_9, i13 signext -2560)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 113 'call' 'temp_10' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [1/1] (7.99ns)   --->   "%temp_11 = call fastcc signext i16 @gsm_add(i16 signext %temp_10, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 114 'call' 'temp_11' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_11, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 115 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%temp_15_cast = sext i7 %tmp_12 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 116 'sext' 'temp_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %temp_11, i32 13, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 117 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.18ns)   --->   "%icmp3 = icmp sgt i3 %tmp_39, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 118 'icmp' 'icmp3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.46ns)   --->   "%tmp_32 = icmp slt i7 %tmp_12, -16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 119 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (2.03ns)   --->   "%tmp_34 = add i8 16, %temp_15_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 120 'add' 'tmp_34' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_36_cast = select i1 %icmp3, i8 31, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 121 'select' 'tmp_36_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_35 = or i1 %icmp3, %tmp_32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 122 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_35, i8 %tmp_36_cast, i8 %tmp_34" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 123 'select' 'tmp_37' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.15ns)   --->   "store i8 %tmp_37, i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 28.7>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_27_i13_cast_cast = sext i8 %LARc_out_load_4 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 125 'sext' 'tmp_27_i13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (7.18ns)   --->   "%tmp_28_i3 = mul i23 13964, %tmp_27_i13_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 126 'mul' 'tmp_28_i3' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i3, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 127 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%temp_12 = sext i8 %tmp_42 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 128 'sext' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (7.99ns)   --->   "%temp_13 = call fastcc signext i16 @gsm_add(i16 signext %temp_12, i13 signext 94)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 129 'call' 'temp_13' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 130 [1/1] (7.99ns)   --->   "%temp_14 = call fastcc signext i16 @gsm_add(i16 signext %temp_13, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 130 'call' 'temp_14' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_14, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 131 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%temp_19_cast = sext i7 %tmp_14 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 132 'sext' 'temp_19_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %temp_14, i32 12, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 133 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.44ns)   --->   "%icmp4 = icmp sgt i4 %tmp_47, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 134 'icmp' 'icmp4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (1.46ns)   --->   "%tmp_38 = icmp slt i7 %tmp_14, -8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 135 'icmp' 'tmp_38' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (2.03ns)   --->   "%tmp_40 = add i8 8, %temp_19_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 136 'add' 'tmp_40' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_42_cast = select i1 %icmp4, i8 15, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 137 'select' 'tmp_42_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = or i1 %icmp4, %tmp_38" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 138 'or' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %tmp_41, i8 %tmp_42_cast, i8 %tmp_40" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 139 'select' 'tmp_43' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (2.15ns)   --->   "store i8 %tmp_43, i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_44 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_5, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 141 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i22 %tmp_44 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 142 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_45 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %LARc_out_load_5, i10 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 143 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i18 %tmp_45 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 144 'sext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.35ns)   --->   "%tmp_28_i4 = sub i23 %p_shl_cast, %p_shl2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 145 'sub' 'tmp_28_i4' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i4, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 146 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%temp_15 = sext i8 %tmp_50 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 147 'sext' 'temp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (7.99ns)   --->   "%temp_16 = call fastcc signext i16 @gsm_add(i16 signext %temp_15, i13 signext -1792)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 148 'call' 'temp_16' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 149 [1/1] (7.99ns)   --->   "%temp_17 = call fastcc signext i16 @gsm_add(i16 signext %temp_16, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 149 'call' 'temp_17' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_17, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 150 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%temp_23_cast = sext i7 %tmp_16 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 151 'sext' 'temp_23_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %temp_17, i32 12, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 152 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.44ns)   --->   "%icmp5 = icmp sgt i4 %tmp_53, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 153 'icmp' 'icmp5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (1.46ns)   --->   "%tmp_46 = icmp slt i7 %tmp_16, -8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 154 'icmp' 'tmp_46' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (2.03ns)   --->   "%tmp_48 = add i8 8, %temp_23_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 155 'add' 'tmp_48' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_50_cast = select i1 %icmp5, i8 15, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 156 'select' 'tmp_50_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_49 = or i1 %icmp5, %tmp_46" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 157 'or' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %tmp_49, i8 %tmp_50_cast, i8 %tmp_48" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 158 'select' 'tmp_51' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (2.15ns)   --->   "store i8 %tmp_51, i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 28.7>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27_i21_cast_cast = sext i8 %LARc_out_load_6 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 160 'sext' 'tmp_27_i21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (7.18ns)   --->   "%tmp_28_i5 = mul i23 8534, %tmp_27_i21_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 161 'mul' 'tmp_28_i5' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i5, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 162 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%temp_18 = sext i8 %tmp_56 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 163 'sext' 'temp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (7.99ns)   --->   "%temp_19 = call fastcc signext i16 @gsm_add(i16 signext %temp_18, i13 signext -341)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 164 'call' 'temp_19' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 165 [1/1] (7.99ns)   --->   "%temp_20 = call fastcc signext i16 @gsm_add(i16 signext %temp_19, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 165 'call' 'temp_20' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_20, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 166 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%temp_27_cast = sext i7 %tmp_18 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 167 'sext' 'temp_27_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %temp_20, i32 11, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 168 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.44ns)   --->   "%icmp6 = icmp sgt i5 %tmp_59, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 169 'icmp' 'icmp6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.46ns)   --->   "%tmp_52 = icmp slt i7 %tmp_18, -4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 170 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (2.03ns)   --->   "%tmp_54 = add i8 4, %temp_27_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 171 'add' 'tmp_54' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_56_cast = select i1 %icmp6, i8 7, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 172 'select' 'tmp_56_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_55 = or i1 %icmp6, %tmp_52" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 173 'or' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_57 = select i1 %tmp_55, i8 %tmp_56_cast, i8 %tmp_54" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 174 'select' 'tmp_57' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (2.15ns)   --->   "store i8 %tmp_57, i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_27_i25_cast_cast = sext i8 %LARc_out_load_7 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 176 'sext' 'tmp_27_i25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (7.18ns)   --->   "%tmp_28_i7 = mul i23 9036, %tmp_27_i25_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 177 'mul' 'tmp_28_i7' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i7, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 178 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%temp_21 = sext i8 %tmp_62 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 179 'sext' 'temp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (7.99ns)   --->   "%temp_22 = call fastcc signext i16 @gsm_add(i16 signext %temp_21, i13 signext -1144)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 180 'call' 'temp_22' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [1/1] (7.99ns)   --->   "%temp_23 = call fastcc signext i16 @gsm_add(i16 signext %temp_22, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 181 'call' 'temp_23' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_20 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_23, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 182 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%temp_31_cast = sext i7 %tmp_20 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 183 'sext' 'temp_31_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %temp_23, i32 11, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 184 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.44ns)   --->   "%icmp7 = icmp sgt i5 %tmp_65, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 185 'icmp' 'icmp7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.46ns)   --->   "%tmp_58 = icmp slt i7 %tmp_20, -4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 186 'icmp' 'tmp_58' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.03ns)   --->   "%tmp_60 = add i8 4, %temp_31_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 187 'add' 'tmp_60' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62_cast = select i1 %icmp7, i8 7, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 188 'select' 'tmp_62_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_61 = or i1 %icmp7, %tmp_58" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 189 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_63 = select i1 %tmp_61, i8 %tmp_62_cast, i8 %tmp_60" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 190 'select' 'tmp_63' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (2.15ns)   --->   "store i8 %tmp_63, i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:325]   --->   Operation 192 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LAR_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LARc_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
LAR_offset_read      (read          ) [ 001110000]
LAR_offset_cast1     (zext          ) [ 000000000]
LARc_out_addr        (getelementptr ) [ 001111000]
sum                  (add           ) [ 000000000]
sum_cast             (zext          ) [ 000000000]
LARc_out_addr_1      (getelementptr ) [ 001111000]
LARc_out_load        (load          ) [ 000111000]
LARc_out_load_1      (load          ) [ 000111000]
sum2                 (add           ) [ 000000000]
sum2_cast            (zext          ) [ 000000000]
LARc_out_addr_2      (getelementptr ) [ 000111100]
sum4                 (add           ) [ 000000000]
sum4_cast            (zext          ) [ 000000000]
LARc_out_addr_3      (getelementptr ) [ 000111100]
LARc_out_load_2      (load          ) [ 000011100]
LARc_out_load_3      (load          ) [ 000011100]
sum6                 (add           ) [ 000000000]
sum6_cast            (zext          ) [ 000000000]
LARc_out_addr_4      (getelementptr ) [ 000011110]
sum8                 (add           ) [ 000000000]
sum8_cast            (zext          ) [ 000000000]
LARc_out_addr_5      (getelementptr ) [ 000011110]
LARc_out_load_4      (load          ) [ 000001110]
LARc_out_load_5      (load          ) [ 000001110]
sum3                 (add           ) [ 000000000]
sum3_cast            (zext          ) [ 000000000]
LARc_out_addr_6      (getelementptr ) [ 000001111]
sum5                 (add           ) [ 000000000]
sum5_cast            (zext          ) [ 000000000]
LARc_out_addr_7      (getelementptr ) [ 000001111]
tmp                  (bitconcatenate) [ 000000000]
p_shl9_cast          (sext          ) [ 000000000]
tmp_1                (bitconcatenate) [ 000000000]
p_shl1_cast          (sext          ) [ 000000000]
tmp_28_i             (add           ) [ 000000000]
tmp_13               (partselect    ) [ 000000000]
temp                 (sext          ) [ 000000000]
temp_1               (call          ) [ 000000000]
temp_2               (call          ) [ 000000000]
tmp_6                (partselect    ) [ 000000000]
temp_3_cast          (sext          ) [ 000000000]
tmp_17               (partselect    ) [ 000000000]
icmp                 (icmp          ) [ 000000000]
tmp_9                (icmp          ) [ 000000000]
tmp_s                (add           ) [ 000000000]
tmp_13_cast          (select        ) [ 000000000]
tmp_3                (or            ) [ 000000000]
tmp_11               (select        ) [ 000000000]
StgValue_65          (store         ) [ 000000000]
tmp_2                (bitconcatenate) [ 000000000]
p_shl7_cast          (sext          ) [ 000000000]
tmp_7                (bitconcatenate) [ 000000000]
p_shl8_cast          (sext          ) [ 000000000]
tmp_28_i2            (add           ) [ 000000000]
tmp_22               (partselect    ) [ 000000000]
temp_3               (sext          ) [ 000000000]
temp_4               (call          ) [ 000000000]
temp_5               (call          ) [ 000000000]
tmp_8                (partselect    ) [ 000000000]
temp_7_cast          (sext          ) [ 000000000]
tmp_26               (partselect    ) [ 000000000]
icmp1                (icmp          ) [ 000000000]
tmp_15               (icmp          ) [ 000000000]
tmp_19               (add           ) [ 000000000]
tmp_22_cast          (select        ) [ 000000000]
tmp_4                (or            ) [ 000000000]
tmp_21               (select        ) [ 000000000]
StgValue_84          (store         ) [ 000000000]
LARc_out_load_6      (load          ) [ 000000111]
LARc_out_load_7      (load          ) [ 000000111]
tmp_23               (bitconcatenate) [ 000000000]
p_shl5_cast          (sext          ) [ 000000000]
tmp_24               (bitconcatenate) [ 000000000]
p_shl6_cast          (sext          ) [ 000000000]
tmp_28_i6            (add           ) [ 000000000]
tmp_29               (partselect    ) [ 000000000]
temp_6               (sext          ) [ 000000000]
temp_7               (call          ) [ 000000000]
temp_8               (call          ) [ 000000000]
tmp_10               (partselect    ) [ 000000000]
temp_11_cast         (sext          ) [ 000000000]
tmp_33               (partselect    ) [ 000000000]
icmp2                (icmp          ) [ 000000000]
tmp_25               (icmp          ) [ 000000000]
tmp_27               (add           ) [ 000000000]
tmp_29_cast          (select        ) [ 000000000]
tmp_5                (or            ) [ 000000000]
tmp_28               (select        ) [ 000000000]
StgValue_105         (store         ) [ 000000000]
tmp_30               (bitconcatenate) [ 000000000]
p_shl3_cast          (sext          ) [ 000000000]
tmp_31               (bitconcatenate) [ 000000000]
p_shl4_cast          (sext          ) [ 000000000]
tmp_28_i1            (add           ) [ 000000000]
tmp_36               (partselect    ) [ 000000000]
temp_9               (sext          ) [ 000000000]
temp_10              (call          ) [ 000000000]
temp_11              (call          ) [ 000000000]
tmp_12               (partselect    ) [ 000000000]
temp_15_cast         (sext          ) [ 000000000]
tmp_39               (partselect    ) [ 000000000]
icmp3                (icmp          ) [ 000000000]
tmp_32               (icmp          ) [ 000000000]
tmp_34               (add           ) [ 000000000]
tmp_36_cast          (select        ) [ 000000000]
tmp_35               (or            ) [ 000000000]
tmp_37               (select        ) [ 000000000]
StgValue_124         (store         ) [ 000000000]
tmp_27_i13_cast_cast (sext          ) [ 000000000]
tmp_28_i3            (mul           ) [ 000000000]
tmp_42               (partselect    ) [ 000000000]
temp_12              (sext          ) [ 000000000]
temp_13              (call          ) [ 000000000]
temp_14              (call          ) [ 000000000]
tmp_14               (partselect    ) [ 000000000]
temp_19_cast         (sext          ) [ 000000000]
tmp_47               (partselect    ) [ 000000000]
icmp4                (icmp          ) [ 000000000]
tmp_38               (icmp          ) [ 000000000]
tmp_40               (add           ) [ 000000000]
tmp_42_cast          (select        ) [ 000000000]
tmp_41               (or            ) [ 000000000]
tmp_43               (select        ) [ 000000000]
StgValue_140         (store         ) [ 000000000]
tmp_44               (bitconcatenate) [ 000000000]
p_shl_cast           (sext          ) [ 000000000]
tmp_45               (bitconcatenate) [ 000000000]
p_shl2_cast          (sext          ) [ 000000000]
tmp_28_i4            (sub           ) [ 000000000]
tmp_50               (partselect    ) [ 000000000]
temp_15              (sext          ) [ 000000000]
temp_16              (call          ) [ 000000000]
temp_17              (call          ) [ 000000000]
tmp_16               (partselect    ) [ 000000000]
temp_23_cast         (sext          ) [ 000000000]
tmp_53               (partselect    ) [ 000000000]
icmp5                (icmp          ) [ 000000000]
tmp_46               (icmp          ) [ 000000000]
tmp_48               (add           ) [ 000000000]
tmp_50_cast          (select        ) [ 000000000]
tmp_49               (or            ) [ 000000000]
tmp_51               (select        ) [ 000000000]
StgValue_159         (store         ) [ 000000000]
tmp_27_i21_cast_cast (sext          ) [ 000000000]
tmp_28_i5            (mul           ) [ 000000000]
tmp_56               (partselect    ) [ 000000000]
temp_18              (sext          ) [ 000000000]
temp_19              (call          ) [ 000000000]
temp_20              (call          ) [ 000000000]
tmp_18               (partselect    ) [ 000000000]
temp_27_cast         (sext          ) [ 000000000]
tmp_59               (partselect    ) [ 000000000]
icmp6                (icmp          ) [ 000000000]
tmp_52               (icmp          ) [ 000000000]
tmp_54               (add           ) [ 000000000]
tmp_56_cast          (select        ) [ 000000000]
tmp_55               (or            ) [ 000000000]
tmp_57               (select        ) [ 000000000]
StgValue_175         (store         ) [ 000000000]
tmp_27_i25_cast_cast (sext          ) [ 000000000]
tmp_28_i7            (mul           ) [ 000000000]
tmp_62               (partselect    ) [ 000000000]
temp_21              (sext          ) [ 000000000]
temp_22              (call          ) [ 000000000]
temp_23              (call          ) [ 000000000]
tmp_20               (partselect    ) [ 000000000]
temp_31_cast         (sext          ) [ 000000000]
tmp_65               (partselect    ) [ 000000000]
icmp7                (icmp          ) [ 000000000]
tmp_58               (icmp          ) [ 000000000]
tmp_60               (add           ) [ 000000000]
tmp_62_cast          (select        ) [ 000000000]
tmp_61               (or            ) [ 000000000]
tmp_63               (select        ) [ 000000000]
StgValue_191         (store         ) [ 000000000]
StgValue_192         (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LAR_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAR_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LARc_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LARc_out"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gsm_add"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="LAR_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAR_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="LARc_out_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="4" slack="0"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="3"/>
<pin id="147" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LARc_out_load/1 LARc_out_load_1/1 LARc_out_load_2/2 LARc_out_load_3/2 LARc_out_load_4/3 LARc_out_load_5/3 LARc_out_load_6/4 LARc_out_load_7/4 StgValue_65/5 StgValue_84/5 StgValue_105/6 StgValue_124/6 StgValue_140/7 StgValue_159/7 StgValue_175/8 StgValue_191/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="LARc_out_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="LARc_out_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="LARc_out_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_3/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="LARc_out_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_4/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="LARc_out_addr_5_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_5/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="LARc_out_addr_6_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_6/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="LARc_out_addr_7_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LARc_out_addr_7/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_gsm_add_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="13" slack="0"/>
<pin id="201" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_1/5 temp_7/6 temp_13/7 temp_19/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_gsm_add_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_2/5 temp_8/6 temp_14/7 temp_20/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_gsm_add_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="13" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_4/5 temp_10/6 temp_16/7 temp_22/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_gsm_add_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_5/5 temp_11/6 temp_17/7 temp_23/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 tmp_10/6 tmp_14/7 tmp_18/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="5" slack="0"/>
<pin id="248" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 tmp_12/6 tmp_16/7 tmp_20/8 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="3"/>
<pin id="255" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load LARc_out_load_6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="3"/>
<pin id="259" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load_1 LARc_out_load_7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="LAR_offset_cast1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="LAR_offset_cast1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sum_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sum_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sum2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="1"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sum2_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="1"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum4_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sum6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="2"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum6_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum6_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sum8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="2"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sum8_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_cast/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sum3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="3"/>
<pin id="320" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sum3_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sum5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="3"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sum5_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="3"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_shl9_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="0"/>
<pin id="347" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="20" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="3"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_shl1_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="0"/>
<pin id="359" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_28_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="0"/>
<pin id="363" dir="0" index="1" bw="22" slack="0"/>
<pin id="364" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28_i/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_13_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="23" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="temp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="temp_3_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_3_cast/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_17_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_13_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="22" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="3"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_shl7_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="22" slack="0"/>
<pin id="447" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="20" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="3"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl8_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_28_i2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="20" slack="0"/>
<pin id="463" dir="0" index="1" bw="22" slack="0"/>
<pin id="464" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28_i2/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_22_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="23" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="0" index="3" bw="6" slack="0"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="temp_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_3/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="temp_7_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_7_cast/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_26_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_15_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_19_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_22_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_21_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_23_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="22" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="3"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_shl5_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="22" slack="0"/>
<pin id="546" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_24_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="20" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="3"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_shl6_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="20" slack="0"/>
<pin id="557" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_28_i6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="20" slack="0"/>
<pin id="561" dir="0" index="1" bw="22" slack="0"/>
<pin id="562" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28_i6/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_29_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="23" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="temp_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_6/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="temp_11_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_11_cast/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_33_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_25_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_27_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_29_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29_cast/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_28_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_30_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="22" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="3"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_shl3_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="22" slack="0"/>
<pin id="644" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_31_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="20" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="3"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_shl4_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="20" slack="0"/>
<pin id="655" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_28_i1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="20" slack="0"/>
<pin id="659" dir="0" index="1" bw="22" slack="0"/>
<pin id="660" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28_i1/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_36_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="23" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="0" index="3" bw="6" slack="0"/>
<pin id="668" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="temp_9_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_9/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="temp_15_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_15_cast/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_39_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="0" index="3" bw="5" slack="0"/>
<pin id="687" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_32_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="0" index="1" bw="7" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_34_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="0" index="1" bw="7" slack="0"/>
<pin id="707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_36_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_35_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_37_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_27_i13_cast_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="3"/>
<pin id="735" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i13_cast_cast/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_42_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="23" slack="0"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="temp_12_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_12/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="temp_19_cast_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="0"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_19_cast/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_47_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="0" index="3" bw="5" slack="0"/>
<pin id="759" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="0" index="1" bw="4" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_38_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="7" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_40_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="0"/>
<pin id="779" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_42_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42_cast/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_41_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_43_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_44_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="22" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="3"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_shl_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="22" slack="0"/>
<pin id="814" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_45_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="18" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="3"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_shl2_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="18" slack="0"/>
<pin id="825" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_28_i4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="22" slack="0"/>
<pin id="829" dir="0" index="1" bw="18" slack="0"/>
<pin id="830" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i4/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_50_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="23" slack="0"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="0" index="3" bw="6" slack="0"/>
<pin id="838" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="843" class="1004" name="temp_15_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_15/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="temp_23_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_23_cast/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_53_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="16" slack="0"/>
<pin id="855" dir="0" index="2" bw="5" slack="0"/>
<pin id="856" dir="0" index="3" bw="5" slack="0"/>
<pin id="857" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp5_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="0"/>
<pin id="864" dir="0" index="1" bw="4" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_46_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="0" index="1" bw="7" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_48_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="0" index="1" bw="7" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_50_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50_cast/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_49_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_51_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_27_i21_cast_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="3"/>
<pin id="905" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i21_cast_cast/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_56_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="23" slack="0"/>
<pin id="910" dir="0" index="2" bw="5" slack="0"/>
<pin id="911" dir="0" index="3" bw="6" slack="0"/>
<pin id="912" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/8 "/>
</bind>
</comp>

<comp id="916" class="1004" name="temp_18_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_18/8 "/>
</bind>
</comp>

<comp id="921" class="1004" name="temp_27_cast_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_27_cast/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_59_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="0"/>
<pin id="928" dir="0" index="2" bw="5" slack="0"/>
<pin id="929" dir="0" index="3" bw="5" slack="0"/>
<pin id="930" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp6_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="0"/>
<pin id="937" dir="0" index="1" bw="5" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/8 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_52_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="0"/>
<pin id="943" dir="0" index="1" bw="7" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_54_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="7" slack="0"/>
<pin id="950" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_56_cast_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_56_cast/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_55_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_55/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_57_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="0" index="2" bw="8" slack="0"/>
<pin id="971" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_27_i25_cast_cast_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="3"/>
<pin id="978" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i25_cast_cast/8 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_62_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="23" slack="0"/>
<pin id="983" dir="0" index="2" bw="5" slack="0"/>
<pin id="984" dir="0" index="3" bw="6" slack="0"/>
<pin id="985" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="temp_21_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_21/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="temp_31_cast_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="0"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_31_cast/8 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_65_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="0"/>
<pin id="1000" dir="0" index="1" bw="16" slack="0"/>
<pin id="1001" dir="0" index="2" bw="5" slack="0"/>
<pin id="1002" dir="0" index="3" bw="5" slack="0"/>
<pin id="1003" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="0"/>
<pin id="1010" dir="0" index="1" bw="5" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/8 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_58_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="0"/>
<pin id="1016" dir="0" index="1" bw="7" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_60_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="0"/>
<pin id="1022" dir="0" index="1" bw="7" slack="0"/>
<pin id="1023" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/8 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_62_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="8" slack="0"/>
<pin id="1030" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62_cast/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_61_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_61/8 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_63_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="0"/>
<pin id="1043" dir="0" index="2" bw="8" slack="0"/>
<pin id="1044" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_63/8 "/>
</bind>
</comp>

<comp id="1049" class="1007" name="tmp_28_i3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="23" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28_i3/7 "/>
</bind>
</comp>

<comp id="1056" class="1007" name="tmp_28_i5_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="23" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="0"/>
<pin id="1059" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28_i5/8 "/>
</bind>
</comp>

<comp id="1063" class="1007" name="tmp_28_i7_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="23" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28_i7/8 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="LAR_offset_read_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="1"/>
<pin id="1072" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LAR_offset_read "/>
</bind>
</comp>

<comp id="1080" class="1005" name="LARc_out_addr_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="1"/>
<pin id="1082" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr "/>
</bind>
</comp>

<comp id="1085" class="1005" name="LARc_out_addr_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="1"/>
<pin id="1087" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="LARc_out_addr_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="1"/>
<pin id="1092" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="LARc_out_addr_3_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="4" slack="1"/>
<pin id="1097" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_3 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="LARc_out_load_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="3"/>
<pin id="1102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="LARc_out_load_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="3"/>
<pin id="1108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load_3 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="LARc_out_addr_4_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="4" slack="1"/>
<pin id="1114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_4 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="LARc_out_addr_5_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="4" slack="1"/>
<pin id="1119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_5 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="LARc_out_load_4_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="3"/>
<pin id="1124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load_4 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="LARc_out_load_5_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="3"/>
<pin id="1129" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="LARc_out_load_5 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="LARc_out_addr_6_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="1"/>
<pin id="1135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_6 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="LARc_out_addr_7_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="1"/>
<pin id="1140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="LARc_out_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="230"><net_src comp="96" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="232"><net_src comp="116" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="204" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="219" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="131" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="131" pin="7"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="118" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="270"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="118" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="253" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="253" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="345" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="385"><net_src comp="233" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="204" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="233" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="382" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="396" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="396" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="402" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="414" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="408" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="428" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="257" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="26" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="257" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="445" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="34" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="480"><net_src comp="467" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="485"><net_src comp="243" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="219" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="32" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="243" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="54" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="482" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="496" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="496" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="502" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="514" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="508" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="528" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="26" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="544" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="34" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="583"><net_src comp="233" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="204" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="64" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="598"><net_src comp="584" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="66" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="233" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="580" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="594" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="72" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="58" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="600" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="612" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="606" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="626" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="640"><net_src comp="22" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="24" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="26" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="28" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="646" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="642" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="34" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="676"><net_src comp="663" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="681"><net_src comp="243" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="688"><net_src comp="62" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="219" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="64" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="32" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="696"><net_src comp="682" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="66" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="243" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="68" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="678" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="692" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="72" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="692" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="698" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="710" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="704" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="742"><net_src comp="30" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="32" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="744"><net_src comp="34" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="748"><net_src comp="736" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="753"><net_src comp="233" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="760"><net_src comp="80" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="204" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="82" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="32" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="768"><net_src comp="754" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="84" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="233" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="86" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="88" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="750" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="764" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="90" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="58" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="764" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="770" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="782" pin="3"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="776" pin="2"/><net_sink comp="796" pin=2"/></net>

<net id="804"><net_src comp="796" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="810"><net_src comp="22" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="24" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="815"><net_src comp="805" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="92" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="94" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="826"><net_src comp="816" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="812" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="839"><net_src comp="30" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="827" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="32" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="842"><net_src comp="34" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="846"><net_src comp="833" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="851"><net_src comp="243" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="858"><net_src comp="80" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="219" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="82" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="32" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="866"><net_src comp="852" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="84" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="243" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="86" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="88" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="848" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="862" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="90" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="58" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="862" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="868" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="880" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="874" pin="2"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="906"><net_src comp="253" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="913"><net_src comp="30" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="32" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="915"><net_src comp="34" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="919"><net_src comp="907" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="924"><net_src comp="233" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="931"><net_src comp="102" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="204" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="104" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="32" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="939"><net_src comp="925" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="106" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="233" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="108" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="110" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="921" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="935" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="112" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="58" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="935" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="941" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="961" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="953" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="947" pin="2"/><net_sink comp="967" pin=2"/></net>

<net id="975"><net_src comp="967" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="979"><net_src comp="257" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="30" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="32" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="988"><net_src comp="34" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="992"><net_src comp="980" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="997"><net_src comp="243" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1004"><net_src comp="102" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="219" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="104" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="32" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1012"><net_src comp="998" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="106" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="243" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="108" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="110" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="994" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1031"><net_src comp="1008" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="112" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="58" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1038"><net_src comp="1008" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1014" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="1026" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="1020" pin="2"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="1053"><net_src comp="76" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="733" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1055"><net_src comp="1049" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="1060"><net_src comp="98" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="903" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1062"><net_src comp="1056" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="1067"><net_src comp="114" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="976" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="1073"><net_src comp="118" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1083"><net_src comp="124" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1088"><net_src comp="137" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1093"><net_src comp="149" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1098"><net_src comp="157" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1103"><net_src comp="131" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1109"><net_src comp="131" pin="7"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1115"><net_src comp="165" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1120"><net_src comp="173" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1125"><net_src comp="131" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1130"><net_src comp="131" pin="7"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1136"><net_src comp="181" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1141"><net_src comp="189" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="131" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LARc_out | {5 6 7 8 }
 - Input state : 
	Port: Quantization_and_cod : LAR_offset | {1 }
	Port: Quantization_and_cod : LARc_out | {1 2 3 4 5 }
  - Chain level:
	State 1
		LARc_out_addr : 1
		LARc_out_load : 2
		sum_cast : 1
		LARc_out_addr_1 : 2
		LARc_out_load_1 : 3
	State 2
		sum2_cast : 1
		LARc_out_addr_2 : 2
		LARc_out_load_2 : 3
		sum4_cast : 1
		LARc_out_addr_3 : 2
		LARc_out_load_3 : 3
	State 3
		sum6_cast : 1
		LARc_out_addr_4 : 2
		LARc_out_load_4 : 3
		sum8_cast : 1
		LARc_out_addr_5 : 2
		LARc_out_load_5 : 3
	State 4
		sum3_cast : 1
		LARc_out_addr_6 : 2
		LARc_out_load_6 : 3
		sum5_cast : 1
		LARc_out_addr_7 : 2
		LARc_out_load_7 : 3
	State 5
		p_shl9_cast : 1
		p_shl1_cast : 1
		tmp_28_i : 2
		tmp_13 : 3
		temp : 4
		temp_1 : 5
		temp_2 : 6
		tmp_6 : 7
		temp_3_cast : 8
		tmp_17 : 7
		icmp : 8
		tmp_9 : 8
		tmp_s : 9
		tmp_13_cast : 9
		tmp_3 : 9
		tmp_11 : 9
		StgValue_65 : 10
		p_shl7_cast : 1
		p_shl8_cast : 1
		tmp_28_i2 : 2
		tmp_22 : 3
		temp_3 : 4
		temp_4 : 5
		temp_5 : 6
		tmp_8 : 7
		temp_7_cast : 8
		tmp_26 : 7
		icmp1 : 8
		tmp_15 : 8
		tmp_19 : 9
		tmp_22_cast : 9
		tmp_4 : 9
		tmp_21 : 9
		StgValue_84 : 10
	State 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		tmp_28_i6 : 2
		tmp_29 : 3
		temp_6 : 4
		temp_7 : 5
		temp_8 : 6
		tmp_10 : 7
		temp_11_cast : 8
		tmp_33 : 7
		icmp2 : 8
		tmp_25 : 8
		tmp_27 : 9
		tmp_29_cast : 9
		tmp_5 : 9
		tmp_28 : 9
		StgValue_105 : 10
		p_shl3_cast : 1
		p_shl4_cast : 1
		tmp_28_i1 : 2
		tmp_36 : 3
		temp_9 : 4
		temp_10 : 5
		temp_11 : 6
		tmp_12 : 7
		temp_15_cast : 8
		tmp_39 : 7
		icmp3 : 8
		tmp_32 : 8
		tmp_34 : 9
		tmp_36_cast : 9
		tmp_35 : 9
		tmp_37 : 9
		StgValue_124 : 10
	State 7
		tmp_28_i3 : 1
		tmp_42 : 2
		temp_12 : 3
		temp_13 : 4
		temp_14 : 5
		tmp_14 : 6
		temp_19_cast : 7
		tmp_47 : 6
		icmp4 : 7
		tmp_38 : 7
		tmp_40 : 8
		tmp_42_cast : 8
		tmp_41 : 8
		tmp_43 : 8
		StgValue_140 : 9
		p_shl_cast : 1
		p_shl2_cast : 1
		tmp_28_i4 : 2
		tmp_50 : 3
		temp_15 : 4
		temp_16 : 5
		temp_17 : 6
		tmp_16 : 7
		temp_23_cast : 8
		tmp_53 : 7
		icmp5 : 8
		tmp_46 : 8
		tmp_48 : 9
		tmp_50_cast : 9
		tmp_49 : 9
		tmp_51 : 9
		StgValue_159 : 10
	State 8
		tmp_28_i5 : 1
		tmp_56 : 2
		temp_18 : 3
		temp_19 : 4
		temp_20 : 5
		tmp_18 : 6
		temp_27_cast : 7
		tmp_59 : 6
		icmp6 : 7
		tmp_52 : 7
		tmp_54 : 8
		tmp_56_cast : 8
		tmp_55 : 8
		tmp_57 : 8
		StgValue_175 : 9
		tmp_28_i7 : 1
		tmp_62 : 2
		temp_21 : 3
		temp_22 : 4
		temp_23 : 5
		tmp_20 : 6
		temp_31_cast : 7
		tmp_65 : 6
		icmp7 : 7
		tmp_58 : 7
		tmp_60 : 8
		tmp_62_cast : 8
		tmp_61 : 8
		tmp_63 : 8
		StgValue_191 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      grp_gsm_add_fu_197     |    0    |    0    |   112   |
|   call   |      grp_gsm_add_fu_204     |    0    |    0    |   112   |
|          |      grp_gsm_add_fu_212     |    0    |    0    |   112   |
|          |      grp_gsm_add_fu_219     |    0    |    0    |   112   |
|----------|-----------------------------|---------|---------|---------|
|          |          sum_fu_266         |    0    |    0    |    13   |
|          |         sum2_fu_277         |    0    |    0    |    13   |
|          |         sum4_fu_287         |    0    |    0    |    13   |
|          |         sum6_fu_297         |    0    |    0    |    13   |
|          |         sum8_fu_307         |    0    |    0    |    13   |
|          |         sum3_fu_317         |    0    |    0    |    13   |
|          |         sum5_fu_327         |    0    |    0    |    13   |
|          |       tmp_28_i_fu_361       |    0    |    0    |    29   |
|          |         tmp_s_fu_408        |    0    |    0    |    15   |
|    add   |       tmp_28_i2_fu_461      |    0    |    0    |    29   |
|          |        tmp_19_fu_508        |    0    |    0    |    15   |
|          |       tmp_28_i6_fu_559      |    0    |    0    |    29   |
|          |        tmp_27_fu_606        |    0    |    0    |    15   |
|          |       tmp_28_i1_fu_657      |    0    |    0    |    29   |
|          |        tmp_34_fu_704        |    0    |    0    |    15   |
|          |        tmp_40_fu_776        |    0    |    0    |    15   |
|          |        tmp_48_fu_874        |    0    |    0    |    15   |
|          |        tmp_54_fu_947        |    0    |    0    |    15   |
|          |        tmp_60_fu_1020       |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |         icmp_fu_396         |    0    |    0    |    8    |
|          |         tmp_9_fu_402        |    0    |    0    |    11   |
|          |         icmp1_fu_496        |    0    |    0    |    8    |
|          |        tmp_15_fu_502        |    0    |    0    |    11   |
|          |         icmp2_fu_594        |    0    |    0    |    9    |
|          |        tmp_25_fu_600        |    0    |    0    |    11   |
|          |         icmp3_fu_692        |    0    |    0    |    9    |
|   icmp   |        tmp_32_fu_698        |    0    |    0    |    11   |
|          |         icmp4_fu_764        |    0    |    0    |    9    |
|          |        tmp_38_fu_770        |    0    |    0    |    11   |
|          |         icmp5_fu_862        |    0    |    0    |    9    |
|          |        tmp_46_fu_868        |    0    |    0    |    11   |
|          |         icmp6_fu_935        |    0    |    0    |    11   |
|          |        tmp_52_fu_941        |    0    |    0    |    11   |
|          |        icmp7_fu_1008        |    0    |    0    |    11   |
|          |        tmp_58_fu_1014       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_13_cast_fu_414     |    0    |    0    |    8    |
|          |        tmp_11_fu_428        |    0    |    0    |    8    |
|          |      tmp_22_cast_fu_514     |    0    |    0    |    8    |
|          |        tmp_21_fu_528        |    0    |    0    |    8    |
|          |      tmp_29_cast_fu_612     |    0    |    0    |    8    |
|          |        tmp_28_fu_626        |    0    |    0    |    8    |
|          |      tmp_36_cast_fu_710     |    0    |    0    |    8    |
|  select  |        tmp_37_fu_724        |    0    |    0    |    8    |
|          |      tmp_42_cast_fu_782     |    0    |    0    |    8    |
|          |        tmp_43_fu_796        |    0    |    0    |    8    |
|          |      tmp_50_cast_fu_880     |    0    |    0    |    8    |
|          |        tmp_51_fu_894        |    0    |    0    |    8    |
|          |      tmp_56_cast_fu_953     |    0    |    0    |    8    |
|          |        tmp_57_fu_967        |    0    |    0    |    8    |
|          |     tmp_62_cast_fu_1026     |    0    |    0    |    8    |
|          |        tmp_63_fu_1040       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_422        |    0    |    0    |    8    |
|          |         tmp_4_fu_522        |    0    |    0    |    8    |
|          |         tmp_5_fu_620        |    0    |    0    |    8    |
|    or    |        tmp_35_fu_718        |    0    |    0    |    8    |
|          |        tmp_41_fu_790        |    0    |    0    |    8    |
|          |        tmp_49_fu_888        |    0    |    0    |    8    |
|          |        tmp_55_fu_961        |    0    |    0    |    8    |
|          |        tmp_61_fu_1034       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       tmp_28_i4_fu_827      |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_28_i3_fu_1049      |    1    |    0    |    0    |
|    mul   |      tmp_28_i5_fu_1056      |    1    |    0    |    0    |
|          |      tmp_28_i7_fu_1063      |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   | LAR_offset_read_read_fu_118 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_233         |    0    |    0    |    0    |
|          |          grp_fu_243         |    0    |    0    |    0    |
|          |        tmp_13_fu_367        |    0    |    0    |    0    |
|          |        tmp_17_fu_386        |    0    |    0    |    0    |
|          |        tmp_22_fu_467        |    0    |    0    |    0    |
|          |        tmp_26_fu_486        |    0    |    0    |    0    |
|          |        tmp_29_fu_565        |    0    |    0    |    0    |
|          |        tmp_33_fu_584        |    0    |    0    |    0    |
|partselect|        tmp_36_fu_663        |    0    |    0    |    0    |
|          |        tmp_39_fu_682        |    0    |    0    |    0    |
|          |        tmp_42_fu_736        |    0    |    0    |    0    |
|          |        tmp_47_fu_754        |    0    |    0    |    0    |
|          |        tmp_50_fu_833        |    0    |    0    |    0    |
|          |        tmp_53_fu_852        |    0    |    0    |    0    |
|          |        tmp_56_fu_907        |    0    |    0    |    0    |
|          |        tmp_59_fu_925        |    0    |    0    |    0    |
|          |        tmp_62_fu_980        |    0    |    0    |    0    |
|          |        tmp_65_fu_998        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   LAR_offset_cast1_fu_261   |    0    |    0    |    0    |
|          |       sum_cast_fu_272       |    0    |    0    |    0    |
|          |       sum2_cast_fu_282      |    0    |    0    |    0    |
|   zext   |       sum4_cast_fu_292      |    0    |    0    |    0    |
|          |       sum6_cast_fu_302      |    0    |    0    |    0    |
|          |       sum8_cast_fu_312      |    0    |    0    |    0    |
|          |       sum3_cast_fu_322      |    0    |    0    |    0    |
|          |       sum5_cast_fu_332      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_337         |    0    |    0    |    0    |
|          |         tmp_1_fu_349        |    0    |    0    |    0    |
|          |         tmp_2_fu_437        |    0    |    0    |    0    |
|          |         tmp_7_fu_449        |    0    |    0    |    0    |
|bitconcatenate|        tmp_23_fu_537        |    0    |    0    |    0    |
|          |        tmp_24_fu_548        |    0    |    0    |    0    |
|          |        tmp_30_fu_635        |    0    |    0    |    0    |
|          |        tmp_31_fu_646        |    0    |    0    |    0    |
|          |        tmp_44_fu_805        |    0    |    0    |    0    |
|          |        tmp_45_fu_816        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl9_cast_fu_345     |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_357     |    0    |    0    |    0    |
|          |         temp_fu_377         |    0    |    0    |    0    |
|          |      temp_3_cast_fu_382     |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_445     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_457     |    0    |    0    |    0    |
|          |        temp_3_fu_477        |    0    |    0    |    0    |
|          |      temp_7_cast_fu_482     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_544     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_555     |    0    |    0    |    0    |
|          |        temp_6_fu_575        |    0    |    0    |    0    |
|          |     temp_11_cast_fu_580     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_642     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_653     |    0    |    0    |    0    |
|   sext   |        temp_9_fu_673        |    0    |    0    |    0    |
|          |     temp_15_cast_fu_678     |    0    |    0    |    0    |
|          | tmp_27_i13_cast_cast_fu_733 |    0    |    0    |    0    |
|          |        temp_12_fu_745       |    0    |    0    |    0    |
|          |     temp_19_cast_fu_750     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_812      |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_823     |    0    |    0    |    0    |
|          |        temp_15_fu_843       |    0    |    0    |    0    |
|          |     temp_23_cast_fu_848     |    0    |    0    |    0    |
|          | tmp_27_i21_cast_cast_fu_903 |    0    |    0    |    0    |
|          |        temp_18_fu_916       |    0    |    0    |    0    |
|          |     temp_27_cast_fu_921     |    0    |    0    |    0    |
|          | tmp_27_i25_cast_cast_fu_976 |    0    |    0    |    0    |
|          |        temp_21_fu_989       |    0    |    0    |    0    |
|          |     temp_31_cast_fu_994     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   1158  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|LAR_offset_read_reg_1070|    4   |
|LARc_out_addr_1_reg_1085|    4   |
|LARc_out_addr_2_reg_1090|    4   |
|LARc_out_addr_3_reg_1095|    4   |
|LARc_out_addr_4_reg_1112|    4   |
|LARc_out_addr_5_reg_1117|    4   |
|LARc_out_addr_6_reg_1133|    4   |
|LARc_out_addr_7_reg_1138|    4   |
| LARc_out_addr_reg_1080 |    4   |
|LARc_out_load_2_reg_1100|    8   |
|LARc_out_load_3_reg_1106|    8   |
|LARc_out_load_4_reg_1122|    8   |
|LARc_out_load_5_reg_1127|    8   |
|         reg_253        |    8   |
|         reg_257        |    8   |
+------------------------+--------+
|          Total         |   84   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_131 |  p0  |   8  |   4  |   32   ||    41   |
|  grp_access_fu_131 |  p1  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_131 |  p2  |   8  |   0  |    0   ||    41   |
|  grp_access_fu_131 |  p4  |   4  |   4  |   16   ||    21   |
| grp_gsm_add_fu_197 |  p1  |   4  |   8  |   32   ||    21   |
| grp_gsm_add_fu_197 |  p2  |   4  |  13  |   52   ||    9    |
| grp_gsm_add_fu_212 |  p1  |   4  |   8  |   32   ||    21   |
| grp_gsm_add_fu_212 |  p2  |   4  |  13  |   52   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   248  ||  14.309 ||   184   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |  1158  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   184  |
|  Register |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   84   |  1342  |
+-----------+--------+--------+--------+--------+
