#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022218e60d70 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 4;
 .timescale -9 -12;
P_0000022218e58940 .param/l "AWIDTH_INSTR" 0 2 7, +C4<00000000000000000000000000100000>;
P_0000022218e58978 .param/l "DEPTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0000022218e589b0 .param/l "IWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0000022218e589e8 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0000022218ee6120_0 .var "f_alu_pc_value", 31 0;
v0000022218ee5900_0 .var "f_change_pc", 0 0;
v0000022218ee6e40_0 .var "f_clk", 0 0;
v0000022218ee63a0_0 .var "f_i_ack", 0 0;
v0000022218ee7660_0 .var "f_i_ce", 0 0;
v0000022218ee61c0_0 .var "f_i_flush", 0 0;
v0000022218ee6b20_0 .var "f_i_instr", 31 0;
v0000022218ee5e00_0 .var "f_i_last", 0 0;
v0000022218ee6d00_0 .var "f_i_stall", 0 0;
v0000022218ee59a0_0 .net "f_o_addr_instr", 31 0, v0000022218e629e0_0;  1 drivers
v0000022218ee5ae0_0 .net "f_o_ce", 0 0, v0000022218e62bc0_0;  1 drivers
v0000022218ee6c60_0 .net "f_o_flush", 0 0, v0000022218e62da0_0;  1 drivers
v0000022218ee64e0_0 .net "f_o_instr", 31 0, v0000022218e62d00_0;  1 drivers
v0000022218ee6940_0 .net "f_o_stall", 0 0, v0000022218e62e40_0;  1 drivers
v0000022218ee6260_0 .net "f_o_syn", 0 0, v0000022218e63200_0;  1 drivers
v0000022218ee6440_0 .net "f_pc", 31 0, v0000022218ee6300_0;  1 drivers
v0000022218ee5a40_0 .var "f_rst", 0 0;
v0000022218ee5b80_0 .var/i "i", 31 0;
v0000022218ee5c20 .array "mem", 31 0, 31 0;
v0000022218ee66c0_0 .var/i "mem_ptr", 31 0;
S_0000022218e59290 .scope task, "do_flush" "do_flush" 2 106, 2 106 0, S_0000022218e60d70;
 .timescale -9 -12;
v0000022218e62a80_0 .var/i "cycles", 31 0;
v0000022218e628a0_0 .var/i "i", 31 0;
E_0000022218e5aa80 .event posedge, v0000022218e63020_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee61c0_0, 0, 1;
    %wait E_0000022218e5aa80;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000022218e628a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000022218e628a0_0;
    %load/vec4 v0000022218e62a80_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000022218e5aa80;
    %load/vec4 v0000022218e628a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022218e628a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee61c0_0, 0, 1;
    %wait E_0000022218e5aa80;
    %end;
S_0000022218e92f70 .scope task, "do_jump" "do_jump" 2 95, 2 95 0, S_0000022218e60d70;
 .timescale -9 -12;
v0000022218e62ee0_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v0000022218e62ee0_0;
    %store/vec4 v0000022218ee6120_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee5900_0, 0, 1;
    %wait E_0000022218e5aa80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee5900_0, 0, 1;
    %wait E_0000022218e5aa80;
    %end;
S_0000022218e645a0 .scope task, "do_reset" "do_reset" 2 75, 2 75 0, S_0000022218e60d70;
 .timescale -9 -12;
v0000022218e62580_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee5a40_0, 0, 1;
    %load/vec4 v0000022218e62580_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee5a40_0, 0, 1;
    %wait E_0000022218e5aa80;
    %end;
S_0000022218e64730 .scope module, "dut" "instruction_fetch" 2 37, 3 181 0, S_0000022218e60d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_0000022218e332f0 .param/l "AWIDTH_INSTR" 0 3 183, +C4<00000000000000000000000000100000>;
P_0000022218e33328 .param/l "IWIDTH" 0 3 182, +C4<00000000000000000000000000100000>;
P_0000022218e33360 .param/l "PC_WIDTH" 0 3 184, +C4<00000000000000000000000000100000>;
L_0000022218e58780 .functor OR 1, v0000022218e62e40_0, v0000022218ee6d00_0, C4<0>, C4<0>;
L_0000022218e586a0 .functor AND 1, v0000022218e632a0_0, L_0000022218ee6ee0, C4<1>, C4<1>;
L_0000022218e57f30 .functor OR 1, L_0000022218e58780, L_0000022218e586a0, C4<0>, C4<0>;
v0000022218e624e0_0 .net *"_ivl_1", 0 0, L_0000022218e58780;  1 drivers
v0000022218e62f80_0 .net *"_ivl_3", 0 0, L_0000022218ee6ee0;  1 drivers
v0000022218e62c60_0 .net *"_ivl_5", 0 0, L_0000022218e586a0;  1 drivers
v0000022218e62940_0 .var "ce", 0 0;
v0000022218e62b20_0 .var "ce_d", 0 0;
v0000022218e63160_0 .net "f_alu_pc_value", 31 0, v0000022218ee6120_0;  1 drivers
v0000022218e62620_0 .net "f_change_pc", 0 0, v0000022218ee5900_0;  1 drivers
v0000022218e63020_0 .net "f_clk", 0 0, v0000022218ee6e40_0;  1 drivers
v0000022218e62760_0 .net "f_i_ack", 0 0, v0000022218ee63a0_0;  1 drivers
v0000022218e630c0_0 .net "f_i_ce", 0 0, v0000022218ee7660_0;  1 drivers
v0000022218e626c0_0 .net "f_i_flush", 0 0, v0000022218ee61c0_0;  1 drivers
v0000022218e62800_0 .net "f_i_instr", 31 0, v0000022218ee6b20_0;  1 drivers
v0000022218e623a0_0 .net "f_i_last", 0 0, v0000022218ee5e00_0;  1 drivers
v0000022218e62440_0 .net "f_i_stall", 0 0, v0000022218ee6d00_0;  1 drivers
v0000022218e629e0_0 .var "f_o_addr_instr", 31 0;
v0000022218e62bc0_0 .var "f_o_ce", 0 0;
v0000022218e62da0_0 .var "f_o_flush", 0 0;
v0000022218e62d00_0 .var "f_o_instr", 31 0;
v0000022218e62e40_0 .var "f_o_stall", 0 0;
v0000022218e63200_0 .var "f_o_syn", 0 0;
v0000022218e632a0_0 .var "f_o_syn_r", 0 0;
v0000022218ee6300_0 .var "f_pc", 31 0;
v0000022218ee6080_0 .net "f_rst", 0 0, v0000022218ee5a40_0;  1 drivers
v0000022218ee7700_0 .var "init_done", 0 0;
v0000022218ee6da0_0 .var "issued_pc", 31 0;
v0000022218ee77a0_0 .var "req", 0 0;
v0000022218ee5fe0_0 .net "stall", 0 0, L_0000022218e57f30;  1 drivers
v0000022218ee5f40_0 .var "temp_ack", 0 0;
v0000022218ee5cc0_0 .var "temp_last", 0 0;
E_0000022218e5a7c0/0 .event anyedge, v0000022218e62760_0, v0000022218e623a0_0, v0000022218ee5f40_0, v0000022218ee6da0_0;
E_0000022218e5a7c0/1 .event anyedge, v0000022218e62800_0, v0000022218ee5cc0_0, v0000022218ee6300_0, v0000022218e62620_0;
E_0000022218e5a7c0/2 .event anyedge, v0000022218e626c0_0, v0000022218e63160_0, v0000022218e62940_0;
E_0000022218e5a7c0 .event/or E_0000022218e5a7c0/0, E_0000022218e5a7c0/1, E_0000022218e5a7c0/2;
E_0000022218e5a840/0 .event negedge, v0000022218ee6080_0;
E_0000022218e5a840/1 .event posedge, v0000022218e63020_0;
E_0000022218e5a840 .event/or E_0000022218e5a840/0, E_0000022218e5a840/1;
L_0000022218ee6ee0 .reduce/nor v0000022218ee63a0_0;
S_0000022218e32e70 .scope task, "introduce_stall" "introduce_stall" 2 85, 2 85 0, S_0000022218e60d70;
 .timescale -9 -12;
v0000022218ee6620_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee6d00_0, 0, 1;
    %load/vec4 v0000022218ee6620_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee6d00_0, 0, 1;
    %wait E_0000022218e5aa80;
    %end;
    .scope S_0000022218e64730;
T_4 ;
    %wait E_0000022218e5a840;
    %load/vec4 v0000022218ee6080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218e62d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218ee6300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218e629e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e632a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e63200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee77a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218ee6da0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022218ee7700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218ee7700_0, 0;
    %load/vec4 v0000022218e630c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218ee77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e63200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e632a0_0, 0;
    %load/vec4 v0000022218ee6300_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000022218ee6300_0, 0;
    %load/vec4 v0000022218ee6300_0;
    %assign/vec4 v0000022218ee6da0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee77a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e63200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e632a0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000022218e626c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee77a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e63200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e62da0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000022218ee77a0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.12, 11;
    %load/vec4 v0000022218e62940_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_4.13, 11;
    %load/vec4 v0000022218e630c0_0;
    %or;
T_4.13;
    %and;
T_4.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0000022218e62440_0;
    %nor/r;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0000022218e62e40_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218ee77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e63200_0, 0;
    %load/vec4 v0000022218ee6300_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000022218ee6300_0, 0;
    %load/vec4 v0000022218ee6300_0;
    %assign/vec4 v0000022218ee6da0_0, 0;
T_4.8 ;
    %load/vec4 v0000022218e62620_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.17, 9;
    %load/vec4 v0000022218e62760_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.17;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0000022218e62440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.18, 9;
    %load/vec4 v0000022218e62e40_0;
    %or;
T_4.18;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e62940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62da0_0, 0;
T_4.14 ;
T_4.7 ;
    %load/vec4 v0000022218ee5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62bc0_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0000022218e62b20_0;
    %assign/vec4 v0000022218e62bc0_0, 0;
T_4.20 ;
    %load/vec4 v0000022218e62440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0000022218e626c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218e62e40_0, 0;
T_4.23 ;
T_4.22 ;
    %load/vec4 v0000022218e63200_0;
    %assign/vec4 v0000022218e632a0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022218e64730;
T_5 ;
    %wait E_0000022218e5a7c0;
    %load/vec4 v0000022218e62760_0;
    %store/vec4 v0000022218ee5f40_0, 0, 1;
    %load/vec4 v0000022218e623a0_0;
    %store/vec4 v0000022218ee5cc0_0, 0, 1;
    %load/vec4 v0000022218ee5f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000022218ee6da0_0;
    %store/vec4 v0000022218e629e0_0, 0, 32;
    %load/vec4 v0000022218e62800_0;
    %store/vec4 v0000022218e62d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218e62da0_0, 0, 1;
    %load/vec4 v0000022218ee5cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee77a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218e63200_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee77a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218e63200_0, 0, 1;
    %load/vec4 v0000022218ee6300_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022218ee6300_0, 0, 32;
    %load/vec4 v0000022218ee6300_0;
    %store/vec4 v0000022218ee6da0_0, 0, 32;
T_5.3 ;
    %load/vec4 v0000022218e62620_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.6, 8;
    %load/vec4 v0000022218e626c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.6;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000022218e63160_0;
    %store/vec4 v0000022218ee6300_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000022218e62940_0;
    %store/vec4 v0000022218e62b20_0, 0, 1;
T_5.5 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022218e60d70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee6e40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022218ee5b80_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000022218e60d70;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000022218ee6e40_0;
    %inv;
    %store/vec4 v0000022218ee6e40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022218e60d70;
T_8 ;
    %vpi_call 2 70 "$dumpfile", "./waveform/fetch_instruction.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022218e60d70 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000022218e60d70;
T_9 ;
    %wait E_0000022218e5a840;
    %load/vec4 v0000022218ee5a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218ee6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee5e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022218ee66c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022218ee5b80_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000022218ee5b80_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v0000022218ee5b80_0;
    %add;
    %ix/getv/s 4, v0000022218ee5b80_0;
    %store/vec4a v0000022218ee5c20, 4, 0;
    %load/vec4 v0000022218ee5b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022218ee5b80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022218ee6260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/getv/s 4, v0000022218ee66c0_0;
    %load/vec4a v0000022218ee5c20, 4;
    %assign/vec4 v0000022218ee6b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022218ee63a0_0, 0;
    %load/vec4 v0000022218ee66c0_0;
    %cmpi/s 31, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0000022218ee66c0_0;
    %addi 1, 0, 32;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0000022218ee66c0_0, 0;
    %load/vec4 v0000022218ee66c0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %pad/s 1;
    %assign/vec4 v0000022218ee5e00_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022218ee5e00_0, 0;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022218e60d70;
T_10 ;
T_10.0 ;
    %wait E_0000022218e5aa80;
    %vpi_call 2 150 "$display", $time, " ", "clk = %b, rst = %b, pc = %h, addr_req = %h, instr_in = %h, syn = %b, ack = %b, stall_i = %b, stall_o = %b, ce = %b, out_flush = %b, f_i_last = %b", v0000022218ee6e40_0, v0000022218ee5a40_0, v0000022218ee6440_0, v0000022218ee59a0_0, v0000022218ee6b20_0, v0000022218ee6260_0, v0000022218ee63a0_0, v0000022218ee6d00_0, v0000022218ee6940_0, v0000022218ee5ae0_0, v0000022218ee6c60_0, v0000022218ee5e00_0 {0 0 0};
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000022218e60d70;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022218ee6b20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee63a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee5900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022218ee6120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022218ee7660_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000022218e62580_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_0000022218e645a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022218ee7660_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call 2 175 "$display", ">>> Introduce stall (4 cycles)" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000022218ee6620_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_0000022218e32e70;
    %join;
    %pushi/vec4 4, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %vpi_call 2 182 "$display", ">>> Jump to 0x100" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000022218e62ee0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_0000022218e92f70;
    %join;
    %pushi/vec4 6, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %vpi_call 2 189 "$display", ">>> Flush for 2 cycles" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000022218e62a80_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_0000022218e59290;
    %join;
    %pushi/vec4 8, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022218e5aa80;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %vpi_call 2 194 "$display", "TEST COMPLETE" {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
