Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 00:18:33 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.849        0.000                      0                 3537        0.118        0.000                      0                 3537       49.500        0.000                       0                  1297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              77.849        0.000                      0                 3537        0.118        0.000                      0                 3537       49.500        0.000                       0                  1297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       77.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.849ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.014ns  (logic 8.243ns (37.444%)  route 13.771ns (62.556%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.958 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.620    23.578    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.307    23.885 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           1.163    25.048    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.172 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           0.591    25.762    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.268    27.154    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X41Y60         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[27]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)       -0.058   105.004    game_datapath/game_regfiles/D_temp_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.004    
                         arrival time                         -27.154    
  -------------------------------------------------------------------
                         slack                                 77.849    

Slack (MET) :             77.911ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.946ns  (logic 8.023ns (36.558%)  route 13.923ns (63.442%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.738 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.966    23.704    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.307    24.011 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.839    24.850    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.974 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.151    25.126    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.250 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.836    27.086    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X49Y62         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[23]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)       -0.067   104.997    game_datapath/game_regfiles/D_counter_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -27.086    
  -------------------------------------------------------------------
                         slack                                 77.911    

Slack (MET) :             77.992ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.867ns  (logic 8.243ns (37.697%)  route 13.624ns (62.303%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.958 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.620    23.578    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.307    23.885 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           1.163    25.048    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.172 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           0.591    25.762    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.120    27.007    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X39Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433   104.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)       -0.061   104.999    game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -27.007    
  -------------------------------------------------------------------
                         slack                                 77.992    

Slack (MET) :             78.022ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.870ns  (logic 8.161ns (37.315%)  route 13.709ns (62.685%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.882 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.121    24.003    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X52Y53         LUT5 (Prop_lut5_I0_O)        0.301    24.304 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           1.211    25.515    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.124    25.639 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.263    25.902    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.026 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.984    27.010    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X38Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.434   104.838    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X38Y58         FDRE (Setup_fdre_C_D)       -0.028   105.033    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.033    
                         arrival time                         -27.010    
  -------------------------------------------------------------------
                         slack                                 78.022    

Slack (MET) :             78.084ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.780ns  (logic 8.278ns (38.008%)  route 13.502ns (61.992%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.760    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.999 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.108    24.107    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[2]
    SLICE_X52Y54         LUT5 (Prop_lut5_I0_O)        0.301    24.408 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_4/O
                         net (fo=1, routed)           0.827    25.236    game_datapath/game_cu/D_correct_button_reg_q[30]_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.360 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_2/O
                         net (fo=1, routed)           0.440    25.800    game_datapath/game_cu/D_correct_button_reg_q[30]_i_2_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.924 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          0.996    26.920    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[30]
    SLICE_X40Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)       -0.058   105.004    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.004    
                         arrival time                         -26.920    
  -------------------------------------------------------------------
                         slack                                 78.084    

Slack (MET) :             78.098ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 8.250ns (37.919%)  route 13.507ns (62.081%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.966 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.112    24.078    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[1]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.306    24.384 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_4/O
                         net (fo=1, routed)           0.545    24.930    game_datapath/game_cu/D_correct_button_reg_q[25]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.823    25.877    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.001 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          0.896    26.897    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X40Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)       -0.067   104.995    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -26.897    
  -------------------------------------------------------------------
                         slack                                 78.098    

Slack (MET) :             78.128ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.730ns  (logic 8.161ns (37.556%)  route 13.569ns (62.444%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.882 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.121    24.003    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X52Y53         LUT5 (Prop_lut5_I0_O)        0.301    24.304 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           1.211    25.515    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.124    25.639 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.263    25.902    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.026 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.844    26.870    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X39Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433   104.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)       -0.061   104.999    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -26.870    
  -------------------------------------------------------------------
                         slack                                 78.128    

Slack (MET) :             78.186ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.641ns  (logic 8.250ns (38.123%)  route 13.391ns (61.877%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.966 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.112    24.078    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[1]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.306    24.384 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_4/O
                         net (fo=1, routed)           0.545    24.930    game_datapath/game_cu/D_correct_button_reg_q[25]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.823    25.877    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.001 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          0.780    26.781    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X37Y59         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433   104.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.093   104.967    game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.967    
                         arrival time                         -26.781    
  -------------------------------------------------------------------
                         slack                                 78.186    

Slack (MET) :             78.193ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.665ns  (logic 8.023ns (37.031%)  route 13.642ns (62.969%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.738 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.966    23.704    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.307    24.011 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.839    24.850    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.974 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.151    25.126    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.250 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.556    26.805    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X49Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.067   104.999    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -26.805    
  -------------------------------------------------------------------
                         slack                                 78.193    

Slack (MET) :             78.221ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.639ns  (logic 8.278ns (38.255%)  route 13.361ns (61.745%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.556     5.140    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        2.013     7.609    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.761 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          1.227     8.988    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.314 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.623    11.937    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.061 r  game_datapath/game_regfiles/out_sig0__0_i_18/O
                         net (fo=1, routed)           0.799    12.860    game_datapath/game_cu/out_sig0__1_31
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.984 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.265    15.250    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.286 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.288    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.806 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.200    22.006    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.130 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.130    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.643 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.643    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.760    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.999 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.108    24.107    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[2]
    SLICE_X52Y54         LUT5 (Prop_lut5_I0_O)        0.301    24.408 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_4/O
                         net (fo=1, routed)           0.827    25.236    game_datapath/game_cu/D_correct_button_reg_q[30]_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.360 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_2/O
                         net (fo=1, routed)           0.440    25.800    game_datapath/game_cu/D_correct_button_reg_q[30]_i_2_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.924 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          0.855    26.779    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[30]
    SLICE_X39Y57         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.434   104.838    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)       -0.061   105.000    game_datapath/game_regfiles/D_temp1_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -26.779    
  -------------------------------------------------------------------
                         slack                                 78.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/game_regfiles/D_counter_reg_q_reg[18]/Q
                         net (fo=3, routed)           0.066     1.709    debugger/D_counter_dff_q_reg[31]_0[18]
    SLICE_X46Y63         FDRE                                         r  debugger/D_counter_dff_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  debugger/D_counter_dff_q_reg[18]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.076     1.591    debugger/D_counter_dff_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[11]/Q
                         net (fo=2, routed)           0.066     1.713    debugger/D_temp1_dff_q_reg[31]_0[11]
    SLICE_X46Y53         FDRE                                         r  debugger/D_temp1_dff_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  debugger/D_temp1_dff_q_reg[11]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.076     1.595    debugger/D_temp1_dff_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.592     1.536    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/rng_1/D_seed_q_reg[14]/Q
                         net (fo=3, routed)           0.066     1.743    game_datapath/rng_500/pn_gen/D_w_q_reg[31]_0[12]
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  game_datapath/rng_500/pn_gen/D_w_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    game_datapath/rng_500/pn_gen/D_w_d[14]
    SLICE_X60Y54         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.861     2.051    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[14]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.121     1.670    game_datapath/rng_500/pn_gen/D_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/Q
                         net (fo=1, routed)           0.080     1.730    debugger/D_data_dff_q_reg[31]_0[6]
    SLICE_X50Y51         FDRE                                         r  debugger/D_data_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  debugger/D_data_dff_q_reg[6]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.083     1.605    debugger/D_data_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.737    debugger/D_data_dff_q_reg[31]_0[0]
    SLICE_X50Y51         FDRE                                         r  debugger/D_data_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  debugger/D_data_dff_q_reg[0]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.085     1.607    debugger/D_data_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_data_reg_q_reg[11]/Q
                         net (fo=1, routed)           0.087     1.736    debugger/D_data_dff_q_reg[31]_0[11]
    SLICE_X50Y53         FDRE                                         r  debugger/D_data_dff_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  debugger/D_data_dff_q_reg[11]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.085     1.606    debugger/D_data_dff_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_correct_button_compare_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.991%)  route 0.079ns (36.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]/Q
                         net (fo=3, routed)           0.079     1.728    debugger/D_correct_button_compare_dff_q_reg[31]_0[3]
    SLICE_X52Y56         FDRE                                         r  debugger/D_correct_button_compare_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  debugger/D_correct_button_compare_dff_q_reg[3]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.075     1.596    debugger/D_correct_button_compare_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_counter_reg_q_reg[25]/Q
                         net (fo=3, routed)           0.063     1.708    debugger/D_counter_dff_q_reg[31]_0[25]
    SLICE_X41Y58         FDRE                                         r  debugger/D_counter_dff_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.830     2.019    debugger/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  debugger/D_counter_dff_q_reg[25]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.047     1.564    debugger/D_counter_dff_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.561     1.505    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/Q
                         net (fo=1, routed)           0.119     1.764    debugger/D_data_dff_q_reg[31]_0[29]
    SLICE_X39Y55         FDRE                                         r  debugger/D_data_dff_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.829     2.019    debugger/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  debugger/D_data_dff_q_reg[29]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.072     1.612    debugger/D_data_dff_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  game_datapath/game_regfiles/D_counter_reg_q_reg[30]/Q
                         net (fo=3, routed)           0.064     1.696    debugger/D_counter_dff_q_reg[31]_0[30]
    SLICE_X41Y58         FDRE                                         r  debugger/D_counter_dff_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.830     2.019    debugger/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  debugger/D_counter_dff_q_reg[30]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.025     1.542    debugger/D_counter_dff_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y61   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y60   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y62   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y63   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.169ns (43.514%)  route 5.412ns (56.486%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.839     6.436    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.560 r  game_datapath/game_regfiles/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.573    11.133    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    14.722 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.722    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.005ns (54.160%)  route 4.236ns (45.840%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.554     5.138    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.824     6.418    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.542    motor/pwm/ctr_n_4
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.289     8.364    motor/pwm/ctr/CO[0]
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.146     8.510 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123    10.633    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.746    14.379 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.379    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.171ns (45.279%)  route 5.041ns (54.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.558     5.142    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.668     6.266    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.390 r  game_datapath/game_regfiles/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.372    10.763    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    14.353 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.353    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 4.778ns (52.726%)  route 4.284ns (47.274%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.554     5.138    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.824     6.418    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X52Y64         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.542    motor/pwm/ctr_n_4
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.289     8.364    game_datapath/game_regfiles/CO[0]
    SLICE_X56Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.171    10.659    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.200 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.200    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.002ns (53.215%)  route 3.518ns (46.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.545     5.129    tx/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.518     9.103    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.650 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.650    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.360ns (60.946%)  route 2.794ns (39.054%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.839     6.436    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.153     6.589 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.954     8.544    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.751    12.295 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.295    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.351ns (61.214%)  route 2.757ns (38.786%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.558     5.142    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.668     6.266    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.152     6.418 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.089     8.507    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.743    12.250 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.250    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.990ns (65.882%)  route 2.066ns (34.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.066     7.665    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         3.534    11.199 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.199    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.997ns (67.298%)  route 1.942ns (32.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.554     5.138    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.942     7.536    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.077 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.077    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 3.985ns (67.164%)  route 1.948ns (32.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.948     7.547    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         3.529    11.076 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.076    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.364ns (74.540%)  route 0.466ns (25.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.466     2.115    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.338 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.338    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.363ns (74.143%)  route 0.475ns (25.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.475     2.124    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.347 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.373ns (74.277%)  route 0.475ns (25.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.475     2.122    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.354 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.354    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.370ns (73.741%)  route 0.488ns (26.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.488     2.139    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.368 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.368    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.383ns (74.062%)  route 0.484ns (25.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.484     2.129    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.371 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.371    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.376ns (72.410%)  route 0.524ns (27.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.175    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.409 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.409    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.503ns (68.909%)  route 0.678ns (31.091%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.182     1.829    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[0]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.049     1.878 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.375    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.313     3.687 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.687    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.487ns (67.278%)  route 0.723ns (32.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.181     1.828    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.042     1.870 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.413    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.304     3.717 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.717    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.451ns (61.164%)  route 0.921ns (38.836%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.329     1.999    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.044 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.593     2.637    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.879 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.515ns (62.918%)  route 0.893ns (37.082%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.329     1.999    motor/pwm/ctr/motorIN2[0]
    SLICE_X56Y65         LUT2 (Prop_lut2_I1_O)        0.043     2.042 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.565     2.607    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.308     3.915 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.915    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.710ns  (logic 1.634ns (21.191%)  route 6.076ns (78.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.791     6.301    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.425 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.286     7.710    reset_cond/M_reset_cond_in
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.375ns  (logic 1.634ns (22.153%)  route 5.741ns (77.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.791     6.301    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.425 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.951     7.375    reset_cond/M_reset_cond_in
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.375ns  (logic 1.634ns (22.153%)  route 5.741ns (77.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.791     6.301    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.425 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.951     7.375    reset_cond/M_reset_cond_in
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.375ns  (logic 1.634ns (22.153%)  route 5.741ns (77.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.791     6.301    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.425 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.951     7.375    reset_cond/M_reset_cond_in
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.495ns (31.095%)  route 3.314ns (68.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.314     4.809    rx/usb_rx_IBUF
    SLICE_X56Y68         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433     4.837    rx/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.501ns (43.463%)  route 1.952ns (56.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.952     3.453    forLoop_idx_0_1437111097[2].p0_button_cond/sync/D[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.502     4.906    forLoop_idx_0_1437111097[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.496ns (43.460%)  route 1.946ns (56.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.946     3.442    forLoop_idx_0_541035521[2].p1_button_cond/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.502     4.906    forLoop_idx_0_541035521[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 1.491ns (45.260%)  route 1.803ns (54.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           1.803     3.294    center_button_cond/sync/D[0]
    SLICE_X62Y67         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.501     4.905    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.492ns (45.936%)  route 1.756ns (54.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.756     3.248    forLoop_idx_0_1437111097[1].p0_button_cond/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.501     4.905    forLoop_idx_0_1437111097[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.489ns (48.105%)  route 1.606ns (51.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.606     3.095    forLoop_idx_0_1437111097[0].p0_button_cond/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.501     4.905    forLoop_idx_0_1437111097[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_541035521[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.253ns (37.347%)  route 0.425ns (62.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.425     0.678    forLoop_idx_0_541035521[0].p1_button_cond/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_541035521[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.855     2.045    forLoop_idx_0_541035521[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_541035521[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_541035521[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.254ns (36.862%)  route 0.435ns (63.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.435     0.689    forLoop_idx_0_541035521[1].p1_button_cond/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.856     2.046    forLoop_idx_0_541035521[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.257ns (27.993%)  route 0.660ns (72.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.660     0.917    forLoop_idx_0_1437111097[0].p0_button_cond/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.855     2.045    forLoop_idx_0_1437111097[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_1437111097[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.260ns (26.142%)  route 0.734ns (73.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.734     0.994    forLoop_idx_0_1437111097[1].p0_button_cond/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.855     2.045    forLoop_idx_0_1437111097[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_1437111097[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.259ns (25.919%)  route 0.739ns (74.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.739     0.998    center_button_cond/sync/D[0]
    SLICE_X62Y67         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.855     2.045    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.264ns (24.599%)  route 0.808ns (75.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.808     1.072    forLoop_idx_0_541035521[2].p1_button_cond/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.856     2.046    forLoop_idx_0_541035521[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_541035521[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.268ns (24.931%)  route 0.808ns (75.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.808     1.077    forLoop_idx_0_1437111097[2].p0_button_cond/sync/D[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.856     2.046    forLoop_idx_0_1437111097[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_1437111097[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.263ns (14.764%)  route 1.519ns (85.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.782    rx/usb_rx_IBUF
    SLICE_X56Y68         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.825     2.015    rx/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.985ns  (logic 0.322ns (10.802%)  route 2.662ns (89.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.201     2.478    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.523 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.462     2.985    reset_cond/M_reset_cond_in
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.985ns  (logic 0.322ns (10.802%)  route 2.662ns (89.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.201     2.478    reset_cond/rst_n_IBUF
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.523 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.462     2.985    reset_cond/M_reset_cond_in
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





