%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-11-22T18:35:30-05:00*%
%TF.ProjectId,SeedSBC_rev2_0,53656564-5342-4435-9f72-6576325f302e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-11-22 18:35:30*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.250000X-0.400000X-0.300000X0.400000X-0.300000X0.400000X0.300000X-0.400000X0.300000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.218750X-0.256250X0.218750X-0.256250X-0.218750X0.256250X-0.218750X0.256250X0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
%TD*%
%TA.AperFunction,BGAPad,CuDef*%
%ADD19C,0.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.150000X-0.200000X0.150000X-0.200000X-0.150000X0.200000X-0.150000X0.200000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.150000X0.587500X0.150000X-0.587500X0.150000X-0.587500X-0.150000X0.587500X-0.150000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24C,0.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD25C,4.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.150000X-0.425000X0.150000X-0.425000X-0.150000X0.425000X-0.150000X0.425000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.075000X-0.500000X0.075000X-0.500000X-0.075000X0.500000X-0.075000X0.500000X0.075000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD28O,2.100000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD29O,1.800000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30R,1.000000X2.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31R,2.700000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.150000X0.150000X0.425000X-0.150000X0.425000X-0.150000X-0.425000X0.150000X-0.425000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.075000X0.075000X0.500000X-0.075000X0.500000X-0.075000X-0.500000X0.075000X-0.500000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD34O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD35O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.218750X0.218750X0.256250X-0.218750X0.256250X-0.218750X-0.256250X0.218750X-0.256250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.250000X0.400000X0.300000X-0.400000X0.300000X-0.400000X-0.300000X0.400000X-0.300000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.075000X0.075000X-0.712500X0.075000X0.712500X-0.075000X0.712500X-0.075000X-0.712500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41RoundRect,0.035000X-0.745000X-0.105000X0.745000X-0.105000X0.745000X0.105000X-0.745000X0.105000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42RoundRect,0.035000X-0.105000X-0.745000X0.105000X-0.745000X0.105000X0.745000X-0.105000X0.745000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD43RoundRect,0.150000X0.150000X-0.512500X0.150000X0.512500X-0.150000X0.512500X-0.150000X-0.512500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD44RoundRect,0.162500X-0.650000X-0.162500X0.650000X-0.162500X0.650000X0.162500X-0.650000X0.162500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD45RoundRect,0.100000X-0.100000X0.225000X-0.100000X-0.225000X0.100000X-0.225000X0.100000X0.225000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD46R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD47C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD48RoundRect,0.062500X-0.337500X-0.062500X0.337500X-0.062500X0.337500X0.062500X-0.337500X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD49RoundRect,0.062500X-0.062500X-0.337500X0.062500X-0.337500X0.062500X0.337500X-0.062500X0.337500X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD50R,4.350000X4.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD51RoundRect,0.250000X0.830000X0.310000X-0.830000X0.310000X-0.830000X-0.310000X0.830000X-0.310000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD52RoundRect,0.250000X-0.625000X0.350000X-0.625000X-0.350000X0.625000X-0.350000X0.625000X0.350000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD53O,1.750000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD54RoundRect,0.062500X-0.350000X-0.062500X0.350000X-0.062500X0.350000X0.062500X-0.350000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD55RoundRect,0.062500X-0.062500X-0.350000X0.062500X-0.350000X0.062500X0.350000X-0.062500X0.350000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD56C,0.500000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD57R,1.680000X1.680000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD58RoundRect,0.160000X0.240000X-0.565000X0.240000X0.565000X-0.240000X0.565000X-0.240000X-0.565000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD59RoundRect,0.120000X0.180000X-0.605000X0.180000X0.605000X-0.180000X0.605000X-0.180000X-0.605000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD60C,0.400000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD61C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD62C,0.889000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD63C,0.381000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD64C,0.254000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD65C,0.635000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD66C,0.762000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD67C,0.508000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD68C,0.150000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD69C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD70C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD71C,1.016000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R21,1*%
%TO.N,EN*%
X117000000Y-101810000D03*
%TO.P,R21,2*%
%TO.N,V_SYS*%
X117000000Y-100160000D03*
%TD*%
D11*
%TO.P,R14,1*%
%TO.N,Net-(U5-~{RES})*%
X152930000Y-91930000D03*
%TO.P,R14,2*%
%TO.N,P3V3*%
X151280000Y-91930000D03*
%TD*%
D12*
%TO.P,R54,1*%
%TO.N,V_SYS*%
X116974100Y-110635500D03*
%TO.P,R54,2*%
%TO.N,EN*%
X116974100Y-112285500D03*
%TD*%
D13*
%TO.P,Y2,1,EN*%
%TO.N,unconnected-(Y2-EN-Pad1)*%
X144850000Y-104230000D03*
%TO.P,Y2,2,GND*%
%TO.N,GND*%
X146950000Y-104230000D03*
%TO.P,Y2,3,OUT*%
%TO.N,CLK*%
X146950000Y-102580000D03*
%TO.P,Y2,4,Vdd*%
%TO.N,P3V3*%
X144850000Y-102580000D03*
%TD*%
D14*
%TO.P,C41,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X173160000Y-87410000D03*
%TO.P,C41,2*%
%TO.N,GND*%
X174710000Y-87410000D03*
%TD*%
D11*
%TO.P,R25,1*%
%TO.N,Net-(J7-D+-PadA6)*%
X159930000Y-86260000D03*
%TO.P,R25,2*%
%TO.N,Net-(U5-D+)*%
X158280000Y-86260000D03*
%TD*%
D15*
%TO.P,L6,1,1*%
%TO.N,Net-(U10-SW)*%
X122562500Y-110622500D03*
%TO.P,L6,2,2*%
%TO.N,P2V5*%
X122562500Y-112197500D03*
%TD*%
D16*
%TO.P,C61,1*%
%TO.N,P3V3*%
X148480000Y-85221180D03*
%TO.P,C61,2*%
%TO.N,GND*%
X148480000Y-86771180D03*
%TD*%
D17*
%TO.P,R8,1*%
%TO.N,Net-(U11-FB)*%
X118957500Y-104155000D03*
%TO.P,R8,2*%
%TO.N,P3V3*%
X120607500Y-104155000D03*
%TD*%
%TO.P,R1,1*%
%TO.N,Net-(J6-SHIELD)*%
X107675000Y-92660000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X109325000Y-92660000D03*
%TD*%
D12*
%TO.P,R31,1*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X181300000Y-85875000D03*
%TO.P,R31,2*%
%TO.N,P3V3*%
X181300000Y-87525000D03*
%TD*%
D14*
%TO.P,C60,1*%
%TO.N,P3V3*%
X136447500Y-88880000D03*
%TO.P,C60,2*%
%TO.N,GND*%
X137997500Y-88880000D03*
%TD*%
D16*
%TO.P,C40,1*%
%TO.N,P3V3*%
X137750000Y-106130000D03*
%TO.P,C40,2*%
%TO.N,GND*%
X137750000Y-107680000D03*
%TD*%
D12*
%TO.P,R50,1*%
%TO.N,Net-(U7-CS)*%
X132990000Y-91945000D03*
%TO.P,R50,2*%
%TO.N,P3V3*%
X132990000Y-93595000D03*
%TD*%
D14*
%TO.P,C45,1*%
%TO.N,V_BAT*%
X105320000Y-96070000D03*
%TO.P,C45,2*%
%TO.N,GND*%
X106870000Y-96070000D03*
%TD*%
D18*
%TO.P,U11,1,EN*%
%TO.N,EN*%
X120937500Y-101210000D03*
%TO.P,U11,2,GND*%
%TO.N,GND*%
X120937500Y-100260000D03*
%TO.P,U11,3,SW*%
%TO.N,Net-(U11-SW)*%
X120937500Y-99310000D03*
%TO.P,U11,4,VIN*%
%TO.N,V_SYS*%
X118662500Y-99310000D03*
%TO.P,U11,5,FB*%
%TO.N,Net-(U11-FB)*%
X118662500Y-101210000D03*
%TD*%
D12*
%TO.P,R38,1*%
%TO.N,Net-(U4-V_{FB})*%
X119740000Y-89805000D03*
%TO.P,R38,2*%
%TO.N,P5V*%
X119740000Y-91455000D03*
%TD*%
D19*
%TO.P,U2,A1,IOT_225*%
%TO.N,/FPGA + SRAM/IO_T7*%
X149500000Y-96400000D03*
%TO.P,U2,A2,IOT_222*%
%TO.N,/FPGA + SRAM/IO_T5*%
X150300000Y-96400000D03*
%TO.P,U2,A3,IOT_223*%
%TO.N,/FPGA + SRAM/USB_H_SS_B*%
X151100000Y-96400000D03*
%TO.P,U2,A4,IOT_211*%
%TO.N,/FPGA + SRAM/USB_H_MOSI*%
X151900000Y-96400000D03*
%TO.P,U2,A5,IOT_207*%
%TO.N,/FPGA + SRAM/USB_H_INT2*%
X152700000Y-96400000D03*
%TO.P,U2,A6,IOT_206*%
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X153500000Y-96400000D03*
%TO.P,U2,A7,IOT_192*%
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X154300000Y-96400000D03*
%TO.P,U2,A8,IOT_190*%
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X155100000Y-96400000D03*
%TO.P,U2,A9,IOT_178*%
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X155900000Y-96400000D03*
%TO.P,U2,A10,IOT_170*%
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X156700000Y-96400000D03*
%TO.P,U2,A11,IOT_168*%
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X157500000Y-96400000D03*
%TO.P,U2,B1,IOL_2A*%
%TO.N,/FPGA + SRAM/IO_T6*%
X149500000Y-97200000D03*
%TO.P,U2,B2,IOL_2B*%
%TO.N,/FPGA + SRAM/USB_H_SCK*%
X150300000Y-97200000D03*
%TO.P,U2,B3,IOT_221*%
%TO.N,/FPGA + SRAM/USB_H_MISO*%
X151100000Y-97200000D03*
%TO.P,U2,B4,IOT_219*%
%TO.N,/FPGA + SRAM/USB_H_INT1*%
X151900000Y-97200000D03*
%TO.P,U2,B5,IOT_208*%
%TO.N,/FPGA + SRAM/FPGA/A16*%
X152700000Y-97200000D03*
%TO.P,U2,B6,IOT_198_GBIN0*%
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X153500000Y-97200000D03*
%TO.P,U2,B7,IOT_197_GBIN1*%
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X154300000Y-97200000D03*
%TO.P,U2,B8,IOT_177*%
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X155100000Y-97200000D03*
%TO.P,U2,B9,IOT_174*%
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X155900000Y-97200000D03*
%TO.P,U2,B10,VPP_FAST*%
%TO.N,/FPGA + SRAM/FPGA/F*%
X156700000Y-97200000D03*
%TO.P,U2,B11,IOR_161*%
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X157500000Y-97200000D03*
%TO.P,U2,C1,IOL_5B*%
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X149500000Y-98000000D03*
%TO.P,U2,C2,IOL_5A*%
%TO.N,/FPGA + SRAM/IO_T8*%
X150300000Y-98000000D03*
%TO.P,U2,C3,IOL_4B*%
%TO.N,/FPGA + SRAM/IO_T4*%
X151100000Y-98000000D03*
%TO.P,U2,C4,IOL_4A*%
%TO.N,/FPGA + SRAM/IO_T2*%
X151900000Y-98000000D03*
%TO.P,U2,C5,GNDPLL1*%
%TO.N,unconnected-(U2E-GNDPLL1-PadC5)*%
X152700000Y-98000000D03*
%TO.P,U2,C6,VCCPLL1*%
%TO.N,unconnected-(U2E-VCCPLL1-PadC6)*%
X153500000Y-98000000D03*
%TO.P,U2,C7,IOT_191*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X154300000Y-98000000D03*
%TO.P,U2,C8,IOT_179*%
%TO.N,/FPGA + SRAM/FPGA/A18*%
X155100000Y-98000000D03*
%TO.P,U2,C9,IOT_172*%
%TO.N,/FPGA + SRAM/FPGA/A17*%
X155900000Y-98000000D03*
%TO.P,U2,C10,VPP_2V5*%
%TO.N,P2V5*%
X156700000Y-98000000D03*
%TO.P,U2,C11,IOR_160*%
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X157500000Y-98000000D03*
%TO.P,U2,D1,IOL_8B*%
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X149500000Y-98800000D03*
%TO.P,U2,D2,IOL_9A*%
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X150300000Y-98800000D03*
%TO.P,U2,D3,IOL_9B*%
%TO.N,/FPGA + SRAM/IO_T3*%
X151100000Y-98800000D03*
%TO.P,U2,D4,VCC*%
%TO.N,P1V2*%
X151900000Y-98800000D03*
%TO.P,U2,D5,IOT_212*%
%TO.N,/FPGA + SRAM/IO_T1*%
X152700000Y-98800000D03*
%TO.P,U2,D6,VCCIO_0*%
%TO.N,P3V3*%
X153500000Y-98800000D03*
%TO.P,U2,D7,IOT_181*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X154300000Y-98800000D03*
%TO.P,U2,D8,VCC*%
%TO.N,P1V2*%
X155100000Y-98800000D03*
%TO.P,U2,D9,IOR_147*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X155900000Y-98800000D03*
%TO.P,U2,D10,IOR_154*%
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X156700000Y-98800000D03*
%TO.P,U2,D11,IOR_152*%
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X157500000Y-98800000D03*
%TO.P,U2,E1,IOL_8A*%
%TO.N,/FPGA + SRAM/FIFO6*%
X149500000Y-99600000D03*
%TO.P,U2,E2,IOL_10A*%
%TO.N,/FPGA + SRAM/FIFO7*%
X150300000Y-99600000D03*
%TO.P,U2,E3,IOL_10B*%
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X151100000Y-99600000D03*
%TO.P,U2,E4,VCCIO_3*%
%TO.N,P3V3*%
X151900000Y-99600000D03*
%TO.P,U2,E5,GND*%
%TO.N,GND*%
X152700000Y-99600000D03*
%TO.P,U2,E6,GND*%
X153500000Y-99600000D03*
%TO.P,U2,E7,GND*%
X154300000Y-99600000D03*
%TO.P,U2,E8,IOR_146*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X155100000Y-99600000D03*
%TO.P,U2,E9,IOR_144*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X155900000Y-99600000D03*
%TO.P,U2,E10,IOR_141_GBIN2*%
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X156700000Y-99600000D03*
%TO.P,U2,E11,IOR_148*%
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X157500000Y-99600000D03*
%TO.P,U2,F1,IOL_12A*%
%TO.N,/FPGA + SRAM/FIFO2*%
X149500000Y-100400000D03*
%TO.P,U2,F2,IOL_12B*%
%TO.N,/FPGA + SRAM/FIFO3*%
X150300000Y-100400000D03*
%TO.P,U2,F3,IOL_13B_GBIN7*%
%TO.N,/FPGA + SRAM/FIFO4*%
X151100000Y-100400000D03*
%TO.P,U2,F4,IOL_13A*%
%TO.N,/FPGA + SRAM/FIFO5*%
X151900000Y-100400000D03*
%TO.P,U2,F5,GND*%
%TO.N,GND*%
X152700000Y-100400000D03*
%TO.P,U2,F6,GND*%
X153500000Y-100400000D03*
%TO.P,U2,F7,GND*%
X154300000Y-100400000D03*
%TO.P,U2,F8,VCCIO_1*%
%TO.N,P3V3*%
X155100000Y-100400000D03*
%TO.P,U2,F9,IOR_137*%
%TO.N,/FPGA + SRAM/FPGA/A0*%
X155900000Y-100400000D03*
%TO.P,U2,F10,IOR_136*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X156700000Y-100400000D03*
%TO.P,U2,F11,IOR_140_GBIN3*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X157500000Y-100400000D03*
%TO.P,U2,G1,IOL_14A_GBIN6*%
%TO.N,CLK*%
X149500000Y-101200000D03*
%TO.P,U2,G2,IOL_14B*%
%TO.N,/FPGA + SRAM/FIFO1*%
X150300000Y-101200000D03*
%TO.P,U2,G3,IOL_17A*%
%TO.N,/FPGA + SRAM/FIFO0*%
X151100000Y-101200000D03*
%TO.P,U2,G4,VCCIO_3*%
%TO.N,P3V3*%
X151900000Y-101200000D03*
%TO.P,U2,G5,GND*%
%TO.N,GND*%
X152700000Y-101200000D03*
%TO.P,U2,G6,GND*%
X153500000Y-101200000D03*
%TO.P,U2,G7,GND*%
X154300000Y-101200000D03*
%TO.P,U2,G8,IOR_118*%
%TO.N,/FPGA + SRAM/FPGA/A8*%
X155100000Y-101200000D03*
%TO.P,U2,G9,IOR_128*%
%TO.N,/FPGA + SRAM/FPGA/A19*%
X155900000Y-101200000D03*
%TO.P,U2,G10,IOR_120*%
%TO.N,/FPGA + SRAM/FPGA/A2*%
X156700000Y-101200000D03*
%TO.P,U2,G11,IOR_129*%
%TO.N,/FPGA + SRAM/FPGA/A1*%
X157500000Y-101200000D03*
%TO.P,U2,H1,IOL_18A*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X149500000Y-102000000D03*
%TO.P,U2,H2,IOL_18B*%
%TO.N,/FPGA + SRAM/SD_CLK*%
X150300000Y-102000000D03*
%TO.P,U2,H3,IOL_17B*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X151100000Y-102000000D03*
%TO.P,U2,H4,VCC*%
%TO.N,P1V2*%
X151900000Y-102000000D03*
%TO.P,U2,H5,GND*%
%TO.N,GND*%
X152700000Y-102000000D03*
%TO.P,U2,H6,VCCIO_2*%
%TO.N,P3V3*%
X153500000Y-102000000D03*
%TO.P,U2,H7,IOB_87*%
%TO.N,/FPGA + SRAM/FPGA/A10*%
X154300000Y-102000000D03*
%TO.P,U2,H8,VCC*%
%TO.N,P1V2*%
X155100000Y-102000000D03*
%TO.P,U2,H9,IOB_104_CBSEL1*%
%TO.N,/FPGA + SRAM/FPGA/A9*%
X155900000Y-102000000D03*
%TO.P,U2,H10,IOR_116*%
%TO.N,/FPGA + SRAM/FPGA/A4*%
X156700000Y-102000000D03*
%TO.P,U2,H11,IOR_119*%
%TO.N,/FPGA + SRAM/FPGA/A3*%
X157500000Y-102000000D03*
%TO.P,U2,J1,IOL_23A*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X149500000Y-102800000D03*
%TO.P,U2,J2,IOL_25B*%
%TO.N,/SD MMC/SD_CMD*%
X150300000Y-102800000D03*
%TO.P,U2,J3,IOB_57*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X151100000Y-102800000D03*
%TO.P,U2,J4,IOB_64*%
%TO.N,/FPGA + SRAM/LED_B*%
X151900000Y-102800000D03*
%TO.P,U2,J5,IOB_78*%
%TO.N,/FPGA + SRAM/LED_R*%
X152700000Y-102800000D03*
%TO.P,U2,J6,VCCPLL0*%
%TO.N,unconnected-(U2E-VCCPLL0-PadJ6)*%
X153500000Y-102800000D03*
%TO.P,U2,J7,IOB_86*%
%TO.N,/FPGA + SRAM/FPGA/A12*%
X154300000Y-102800000D03*
%TO.P,U2,J8,IOB_91*%
%TO.N,/FPGA + SRAM/FPGA/A11*%
X155100000Y-102800000D03*
%TO.P,U2,J9,IOB_106_SDI*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X155900000Y-102800000D03*
%TO.P,U2,J10,IOR_117*%
%TO.N,/FPGA + SRAM/FPGA/A6*%
X156700000Y-102800000D03*
%TO.P,U2,J11,IOR_114*%
%TO.N,/FPGA + SRAM/FPGA/A5*%
X157500000Y-102800000D03*
%TO.P,U2,K1,IOL_23B*%
%TO.N,/FPGA + SRAM/IO_B10*%
X149500000Y-103600000D03*
%TO.P,U2,K2,IOL_25A*%
%TO.N,/FPGA + SRAM/IO_B8*%
X150300000Y-103600000D03*
%TO.P,U2,K3,IOB_63*%
%TO.N,/FPGA + SRAM/IO_B6*%
X151100000Y-103600000D03*
%TO.P,U2,K4,IOB_73*%
%TO.N,/FPGA + SRAM/IO_B4*%
X151900000Y-103600000D03*
%TO.P,U2,K5,IOB_79*%
%TO.N,/FPGA + SRAM/IO_B2*%
X152700000Y-103600000D03*
%TO.P,U2,K6,IOB_82_GBIN4*%
%TO.N,/FPGA + SRAM/FPGA/A14*%
X153500000Y-103600000D03*
%TO.P,U2,K7,IOB_89*%
%TO.N,/FPGA + SRAM/FPGA/A13*%
X154300000Y-103600000D03*
%TO.P,U2,K8,CDONE*%
%TO.N,/FPGA + SRAM/CDONE*%
X155100000Y-103600000D03*
%TO.P,U2,K9,IOB_105_SDO*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X155900000Y-103600000D03*
%TO.P,U2,K10,IOB_108_SS*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X156700000Y-103600000D03*
%TO.P,U2,K11,IOR_115*%
%TO.N,/FPGA + SRAM/FPGA/A7*%
X157500000Y-103600000D03*
%TO.P,U2,L1,IOB_56*%
%TO.N,/FPGA + SRAM/IO_B9*%
X149500000Y-104400000D03*
%TO.P,U2,L2,IOB_61*%
%TO.N,/FPGA + SRAM/IO_B7*%
X150300000Y-104400000D03*
%TO.P,U2,L3,IOB_71*%
%TO.N,/FPGA + SRAM/IO_B5*%
X151100000Y-104400000D03*
%TO.P,U2,L4,IOB_72*%
%TO.N,/FPGA + SRAM/IO_B3*%
X151900000Y-104400000D03*
%TO.P,U2,L5,IOB_81_GBIN5*%
%TO.N,/FPGA + SRAM/IO_B1*%
X152700000Y-104400000D03*
%TO.P,U2,L6,GNDPLL0*%
%TO.N,unconnected-(U2E-GNDPLL0-PadL6)*%
X153500000Y-104400000D03*
%TO.P,U2,L7,IOB_94*%
%TO.N,/FPGA + SRAM/LED_G*%
X154300000Y-104400000D03*
%TO.P,U2,L8,IOB_103_CBSEL0*%
%TO.N,/FPGA + SRAM/FPGA/A15*%
X155100000Y-104400000D03*
%TO.P,U2,L9,~{CRESET}*%
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X155900000Y-104400000D03*
%TO.P,U2,L10,IOB_107_SCK*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X156700000Y-104400000D03*
%TO.P,U2,L11,VCC_SPI*%
%TO.N,P3V3*%
X157500000Y-104400000D03*
%TD*%
D20*
%TO.P,D1,1,K*%
%TO.N,USB_VBUS*%
X112140000Y-84810000D03*
%TO.P,D1,2,A*%
%TO.N,GND*%
X112140000Y-83410000D03*
%TD*%
D10*
%TO.P,R29,1*%
%TO.N,EN*%
X117000000Y-107405000D03*
%TO.P,R29,2*%
%TO.N,V_SYS*%
X117000000Y-105755000D03*
%TD*%
D12*
%TO.P,R32,1*%
%TO.N,/FPGA + SRAM/LED_B*%
X182690000Y-113255000D03*
%TO.P,R32,2*%
%TO.N,Net-(D3-BK)*%
X182690000Y-114905000D03*
%TD*%
D14*
%TO.P,C56,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X173160000Y-88870000D03*
%TO.P,C56,2*%
%TO.N,GND*%
X174710000Y-88870000D03*
%TD*%
D17*
%TO.P,R4,1*%
%TO.N,Net-(U9-ILIM)*%
X115450000Y-98780000D03*
%TO.P,R4,2*%
%TO.N,GND*%
X117100000Y-98780000D03*
%TD*%
D21*
%TO.P,C64,1*%
%TO.N,USB_VBUS*%
X114070000Y-97430000D03*
%TO.P,C64,2*%
%TO.N,GND*%
X114070000Y-95880000D03*
%TD*%
D16*
%TO.P,C8,1*%
%TO.N,V_SYS*%
X115514100Y-110685500D03*
%TO.P,C8,2*%
%TO.N,GND*%
X115514100Y-112235500D03*
%TD*%
D22*
%TO.P,C67,1*%
%TO.N,USB_VBUS2*%
X165080000Y-82840000D03*
%TO.P,C67,2*%
%TO.N,GND*%
X163530000Y-82840000D03*
%TD*%
D12*
%TO.P,R34,1*%
%TO.N,/FPGA + SRAM/LED_R*%
X184150000Y-113250000D03*
%TO.P,R34,2*%
%TO.N,Net-(D3-RK)*%
X184150000Y-114900000D03*
%TD*%
D21*
%TO.P,C10,1*%
%TO.N,P2V5*%
X124024100Y-112195500D03*
%TO.P,C10,2*%
%TO.N,GND*%
X124024100Y-110645500D03*
%TD*%
D17*
%TO.P,R13,1*%
%TO.N,GND*%
X118070000Y-109010000D03*
%TO.P,R13,2*%
%TO.N,Net-(U1-FB)*%
X119720000Y-109010000D03*
%TD*%
D18*
%TO.P,U7,1,DO*%
%TO.N,Net-(U7-DO)*%
X138365000Y-93720000D03*
%TO.P,U7,2,GND*%
%TO.N,GND*%
X138365000Y-92770000D03*
%TO.P,U7,3,DI*%
%TO.N,Net-(U7-DI)*%
X138365000Y-91820000D03*
%TO.P,U7,4,CLK*%
%TO.N,Net-(U7-CLK)*%
X136090000Y-91820000D03*
%TO.P,U7,5,CS*%
%TO.N,Net-(U7-CS)*%
X136090000Y-92770000D03*
%TO.P,U7,6,VCC*%
%TO.N,P3V3*%
X136090000Y-93720000D03*
%TD*%
D11*
%TO.P,R36,1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X148225000Y-112930000D03*
%TO.P,R36,2*%
%TO.N,P3V3*%
X146575000Y-112930000D03*
%TD*%
%TO.P,R42,1*%
%TO.N,Net-(D4-A)*%
X148225000Y-111470000D03*
%TO.P,R42,2*%
%TO.N,Net-(Q2-S)*%
X146575000Y-111470000D03*
%TD*%
D12*
%TO.P,R49,1*%
%TO.N,Net-(U7-CLK)*%
X134450000Y-91945000D03*
%TO.P,R49,2*%
%TO.N,P3V3*%
X134450000Y-93595000D03*
%TD*%
D22*
%TO.P,C33,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X167185000Y-87410000D03*
%TO.P,C33,2*%
%TO.N,GND*%
X165635000Y-87410000D03*
%TD*%
D23*
%TO.P,Q2,1,G*%
%TO.N,Net-(Q2-G)*%
X144755000Y-114630000D03*
%TO.P,Q2,2,S*%
%TO.N,Net-(Q2-S)*%
X144755000Y-112730000D03*
%TO.P,Q2,3,D*%
%TO.N,P3V3*%
X142880000Y-113680000D03*
%TD*%
D24*
%TO.P,H1,1,1*%
%TO.N,GND*%
X103760000Y-77470000D03*
X104243274Y-76303274D03*
X104243274Y-78636726D03*
X105410000Y-75820000D03*
D25*
X105410000Y-77470000D03*
D24*
X105410000Y-79120000D03*
X106576726Y-76303274D03*
X106576726Y-78636726D03*
X107060000Y-77470000D03*
%TD*%
D26*
%TO.P,J6,A1,GND*%
%TO.N,GND*%
X108895000Y-83416000D03*
%TO.P,J6,A4,VBUS*%
%TO.N,USB_VBUS*%
X108895000Y-84216000D03*
D27*
%TO.P,J6,A5,CC1*%
%TO.N,Net-(J6-CC1)*%
X108895000Y-85366000D03*
%TO.P,J6,A6,D+*%
%TO.N,/USB/D1+*%
X108895000Y-86366000D03*
%TO.P,J6,A7,D-*%
%TO.N,/USB/D1-*%
X108895000Y-86866000D03*
%TO.P,J6,A8,SBU1*%
%TO.N,unconnected-(J6-SBU1-PadA8)*%
X108895000Y-87866000D03*
D26*
%TO.P,J6,A9,VBUS*%
%TO.N,USB_VBUS*%
X108895000Y-89016000D03*
%TO.P,J6,A12,GND*%
%TO.N,GND*%
X108895000Y-89816000D03*
%TO.P,J6,B1,GND*%
X108895000Y-89816000D03*
%TO.P,J6,B4,VBUS*%
%TO.N,USB_VBUS*%
X108895000Y-89016000D03*
D27*
%TO.P,J6,B5,CC2*%
%TO.N,Net-(J6-CC2)*%
X108895000Y-88366000D03*
%TO.P,J6,B6,D+*%
%TO.N,/USB/D1+*%
X108895000Y-87366000D03*
%TO.P,J6,B7,D-*%
%TO.N,/USB/D1-*%
X108895000Y-85866000D03*
%TO.P,J6,B8,SBU2*%
%TO.N,unconnected-(J6-SBU2-PadB8)*%
X108895000Y-84866000D03*
D26*
%TO.P,J6,B9,VBUS*%
%TO.N,USB_VBUS*%
X108895000Y-84216000D03*
%TO.P,J6,B12,GND*%
%TO.N,GND*%
X108895000Y-83416000D03*
D28*
%TO.P,J6,S1,SHIELD*%
%TO.N,Net-(J6-SHIELD)*%
X108320000Y-82296000D03*
D29*
X104140000Y-82296000D03*
D28*
X108320000Y-90936000D03*
D29*
X104140000Y-90936000D03*
%TD*%
D30*
%TO.P,L1,1,1*%
%TO.N,Net-(U11-SW)*%
X119530000Y-96815000D03*
%TO.P,L1,2,2*%
%TO.N,P3V3*%
X121730000Y-96815000D03*
%TD*%
D14*
%TO.P,C9,1*%
%TO.N,P1V2*%
X124035000Y-109010000D03*
%TO.P,C9,2*%
%TO.N,GND*%
X125585000Y-109010000D03*
%TD*%
%TO.P,C4,1*%
%TO.N,V_SYS*%
X111890000Y-103120000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X113440000Y-103120000D03*
%TD*%
D31*
%TO.P,L2,1,1*%
%TO.N,Net-(U1-SW)*%
X123572000Y-105338000D03*
%TO.P,L2,2,2*%
%TO.N,P1V2*%
X123572000Y-107538000D03*
%TD*%
D16*
%TO.P,C42,1*%
%TO.N,P3V3*%
X139210000Y-106130000D03*
%TO.P,C42,2*%
%TO.N,GND*%
X139210000Y-107680000D03*
%TD*%
D14*
%TO.P,C15,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X173160000Y-85950000D03*
%TO.P,C15,2*%
%TO.N,GND*%
X174710000Y-85950000D03*
%TD*%
D11*
%TO.P,R26,1*%
%TO.N,Net-(J7-CC2)*%
X168090000Y-82830000D03*
%TO.P,R26,2*%
%TO.N,USB_VBUS2*%
X166440000Y-82830000D03*
%TD*%
D24*
%TO.P,H2,1,1*%
%TO.N,GND*%
X182500000Y-77470000D03*
X182983274Y-76303274D03*
X182983274Y-78636726D03*
X184150000Y-75820000D03*
D25*
X184150000Y-77470000D03*
D24*
X184150000Y-79120000D03*
X185316726Y-76303274D03*
X185316726Y-78636726D03*
X185800000Y-77470000D03*
%TD*%
D11*
%TO.P,R40,1*%
%TO.N,/FPGA + SRAM/CDONE*%
X148230000Y-117310000D03*
%TO.P,R40,2*%
%TO.N,P3V3*%
X146580000Y-117310000D03*
%TD*%
D32*
%TO.P,J7,A1,GND*%
%TO.N,GND*%
X173380000Y-81020000D03*
%TO.P,J7,A4,VBUS*%
%TO.N,USB_VBUS2*%
X172580000Y-81020000D03*
D33*
%TO.P,J7,A5,CC1*%
%TO.N,Net-(J7-CC1)*%
X171430000Y-81020000D03*
%TO.P,J7,A6,D+*%
%TO.N,Net-(J7-D+-PadA6)*%
X170430000Y-81020000D03*
%TO.P,J7,A7,D-*%
%TO.N,Net-(J7-D--PadA7)*%
X169930000Y-81020000D03*
%TO.P,J7,A8,SBU1*%
%TO.N,unconnected-(J7-SBU1-PadA8)*%
X168930000Y-81020000D03*
D32*
%TO.P,J7,A9,VBUS*%
%TO.N,USB_VBUS2*%
X167780000Y-81020000D03*
%TO.P,J7,A12,GND*%
%TO.N,GND*%
X166980000Y-81020000D03*
%TO.P,J7,B1,GND*%
X166980000Y-81020000D03*
%TO.P,J7,B4,VBUS*%
%TO.N,USB_VBUS2*%
X167780000Y-81020000D03*
D33*
%TO.P,J7,B5,CC2*%
%TO.N,Net-(J7-CC2)*%
X168430000Y-81020000D03*
%TO.P,J7,B6,D+*%
%TO.N,Net-(J7-D+-PadA6)*%
X169430000Y-81020000D03*
%TO.P,J7,B7,D-*%
%TO.N,Net-(J7-D--PadA7)*%
X170930000Y-81020000D03*
%TO.P,J7,B8,SBU2*%
%TO.N,unconnected-(J7-SBU2-PadB8)*%
X171930000Y-81020000D03*
D32*
%TO.P,J7,B9,VBUS*%
%TO.N,USB_VBUS2*%
X172580000Y-81020000D03*
%TO.P,J7,B12,GND*%
%TO.N,GND*%
X173380000Y-81020000D03*
D34*
%TO.P,J7,S1,SHIELD*%
X174500000Y-80445000D03*
D35*
X174500000Y-76265000D03*
D34*
X165860000Y-80445000D03*
D35*
X165860000Y-76265000D03*
%TD*%
D12*
%TO.P,R33,1*%
%TO.N,/FPGA + SRAM/LED_G*%
X185620000Y-113260000D03*
%TO.P,R33,2*%
%TO.N,Net-(D3-GK)*%
X185620000Y-114910000D03*
%TD*%
D16*
%TO.P,C16,1*%
%TO.N,V_SYS*%
X114880000Y-91105000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X114880000Y-92655000D03*
%TD*%
D17*
%TO.P,R12,1*%
%TO.N,Net-(U1-FB)*%
X121030000Y-109010000D03*
%TO.P,R12,2*%
%TO.N,P1V2*%
X122680000Y-109010000D03*
%TD*%
D36*
%TO.P,D6,1,K*%
%TO.N,Net-(D6-K)*%
X109857500Y-104590000D03*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X108282500Y-104590000D03*
%TD*%
D37*
%TO.P,Y3,1,EN*%
%TO.N,unconnected-(Y3-EN-Pad1)*%
X156580000Y-79980000D03*
%TO.P,Y3,2,GND*%
%TO.N,GND*%
X154480000Y-79980000D03*
%TO.P,Y3,3,OUT*%
%TO.N,/USB/OSC_12MHz*%
X154480000Y-81630000D03*
%TO.P,Y3,4,Vdd*%
%TO.N,P3V3*%
X156580000Y-81630000D03*
%TD*%
D24*
%TO.P,H3,1,1*%
%TO.N,GND*%
X182500000Y-123190000D03*
X182983274Y-122023274D03*
X182983274Y-124356726D03*
X184150000Y-121540000D03*
D25*
X184150000Y-123190000D03*
D24*
X184150000Y-124840000D03*
X185316726Y-122023274D03*
X185316726Y-124356726D03*
X185800000Y-123190000D03*
%TD*%
D18*
%TO.P,U1,1,EN*%
%TO.N,EN*%
X120910000Y-107530000D03*
%TO.P,U1,2,GND*%
%TO.N,GND*%
X120910000Y-106580000D03*
%TO.P,U1,3,SW*%
%TO.N,Net-(U1-SW)*%
X120910000Y-105630000D03*
%TO.P,U1,4,VIN*%
%TO.N,V_SYS*%
X118635000Y-105630000D03*
%TO.P,U1,5,FB*%
%TO.N,Net-(U1-FB)*%
X118635000Y-107530000D03*
%TD*%
D38*
%TO.P,SW1,1,1*%
%TO.N,GND*%
X184150000Y-81190000D03*
%TO.P,SW1,2,2*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X184150000Y-88990000D03*
%TD*%
D11*
%TO.P,R48,1*%
%TO.N,Net-(U7-DO)*%
X138047500Y-90340000D03*
%TO.P,R48,2*%
%TO.N,P3V3*%
X136397500Y-90340000D03*
%TD*%
D16*
%TO.P,C7,1*%
%TO.N,V_SYS*%
X115540000Y-105800000D03*
%TO.P,C7,2*%
%TO.N,GND*%
X115540000Y-107350000D03*
%TD*%
D11*
%TO.P,R5,1*%
%TO.N,Net-(U9-ISET)*%
X109888000Y-97400000D03*
%TO.P,R5,2*%
%TO.N,GND*%
X108238000Y-97400000D03*
%TD*%
D16*
%TO.P,C6,1*%
%TO.N,P3V3*%
X122577500Y-99475000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X122577500Y-101025000D03*
%TD*%
D39*
%TO.P,U6,1,A15*%
%TO.N,/FPGA + SRAM/FPGA/A15*%
X164430000Y-110017500D03*
%TO.P,U6,2,A14*%
%TO.N,/FPGA + SRAM/FPGA/A14*%
X164930000Y-110017500D03*
%TO.P,U6,3,A13*%
%TO.N,/FPGA + SRAM/FPGA/A13*%
X165430000Y-110017500D03*
%TO.P,U6,4,A12*%
%TO.N,/FPGA + SRAM/FPGA/A12*%
X165930000Y-110017500D03*
%TO.P,U6,5,A11*%
%TO.N,/FPGA + SRAM/FPGA/A11*%
X166430000Y-110017500D03*
%TO.P,U6,6,A10*%
%TO.N,/FPGA + SRAM/FPGA/A10*%
X166930000Y-110017500D03*
%TO.P,U6,7,A9*%
%TO.N,/FPGA + SRAM/FPGA/A9*%
X167430000Y-110017500D03*
%TO.P,U6,8,A8*%
%TO.N,/FPGA + SRAM/FPGA/A8*%
X167930000Y-110017500D03*
%TO.P,U6,9,A19*%
%TO.N,/FPGA + SRAM/FPGA/A19*%
X168430000Y-110017500D03*
%TO.P,U6,10,NC*%
%TO.N,unconnected-(U6-NC-Pad10)*%
X168930000Y-110017500D03*
%TO.P,U6,11,WE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X169430000Y-110017500D03*
%TO.P,U6,12,CE2*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X169930000Y-110017500D03*
%TO.P,U6,13,NC*%
%TO.N,unconnected-(U6-NC-Pad13)*%
X170430000Y-110017500D03*
%TO.P,U6,14,UB#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X170930000Y-110017500D03*
%TO.P,U6,15,LB#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X171430000Y-110017500D03*
%TO.P,U6,16,A18*%
%TO.N,/FPGA + SRAM/FPGA/A18*%
X171930000Y-110017500D03*
%TO.P,U6,17,A17*%
%TO.N,/FPGA + SRAM/FPGA/A17*%
X172430000Y-110017500D03*
%TO.P,U6,18,A7*%
%TO.N,/FPGA + SRAM/FPGA/A7*%
X172930000Y-110017500D03*
%TO.P,U6,19,A6*%
%TO.N,/FPGA + SRAM/FPGA/A6*%
X173430000Y-110017500D03*
%TO.P,U6,20,A5*%
%TO.N,/FPGA + SRAM/FPGA/A5*%
X173930000Y-110017500D03*
%TO.P,U6,21,A4*%
%TO.N,/FPGA + SRAM/FPGA/A4*%
X174430000Y-110017500D03*
%TO.P,U6,22,A3*%
%TO.N,/FPGA + SRAM/FPGA/A3*%
X174930000Y-110017500D03*
%TO.P,U6,23,A2*%
%TO.N,/FPGA + SRAM/FPGA/A2*%
X175430000Y-110017500D03*
%TO.P,U6,24,A1*%
%TO.N,/FPGA + SRAM/FPGA/A1*%
X175930000Y-110017500D03*
%TO.P,U6,25,A0*%
%TO.N,/FPGA + SRAM/FPGA/A0*%
X175930000Y-90642500D03*
%TO.P,U6,26,CE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X175430000Y-90642500D03*
%TO.P,U6,27,VSS*%
%TO.N,GND*%
X174930000Y-90642500D03*
%TO.P,U6,28,OE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X174430000Y-90642500D03*
%TO.P,U6,29,DQ0*%
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X173930000Y-90642500D03*
%TO.P,U6,30,DQ8*%
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X173430000Y-90642500D03*
%TO.P,U6,31,DQ1*%
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X172930000Y-90642500D03*
%TO.P,U6,32,DQ9*%
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X172430000Y-90642500D03*
%TO.P,U6,33,DQ2*%
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X171930000Y-90642500D03*
%TO.P,U6,34,DQ10*%
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X171430000Y-90642500D03*
%TO.P,U6,35,DQ3*%
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X170930000Y-90642500D03*
%TO.P,U6,36,DQ11*%
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X170430000Y-90642500D03*
%TO.P,U6,37,VCC*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X169930000Y-90642500D03*
%TO.P,U6,38,DQ4*%
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X169430000Y-90642500D03*
%TO.P,U6,39,DQ12*%
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X168930000Y-90642500D03*
%TO.P,U6,40,DQ5*%
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X168430000Y-90642500D03*
%TO.P,U6,41,DQ13*%
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X167930000Y-90642500D03*
%TO.P,U6,42,DQ6*%
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X167430000Y-90642500D03*
%TO.P,U6,43,DQ14*%
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X166930000Y-90642500D03*
%TO.P,U6,44,DQ7*%
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X166430000Y-90642500D03*
%TO.P,U6,45,DQ15*%
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X165930000Y-90642500D03*
%TO.P,U6,46,VSS*%
%TO.N,GND*%
X165430000Y-90642500D03*
%TO.P,U6,47,NC*%
%TO.N,unconnected-(U6-NC-Pad47)*%
X164930000Y-90642500D03*
%TO.P,U6,48,A16*%
%TO.N,/FPGA + SRAM/FPGA/A16*%
X164430000Y-90642500D03*
%TD*%
D16*
%TO.P,C34,1*%
%TO.N,P5V*%
X119740000Y-92810000D03*
%TO.P,C34,2*%
%TO.N,GND*%
X119740000Y-94360000D03*
%TD*%
D17*
%TO.P,R55,1*%
%TO.N,V_SYS*%
X116480000Y-95440000D03*
%TO.P,R55,2*%
%TO.N,EN*%
X118130000Y-95440000D03*
%TD*%
D40*
%TO.P,U10,1,VI*%
%TO.N,V_SYS*%
X118642500Y-110487500D03*
%TO.P,U10,2,GND*%
%TO.N,GND*%
X118642500Y-111437500D03*
%TO.P,U10,3,EN*%
%TO.N,EN*%
X118642500Y-112387500D03*
%TO.P,U10,4,FB*%
%TO.N,P2V5*%
X120917500Y-112387500D03*
%TO.P,U10,5,SW*%
%TO.N,Net-(U10-SW)*%
X120917500Y-110487500D03*
%TD*%
D16*
%TO.P,C43,1*%
%TO.N,P3V3*%
X140670000Y-106130000D03*
%TO.P,C43,2*%
%TO.N,GND*%
X140670000Y-107680000D03*
%TD*%
D17*
%TO.P,R6,1*%
%TO.N,Net-(D6-A)*%
X108240000Y-106050000D03*
%TO.P,R6,2*%
%TO.N,V_SYS*%
X109890000Y-106050000D03*
%TD*%
D41*
%TO.P,U5,1,GPIN7*%
%TO.N,unconnected-(U5-GPIN7-Pad1)*%
X150236000Y-85245000D03*
%TO.P,U5,2,VL*%
%TO.N,P3V3*%
X150236000Y-85745000D03*
%TO.P,U5,3,GND*%
%TO.N,GND*%
X150236000Y-86245000D03*
%TO.P,U5,4,GPOUT0*%
%TO.N,unconnected-(U5-GPOUT0-Pad4)*%
X150236000Y-86745000D03*
%TO.P,U5,5,GPOUT1*%
%TO.N,unconnected-(U5-GPOUT1-Pad5)*%
X150236000Y-87245000D03*
%TO.P,U5,6,GPOUT2*%
%TO.N,unconnected-(U5-GPOUT2-Pad6)*%
X150236000Y-87745000D03*
%TO.P,U5,7,GPOUT3*%
%TO.N,unconnected-(U5-GPOUT3-Pad7)*%
X150236000Y-88245000D03*
%TO.P,U5,8,GPOUT4*%
%TO.N,unconnected-(U5-GPOUT4-Pad8)*%
X150236000Y-88745000D03*
D42*
%TO.P,U5,9,GPOUT5*%
%TO.N,unconnected-(U5-GPOUT5-Pad9)*%
X151666000Y-90175000D03*
%TO.P,U5,10,GPOUT6*%
%TO.N,unconnected-(U5-GPOUT6-Pad10)*%
X152166000Y-90175000D03*
%TO.P,U5,11,GPOUT7*%
%TO.N,unconnected-(U5-GPOUT7-Pad11)*%
X152666000Y-90175000D03*
%TO.P,U5,12,~{RES}*%
%TO.N,Net-(U5-~{RES})*%
X153166000Y-90175000D03*
%TO.P,U5,13,SCLK*%
%TO.N,/FPGA + SRAM/USB_H_SCK*%
X153666000Y-90175000D03*
%TO.P,U5,14,~{SS}*%
%TO.N,/FPGA + SRAM/USB_H_SS_B*%
X154166000Y-90175000D03*
%TO.P,U5,15,MISO*%
%TO.N,/FPGA + SRAM/USB_H_MISO*%
X154666000Y-90175000D03*
%TO.P,U5,16,MOSI*%
%TO.N,/FPGA + SRAM/USB_H_MOSI*%
X155166000Y-90175000D03*
D41*
%TO.P,U5,17,GPX*%
%TO.N,/FPGA + SRAM/USB_H_INT2*%
X156596000Y-88745000D03*
%TO.P,U5,18,INT*%
%TO.N,/FPGA + SRAM/USB_H_INT1*%
X156596000Y-88245000D03*
%TO.P,U5,19,GND*%
%TO.N,GND*%
X156596000Y-87745000D03*
%TO.P,U5,20,D-*%
%TO.N,Net-(U5-D-)*%
X156596000Y-87245000D03*
%TO.P,U5,21,D+*%
%TO.N,Net-(U5-D+)*%
X156596000Y-86745000D03*
%TO.P,U5,22,VBCOMP*%
%TO.N,unconnected-(U5-VBCOMP-Pad22)*%
X156596000Y-86245000D03*
%TO.P,U5,23,VCC*%
%TO.N,P3V3*%
X156596000Y-85745000D03*
%TO.P,U5,24,XI*%
%TO.N,/USB/OSC_12MHz*%
X156596000Y-85245000D03*
D42*
%TO.P,U5,25,XO*%
%TO.N,unconnected-(U5-XO-Pad25)*%
X155166000Y-83815000D03*
%TO.P,U5,26,GPIN0*%
%TO.N,unconnected-(U5-GPIN0-Pad26)*%
X154666000Y-83815000D03*
%TO.P,U5,27,GPIN1*%
%TO.N,unconnected-(U5-GPIN1-Pad27)*%
X154166000Y-83815000D03*
%TO.P,U5,28,GPIN2*%
%TO.N,unconnected-(U5-GPIN2-Pad28)*%
X153666000Y-83815000D03*
%TO.P,U5,29,GPIN3*%
%TO.N,unconnected-(U5-GPIN3-Pad29)*%
X153166000Y-83815000D03*
%TO.P,U5,30,GPIN4*%
%TO.N,unconnected-(U5-GPIN4-Pad30)*%
X152666000Y-83815000D03*
%TO.P,U5,31,GPIN5*%
%TO.N,unconnected-(U5-GPIN5-Pad31)*%
X152166000Y-83815000D03*
%TO.P,U5,32,GPIN6*%
%TO.N,unconnected-(U5-GPIN6-Pad32)*%
X151666000Y-83815000D03*
%TD*%
D11*
%TO.P,R41,1*%
%TO.N,/FPGA + SRAM/CDONE*%
X148225000Y-115850000D03*
%TO.P,R41,2*%
%TO.N,Net-(Q2-G)*%
X146575000Y-115850000D03*
%TD*%
D17*
%TO.P,R22,1*%
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X155897500Y-110025000D03*
%TO.P,R22,2*%
%TO.N,P3V3*%
X157547500Y-110025000D03*
%TD*%
D43*
%TO.P,U4,1,SW*%
%TO.N,Net-(U4-SW)*%
X116360000Y-93795000D03*
%TO.P,U4,2,GND*%
%TO.N,GND*%
X117310000Y-93795000D03*
%TO.P,U4,3,EN*%
%TO.N,EN*%
X118260000Y-93795000D03*
%TO.P,U4,4,V_{FB}*%
%TO.N,Net-(U4-V_{FB})*%
X118260000Y-91520000D03*
%TO.P,U4,5,V_{OUT}*%
%TO.N,P5V*%
X117310000Y-91520000D03*
%TO.P,U4,6,V_{IN}*%
%TO.N,V_SYS*%
X116360000Y-91520000D03*
%TD*%
D17*
%TO.P,R7,1*%
%TO.N,Net-(D2-A)*%
X108240000Y-101660000D03*
%TO.P,R7,2*%
%TO.N,V_SYS*%
X109890000Y-101660000D03*
%TD*%
D15*
%TO.P,L4,1,1*%
%TO.N,P3V3*%
X168620000Y-87340000D03*
%TO.P,L4,2,2*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X168620000Y-88915000D03*
%TD*%
D44*
%TO.P,U3,1,~{CS}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X149942500Y-111755000D03*
%TO.P,U3,2,DO/IO_{1}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X149942500Y-113025000D03*
%TO.P,U3,3,~{WP}/IO_{2}*%
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X149942500Y-114295000D03*
%TO.P,U3,4,GND*%
%TO.N,GND*%
X149942500Y-115565000D03*
%TO.P,U3,5,DI/IO_{0}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X157117500Y-115565000D03*
%TO.P,U3,6,CLK*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157117500Y-114295000D03*
%TO.P,U3,7,~{HOLD}/~{RESET}/IO_{3}*%
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X157117500Y-113025000D03*
%TO.P,U3,8,VCC*%
%TO.N,P3V3*%
X157117500Y-111755000D03*
%TD*%
D14*
%TO.P,C3,1*%
%TO.N,Net-(J6-SHIELD)*%
X107720000Y-80570000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X109270000Y-80570000D03*
%TD*%
D45*
%TO.P,U12,1,OUT*%
%TO.N,USB_VBUS2*%
X122520000Y-89560000D03*
%TO.P,U12,2,GND*%
%TO.N,GND*%
X121870000Y-89560000D03*
%TO.P,U12,3,NC*%
%TO.N,unconnected-(U12-NC-Pad3)*%
X121220000Y-89560000D03*
%TO.P,U12,4,IN*%
%TO.N,P5V*%
X121220000Y-91460000D03*
%TO.P,U12,5,GND*%
%TO.N,GND*%
X121870000Y-91460000D03*
%TO.P,U12,6,EN*%
%TO.N,P5V*%
X122520000Y-91460000D03*
%TD*%
D22*
%TO.P,C39,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X167185000Y-88870000D03*
%TO.P,C39,2*%
%TO.N,GND*%
X165635000Y-88870000D03*
%TD*%
D11*
%TO.P,R9,1*%
%TO.N,GND*%
X120607500Y-102695000D03*
%TO.P,R9,2*%
%TO.N,Net-(U11-FB)*%
X118957500Y-102695000D03*
%TD*%
D46*
%TO.P,J1,1,Pin_1*%
%TO.N,USB_VBUS*%
X111760000Y-76200000D03*
D47*
%TO.P,J1,2,Pin_2*%
%TO.N,EN*%
X114300000Y-76200000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,USB_VBUS2*%
X116840000Y-76200000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_T8*%
X119380000Y-76200000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_T7*%
X121920000Y-76200000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_T6*%
X124460000Y-76200000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_T5*%
X127000000Y-76200000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_T4*%
X129540000Y-76200000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_T3*%
X132080000Y-76200000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_T2*%
X134620000Y-76200000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_T1*%
X137160000Y-76200000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,GND*%
X139700000Y-76200000D03*
%TD*%
D10*
%TO.P,R16,1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X160377500Y-113065000D03*
%TO.P,R16,2*%
%TO.N,P3V3*%
X160377500Y-111415000D03*
%TD*%
%TO.P,R18,1*%
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X158917500Y-113055000D03*
%TO.P,R18,2*%
%TO.N,P3V3*%
X158917500Y-111405000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,Net-(J6-CC1)*%
X110710000Y-84920000D03*
%TO.P,R10,2*%
%TO.N,GND*%
X110710000Y-83270000D03*
%TD*%
D24*
%TO.P,H4,1,1*%
%TO.N,GND*%
X103760000Y-123190000D03*
X104243274Y-122023274D03*
X104243274Y-124356726D03*
X105410000Y-121540000D03*
D25*
X105410000Y-123190000D03*
D24*
X105410000Y-124840000D03*
X106576726Y-122023274D03*
X106576726Y-124356726D03*
X107060000Y-123190000D03*
%TD*%
D48*
%TO.P,U8,1,GND*%
%TO.N,GND*%
X133520000Y-96580000D03*
%TO.P,U8,2,OSCI*%
%TO.N,/USB/OSC_12MHz*%
X133520000Y-97080000D03*
%TO.P,U8,3,OSCO*%
%TO.N,unconnected-(U8-OSCO-Pad3)*%
X133520000Y-97580000D03*
%TO.P,U8,4,VPHY*%
%TO.N,Net-(U8-VPHY)*%
X133520000Y-98080000D03*
%TO.P,U8,5,GND*%
%TO.N,GND*%
X133520000Y-98580000D03*
%TO.P,U8,6,REF*%
%TO.N,Net-(U8-REF)*%
X133520000Y-99080000D03*
%TO.P,U8,7,DM*%
%TO.N,/USB/D1-*%
X133520000Y-99580000D03*
%TO.P,U8,8,DP*%
%TO.N,/USB/D1+*%
X133520000Y-100080000D03*
%TO.P,U8,9,VPLL*%
%TO.N,Net-(U8-VPLL)*%
X133520000Y-100580000D03*
%TO.P,U8,10,AGND*%
%TO.N,GND*%
X133520000Y-101080000D03*
%TO.P,U8,11,GND*%
X133520000Y-101580000D03*
%TO.P,U8,12,VCORE*%
%TO.N,/USB/1.8V*%
X133520000Y-102080000D03*
%TO.P,U8,13,TEST*%
%TO.N,GND*%
X133520000Y-102580000D03*
%TO.P,U8,14,~{RESET}*%
%TO.N,Net-(U8-~{RESET})*%
X133520000Y-103080000D03*
%TO.P,U8,15,GND*%
%TO.N,GND*%
X133520000Y-103580000D03*
%TO.P,U8,16,ADBUS0*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X133520000Y-104080000D03*
D49*
%TO.P,U8,17,ADBUS1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X134220000Y-104780000D03*
%TO.P,U8,18,ADBUS2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X134720000Y-104780000D03*
%TO.P,U8,19,ADBUS3*%
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X135220000Y-104780000D03*
%TO.P,U8,20,VCCIO*%
%TO.N,P3V3*%
X135720000Y-104780000D03*
%TO.P,U8,21,ADBUS4*%
%TO.N,unconnected-(U8-ADBUS4-Pad21)*%
X136220000Y-104780000D03*
%TO.P,U8,22,ADBUS5*%
%TO.N,unconnected-(U8-ADBUS5-Pad22)*%
X136720000Y-104780000D03*
%TO.P,U8,23,ADBUS6*%
%TO.N,unconnected-(U8-ADBUS6-Pad23)*%
X137220000Y-104780000D03*
%TO.P,U8,24,ADBUS7*%
%TO.N,unconnected-(U8-ADBUS7-Pad24)*%
X137720000Y-104780000D03*
%TO.P,U8,25,GND*%
%TO.N,GND*%
X138220000Y-104780000D03*
%TO.P,U8,26,ACBUS0*%
%TO.N,unconnected-(U8-ACBUS0-Pad26)*%
X138720000Y-104780000D03*
%TO.P,U8,27,ACBUS1*%
%TO.N,unconnected-(U8-ACBUS1-Pad27)*%
X139220000Y-104780000D03*
%TO.P,U8,28,ACBUS2*%
%TO.N,unconnected-(U8-ACBUS2-Pad28)*%
X139720000Y-104780000D03*
%TO.P,U8,29,ACBUS3*%
%TO.N,unconnected-(U8-ACBUS3-Pad29)*%
X140220000Y-104780000D03*
%TO.P,U8,30,ACBUS4*%
%TO.N,unconnected-(U8-ACBUS4-Pad30)*%
X140720000Y-104780000D03*
%TO.P,U8,31,VCCIO*%
%TO.N,P3V3*%
X141220000Y-104780000D03*
%TO.P,U8,32,ACBUS5*%
%TO.N,unconnected-(U8-ACBUS5-Pad32)*%
X141720000Y-104780000D03*
D48*
%TO.P,U8,33,ACBUS6*%
%TO.N,unconnected-(U8-ACBUS6-Pad33)*%
X142420000Y-104080000D03*
%TO.P,U8,34,ACBUS7*%
%TO.N,unconnected-(U8-ACBUS7-Pad34)*%
X142420000Y-103580000D03*
%TO.P,U8,35,GND*%
%TO.N,GND*%
X142420000Y-103080000D03*
%TO.P,U8,36,~{SUSPEND}*%
%TO.N,unconnected-(U8-~{SUSPEND}-Pad36)*%
X142420000Y-102580000D03*
%TO.P,U8,37,VCORE*%
%TO.N,/USB/1.8V*%
X142420000Y-102080000D03*
%TO.P,U8,38,BDBUS0*%
%TO.N,/FPGA + SRAM/FIFO0*%
X142420000Y-101580000D03*
%TO.P,U8,39,BDBUS1*%
%TO.N,/FPGA + SRAM/FIFO1*%
X142420000Y-101080000D03*
%TO.P,U8,40,BDBUS2*%
%TO.N,/FPGA + SRAM/FIFO2*%
X142420000Y-100580000D03*
%TO.P,U8,41,BDBUS3*%
%TO.N,/FPGA + SRAM/FIFO3*%
X142420000Y-100080000D03*
%TO.P,U8,42,VCCIO*%
%TO.N,P3V3*%
X142420000Y-99580000D03*
%TO.P,U8,43,BDBUS4*%
%TO.N,/FPGA + SRAM/FIFO4*%
X142420000Y-99080000D03*
%TO.P,U8,44,BDBUS5*%
%TO.N,/FPGA + SRAM/FIFO5*%
X142420000Y-98580000D03*
%TO.P,U8,45,BDBUS6*%
%TO.N,/FPGA + SRAM/FIFO6*%
X142420000Y-98080000D03*
%TO.P,U8,46,BDBUS7*%
%TO.N,/FPGA + SRAM/FIFO7*%
X142420000Y-97580000D03*
%TO.P,U8,47,GND*%
%TO.N,GND*%
X142420000Y-97080000D03*
%TO.P,U8,48,BCBUS0*%
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X142420000Y-96580000D03*
D49*
%TO.P,U8,49,VREGOUT*%
%TO.N,/USB/1.8V*%
X141720000Y-95880000D03*
%TO.P,U8,50,VREGIN*%
%TO.N,P3V3*%
X141220000Y-95880000D03*
%TO.P,U8,51,GND*%
%TO.N,GND*%
X140720000Y-95880000D03*
%TO.P,U8,52,BCBUS1*%
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X140220000Y-95880000D03*
%TO.P,U8,53,BCBUS2*%
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X139720000Y-95880000D03*
%TO.P,U8,54,BCBUS3*%
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X139220000Y-95880000D03*
%TO.P,U8,55,BCBUS4*%
%TO.N,P3V3*%
X138720000Y-95880000D03*
%TO.P,U8,56,VCCIO*%
X138220000Y-95880000D03*
%TO.P,U8,57,BCBUS5*%
%TO.N,unconnected-(U8-BCBUS5-Pad57)*%
X137720000Y-95880000D03*
%TO.P,U8,58,BCBUS6*%
%TO.N,unconnected-(U8-BCBUS6-Pad58)*%
X137220000Y-95880000D03*
%TO.P,U8,59,BCBUS7*%
%TO.N,unconnected-(U8-BCBUS7-Pad59)*%
X136720000Y-95880000D03*
%TO.P,U8,60,~{PWREN}*%
%TO.N,unconnected-(U8-~{PWREN}-Pad60)*%
X136220000Y-95880000D03*
%TO.P,U8,61,EEDATA*%
%TO.N,Net-(U7-DI)*%
X135720000Y-95880000D03*
%TO.P,U8,62,EECLK*%
%TO.N,Net-(U7-CLK)*%
X135220000Y-95880000D03*
%TO.P,U8,63,EECS*%
%TO.N,Net-(U7-CS)*%
X134720000Y-95880000D03*
%TO.P,U8,64,VCORE*%
%TO.N,/USB/1.8V*%
X134220000Y-95880000D03*
D50*
%TO.P,U8,65,GND*%
%TO.N,GND*%
X137970000Y-100330000D03*
%TD*%
D31*
%TO.P,L3,1,1*%
%TO.N,V_SYS*%
X112400000Y-91650000D03*
%TO.P,L3,2,2*%
%TO.N,Net-(U4-SW)*%
X112400000Y-93850000D03*
%TD*%
D21*
%TO.P,C66,1*%
%TO.N,P3V3*%
X158370000Y-81855000D03*
%TO.P,C66,2*%
%TO.N,GND*%
X158370000Y-80305000D03*
%TD*%
D51*
%TO.P,JP2,1,A*%
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X156945000Y-118920000D03*
%TO.P,JP2,2,B*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X150215000Y-118920000D03*
%TD*%
D16*
%TO.P,C38,1*%
%TO.N,P3V3*%
X136290000Y-106130000D03*
%TO.P,C38,2*%
%TO.N,GND*%
X136290000Y-107680000D03*
%TD*%
D17*
%TO.P,R27,1*%
%TO.N,Net-(J7-CC1)*%
X172270000Y-82830000D03*
%TO.P,R27,2*%
%TO.N,USB_VBUS2*%
X173920000Y-82830000D03*
%TD*%
D11*
%TO.P,R53,1*%
%TO.N,Net-(U9-TS)*%
X109890000Y-98860000D03*
%TO.P,R53,2*%
%TO.N,GND*%
X108240000Y-98860000D03*
%TD*%
D10*
%TO.P,R37,1*%
%TO.N,Net-(U7-DO)*%
X140010000Y-93575000D03*
%TO.P,R37,2*%
%TO.N,Net-(U7-DI)*%
X140010000Y-91925000D03*
%TD*%
D46*
%TO.P,J4,1,Pin_1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X149860000Y-124460000D03*
D47*
%TO.P,J4,2,Pin_2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X152400000Y-124460000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X154940000Y-124460000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157480000Y-124460000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,P3V3*%
X160020000Y-124460000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,GND*%
X162560000Y-124460000D03*
%TD*%
D16*
%TO.P,C5,1*%
%TO.N,V_SYS*%
X115530000Y-100210000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X115530000Y-101760000D03*
%TD*%
D14*
%TO.P,C14,1*%
%TO.N,P3V3*%
X145740000Y-105890000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X147290000Y-105890000D03*
%TD*%
D21*
%TO.P,C68,1*%
%TO.N,P3V3*%
X158360000Y-84825000D03*
%TO.P,C68,2*%
%TO.N,GND*%
X158360000Y-83275000D03*
%TD*%
D52*
%TO.P,J3,1,Pin_1*%
%TO.N,V_BAT*%
X105390000Y-99250000D03*
D53*
%TO.P,J3,2,Pin_2*%
%TO.N,GND*%
X105390000Y-101250000D03*
%TD*%
D12*
%TO.P,R11,1*%
%TO.N,Net-(J6-CC2)*%
X110720000Y-88310000D03*
%TO.P,R11,2*%
%TO.N,GND*%
X110720000Y-89960000D03*
%TD*%
D54*
%TO.P,U9,1,TS*%
%TO.N,Net-(U9-TS)*%
X111207500Y-99510000D03*
%TO.P,U9,2,BAT*%
%TO.N,V_BAT*%
X111207500Y-100010000D03*
%TO.P,U9,3,BAT*%
X111207500Y-100510000D03*
%TO.P,U9,4,CE*%
%TO.N,GND*%
X111207500Y-101010000D03*
D55*
%TO.P,U9,5,EN2*%
%TO.N,V_SYS*%
X111920000Y-101722500D03*
%TO.P,U9,6,EN1*%
%TO.N,GND*%
X112420000Y-101722500D03*
%TO.P,U9,7,PGOOD*%
%TO.N,Net-(D2-K)*%
X112920000Y-101722500D03*
%TO.P,U9,8,VSS*%
%TO.N,GND*%
X113420000Y-101722500D03*
D54*
%TO.P,U9,9,CHG*%
%TO.N,Net-(D6-K)*%
X114132500Y-101010000D03*
%TO.P,U9,10,OUT*%
%TO.N,V_SYS*%
X114132500Y-100510000D03*
%TO.P,U9,11,OUT*%
X114132500Y-100010000D03*
%TO.P,U9,12,ILIM*%
%TO.N,Net-(U9-ILIM)*%
X114132500Y-99510000D03*
D55*
%TO.P,U9,13,IN*%
%TO.N,USB_VBUS*%
X113420000Y-98797500D03*
%TO.P,U9,14,TMR*%
%TO.N,GND*%
X112920000Y-98797500D03*
%TO.P,U9,15,TD*%
X112420000Y-98797500D03*
%TO.P,U9,16,ISET*%
%TO.N,Net-(U9-ISET)*%
X111920000Y-98797500D03*
D56*
%TO.P,U9,17,VSS*%
%TO.N,GND*%
X112080000Y-99670000D03*
X112080000Y-100850000D03*
D57*
X112670000Y-100260000D03*
D56*
X113260000Y-99670000D03*
X113260000Y-100850000D03*
%TD*%
D46*
%TO.P,J8,1,Pin_1*%
%TO.N,V_BAT*%
X111760000Y-124460000D03*
D47*
%TO.P,J8,2,Pin_2*%
%TO.N,P3V3*%
X114300000Y-124460000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,GND*%
X116840000Y-124460000D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_B10*%
X119380000Y-124460000D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_B9*%
X121920000Y-124460000D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_B8*%
X124460000Y-124460000D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_B7*%
X127000000Y-124460000D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_B6*%
X129540000Y-124460000D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_B5*%
X132080000Y-124460000D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_B4*%
X134620000Y-124460000D03*
%TO.P,J8,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_B3*%
X137160000Y-124460000D03*
%TO.P,J8,12,Pin_12*%
%TO.N,/FPGA + SRAM/IO_B2*%
X139700000Y-124460000D03*
%TO.P,J8,13,Pin_13*%
%TO.N,/FPGA + SRAM/IO_B1*%
X142240000Y-124460000D03*
%TO.P,J8,14,Pin_14*%
%TO.N,GND*%
X144780000Y-124460000D03*
%TD*%
D22*
%TO.P,C55,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X167185000Y-85940000D03*
%TO.P,C55,2*%
%TO.N,GND*%
X165635000Y-85940000D03*
%TD*%
D17*
%TO.P,R39,1*%
%TO.N,GND*%
X116490000Y-89880000D03*
%TO.P,R39,2*%
%TO.N,Net-(U4-V_{FB})*%
X118140000Y-89880000D03*
%TD*%
D36*
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X109855000Y-103130000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X108280000Y-103130000D03*
%TD*%
D11*
%TO.P,R17,1*%
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X148220000Y-114390000D03*
%TO.P,R17,2*%
%TO.N,P3V3*%
X146570000Y-114390000D03*
%TD*%
D58*
%TO.P,D3,1,BA*%
%TO.N,P3V3*%
X183100000Y-119635000D03*
D59*
%TO.P,D3,2,RA*%
X184150000Y-119635000D03*
D58*
%TO.P,D3,3,GA*%
X185200000Y-119635000D03*
%TO.P,D3,4,GK*%
%TO.N,Net-(D3-GK)*%
X185200000Y-116585000D03*
D59*
%TO.P,D3,5,RK*%
%TO.N,Net-(D3-RK)*%
X184150000Y-116585000D03*
D58*
%TO.P,D3,6,BK*%
%TO.N,Net-(D3-BK)*%
X183100000Y-116585000D03*
%TD*%
D11*
%TO.P,R15,1*%
%TO.N,Net-(J7-D--PadA7)*%
X159930000Y-87720000D03*
%TO.P,R15,2*%
%TO.N,Net-(U5-D-)*%
X158280000Y-87720000D03*
%TD*%
D16*
%TO.P,C35,1*%
%TO.N,P5V*%
X121200000Y-92810000D03*
%TO.P,C35,2*%
%TO.N,GND*%
X121200000Y-94360000D03*
%TD*%
D36*
%TO.P,D4,1,K*%
%TO.N,GND*%
X151220000Y-110030000D03*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X149645000Y-110030000D03*
%TD*%
D21*
%TO.P,C13,1*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X181300000Y-84275000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X181300000Y-82725000D03*
%TD*%
D60*
%TO.N,P3V3*%
X151500000Y-99200000D03*
X181300000Y-88140000D03*
X160370000Y-110810000D03*
X151890000Y-91930000D03*
X155720000Y-81630000D03*
X169310000Y-87340000D03*
X132990000Y-94200000D03*
X151500000Y-101600000D03*
X142880000Y-114190000D03*
X159050000Y-81850000D03*
X142880000Y-113170000D03*
X153900000Y-98400000D03*
X168620000Y-86690000D03*
X141220000Y-104170000D03*
X148480000Y-84570000D03*
X182490000Y-119640000D03*
X185810000Y-119640000D03*
X121210000Y-104150000D03*
X143046476Y-99542694D03*
X123260000Y-99470000D03*
X158100000Y-104400000D03*
X157560000Y-110710000D03*
X143990000Y-102580000D03*
X134460000Y-94200000D03*
X145970000Y-117310000D03*
X157120000Y-111220000D03*
X153900000Y-102400000D03*
X135730000Y-104170000D03*
X145080000Y-105890000D03*
X135790000Y-90340000D03*
X135790000Y-88880000D03*
X138720000Y-95270000D03*
X122570000Y-96820000D03*
X155500000Y-100000000D03*
X159040000Y-84830000D03*
X141220000Y-96490000D03*
X138220000Y-95270000D03*
%TO.N,GND*%
X132920000Y-103580000D03*
X159050000Y-80300000D03*
X140720000Y-95280000D03*
X109930000Y-80570000D03*
X107630000Y-98860000D03*
X110720000Y-90570000D03*
X147810000Y-104240000D03*
X121210000Y-102700000D03*
X115510000Y-112890000D03*
X155340000Y-79980000D03*
X153900000Y-99200000D03*
X121870000Y-91990000D03*
X138650000Y-88880000D03*
D61*
X132080000Y-96520000D03*
X111760000Y-96520000D03*
X137160000Y-119380000D03*
D60*
X117320000Y-94670000D03*
X183190000Y-81190000D03*
X152300000Y-100000000D03*
X134084395Y-102580000D03*
X154700000Y-100000000D03*
D61*
X147320000Y-119380000D03*
X116840000Y-119380000D03*
D60*
X149940000Y-116100000D03*
X157680000Y-83270000D03*
X122580000Y-101680000D03*
X135640000Y-102660000D03*
D61*
X182880000Y-96520000D03*
D60*
X135610000Y-107680000D03*
D61*
X162535248Y-88854186D03*
X127000000Y-111760000D03*
D60*
X139230000Y-92770000D03*
X181300000Y-82070000D03*
X152300000Y-99200000D03*
D61*
X127000000Y-88900000D03*
D60*
X185110000Y-81190000D03*
X141350000Y-107680000D03*
D61*
X132080000Y-104140000D03*
X132080000Y-119380000D03*
X162560000Y-119380000D03*
D60*
X163530000Y-82160000D03*
X135640000Y-98000000D03*
X140300000Y-102660000D03*
X152300000Y-101600000D03*
D61*
X111760000Y-88900000D03*
D60*
X164980000Y-87410000D03*
X126240000Y-109010000D03*
D61*
X116840000Y-81280000D03*
D60*
X132910000Y-101580000D03*
X109930000Y-92650000D03*
X175370000Y-85950000D03*
X121780000Y-106580000D03*
X110710000Y-82660000D03*
X106870000Y-95390000D03*
X153900000Y-101600000D03*
D61*
X172720000Y-111760000D03*
D60*
X146630000Y-105890000D03*
X119740000Y-95020000D03*
D61*
X137160000Y-111760000D03*
X177800000Y-104140000D03*
D60*
X115880000Y-89880000D03*
D61*
X167640000Y-119380000D03*
X127000000Y-81280000D03*
D60*
X152300000Y-102400000D03*
X114200000Y-92650000D03*
X164980000Y-88870000D03*
D61*
X121920000Y-81280000D03*
D60*
X148480000Y-87430000D03*
D61*
X162560000Y-81280000D03*
D60*
X114070000Y-95220000D03*
D61*
X121920000Y-119380000D03*
D60*
X153620000Y-79980000D03*
D61*
X162560000Y-111760000D03*
D60*
X117460000Y-109010000D03*
D61*
X177800000Y-111760000D03*
D60*
X124020000Y-109990000D03*
D61*
X172720000Y-119380000D03*
D60*
X121870000Y-89030000D03*
X159040000Y-83280000D03*
X132910000Y-101080000D03*
X117710000Y-98780000D03*
X121200000Y-95020000D03*
X175370000Y-88870000D03*
D61*
X111760000Y-81280000D03*
X111760000Y-111760000D03*
X182880000Y-104140000D03*
D60*
X132910000Y-98580000D03*
D61*
X111760000Y-119380000D03*
D60*
X151862500Y-110030000D03*
D61*
X132080000Y-111760000D03*
X142194186Y-81295008D03*
D60*
X157690000Y-80300000D03*
D61*
X127000000Y-104140000D03*
D60*
X164980000Y-85940000D03*
D61*
X127000000Y-119380000D03*
D60*
X155610000Y-87750000D03*
D61*
X132080000Y-81280000D03*
X167640000Y-111760000D03*
X177800000Y-88900000D03*
D60*
X154700000Y-99200000D03*
D61*
X177800000Y-119380000D03*
D60*
X154700000Y-101600000D03*
D61*
X132080000Y-88900000D03*
D60*
X140300000Y-98000000D03*
X115540000Y-108010000D03*
X119510000Y-111440000D03*
D61*
X177800000Y-96520000D03*
D60*
X153900000Y-100000000D03*
D61*
X177800000Y-81280000D03*
D60*
X132910000Y-96580000D03*
X143030000Y-103080000D03*
D61*
X147320000Y-81280000D03*
D60*
X115530000Y-102420000D03*
X175370000Y-87410000D03*
X143030000Y-97080000D03*
X138220000Y-104170000D03*
%TO.N,V_SYS*%
X117000000Y-105150000D03*
X111730000Y-90940000D03*
X115870000Y-95440000D03*
X116260000Y-99680000D03*
X115510000Y-110030000D03*
X116260000Y-100730000D03*
X113080000Y-90940000D03*
X114880000Y-90450000D03*
X111230000Y-103120000D03*
X115540000Y-105140000D03*
X116970000Y-110030000D03*
X109890000Y-100970000D03*
X110500000Y-106050000D03*
X118660000Y-99820000D03*
%TO.N,P1V2*%
X155500000Y-102400000D03*
X122700000Y-106830000D03*
X124440000Y-106830000D03*
X151500000Y-102400000D03*
X151500000Y-98400000D03*
X155500000Y-98400000D03*
%TO.N,P2V5*%
X124018497Y-111545078D03*
X157100000Y-96800000D03*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X154700000Y-97600000D03*
X182800000Y-89000000D03*
%TO.N,USB_VBUS2*%
X165080000Y-82160000D03*
X173920000Y-82150000D03*
X122520000Y-89020000D03*
X166440000Y-82150000D03*
%TO.N,/USB/1.8V*%
X141720000Y-95280000D03*
%TO.N,Net-(U8-VPHY)*%
X134110000Y-98080000D03*
%TO.N,Net-(U8-VPLL)*%
X134050000Y-100590000D03*
%TO.N,/FPGA + SRAM/SD_CLK*%
X149900000Y-102400000D03*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X149100000Y-103200000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X150700000Y-102400000D03*
%TO.N,/SD MMC/SD_CMD*%
X149900000Y-103200000D03*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X150700000Y-103200000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X149100000Y-102400000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X150970000Y-113020000D03*
X134670133Y-105392219D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X149942760Y-111226781D03*
X157200000Y-105325000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X134120137Y-105389567D03*
X154490000Y-117390000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157840000Y-121610000D03*
X133520000Y-104410000D03*
%TO.N,/FPGA + SRAM/IO_T3*%
X150399479Y-92600521D03*
X150700000Y-98400000D03*
%TO.N,EN*%
X117000000Y-106800000D03*
%TO.N,/FPGA + SRAM/IO_T1*%
X152300000Y-98400000D03*
X150400000Y-91400000D03*
%TO.N,/FPGA + SRAM/IO_T4*%
X150400000Y-93200000D03*
X150700000Y-97600000D03*
%TO.N,/FPGA + SRAM/IO_T2*%
X151500000Y-97600000D03*
X150400000Y-92000000D03*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X156950000Y-118150000D03*
X135220135Y-105391775D03*
%TO.N,Net-(U8-REF)*%
X134300000Y-99610000D03*
%TO.N,Net-(U8-~{RESET})*%
X134070000Y-103130000D03*
%TO.N,/FPGA + SRAM/LED_B*%
X151500000Y-103200000D03*
X182690000Y-112650000D03*
%TO.N,/FPGA + SRAM/LED_G*%
X185620000Y-112650000D03*
X153900000Y-104800000D03*
%TO.N,/FPGA + SRAM/LED_R*%
X184150000Y-112640000D03*
X152300000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X155500000Y-99200000D03*
X166100030Y-106300000D03*
%TO.N,/FPGA + SRAM/FPGA/A9*%
X163900000Y-106100000D03*
X156300000Y-102400000D03*
%TO.N,/FPGA + SRAM/FPGA/A8*%
X164450000Y-106000000D03*
X155500000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A17*%
X156300000Y-97600000D03*
X169399892Y-106310556D03*
%TO.N,/FPGA + SRAM/FPGA/A14*%
X161150000Y-106600000D03*
X153100000Y-104000000D03*
%TO.N,/FPGA + SRAM/FPGA/A15*%
X160600000Y-106700000D03*
X155100000Y-104900000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X156300000Y-99200000D03*
X166650033Y-106200000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X154700000Y-98400000D03*
X167750000Y-106600000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X156300000Y-98400000D03*
X168299906Y-106500000D03*
%TO.N,/FPGA + SRAM/FPGA/A13*%
X161700000Y-106500000D03*
X153900000Y-104000000D03*
%TO.N,/FPGA + SRAM/FIFO0*%
X146610000Y-101580000D03*
X150700000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A18*%
X155500000Y-97600000D03*
X168858487Y-106407428D03*
%TO.N,/FPGA + SRAM/FIFO4*%
X146053958Y-99575000D03*
X150700000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/A11*%
X155500000Y-103200000D03*
X162800012Y-106300000D03*
%TO.N,/FPGA + SRAM/FIFO5*%
X151500000Y-100000000D03*
X146603960Y-99575001D03*
%TO.N,/FPGA + SRAM/FPGA/A19*%
X165000000Y-105900000D03*
X156300000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A12*%
X162250000Y-106400000D03*
X154700000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/A10*%
X163350000Y-106200000D03*
X154700000Y-102400000D03*
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X150700000Y-99200000D03*
X148480000Y-98775000D03*
%TO.N,/USB/OSC_12MHz*%
X153470000Y-81630000D03*
X134130000Y-97080000D03*
%TD*%
D62*
%TO.N,P3V3*%
X121730000Y-96815000D02*
X122577500Y-97662500D01*
D63*
X121205000Y-104155000D02*
X121210000Y-104150000D01*
X157560000Y-110037500D02*
X157547500Y-110025000D01*
X169310000Y-87340000D02*
X168620000Y-87340000D01*
D64*
X138220000Y-95270000D02*
X138220000Y-95880000D01*
D65*
X146575000Y-112930000D02*
X146575000Y-113680000D01*
D63*
X158365000Y-84830000D02*
X158360000Y-84825000D01*
X157120000Y-111220000D02*
X157120000Y-111752500D01*
X135790000Y-88880000D02*
X136447500Y-88880000D01*
D62*
X122577500Y-97662500D02*
X122577500Y-99475000D01*
D65*
X158567500Y-111755000D02*
X158917500Y-111405000D01*
D66*
X185200000Y-119635000D02*
X184150000Y-119635000D01*
D63*
X157560000Y-110710000D02*
X157560000Y-110037500D01*
X121735000Y-96820000D02*
X121730000Y-96815000D01*
X145841500Y-105788500D02*
X145841500Y-103571500D01*
X159040000Y-84830000D02*
X158365000Y-84830000D01*
D65*
X146575000Y-114385000D02*
X146570000Y-114390000D01*
D63*
X142880000Y-113170000D02*
X142880000Y-113680000D01*
D67*
X142880000Y-113680000D02*
X146575000Y-113680000D01*
D63*
X145970000Y-117310000D02*
X146580000Y-117310000D01*
D64*
X156596000Y-85745000D02*
X157440000Y-85745000D01*
X141220000Y-104170000D02*
X141220000Y-104780000D01*
D63*
X181300000Y-88140000D02*
X181300000Y-87525000D01*
D64*
X141220000Y-105580000D02*
X140670000Y-106130000D01*
X135720000Y-104780000D02*
X135720000Y-104180000D01*
D68*
X155100000Y-100400000D02*
X155500000Y-100000000D01*
D67*
X134575000Y-93720000D02*
X134450000Y-93595000D01*
D63*
X158375000Y-81850000D02*
X158370000Y-81855000D01*
X122570000Y-96820000D02*
X121735000Y-96820000D01*
X160370000Y-110810000D02*
X160370000Y-111407500D01*
D68*
X153900000Y-102400000D02*
X153500000Y-102000000D01*
D63*
X185205000Y-119640000D02*
X185200000Y-119635000D01*
X159050000Y-81850000D02*
X158375000Y-81850000D01*
D64*
X138720000Y-95270000D02*
X138720000Y-95880000D01*
D63*
X134460000Y-93605000D02*
X134450000Y-93595000D01*
D62*
X139210000Y-106130000D02*
X140670000Y-106130000D01*
D63*
X151890000Y-91930000D02*
X151280000Y-91930000D01*
D64*
X157440000Y-85745000D02*
X158360000Y-84825000D01*
D62*
X137750000Y-106130000D02*
X139210000Y-106130000D01*
D64*
X149003820Y-85745000D02*
X150236000Y-85745000D01*
X143009170Y-99580000D02*
X142420000Y-99580000D01*
D66*
X160367500Y-111405000D02*
X160377500Y-111415000D01*
D64*
X135720000Y-104780000D02*
X135720000Y-105560000D01*
D63*
X157120000Y-111752500D02*
X157117500Y-111755000D01*
X120607500Y-104155000D02*
X121205000Y-104155000D01*
D65*
X157117500Y-111755000D02*
X158567500Y-111755000D01*
D63*
X145080000Y-105890000D02*
X145740000Y-105890000D01*
D65*
X136447500Y-90290000D02*
X136397500Y-90340000D01*
D64*
X135720000Y-104180000D02*
X135730000Y-104170000D01*
D66*
X184150000Y-119635000D02*
X183100000Y-119635000D01*
D63*
X122582500Y-99470000D02*
X122577500Y-99475000D01*
X168620000Y-86690000D02*
X168620000Y-87340000D01*
X134460000Y-94200000D02*
X134460000Y-93605000D01*
D65*
X136447500Y-88880000D02*
X136447500Y-90290000D01*
D63*
X132990000Y-94200000D02*
X132990000Y-93595000D01*
X160370000Y-111407500D02*
X160377500Y-111415000D01*
D68*
X151500000Y-99200000D02*
X151900000Y-99600000D01*
D63*
X135790000Y-90340000D02*
X136397500Y-90340000D01*
X142880000Y-114190000D02*
X142880000Y-113680000D01*
X156580000Y-81630000D02*
X158145000Y-81630000D01*
X145841500Y-103571500D02*
X144850000Y-102580000D01*
X158145000Y-81630000D02*
X158370000Y-81855000D01*
D64*
X143046476Y-99542694D02*
X143009170Y-99580000D01*
X148480000Y-85221180D02*
X149003820Y-85745000D01*
D68*
X157500000Y-104400000D02*
X158100000Y-104400000D01*
D63*
X182490000Y-119640000D02*
X183095000Y-119640000D01*
D64*
X135720000Y-105560000D02*
X136290000Y-106130000D01*
D63*
X148480000Y-84570000D02*
X148480000Y-85221180D01*
X143990000Y-102580000D02*
X144850000Y-102580000D01*
X155720000Y-81630000D02*
X156580000Y-81630000D01*
X185810000Y-119640000D02*
X185205000Y-119640000D01*
D67*
X136090000Y-93720000D02*
X134575000Y-93720000D01*
D64*
X141220000Y-104780000D02*
X141220000Y-105580000D01*
X141220000Y-95880000D02*
X141220000Y-96490000D01*
D63*
X145740000Y-105890000D02*
X145841500Y-105788500D01*
D68*
X153500000Y-98800000D02*
X153900000Y-98400000D01*
X151500000Y-101600000D02*
X151900000Y-101200000D01*
D63*
X183095000Y-119640000D02*
X183100000Y-119635000D01*
D62*
X136290000Y-106130000D02*
X137750000Y-106130000D01*
D63*
X123260000Y-99470000D02*
X122582500Y-99470000D01*
D65*
X146575000Y-113680000D02*
X146575000Y-114385000D01*
D63*
%TO.N,GND*%
X135640000Y-102660000D02*
X137970000Y-100330000D01*
X163530000Y-82160000D02*
X163530000Y-82840000D01*
X119740000Y-95020000D02*
X119740000Y-94360000D01*
D68*
X152300000Y-102400000D02*
X152700000Y-102000000D01*
D67*
X117310000Y-93132501D02*
X117310000Y-93795000D01*
X166435000Y-81020000D02*
X165860000Y-80445000D01*
D63*
X148480000Y-87430000D02*
X148480000Y-86771180D01*
X124020000Y-110641400D02*
X124024100Y-110645500D01*
X109930000Y-80570000D02*
X109270000Y-80570000D01*
D65*
X147290000Y-104570000D02*
X146950000Y-104230000D01*
D67*
X114880000Y-92655000D02*
X116832499Y-92655000D01*
D63*
X126240000Y-109010000D02*
X125585000Y-109010000D01*
D64*
X132910000Y-96580000D02*
X133520000Y-96580000D01*
D62*
X137750000Y-107680000D02*
X139210000Y-107680000D01*
D64*
X133520000Y-102580000D02*
X134084395Y-102580000D01*
D63*
X158370000Y-80305000D02*
X159045000Y-80305000D01*
D64*
X113420000Y-101722500D02*
X113420000Y-101010000D01*
D62*
X174710000Y-87410000D02*
X174710000Y-85950000D01*
D67*
X120937500Y-100260000D02*
X121812500Y-100260000D01*
D68*
X154300000Y-101200000D02*
X154700000Y-101600000D01*
X153500000Y-99600000D02*
X153900000Y-99200000D01*
D64*
X143030000Y-103080000D02*
X142420000Y-103080000D01*
D63*
X181300000Y-82070000D02*
X181300000Y-82725000D01*
D64*
X138220000Y-104780000D02*
X138220000Y-104170000D01*
X112920000Y-100010000D02*
X112670000Y-100260000D01*
D69*
X174930000Y-90642500D02*
X174930000Y-89090000D01*
D63*
X121780000Y-106580000D02*
X120910000Y-106580000D01*
D67*
X110576000Y-89816000D02*
X110720000Y-89960000D01*
D63*
X146630000Y-105890000D02*
X147290000Y-105890000D01*
X157690000Y-80300000D02*
X158365000Y-80300000D01*
X159040000Y-83280000D02*
X158365000Y-83280000D01*
D64*
X156591000Y-87750000D02*
X156596000Y-87745000D01*
D63*
X117320000Y-94670000D02*
X117320000Y-93805000D01*
D64*
X143030000Y-97080000D02*
X142420000Y-97080000D01*
D67*
X110710000Y-83270000D02*
X110710000Y-82660000D01*
D63*
X135640000Y-98000000D02*
X137970000Y-100330000D01*
X164980000Y-88870000D02*
X165635000Y-88870000D01*
D67*
X110564000Y-83416000D02*
X110710000Y-83270000D01*
D63*
X115510000Y-112239600D02*
X115514100Y-112235500D01*
X115880000Y-89880000D02*
X116490000Y-89880000D01*
X120612500Y-102700000D02*
X120607500Y-102695000D01*
D67*
X166980000Y-81020000D02*
X166435000Y-81020000D01*
D63*
X147810000Y-104240000D02*
X146960000Y-104240000D01*
D64*
X140720000Y-95880000D02*
X140720000Y-95280000D01*
D63*
X164980000Y-87410000D02*
X165635000Y-87410000D01*
X117460000Y-109010000D02*
X118070000Y-109010000D01*
X164980000Y-85940000D02*
X165635000Y-85940000D01*
D62*
X165635000Y-87410000D02*
X165635000Y-85940000D01*
D63*
X138650000Y-88880000D02*
X137997500Y-88880000D01*
D69*
X165430000Y-90642500D02*
X165430000Y-89075000D01*
D62*
X174710000Y-88870000D02*
X174710000Y-87410000D01*
D67*
X121812500Y-100260000D02*
X122577500Y-101025000D01*
D64*
X149006180Y-86245000D02*
X150236000Y-86245000D01*
D63*
X149940000Y-116100000D02*
X149940000Y-115567500D01*
D64*
X155610000Y-87750000D02*
X156591000Y-87750000D01*
D63*
X155340000Y-79980000D02*
X154480000Y-79980000D01*
X115540000Y-108010000D02*
X115540000Y-107350000D01*
D68*
X154300000Y-100400000D02*
X154700000Y-100000000D01*
D63*
X158355000Y-83270000D02*
X158360000Y-83275000D01*
D68*
X153500000Y-100400000D02*
X153900000Y-100000000D01*
D63*
X158365000Y-80300000D02*
X158370000Y-80305000D01*
D69*
X174930000Y-89090000D02*
X174710000Y-88870000D01*
D68*
X152300000Y-101600000D02*
X152700000Y-101200000D01*
D63*
X109930000Y-92650000D02*
X109335000Y-92650000D01*
D64*
X113420000Y-101010000D02*
X113260000Y-100850000D01*
D63*
X106870000Y-95390000D02*
X106870000Y-96070000D01*
D65*
X147290000Y-105890000D02*
X147290000Y-104570000D01*
D63*
X122580000Y-101027500D02*
X122577500Y-101025000D01*
X118645000Y-111440000D02*
X118642500Y-111437500D01*
D64*
X111920000Y-101010000D02*
X112080000Y-100850000D01*
D62*
X119740000Y-94360000D02*
X121200000Y-94360000D01*
D64*
X113420000Y-103100000D02*
X113440000Y-103120000D01*
D63*
X175370000Y-85950000D02*
X174710000Y-85950000D01*
X121870000Y-91990000D02*
X121870000Y-91460000D01*
D67*
X112140000Y-83410000D02*
X110850000Y-83410000D01*
D66*
X108240000Y-98860000D02*
X108240000Y-97402000D01*
D63*
X119510000Y-111440000D02*
X118645000Y-111440000D01*
D62*
X139210000Y-107680000D02*
X140670000Y-107680000D01*
D63*
X135610000Y-107680000D02*
X136290000Y-107680000D01*
D64*
X132910000Y-101080000D02*
X133520000Y-101080000D01*
X113420000Y-101722500D02*
X113420000Y-103100000D01*
D68*
X152300000Y-99200000D02*
X152700000Y-99600000D01*
D63*
X114070000Y-95220000D02*
X114070000Y-95880000D01*
X149940000Y-115567500D02*
X149942500Y-115565000D01*
X121870000Y-89030000D02*
X121870000Y-89560000D01*
D64*
X133520000Y-101080000D02*
X133520000Y-101580000D01*
D63*
X140300000Y-102660000D02*
X137970000Y-100330000D01*
D66*
X106870000Y-96070000D02*
X106908000Y-96070000D01*
D63*
X175370000Y-87410000D02*
X174710000Y-87410000D01*
X159045000Y-80305000D02*
X159050000Y-80300000D01*
D67*
X108895000Y-89816000D02*
X110576000Y-89816000D01*
D63*
X158365000Y-83280000D02*
X158360000Y-83275000D01*
X139230000Y-92770000D02*
X138365000Y-92770000D01*
D67*
X173925000Y-81020000D02*
X174500000Y-80445000D01*
D63*
X140300000Y-98000000D02*
X137970000Y-100330000D01*
X121210000Y-102700000D02*
X120612500Y-102700000D01*
D68*
X152300000Y-100000000D02*
X152700000Y-100400000D01*
D62*
X136290000Y-107680000D02*
X137750000Y-107680000D01*
D63*
X115510000Y-112890000D02*
X115510000Y-112239600D01*
D67*
X116832499Y-92655000D02*
X117310000Y-93132501D01*
D63*
X141350000Y-107680000D02*
X140670000Y-107680000D01*
X122580000Y-101680000D02*
X122580000Y-101027500D01*
D64*
X112420000Y-100010000D02*
X112670000Y-100260000D01*
X112420000Y-100510000D02*
X112670000Y-100260000D01*
D63*
X110720000Y-90570000D02*
X110720000Y-89960000D01*
X185110000Y-81190000D02*
X184150000Y-81190000D01*
X183190000Y-81190000D02*
X184150000Y-81190000D01*
D67*
X110850000Y-83410000D02*
X110710000Y-83270000D01*
D64*
X112420000Y-98797500D02*
X112420000Y-100010000D01*
D63*
X151862500Y-110030000D02*
X151220000Y-110030000D01*
D64*
X112420000Y-101722500D02*
X112420000Y-100510000D01*
D67*
X173380000Y-81020000D02*
X173925000Y-81020000D01*
D63*
X175370000Y-88870000D02*
X174710000Y-88870000D01*
D68*
X154300000Y-99600000D02*
X154700000Y-99200000D01*
D62*
X165635000Y-88870000D02*
X165635000Y-87410000D01*
D69*
X165430000Y-89075000D02*
X165635000Y-88870000D01*
D63*
X121200000Y-95020000D02*
X121200000Y-94360000D01*
X117710000Y-98780000D02*
X117100000Y-98780000D01*
X153620000Y-79980000D02*
X154480000Y-79980000D01*
D64*
X132910000Y-98580000D02*
X133520000Y-98580000D01*
D67*
X108895000Y-83416000D02*
X110564000Y-83416000D01*
D63*
X146960000Y-104240000D02*
X146950000Y-104230000D01*
X114875000Y-92650000D02*
X114880000Y-92655000D01*
D64*
X111207500Y-101010000D02*
X111920000Y-101010000D01*
D68*
X153900000Y-101600000D02*
X153500000Y-101200000D01*
D64*
X132920000Y-103580000D02*
X133520000Y-103580000D01*
D63*
X109335000Y-92650000D02*
X109325000Y-92660000D01*
D64*
X132910000Y-101580000D02*
X133520000Y-101580000D01*
X148480000Y-86771180D02*
X149006180Y-86245000D01*
D63*
X107630000Y-98860000D02*
X108240000Y-98860000D01*
D66*
X106908000Y-96070000D02*
X108238000Y-97400000D01*
D63*
X115530000Y-102420000D02*
X115530000Y-101760000D01*
X157680000Y-83270000D02*
X158355000Y-83270000D01*
D66*
X108240000Y-97402000D02*
X108238000Y-97400000D01*
D64*
X112920000Y-98797500D02*
X112920000Y-100010000D01*
D63*
X124020000Y-109990000D02*
X124020000Y-110641400D01*
X117320000Y-93805000D02*
X117310000Y-93795000D01*
X114200000Y-92650000D02*
X114875000Y-92650000D01*
D66*
%TO.N,Net-(J6-SHIELD)*%
X107675000Y-91581000D02*
X108320000Y-90936000D01*
X107675000Y-92660000D02*
X107675000Y-91581000D01*
X107720000Y-81696000D02*
X108320000Y-82296000D01*
X107720000Y-80570000D02*
X107720000Y-81696000D01*
D63*
%TO.N,V_SYS*%
X116970000Y-110030000D02*
X116970000Y-110631400D01*
X116260000Y-100730000D02*
X116260000Y-100210000D01*
D65*
X114880000Y-91105000D02*
X115945000Y-91105000D01*
D64*
X109890000Y-101660000D02*
X111857500Y-101660000D01*
X111857500Y-101660000D02*
X111920000Y-101722500D01*
D65*
X115530000Y-100210000D02*
X116260000Y-100210000D01*
D63*
X115510000Y-110030000D02*
X115510000Y-110681400D01*
X115510000Y-110681400D02*
X115514100Y-110685500D01*
D67*
X118494500Y-110635500D02*
X118642500Y-110487500D01*
D63*
X111730000Y-90980000D02*
X112400000Y-91650000D01*
D64*
X115230000Y-100510000D02*
X115530000Y-100210000D01*
D67*
X116974100Y-110635500D02*
X118494500Y-110635500D01*
D62*
X114335000Y-91650000D02*
X114880000Y-91105000D01*
D63*
X118660000Y-99820000D02*
X118660000Y-99312500D01*
D65*
X116924100Y-110685500D02*
X116974100Y-110635500D01*
D64*
X115330000Y-100010000D02*
X115530000Y-100210000D01*
D63*
X115540000Y-105140000D02*
X115540000Y-105800000D01*
D67*
X117000000Y-105755000D02*
X118510000Y-105755000D01*
X118510000Y-105755000D02*
X118635000Y-105630000D01*
D62*
X112400000Y-91650000D02*
X114335000Y-91650000D01*
D63*
X116970000Y-110631400D02*
X116974100Y-110635500D01*
X111730000Y-90940000D02*
X111730000Y-90980000D01*
D64*
X115250000Y-100010000D02*
X115530000Y-100290000D01*
D65*
X116260000Y-100210000D02*
X116950000Y-100210000D01*
D63*
X116260000Y-99680000D02*
X116260000Y-100210000D01*
X115870000Y-95440000D02*
X116480000Y-95440000D01*
D64*
X114132500Y-100510000D02*
X115230000Y-100510000D01*
X114132500Y-100010000D02*
X115330000Y-100010000D01*
D63*
X113080000Y-90970000D02*
X112400000Y-91650000D01*
D65*
X115540000Y-105800000D02*
X116955000Y-105800000D01*
D63*
X110500000Y-106050000D02*
X109890000Y-106050000D01*
D65*
X116950000Y-100210000D02*
X117000000Y-100160000D01*
D67*
X117812500Y-100160000D02*
X118662500Y-99310000D01*
D65*
X115945000Y-91105000D02*
X116360000Y-91520000D01*
D63*
X114880000Y-90450000D02*
X114880000Y-91105000D01*
D67*
X117000000Y-100160000D02*
X117812500Y-100160000D01*
D65*
X116955000Y-105800000D02*
X117000000Y-105755000D01*
D63*
X118660000Y-99312500D02*
X118662500Y-99310000D01*
X113080000Y-90940000D02*
X113080000Y-90970000D01*
X111230000Y-103120000D02*
X111890000Y-103120000D01*
D65*
X115514100Y-110685500D02*
X116924100Y-110685500D01*
D63*
X117000000Y-105150000D02*
X117000000Y-105755000D01*
D64*
X115310000Y-100510000D02*
X115530000Y-100290000D01*
D63*
X109890000Y-100970000D02*
X109890000Y-101660000D01*
D68*
%TO.N,P1V2*%
X151500000Y-102400000D02*
X151900000Y-102000000D01*
X155100000Y-102000000D02*
X155500000Y-102400000D01*
D66*
X123570000Y-109010000D02*
X124035000Y-109010000D01*
X123572000Y-109008000D02*
X123570000Y-109010000D01*
X122680000Y-109010000D02*
X123570000Y-109010000D01*
D68*
X155100000Y-98800000D02*
X155500000Y-98400000D01*
D66*
X123572000Y-107538000D02*
X123572000Y-109008000D01*
D63*
X124280000Y-106830000D02*
X123572000Y-107538000D01*
X122700000Y-106830000D02*
X122864000Y-106830000D01*
D68*
X151500000Y-98400000D02*
X151900000Y-98800000D01*
D63*
X122864000Y-106830000D02*
X123572000Y-107538000D01*
X124440000Y-106830000D02*
X124280000Y-106830000D01*
D68*
%TO.N,P2V5*%
X124020000Y-112191400D02*
X124024100Y-112195500D01*
D67*
X121107500Y-112197500D02*
X120917500Y-112387500D01*
D68*
X124020000Y-111546581D02*
X124020000Y-112191400D01*
D67*
X122562500Y-112197500D02*
X121107500Y-112197500D01*
D68*
X124018497Y-111545078D02*
X124020000Y-111546581D01*
X157100000Y-97600000D02*
X157100000Y-96800000D01*
D66*
X124024100Y-112195500D02*
X122714500Y-112195500D01*
D68*
X156700000Y-98000000D02*
X157100000Y-97600000D01*
D66*
X122714500Y-112195500D02*
X122690000Y-112220000D01*
D68*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X154300000Y-98000000D02*
X154700000Y-97600000D01*
D66*
X184150000Y-88150000D02*
X184150000Y-88990000D01*
X181875000Y-85875000D02*
X184150000Y-88150000D01*
X181300000Y-85875000D02*
X181875000Y-85875000D01*
X181300000Y-84275000D02*
X181300000Y-85875000D01*
D68*
X184140000Y-89000000D02*
X184150000Y-88990000D01*
D63*
X182800000Y-89000000D02*
X184140000Y-89000000D01*
D62*
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X168620000Y-88915000D02*
X167230000Y-88915000D01*
X167185000Y-87410000D02*
X167185000Y-85940000D01*
X173160000Y-88870000D02*
X173160000Y-87410000D01*
X169980000Y-88870000D02*
X168665000Y-88870000D01*
X173160000Y-87410000D02*
X173160000Y-85950000D01*
D69*
X169930000Y-88920000D02*
X169980000Y-88870000D01*
X169930000Y-90642500D02*
X169930000Y-88920000D01*
D62*
X167185000Y-88870000D02*
X167185000Y-87410000D01*
X173160000Y-88870000D02*
X169980000Y-88870000D01*
D67*
%TO.N,USB_VBUS2*%
X172580000Y-81584046D02*
X173825954Y-82830000D01*
X173825954Y-82830000D02*
X173920000Y-82830000D01*
D62*
X166430000Y-82840000D02*
X166440000Y-82830000D01*
D67*
X166623848Y-82830000D02*
X166440000Y-82830000D01*
X172580000Y-81020000D02*
X172580000Y-81584046D01*
D62*
X165080000Y-82840000D02*
X166430000Y-82840000D01*
D63*
X165080000Y-82160000D02*
X165080000Y-82840000D01*
D67*
X167780000Y-81673848D02*
X166623848Y-82830000D01*
X167780000Y-81020000D02*
X167780000Y-81673848D01*
D63*
X173920000Y-82150000D02*
X173920000Y-82830000D01*
X166440000Y-82150000D02*
X166440000Y-82830000D01*
X122520000Y-89560000D02*
X122520000Y-89020000D01*
D67*
%TO.N,P5V*%
X117310000Y-91520000D02*
X117310000Y-92182499D01*
X117310000Y-92182499D02*
X117791501Y-92664000D01*
D63*
X121584354Y-90793500D02*
X122178499Y-90793500D01*
D67*
X117791501Y-92664000D02*
X119594000Y-92664000D01*
X119594000Y-92664000D02*
X119740000Y-92810000D01*
D65*
X119740000Y-92810000D02*
X121200000Y-92810000D01*
D63*
X121220000Y-91157854D02*
X121584354Y-90793500D01*
X122178499Y-90793500D02*
X122520000Y-91135001D01*
X121200000Y-92810000D02*
X121200000Y-91480000D01*
X121220000Y-91460000D02*
X121220000Y-91157854D01*
D66*
X119740000Y-91455000D02*
X119740000Y-92810000D01*
D63*
X121200000Y-91480000D02*
X121220000Y-91460000D01*
X122520000Y-91135001D02*
X122520000Y-91460000D01*
D70*
%TO.N,/USB/1.8V*%
X134370000Y-102080000D02*
X134770000Y-101680000D01*
X134220000Y-96510000D02*
X134770000Y-97060000D01*
D64*
X141720000Y-95880000D02*
X141720000Y-95280000D01*
D70*
X134220000Y-95862000D02*
X134220000Y-96510000D01*
X134770000Y-101680000D02*
X134770000Y-97060000D01*
X142022202Y-102080000D02*
X141720000Y-101777798D01*
X142420000Y-102080000D02*
X142022202Y-102080000D01*
X135040000Y-97060000D02*
X141720000Y-97060000D01*
X141720000Y-101777798D02*
X141720000Y-97060000D01*
X134770000Y-97060000D02*
X135040000Y-97060000D01*
X133520000Y-102080000D02*
X134370000Y-102080000D01*
X141720000Y-97060000D02*
X141720000Y-95880000D01*
D64*
%TO.N,V_BAT*%
X106150000Y-100010000D02*
X111207500Y-100010000D01*
D62*
X106860500Y-100720500D02*
X105390000Y-99250000D01*
D66*
X105320000Y-96070000D02*
X105320000Y-99180000D01*
D62*
X111760000Y-124460000D02*
X106860500Y-119560500D01*
X106860500Y-119560500D02*
X106860500Y-100720500D01*
D64*
X105390000Y-99250000D02*
X106150000Y-100010000D01*
X111207500Y-100510000D02*
X111207500Y-100010000D01*
D66*
X105320000Y-99180000D02*
X105390000Y-99250000D01*
D64*
%TO.N,Net-(U8-VPHY)*%
X133520000Y-98080000D02*
X134110000Y-98080000D01*
%TO.N,USB_VBUS*%
X106928500Y-93159838D02*
X111812162Y-98043500D01*
X113420000Y-98080000D02*
X114070000Y-97430000D01*
D63*
X107527500Y-88200216D02*
X108343284Y-89016000D01*
D67*
X111445000Y-84115000D02*
X109570999Y-84115000D01*
D64*
X106928500Y-88799216D02*
X106928500Y-93159838D01*
D63*
X108378902Y-84216000D02*
X107527500Y-85067402D01*
D67*
X111760000Y-77155000D02*
X111760000Y-76200000D01*
D63*
X107527500Y-85067402D02*
X107527500Y-88200216D01*
D64*
X107527500Y-88200216D02*
X106928500Y-88799216D01*
X113420000Y-98060000D02*
X113420000Y-98797500D01*
D67*
X112900000Y-84050000D02*
X112900000Y-78295000D01*
D64*
X113420000Y-98797500D02*
X113420000Y-98080000D01*
D67*
X109469999Y-84216000D02*
X108895000Y-84216000D01*
D64*
X113403500Y-98043500D02*
X113420000Y-98060000D01*
D63*
X108343284Y-89016000D02*
X108895000Y-89016000D01*
D67*
X112900000Y-78295000D02*
X111760000Y-77155000D01*
D64*
X111812162Y-98043500D02*
X113403500Y-98043500D01*
D67*
X112140000Y-84810000D02*
X112900000Y-84050000D01*
X112140000Y-84810000D02*
X111445000Y-84115000D01*
D63*
X108895000Y-84216000D02*
X108378902Y-84216000D01*
D67*
X109570999Y-84115000D02*
X109469999Y-84216000D01*
D70*
%TO.N,Net-(D2-K)*%
X112920000Y-101722500D02*
X112920000Y-102353416D01*
X112879416Y-102394000D02*
X110591000Y-102394000D01*
X110591000Y-102394000D02*
X109855000Y-103130000D01*
X112920000Y-102353416D02*
X112879416Y-102394000D01*
D66*
%TO.N,Net-(D2-A)*%
X108240000Y-103090000D02*
X108280000Y-103130000D01*
X108240000Y-101660000D02*
X108240000Y-103090000D01*
%TO.N,Net-(D3-BK)*%
X183100000Y-115315000D02*
X182690000Y-114905000D01*
X183100000Y-116585000D02*
X183100000Y-115315000D01*
%TO.N,Net-(D3-GK)*%
X185200000Y-115330000D02*
X185620000Y-114910000D01*
X185200000Y-116585000D02*
X185200000Y-115330000D01*
D65*
%TO.N,Net-(D3-RK)*%
X184150000Y-116585000D02*
X184150000Y-114900000D01*
D66*
%TO.N,Net-(D4-A)*%
X149645000Y-110050000D02*
X148225000Y-111470000D01*
X149645000Y-110030000D02*
X149645000Y-110050000D01*
D70*
%TO.N,Net-(D6-K)*%
X114132500Y-101010000D02*
X114141000Y-101018500D01*
X114141000Y-103573400D02*
X113864400Y-103850000D01*
X113864400Y-103850000D02*
X110597500Y-103850000D01*
X114141000Y-101018500D02*
X114141000Y-103573400D01*
X110597500Y-103850000D02*
X109857500Y-104590000D01*
D66*
%TO.N,Net-(D6-A)*%
X108240000Y-104632500D02*
X108282500Y-104590000D01*
X108240000Y-106050000D02*
X108240000Y-104632500D01*
D64*
%TO.N,Net-(J7-D--PadA7)*%
X170653296Y-81873000D02*
X170930000Y-81596296D01*
X170206704Y-81873000D02*
X170653296Y-81873000D01*
X168300000Y-84690000D02*
X169930000Y-83060000D01*
X169930000Y-81596296D02*
X170206704Y-81873000D01*
X159930000Y-87720000D02*
X160460000Y-87190000D01*
X169930000Y-81020000D02*
X169930000Y-81596296D01*
X161990000Y-87190000D02*
X164490000Y-84690000D01*
X170930000Y-81596296D02*
X170930000Y-81020000D01*
X169930000Y-83060000D02*
X169930000Y-81020000D01*
X160460000Y-87190000D02*
X161990000Y-87190000D01*
X164490000Y-84690000D02*
X168300000Y-84690000D01*
D69*
%TO.N,Net-(J7-D+-PadA6)*%
X170430000Y-80411176D02*
X170430000Y-81020000D01*
D64*
X169430000Y-82987244D02*
X169430000Y-81020000D01*
X160455000Y-86785000D02*
X161815000Y-86785000D01*
X168132244Y-84285000D02*
X169430000Y-82987244D01*
D69*
X169697176Y-80144000D02*
X170162824Y-80144000D01*
D64*
X161815000Y-86785000D02*
X164315000Y-84285000D01*
D69*
X170162824Y-80144000D02*
X170430000Y-80411176D01*
D64*
X164315000Y-84285000D02*
X168132244Y-84285000D01*
D69*
X169430000Y-81020000D02*
X169430000Y-80411176D01*
X169430000Y-80411176D02*
X169697176Y-80144000D01*
D64*
X159930000Y-86260000D02*
X160455000Y-86785000D01*
%TO.N,Net-(U5-~{RES})*%
X152930000Y-91930000D02*
X153166000Y-91694000D01*
X153166000Y-91694000D02*
X153166000Y-90175000D01*
%TO.N,Net-(U5-D-)*%
X157805000Y-87245000D02*
X158280000Y-87720000D01*
X156596000Y-87245000D02*
X157805000Y-87245000D01*
%TO.N,Net-(U5-D+)*%
X156596000Y-86745000D02*
X157795000Y-86745000D01*
X157795000Y-86745000D02*
X158280000Y-86260000D01*
D68*
%TO.N,/FPGA + SRAM/USB_H_INT1*%
X155590000Y-89120000D02*
X155590000Y-88530920D01*
X152300000Y-96800000D02*
X152300000Y-95352966D01*
X155660000Y-91992966D02*
X155660000Y-89190000D01*
X155590000Y-88530920D02*
X155875920Y-88245000D01*
X155875920Y-88245000D02*
X156596000Y-88245000D01*
X151900000Y-97200000D02*
X152300000Y-96800000D01*
X155660000Y-89190000D02*
X155590000Y-89120000D01*
X152300000Y-95352966D02*
X155660000Y-91992966D01*
%TO.N,/FPGA + SRAM/SD_CLK*%
X150300000Y-102000000D02*
X149900000Y-102400000D01*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X149500000Y-102800000D02*
X149100000Y-103200000D01*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X151100000Y-102000000D02*
X150700000Y-102400000D01*
%TO.N,/SD MMC/SD_CMD*%
X150300000Y-102800000D02*
X149900000Y-103200000D01*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X151100000Y-102800000D02*
X150700000Y-103200000D01*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X149500000Y-102000000D02*
X149100000Y-102400000D01*
D65*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X152400000Y-124460000D02*
X152400000Y-115043128D01*
D64*
X134720000Y-105342352D02*
X134720000Y-104780000D01*
D68*
X155550000Y-104710000D02*
X155550000Y-107880000D01*
X155500000Y-104000000D02*
X155500000Y-104660000D01*
X155500000Y-104660000D02*
X155550000Y-104710000D01*
X155550000Y-107880000D02*
X150405000Y-113025000D01*
D63*
X149942500Y-113025000D02*
X150965000Y-113025000D01*
D65*
X152400000Y-115043128D02*
X150381872Y-113025000D01*
D68*
X150965000Y-113025000D02*
X150970000Y-113020000D01*
X155900000Y-103600000D02*
X155500000Y-104000000D01*
X150405000Y-113025000D02*
X149942500Y-113025000D01*
D64*
X134670133Y-105392219D02*
X134720000Y-105342352D01*
D65*
X150381872Y-113025000D02*
X149942500Y-113025000D01*
D68*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X157100000Y-105200000D02*
X157200000Y-105300000D01*
D71*
X149860000Y-124460000D02*
X149860000Y-119275000D01*
D70*
X148876000Y-116317352D02*
X148876000Y-115382648D01*
D68*
X156700000Y-103600000D02*
X157100000Y-104000000D01*
D70*
X147827648Y-115116000D02*
X147569000Y-114857352D01*
D68*
X157200000Y-105300000D02*
X157200000Y-105325000D01*
X157100000Y-104000000D02*
X157100000Y-105200000D01*
D70*
X150215000Y-118920000D02*
X150215000Y-117656352D01*
X147790000Y-112930000D02*
X148225000Y-112930000D01*
D71*
X149860000Y-119275000D02*
X150215000Y-118920000D01*
D70*
X147569000Y-114857352D02*
X147569000Y-113151000D01*
D68*
X149942760Y-111226781D02*
X149942500Y-111227041D01*
D63*
X149942500Y-111227041D02*
X149942500Y-111755000D01*
D65*
X148225000Y-112930000D02*
X149400000Y-111755000D01*
D70*
X147569000Y-113151000D02*
X147790000Y-112930000D01*
X148609352Y-115116000D02*
X147827648Y-115116000D01*
D65*
X149400000Y-111755000D02*
X149942500Y-111755000D01*
D70*
X148876000Y-115382648D02*
X148609352Y-115116000D01*
X150215000Y-117656352D02*
X148876000Y-116317352D01*
D63*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X154842500Y-117742500D02*
X154940000Y-117742500D01*
D68*
X155900000Y-102800000D02*
X156300000Y-103200000D01*
X156079000Y-115338999D02*
X156305001Y-115565000D01*
D64*
X134120137Y-104879863D02*
X134220000Y-104780000D01*
D68*
X156523500Y-109568002D02*
X156523500Y-110982576D01*
D65*
X154940000Y-124460000D02*
X154940000Y-117742500D01*
D68*
X156523500Y-110982576D02*
X156079000Y-111427076D01*
X156305001Y-115565000D02*
X157117500Y-115565000D01*
X156079000Y-111427076D02*
X156079000Y-115338999D01*
D63*
X154490000Y-117390000D02*
X154842500Y-117742500D01*
D68*
X156300000Y-109344502D02*
X156523500Y-109568002D01*
X156300000Y-103200000D02*
X156300000Y-109344502D01*
D64*
X134120137Y-105389567D02*
X134120137Y-104879863D01*
D65*
X154940000Y-117742500D02*
X157117500Y-115565000D01*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157117500Y-114295000D02*
X159147500Y-114295000D01*
D68*
X156700000Y-107870000D02*
X159618500Y-110788500D01*
X156700000Y-104400000D02*
X156700000Y-107870000D01*
X159618500Y-112306000D02*
X160377500Y-113065000D01*
D65*
X158493500Y-122536500D02*
X158493500Y-115231628D01*
X157556872Y-114295000D02*
X157117500Y-114295000D01*
D63*
X157840000Y-121610000D02*
X158493500Y-121610000D01*
D68*
X159618500Y-110788500D02*
X159618500Y-112306000D01*
D65*
X157480000Y-123550000D02*
X158493500Y-122536500D01*
X158493500Y-115231628D02*
X157556872Y-114295000D01*
D64*
X133520000Y-104080000D02*
X133520000Y-104410000D01*
D65*
X157480000Y-124460000D02*
X157480000Y-123550000D01*
D63*
X158493500Y-121610000D02*
X158493500Y-122536500D01*
D65*
X159147500Y-114295000D02*
X160377500Y-113065000D01*
D68*
%TO.N,/FPGA + SRAM/USB_H_INT2*%
X152700000Y-95378644D02*
X156160000Y-91918644D01*
X156160000Y-91918644D02*
X156160000Y-88940000D01*
X156355000Y-88745000D02*
X156596000Y-88745000D01*
X152700000Y-96400000D02*
X152700000Y-95378644D01*
X156160000Y-88940000D02*
X156355000Y-88745000D01*
%TO.N,/FPGA + SRAM/IO_T7*%
X134971644Y-79233000D02*
X123803000Y-79233000D01*
X149500000Y-93761356D02*
X134971644Y-79233000D01*
X149500000Y-96400000D02*
X149500000Y-93761356D01*
X121920000Y-77350000D02*
X121920000Y-76200000D01*
X123803000Y-79233000D02*
X121920000Y-77350000D01*
%TO.N,/FPGA + SRAM/IO_T3*%
X135425676Y-77980000D02*
X132710000Y-77980000D01*
X151100000Y-98800000D02*
X150700000Y-98400000D01*
X150398958Y-92600000D02*
X150045676Y-92600000D01*
X150399479Y-92600521D02*
X150398958Y-92600000D01*
X132710000Y-77980000D02*
X132080000Y-77350000D01*
X132080000Y-77350000D02*
X132080000Y-76200000D01*
X150045676Y-92600000D02*
X135425676Y-77980000D01*
%TO.N,/FPGA + SRAM/IO_T6*%
X149500000Y-97200000D02*
X149900000Y-96800000D01*
X124460000Y-77350000D02*
X124460000Y-76200000D01*
X126042000Y-78932000D02*
X124460000Y-77350000D01*
X149900000Y-93735676D02*
X135096324Y-78932000D01*
X135096324Y-78932000D02*
X126042000Y-78932000D01*
X149900000Y-96800000D02*
X149900000Y-93735676D01*
%TO.N,/FPGA + SRAM/USB_H_SCK*%
X150700000Y-95250000D02*
X153666000Y-92284000D01*
X150700000Y-96800000D02*
X150700000Y-95250000D01*
X150300000Y-97200000D02*
X150700000Y-96800000D01*
X153666000Y-92284000D02*
X153666000Y-90175000D01*
%TO.N,/FPGA + SRAM/IO_T8*%
X149900000Y-97600000D02*
X149310000Y-97600000D01*
X119380000Y-77340000D02*
X119380000Y-76200000D01*
X134846966Y-79534000D02*
X121574000Y-79534000D01*
X149099000Y-97389000D02*
X149099000Y-93786034D01*
X150300000Y-98000000D02*
X149900000Y-97600000D01*
X121574000Y-79534000D02*
X119380000Y-77340000D01*
X149099000Y-93786034D02*
X134846966Y-79534000D01*
X149310000Y-97600000D02*
X149099000Y-97389000D01*
D70*
%TO.N,EN*%
X119956500Y-107238999D02*
X120247501Y-107530000D01*
X119724001Y-98810679D02*
X119329322Y-98416000D01*
X119724001Y-100659000D02*
X119724001Y-98810679D01*
X121681000Y-109495500D02*
X121240000Y-109936500D01*
X120234744Y-109936500D02*
X119990000Y-110181244D01*
X120275001Y-101210000D02*
X120937500Y-101210000D01*
X118779000Y-98416000D02*
X118130000Y-97767000D01*
X119956500Y-107238999D02*
X119696501Y-106979000D01*
X119956500Y-102191000D02*
X119956500Y-107238999D01*
X117000000Y-101638744D02*
X117979744Y-100659000D01*
D63*
X117000000Y-107405000D02*
X117000000Y-106800000D01*
X118540500Y-112285500D02*
X118642500Y-112387500D01*
D70*
X120937500Y-101210000D02*
X119956500Y-102191000D01*
X119304999Y-112387500D02*
X118642500Y-112387500D01*
X119724001Y-100659000D02*
X120275001Y-101210000D01*
X118130000Y-95440000D02*
X118130000Y-93925000D01*
X119329322Y-98416000D02*
X118779000Y-98416000D01*
X117979744Y-100659000D02*
X119724001Y-100659000D01*
X120910000Y-107530000D02*
X121681000Y-108301000D01*
X119990000Y-110181244D02*
X119990000Y-111702499D01*
X118130000Y-93925000D02*
X118260000Y-93795000D01*
X119990000Y-111702499D02*
X119304999Y-112387500D01*
X119696501Y-106979000D02*
X117426000Y-106979000D01*
D63*
X116974100Y-112285500D02*
X118540500Y-112285500D01*
D70*
X120247501Y-107530000D02*
X120910000Y-107530000D01*
X117000000Y-101810000D02*
X117000000Y-101638744D01*
X117426000Y-106979000D02*
X117000000Y-107405000D01*
X121681000Y-108301000D02*
X121681000Y-109495500D01*
X121240000Y-109936500D02*
X120234744Y-109936500D01*
X118130000Y-97767000D02*
X118130000Y-95440000D01*
D68*
%TO.N,/FPGA + SRAM/IO_T1*%
X152700000Y-98800000D02*
X152300000Y-98400000D01*
X137160000Y-77020000D02*
X137160000Y-76200000D01*
X136250000Y-77930000D02*
X137160000Y-77020000D01*
X150400000Y-91400000D02*
X149705678Y-91400000D01*
X136250000Y-77944322D02*
X136250000Y-77930000D01*
X149705678Y-91400000D02*
X136250000Y-77944322D01*
%TO.N,/FPGA + SRAM/IO_T5*%
X135221000Y-78631000D02*
X128281000Y-78631000D01*
X128281000Y-78631000D02*
X127000000Y-77350000D01*
X150300000Y-96400000D02*
X150300000Y-93710000D01*
X150300000Y-93710000D02*
X135221000Y-78631000D01*
X127000000Y-77350000D02*
X127000000Y-76200000D01*
%TO.N,/FPGA + SRAM/IO_T4*%
X130520000Y-78330000D02*
X129540000Y-77350000D01*
X135345676Y-78330000D02*
X130520000Y-78330000D01*
X150215676Y-93200000D02*
X135345676Y-78330000D01*
X150400000Y-93200000D02*
X150215676Y-93200000D01*
X129540000Y-77350000D02*
X129540000Y-76200000D01*
X151100000Y-98000000D02*
X150700000Y-97600000D01*
%TO.N,/FPGA + SRAM/IO_T2*%
X134620000Y-76744322D02*
X134620000Y-76200000D01*
X150400000Y-92000000D02*
X149875678Y-92000000D01*
X149875678Y-92000000D02*
X134620000Y-76744322D01*
X151900000Y-98000000D02*
X151500000Y-97600000D01*
D69*
%TO.N,/USB/D1+*%
X108895000Y-87366000D02*
X109503824Y-87366000D01*
X109771000Y-86633176D02*
X109503824Y-86366000D01*
X109503824Y-87366000D02*
X109771000Y-87098824D01*
X109771000Y-87098824D02*
X109771000Y-86633176D01*
D64*
X133520000Y-100080000D02*
X130114115Y-100080000D01*
X125195000Y-90995000D02*
X120566000Y-86366000D01*
X125195000Y-95160885D02*
X125195000Y-90995000D01*
X130114115Y-100080000D02*
X125195000Y-95160885D01*
X120566000Y-86366000D02*
X108895000Y-86366000D01*
D69*
X109503824Y-86366000D02*
X108895000Y-86366000D01*
%TO.N,Net-(J6-CC2)*%
X110664000Y-88366000D02*
X110720000Y-88310000D01*
X108895000Y-88366000D02*
X110664000Y-88366000D01*
%TO.N,Net-(J6-CC1)*%
X108895000Y-85366000D02*
X110264000Y-85366000D01*
X110264000Y-85366000D02*
X110710000Y-84920000D01*
D64*
%TO.N,/USB/D1-*%
X133520000Y-99580000D02*
X130186871Y-99580000D01*
D69*
X108286176Y-86866000D02*
X108019000Y-86598824D01*
X108019000Y-86598824D02*
X108019000Y-86133176D01*
D64*
X120638756Y-85866000D02*
X108895000Y-85866000D01*
D69*
X108895000Y-86866000D02*
X108286176Y-86866000D01*
D64*
X130186871Y-99580000D02*
X125600000Y-94993129D01*
X125600000Y-90827244D02*
X120638756Y-85866000D01*
D69*
X108019000Y-86133176D02*
X108286176Y-85866000D01*
D64*
X125600000Y-94993129D02*
X125600000Y-90827244D01*
D69*
X108286176Y-85866000D02*
X108895000Y-85866000D01*
%TO.N,Net-(J7-CC2)*%
X168430000Y-82490000D02*
X168430000Y-81020000D01*
X168090000Y-82830000D02*
X168430000Y-82490000D01*
%TO.N,Net-(J7-CC1)*%
X172270000Y-82830000D02*
X171430000Y-81990000D01*
X171430000Y-81990000D02*
X171430000Y-81020000D01*
D68*
%TO.N,/FPGA + SRAM/USB_H_MOSI*%
X151900000Y-96400000D02*
X151900000Y-95327288D01*
X155166000Y-92061288D02*
X155166000Y-90175000D01*
X151900000Y-95327288D02*
X155166000Y-92061288D01*
%TO.N,/FPGA + SRAM/USB_H_MISO*%
X151500000Y-96800000D02*
X151500000Y-95301610D01*
X151500000Y-95301610D02*
X154666000Y-92135610D01*
X151100000Y-97200000D02*
X151500000Y-96800000D01*
X154666000Y-92135610D02*
X154666000Y-90175000D01*
%TO.N,/FPGA + SRAM/IO_B2*%
X141565500Y-121714500D02*
X139700000Y-123580000D01*
X152300000Y-105405424D02*
X147954424Y-109751000D01*
X139700000Y-123580000D02*
X139700000Y-124460000D01*
X152300000Y-104000000D02*
X152300000Y-105405424D01*
X143670356Y-109751000D02*
X141565500Y-111855856D01*
X152700000Y-103600000D02*
X152300000Y-104000000D01*
X147954424Y-109751000D02*
X143670356Y-109751000D01*
X141565500Y-111855856D02*
X141565500Y-121714500D01*
%TO.N,/FPGA + SRAM/IO_B10*%
X149099000Y-105201000D02*
X147021000Y-107279000D01*
X119380000Y-123580000D02*
X119380000Y-124460000D01*
X149099000Y-104001000D02*
X149099000Y-105201000D01*
X139157500Y-120058000D02*
X122902000Y-120058000D01*
X122902000Y-120058000D02*
X119380000Y-123580000D01*
X149500000Y-103600000D02*
X149099000Y-104001000D01*
X147021000Y-107279000D02*
X142736934Y-107279000D01*
X139157500Y-110858434D02*
X139157500Y-120058000D01*
X142736934Y-107279000D02*
X139157500Y-110858434D01*
%TO.N,/FPGA + SRAM/IO_B6*%
X129540000Y-124460000D02*
X129540000Y-123580000D01*
X131830000Y-121290000D02*
X140290000Y-121290000D01*
X129540000Y-123580000D02*
X131830000Y-121290000D01*
X140361500Y-121218500D02*
X140361500Y-111357144D01*
X147471712Y-108531000D02*
X150700000Y-105302712D01*
X150700000Y-104000000D02*
X151100000Y-103600000D01*
X140290000Y-121290000D02*
X140361500Y-121218500D01*
X143187644Y-108531000D02*
X147471712Y-108531000D01*
X140361500Y-111357144D02*
X143187644Y-108531000D01*
X150700000Y-105302712D02*
X150700000Y-104000000D01*
%TO.N,/FPGA + SRAM/IO_B9*%
X142861610Y-107580000D02*
X139458500Y-110983110D01*
X139458500Y-110983110D02*
X139458500Y-120359000D01*
X147145676Y-107580000D02*
X142861610Y-107580000D01*
X139458500Y-120359000D02*
X125141000Y-120359000D01*
X121920000Y-123580000D02*
X121920000Y-124460000D01*
X125141000Y-120359000D02*
X121920000Y-123580000D01*
X149500000Y-105225676D02*
X147145676Y-107580000D01*
X149500000Y-104400000D02*
X149500000Y-105225676D01*
%TO.N,/FPGA + SRAM/IO_B1*%
X148079102Y-110052000D02*
X143795034Y-110052000D01*
X141866500Y-111980534D02*
X141866500Y-121746500D01*
X142240000Y-122120000D02*
X142240000Y-124460000D01*
X141866500Y-121746500D02*
X142240000Y-122120000D01*
X152700000Y-105431102D02*
X148079102Y-110052000D01*
X143795034Y-110052000D02*
X141866500Y-111980534D01*
X152700000Y-104400000D02*
X152700000Y-105431102D01*
%TO.N,/FPGA + SRAM/IO_B4*%
X151900000Y-103600000D02*
X151500000Y-104000000D01*
X151500000Y-105354066D02*
X147713066Y-109141000D01*
X151500000Y-104000000D02*
X151500000Y-105354066D01*
X136300000Y-121900000D02*
X134620000Y-123580000D01*
X147713066Y-109141000D02*
X143429000Y-109141000D01*
X140963500Y-121466500D02*
X140530000Y-121900000D01*
X134620000Y-123580000D02*
X134620000Y-124460000D01*
X140530000Y-121900000D02*
X136300000Y-121900000D01*
X140963500Y-111606500D02*
X140963500Y-121466500D01*
X143429000Y-109141000D02*
X140963500Y-111606500D01*
%TO.N,/FPGA + SRAM/IO_B5*%
X151100000Y-105328388D02*
X147588388Y-108840000D01*
X140662500Y-111481824D02*
X140662500Y-121341822D01*
X147588388Y-108840000D02*
X143304324Y-108840000D01*
X151100000Y-104400000D02*
X151100000Y-105328388D01*
X140662500Y-121341822D02*
X140405322Y-121599000D01*
X140405322Y-121599000D02*
X134061000Y-121599000D01*
X134061000Y-121599000D02*
X132080000Y-123580000D01*
X143304324Y-108840000D02*
X140662500Y-111481824D01*
X132080000Y-123580000D02*
X132080000Y-124460000D01*
%TO.N,/FPGA + SRAM/IO_B8*%
X139759500Y-111107788D02*
X139759500Y-120660000D01*
X139759500Y-120660000D02*
X127380000Y-120660000D01*
X149900000Y-105251356D02*
X147270356Y-107881000D01*
X150300000Y-103600000D02*
X149900000Y-104000000D01*
X147270356Y-107881000D02*
X142986288Y-107881000D01*
X142986288Y-107881000D02*
X139759500Y-111107788D01*
X149900000Y-104000000D02*
X149900000Y-105251356D01*
X124460000Y-123580000D02*
X124460000Y-124460000D01*
X127380000Y-120660000D02*
X124460000Y-123580000D01*
%TO.N,/FPGA + SRAM/IO_B3*%
X143545676Y-109450000D02*
X141264500Y-111731176D01*
X151900000Y-104400000D02*
X151900000Y-105379746D01*
X147829746Y-109450000D02*
X143545676Y-109450000D01*
X138540000Y-122200000D02*
X137160000Y-123580000D01*
X137160000Y-123580000D02*
X137160000Y-124460000D01*
X151900000Y-105379746D02*
X147829746Y-109450000D01*
X141264500Y-111731176D02*
X141264500Y-121589822D01*
X141264500Y-121589822D02*
X140654322Y-122200000D01*
X140654322Y-122200000D02*
X138540000Y-122200000D01*
%TO.N,/FPGA + SRAM/IO_B7*%
X140060500Y-111232466D02*
X140060500Y-120989000D01*
X127000000Y-123580000D02*
X127000000Y-124460000D01*
X140060500Y-120989000D02*
X129591000Y-120989000D01*
X143062966Y-108230000D02*
X140060500Y-111232466D01*
X150300000Y-104400000D02*
X150300000Y-105277034D01*
X150300000Y-105277034D02*
X147347034Y-108230000D01*
X129591000Y-120989000D02*
X127000000Y-123580000D01*
X147347034Y-108230000D02*
X143062966Y-108230000D01*
D63*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X156945000Y-118920000D02*
X156945000Y-118155000D01*
D64*
X135220135Y-105391775D02*
X135220000Y-105391640D01*
D63*
X156945000Y-118155000D02*
X156950000Y-118150000D01*
D64*
X135220000Y-105391640D02*
X135220000Y-104780000D01*
D67*
%TO.N,Net-(U11-SW)*%
X120937500Y-99310000D02*
X119530000Y-97902500D01*
X119530000Y-97902500D02*
X119530000Y-96815000D01*
D65*
%TO.N,Net-(U1-SW)*%
X120910000Y-105630000D02*
X123280000Y-105630000D01*
X123280000Y-105630000D02*
X123572000Y-105338000D01*
D71*
%TO.N,Net-(U4-SW)*%
X112400000Y-93850000D02*
X116296000Y-93850000D01*
D67*
%TO.N,Net-(U10-SW)*%
X121052500Y-110622500D02*
X120917500Y-110487500D01*
X122562500Y-110622500D02*
X121052500Y-110622500D01*
D65*
%TO.N,Net-(Q2-G)*%
X145355000Y-114630000D02*
X146575000Y-115850000D01*
X144755000Y-114630000D02*
X145355000Y-114630000D01*
%TO.N,Net-(Q2-S)*%
X145315000Y-112730000D02*
X146575000Y-111470000D01*
X144755000Y-112730000D02*
X145315000Y-112730000D01*
D64*
%TO.N,Net-(U9-ILIM)*%
X114132500Y-99510000D02*
X114720000Y-99510000D01*
X114720000Y-99510000D02*
X115450000Y-98780000D01*
%TO.N,Net-(U9-ISET)*%
X110522500Y-97400000D02*
X111920000Y-98797500D01*
X109888000Y-97400000D02*
X110522500Y-97400000D01*
D67*
%TO.N,Net-(U11-FB)*%
X118957500Y-101505000D02*
X118662500Y-101210000D01*
D66*
X118957500Y-104155000D02*
X118957500Y-102695000D01*
D67*
X118957500Y-102695000D02*
X118957500Y-101505000D01*
D66*
%TO.N,Net-(U1-FB)*%
X119720000Y-109010000D02*
X121030000Y-109010000D01*
D67*
X118635000Y-107530000D02*
X118635000Y-107925000D01*
X118635000Y-107925000D02*
X119720000Y-109010000D01*
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X148220000Y-114390000D02*
X149847500Y-114390000D01*
X149847500Y-114390000D02*
X149942500Y-114295000D01*
D65*
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X158887500Y-113025000D02*
X158917500Y-113055000D01*
X157117500Y-113025000D02*
X158887500Y-113025000D01*
D64*
%TO.N,Net-(U8-REF)*%
X133919999Y-99080000D02*
X134300000Y-99460001D01*
X133520000Y-99080000D02*
X133919999Y-99080000D01*
X134300000Y-99460001D02*
X134300000Y-99610000D01*
%TO.N,Net-(U8-~{RESET})*%
X133520000Y-103080000D02*
X134020000Y-103080000D01*
X134020000Y-103080000D02*
X134070000Y-103130000D01*
D68*
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X155900000Y-104400000D02*
X155900000Y-110022500D01*
X155900000Y-110022500D02*
X155897500Y-110025000D01*
%TO.N,/FPGA + SRAM/USB_H_SS_B*%
X151100000Y-96400000D02*
X151100000Y-95275932D01*
X154166000Y-92209932D02*
X154166000Y-90175000D01*
X151100000Y-95275932D02*
X154166000Y-92209932D01*
%TO.N,/FPGA + SRAM/LED_B*%
X151900000Y-102800000D02*
X151500000Y-103200000D01*
D63*
X182690000Y-112650000D02*
X182690000Y-113255000D01*
%TO.N,/FPGA + SRAM/LED_G*%
X185620000Y-112650000D02*
X185620000Y-113260000D01*
D68*
X153900000Y-104800000D02*
X154300000Y-104400000D01*
%TO.N,/FPGA + SRAM/LED_R*%
X152700000Y-102800000D02*
X152300000Y-103200000D01*
D63*
X184150000Y-112640000D02*
X184150000Y-113250000D01*
D70*
%TO.N,Net-(U7-DI)*%
X135720000Y-95450000D02*
X136135001Y-95034999D01*
X137702501Y-91820000D02*
X138365000Y-91820000D01*
X135720000Y-95880000D02*
X135720000Y-95450000D01*
X136619697Y-95034999D02*
X137451500Y-94203196D01*
D67*
X138365000Y-91820000D02*
X139905000Y-91820000D01*
D70*
X136135001Y-95034999D02*
X136619697Y-95034999D01*
D67*
X139905000Y-91820000D02*
X140010000Y-91925000D01*
D70*
X137451500Y-92071001D02*
X137702501Y-91820000D01*
X137451500Y-94203196D02*
X137451500Y-92071001D01*
%TO.N,Net-(U7-DO)*%
X140736000Y-91532648D02*
X140736000Y-92849000D01*
X138977500Y-91270000D02*
X140473352Y-91270000D01*
X140473352Y-91270000D02*
X140736000Y-91532648D01*
X140736000Y-92849000D02*
X140010000Y-93575000D01*
D67*
X138365000Y-93720000D02*
X139865000Y-93720000D01*
D70*
X138047500Y-90340000D02*
X138977500Y-91270000D01*
D67*
X139865000Y-93720000D02*
X140010000Y-93575000D01*
D65*
%TO.N,Net-(U4-V_{FB})*%
X119665000Y-89880000D02*
X119740000Y-89805000D01*
X118140000Y-89880000D02*
X119665000Y-89880000D01*
D67*
X118260000Y-90000000D02*
X118260000Y-91520000D01*
X118140000Y-89880000D02*
X118260000Y-90000000D01*
D68*
%TO.N,/FPGA + SRAM/CDONE*%
X147790000Y-115850000D02*
X147200000Y-115260000D01*
X154700000Y-104000000D02*
X155100000Y-103600000D01*
X148225000Y-115850000D02*
X147790000Y-115850000D01*
X154660000Y-104760000D02*
X154700000Y-104720000D01*
X154700000Y-104720000D02*
X154700000Y-104000000D01*
D66*
X148225000Y-117305000D02*
X148230000Y-117310000D01*
D68*
X147200000Y-111356780D02*
X149236780Y-109320000D01*
X153200000Y-109320000D02*
X154660000Y-107860000D01*
X147200000Y-115260000D02*
X147200000Y-111356780D01*
X149236780Y-109320000D02*
X153200000Y-109320000D01*
X154660000Y-107860000D02*
X154660000Y-104760000D01*
D66*
X148225000Y-115850000D02*
X148225000Y-117305000D01*
D64*
%TO.N,Net-(U7-CLK)*%
X136000000Y-94630000D02*
X136451940Y-94630000D01*
X136411940Y-91820000D02*
X136090000Y-91820000D01*
D67*
X136090000Y-91820000D02*
X134575000Y-91820000D01*
D64*
X137030500Y-92438560D02*
X136411940Y-91820000D01*
D67*
X134575000Y-91820000D02*
X134450000Y-91945000D01*
D64*
X135220000Y-95410000D02*
X136000000Y-94630000D01*
X135220000Y-95880000D02*
X135220000Y-95410000D01*
X137030500Y-94051440D02*
X137030500Y-92438560D01*
X136451940Y-94630000D02*
X137030500Y-94051440D01*
D70*
%TO.N,Net-(U7-CS)*%
X133724000Y-92861000D02*
X133815000Y-92770000D01*
X133724000Y-94454000D02*
X133724000Y-92861000D01*
X134720000Y-95880000D02*
X134720000Y-95450000D01*
D67*
X132990000Y-91945000D02*
X133815000Y-92770000D01*
X133815000Y-92770000D02*
X136090000Y-92770000D01*
D70*
X134720000Y-95450000D02*
X133724000Y-94454000D01*
D64*
%TO.N,Net-(U9-TS)*%
X109890000Y-98860000D02*
X110557500Y-98860000D01*
X110557500Y-98860000D02*
X111207500Y-99510000D01*
D68*
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X166100030Y-106300000D02*
X166100030Y-106300030D01*
X166100030Y-106300030D02*
X167140000Y-107340000D01*
X169430000Y-109200000D02*
X169430000Y-110017500D01*
X167570000Y-107340000D02*
X169430000Y-109200000D01*
X155100000Y-99600000D02*
X155500000Y-99200000D01*
X167140000Y-107340000D02*
X167570000Y-107340000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X155950000Y-93410000D02*
X164480000Y-93410000D01*
X153900000Y-95460000D02*
X155950000Y-93410000D01*
X153900000Y-96800000D02*
X153900000Y-95460000D01*
X153500000Y-97200000D02*
X153900000Y-96800000D01*
X166430000Y-91460000D02*
X166430000Y-90642500D01*
X164480000Y-93410000D02*
X166430000Y-91460000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X171430000Y-91460000D02*
X171430000Y-90642500D01*
X165690000Y-97200000D02*
X171430000Y-91460000D01*
X157500000Y-97200000D02*
X165690000Y-97200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X156300000Y-94360000D02*
X156304322Y-94360000D01*
X156304322Y-94360000D02*
X156335322Y-94329000D01*
X165061000Y-94329000D02*
X167930000Y-91460000D01*
X156335322Y-94329000D02*
X165061000Y-94329000D01*
X167930000Y-91460000D02*
X167930000Y-90642500D01*
X155100000Y-95560000D02*
X156300000Y-94360000D01*
X155100000Y-96400000D02*
X155100000Y-95560000D01*
D63*
%TO.N,CLK*%
X146950000Y-102580000D02*
X148313500Y-101216500D01*
X148313500Y-101216500D02*
X149500000Y-101216500D01*
D68*
%TO.N,/FPGA + SRAM/FPGA/A9*%
X163900000Y-106100000D02*
X165120000Y-107320000D01*
X165550000Y-107320000D02*
X167430000Y-109200000D01*
X167430000Y-109200000D02*
X167430000Y-110017500D01*
X165120000Y-107320000D02*
X165550000Y-107320000D01*
X155900000Y-102000000D02*
X156300000Y-102400000D01*
%TO.N,/FPGA + SRAM/FPGA/A2*%
X156700000Y-101200000D02*
X157100000Y-101600000D01*
X175430000Y-109200000D02*
X175430000Y-110017500D01*
X167830000Y-101600000D02*
X175430000Y-109200000D01*
X157100000Y-101600000D02*
X167830000Y-101600000D01*
%TO.N,/FPGA + SRAM/FPGA/A6*%
X167430000Y-103200000D02*
X173430000Y-109200000D01*
X157100000Y-103200000D02*
X167430000Y-103200000D01*
X173430000Y-109200000D02*
X173430000Y-110017500D01*
X156700000Y-102800000D02*
X157100000Y-103200000D01*
%TO.N,/FPGA + SRAM/FIFO6*%
X147260000Y-99630000D02*
X149470000Y-99630000D01*
X147253545Y-99626000D02*
X147256000Y-99626000D01*
X147004000Y-99374000D02*
X147004000Y-99376455D01*
X149470000Y-99630000D02*
X149500000Y-99600000D01*
X142420000Y-98080000D02*
X145710000Y-98080000D01*
X147004000Y-99376455D02*
X147253545Y-99626000D01*
X147256000Y-99626000D02*
X147260000Y-99630000D01*
X145710000Y-98080000D02*
X147004000Y-99374000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X157500000Y-98800000D02*
X165590000Y-98800000D01*
X172930000Y-91460000D02*
X172930000Y-90642500D01*
X165590000Y-98800000D02*
X172930000Y-91460000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X167430000Y-91460000D02*
X167430000Y-90642500D01*
X154700000Y-95520000D02*
X156200000Y-94020000D01*
X164870000Y-94020000D02*
X167430000Y-91460000D01*
X154300000Y-97200000D02*
X154700000Y-96800000D01*
X154700000Y-96800000D02*
X154700000Y-95520000D01*
X156200000Y-94020000D02*
X164870000Y-94020000D01*
%TO.N,/FPGA + SRAM/FPGA/A5*%
X173930000Y-109200000D02*
X173930000Y-110017500D01*
X157500000Y-102800000D02*
X167530000Y-102800000D01*
X167530000Y-102800000D02*
X173930000Y-109200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X166350000Y-95540000D02*
X170430000Y-91460000D01*
X156700000Y-96400000D02*
X156700000Y-95680000D01*
X156840000Y-95540000D02*
X166350000Y-95540000D01*
X156700000Y-95680000D02*
X156840000Y-95540000D01*
X170430000Y-91460000D02*
X170430000Y-90642500D01*
%TO.N,/FPGA + SRAM/FIFO7*%
X142420000Y-97580000D02*
X145652544Y-97580000D01*
X147272544Y-99200000D02*
X149900000Y-99200000D01*
X145652544Y-97580000D02*
X147272544Y-99200000D01*
X149900000Y-99200000D02*
X150300000Y-99600000D01*
%TO.N,/FPGA + SRAM/FIFO1*%
X146980000Y-101080000D02*
X142420000Y-101080000D01*
X147260000Y-100800000D02*
X146980000Y-101080000D01*
X150300000Y-101200000D02*
X149900000Y-100800000D01*
X149900000Y-100800000D02*
X147260000Y-100800000D01*
%TO.N,/FPGA + SRAM/FPGA/A8*%
X165750000Y-107020000D02*
X167930000Y-109200000D01*
X164450000Y-106000000D02*
X165470000Y-107020000D01*
X167930000Y-109200000D02*
X167930000Y-110017500D01*
X165470000Y-107020000D02*
X165750000Y-107020000D01*
X155100000Y-101200000D02*
X155500000Y-101600000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X173430000Y-91460000D02*
X173430000Y-90642500D01*
X165690000Y-99200000D02*
X173430000Y-91460000D01*
X156700000Y-99600000D02*
X157100000Y-99200000D01*
X157100000Y-99200000D02*
X165690000Y-99200000D01*
%TO.N,/FPGA + SRAM/FPGA/A3*%
X167730000Y-102000000D02*
X174930000Y-109200000D01*
X174930000Y-109200000D02*
X174930000Y-110017500D01*
X157500000Y-102000000D02*
X167730000Y-102000000D01*
%TO.N,/FPGA + SRAM/FIFO3*%
X149900000Y-100000000D02*
X142500000Y-100000000D01*
X150300000Y-100400000D02*
X149900000Y-100000000D01*
X142500000Y-100000000D02*
X142420000Y-100080000D01*
%TO.N,/FPGA + SRAM/FPGA/A17*%
X155900000Y-98000000D02*
X156300000Y-97600000D01*
X169399892Y-106310556D02*
X169540556Y-106310556D01*
X172430000Y-109200000D02*
X172430000Y-110017500D01*
X169540556Y-106310556D02*
X172430000Y-109200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X155770000Y-94020000D02*
X155774322Y-94020000D01*
X154300000Y-95490000D02*
X155770000Y-94020000D01*
X154300000Y-96400000D02*
X154300000Y-95490000D01*
X164671000Y-93719000D02*
X166930000Y-91460000D01*
X156075322Y-93719000D02*
X164671000Y-93719000D01*
X166930000Y-91460000D02*
X166930000Y-90642500D01*
X155774322Y-94020000D02*
X156075322Y-93719000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X168430000Y-91460000D02*
X168430000Y-90642500D01*
X155500000Y-96800000D02*
X155500000Y-95590000D01*
X155500000Y-95590000D02*
X156460000Y-94630000D01*
X155100000Y-97200000D02*
X155500000Y-96800000D01*
X156460000Y-94630000D02*
X165260000Y-94630000D01*
X165260000Y-94630000D02*
X168430000Y-91460000D01*
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X149252513Y-98000000D02*
X149500000Y-98000000D01*
X139220000Y-95170000D02*
X139220000Y-95880000D01*
X140150000Y-94240000D02*
X139220000Y-95170000D01*
X145492513Y-94240000D02*
X149252513Y-98000000D01*
X140150000Y-94240000D02*
X145492513Y-94240000D01*
%TO.N,/FPGA + SRAM/FPGA/A14*%
X164930000Y-109200000D02*
X164930000Y-110017500D01*
X164550000Y-108820000D02*
X164930000Y-109200000D01*
X161150000Y-106600000D02*
X163370000Y-108820000D01*
X153100000Y-104000000D02*
X153500000Y-103600000D01*
X163370000Y-108820000D02*
X164550000Y-108820000D01*
%TO.N,/FPGA + SRAM/FPGA/A15*%
X164340000Y-109121000D02*
X163021000Y-109121000D01*
X163021000Y-109121000D02*
X160600000Y-106700000D01*
X164430000Y-109211000D02*
X164340000Y-109121000D01*
X164430000Y-110017500D02*
X164430000Y-109211000D01*
X155101502Y-104914974D02*
X155100000Y-104913472D01*
X155100000Y-104913472D02*
X155100000Y-104400000D01*
X155101502Y-104923212D02*
X155101502Y-104914974D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X167764322Y-107040000D02*
X168363878Y-107639556D01*
X168369556Y-107639556D02*
X169930000Y-109200000D01*
X166650033Y-106200000D02*
X166650033Y-106200033D01*
X166650033Y-106200033D02*
X167490000Y-107040000D01*
X155900000Y-99600000D02*
X156300000Y-99200000D01*
X168363878Y-107639556D02*
X168369556Y-107639556D01*
X169930000Y-109200000D02*
X169930000Y-110017500D01*
X167490000Y-107040000D02*
X167764322Y-107040000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X170930000Y-91460000D02*
X170930000Y-90642500D01*
X157500000Y-96400000D02*
X165990000Y-96400000D01*
X165990000Y-96400000D02*
X170930000Y-91460000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X167750000Y-106600000D02*
X168488556Y-107338556D01*
X169068556Y-107338556D02*
X170930000Y-109200000D01*
X170930000Y-109200000D02*
X170930000Y-110017500D01*
X168488556Y-107338556D02*
X169068556Y-107338556D01*
X154300000Y-98800000D02*
X154700000Y-98400000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X168837462Y-107037556D02*
X169267556Y-107037556D01*
X168299906Y-106500000D02*
X168837462Y-107037556D01*
X169267556Y-107037556D02*
X171430000Y-109200000D01*
X155900000Y-98800000D02*
X156300000Y-98400000D01*
X171430000Y-109200000D02*
X171430000Y-110017500D01*
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X156504322Y-95020000D02*
X156585322Y-94939000D01*
X168930000Y-91460000D02*
X168930000Y-90642500D01*
X155900000Y-96400000D02*
X155900000Y-95620000D01*
X156585322Y-94939000D02*
X165451000Y-94939000D01*
X155900000Y-95620000D02*
X156500000Y-95020000D01*
X156500000Y-95020000D02*
X156504322Y-95020000D01*
X165451000Y-94939000D02*
X168930000Y-91460000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X156700000Y-100400000D02*
X157100000Y-100000000D01*
X165890000Y-100000000D02*
X174430000Y-91460000D01*
X174430000Y-91460000D02*
X174430000Y-90642500D01*
X157100000Y-100000000D02*
X165890000Y-100000000D01*
%TO.N,/FPGA + SRAM/FPGA/A13*%
X165430000Y-109200000D02*
X165430000Y-110017500D01*
X164750000Y-108520000D02*
X165430000Y-109200000D01*
X163720000Y-108520000D02*
X164750000Y-108520000D01*
X161700000Y-106500000D02*
X163720000Y-108520000D01*
X153900000Y-104000000D02*
X154300000Y-103600000D01*
%TO.N,/FPGA + SRAM/FPGA/A4*%
X174430000Y-109200000D02*
X174430000Y-110017500D01*
X157100000Y-102400000D02*
X167630000Y-102400000D01*
X167630000Y-102400000D02*
X174430000Y-109200000D01*
X156700000Y-102000000D02*
X157100000Y-102400000D01*
%TO.N,/FPGA + SRAM/FPGA/A1*%
X175930000Y-109200000D02*
X175930000Y-110017500D01*
X157500000Y-101200000D02*
X167930000Y-101200000D01*
X167930000Y-101200000D02*
X175930000Y-109200000D01*
%TO.N,/FPGA + SRAM/FIFO0*%
X151100000Y-101200000D02*
X150700000Y-101600000D01*
X146610000Y-101580000D02*
X142420000Y-101580000D01*
%TO.N,/FPGA + SRAM/FPGA/A18*%
X168858487Y-106407428D02*
X168858487Y-106408487D01*
X168858487Y-106408487D02*
X169186556Y-106736556D01*
X169186556Y-106736556D02*
X169466556Y-106736556D01*
X169466556Y-106736556D02*
X171930000Y-109200000D01*
X171930000Y-109200000D02*
X171930000Y-110017500D01*
X155100000Y-98000000D02*
X155500000Y-97600000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X157500000Y-99600000D02*
X165790000Y-99600000D01*
X173930000Y-91460000D02*
X173930000Y-90642500D01*
X165790000Y-99600000D02*
X173930000Y-91460000D01*
%TO.N,/FPGA + SRAM/FIFO2*%
X147230000Y-100400000D02*
X149500000Y-100400000D01*
X142420000Y-100580000D02*
X147050000Y-100580000D01*
X147050000Y-100580000D02*
X147230000Y-100400000D01*
%TO.N,/FPGA + SRAM/FPGA/A16*%
X152700000Y-97200000D02*
X153100000Y-96800000D01*
X163892000Y-92808000D02*
X164430000Y-92270000D01*
X153100000Y-96800000D02*
X153100000Y-95404322D01*
X164430000Y-92270000D02*
X164430000Y-90642500D01*
X153100000Y-95404322D02*
X155696322Y-92808000D01*
X155696322Y-92808000D02*
X163892000Y-92808000D01*
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X145251157Y-94850000D02*
X149201157Y-98800000D01*
X149201157Y-98800000D02*
X149500000Y-98800000D01*
X140540000Y-94850000D02*
X145251157Y-94850000D01*
X140220000Y-95170000D02*
X140540000Y-94850000D01*
X140220000Y-95880000D02*
X140220000Y-95170000D01*
%TO.N,/FPGA + SRAM/FIFO4*%
X146053958Y-99279636D02*
X145854322Y-99080000D01*
X145854322Y-99080000D02*
X142420000Y-99080000D01*
X146053958Y-99575000D02*
X146053958Y-99279636D01*
X151100000Y-100400000D02*
X150700000Y-100000000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X155900000Y-97200000D02*
X156300000Y-96800000D01*
X156300000Y-96800000D02*
X156300000Y-95650000D01*
X156710000Y-95240000D02*
X165650000Y-95240000D01*
X169430000Y-91460000D02*
X169430000Y-90642500D01*
X165650000Y-95240000D02*
X169430000Y-91460000D01*
X156300000Y-95650000D02*
X156710000Y-95240000D01*
%TO.N,/FPGA + SRAM/FPGA/A0*%
X175930000Y-91460000D02*
X175930000Y-90642500D01*
X166590000Y-100800000D02*
X175930000Y-91460000D01*
X155900000Y-100400000D02*
X156300000Y-100800000D01*
X156300000Y-100800000D02*
X166590000Y-100800000D01*
%TO.N,/FPGA + SRAM/FPGA/A11*%
X164420012Y-107920000D02*
X165150000Y-107920000D01*
X166430000Y-109200000D02*
X166430000Y-110017500D01*
X165150000Y-107920000D02*
X166430000Y-109200000D01*
X155100000Y-102800000D02*
X155500000Y-103200000D01*
X162800012Y-106300000D02*
X164420012Y-107920000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X172430000Y-91460000D02*
X172430000Y-90642500D01*
X157100000Y-98400000D02*
X165490000Y-98400000D01*
X165490000Y-98400000D02*
X172430000Y-91460000D01*
X156700000Y-98800000D02*
X157100000Y-98400000D01*
%TO.N,/FPGA + SRAM/FPGA/A7*%
X157500000Y-103600000D02*
X167330000Y-103600000D01*
X172930000Y-109200000D02*
X172930000Y-110017500D01*
X167330000Y-103600000D02*
X172930000Y-109200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X171930000Y-91460000D02*
X171930000Y-90642500D01*
X165390000Y-98000000D02*
X171930000Y-91460000D01*
X157500000Y-98000000D02*
X165390000Y-98000000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X175430000Y-91460000D02*
X175430000Y-90642500D01*
X166490000Y-100400000D02*
X175430000Y-91460000D01*
X157500000Y-100400000D02*
X166490000Y-100400000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X165930000Y-91457161D02*
X165930000Y-90642500D01*
X164278161Y-93109000D02*
X165930000Y-91457161D01*
X153500000Y-96400000D02*
X153500000Y-95430000D01*
X155364322Y-93570000D02*
X155825322Y-93109000D01*
X153500000Y-95430000D02*
X155360000Y-93570000D01*
X155825322Y-93109000D02*
X164278161Y-93109000D01*
X155360000Y-93570000D02*
X155364322Y-93570000D01*
%TO.N,/FPGA + SRAM/FIFO5*%
X146603960Y-99403960D02*
X145780000Y-98580000D01*
X151900000Y-100400000D02*
X151500000Y-100000000D01*
X145780000Y-98580000D02*
X142420000Y-98580000D01*
X146603960Y-99575001D02*
X146603960Y-99403960D01*
%TO.N,/FPGA + SRAM/FPGA/A19*%
X155900000Y-101200000D02*
X156300000Y-101600000D01*
X165830000Y-106730000D02*
X165960000Y-106730000D01*
X168430000Y-109200000D02*
X168430000Y-110017500D01*
X165000000Y-105900000D02*
X165830000Y-106730000D01*
X165960000Y-106730000D02*
X168430000Y-109200000D01*
%TO.N,/FPGA + SRAM/FPGA/A12*%
X164070000Y-108220000D02*
X164950000Y-108220000D01*
X162250000Y-106400000D02*
X164070000Y-108220000D01*
X164950000Y-108220000D02*
X165930000Y-109200000D01*
X165930000Y-109200000D02*
X165930000Y-110017500D01*
X154300000Y-102800000D02*
X154700000Y-103200000D01*
%TO.N,/FPGA + SRAM/FPGA/A10*%
X154300000Y-102000000D02*
X154700000Y-102400000D01*
X166930000Y-109200000D02*
X166930000Y-110017500D01*
X163350000Y-106200000D02*
X164770000Y-107620000D01*
X164770000Y-107620000D02*
X165350000Y-107620000D01*
X165350000Y-107620000D02*
X166930000Y-109200000D01*
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X140340000Y-94550000D02*
X145376835Y-94550000D01*
X149900000Y-98400000D02*
X150300000Y-98800000D01*
X145376835Y-94550000D02*
X149226835Y-98400000D01*
X139720000Y-95170000D02*
X140340000Y-94550000D01*
X139720000Y-95880000D02*
X139720000Y-95170000D01*
X149226835Y-98400000D02*
X149900000Y-98400000D01*
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X148570000Y-98769883D02*
X148570000Y-98594521D01*
X148564883Y-98775000D02*
X148570000Y-98769883D01*
X148570000Y-98594521D02*
X146555479Y-96580000D01*
X150700000Y-99200000D02*
X151100000Y-99600000D01*
X146555479Y-96580000D02*
X142420000Y-96580000D01*
X148480000Y-98775000D02*
X148564883Y-98775000D01*
D70*
%TO.N,/USB/OSC_12MHz*%
X155660000Y-82810000D02*
X155660000Y-84309000D01*
X154480000Y-81630000D02*
X155660000Y-82810000D01*
X155660000Y-84309000D02*
X156596000Y-85245000D01*
D63*
X153470000Y-81630000D02*
X154480000Y-81630000D01*
D64*
X133520000Y-97080000D02*
X134130000Y-97080000D01*
%TD*%
M02*
