var group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l =
[
    [ "Register : Peripheral PLL VCO Control Register 0 - vco0", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___v_c_o0.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___v_c_o0" ],
    [ "Register : Main PLL VCO Control Register - vco1", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___v_c_o1.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___v_c_o1" ],
    [ "Register : Enable Register - en", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n" ],
    [ "Register : Enable Set Register - ens", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n_s.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n_s" ],
    [ "Register : Enable Reset Register - enr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n_r.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_n_r" ],
    [ "Register : Bypass Register - bypass", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s" ],
    [ "Register : Bypass Set Register - bypasss", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s_s.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s_s" ],
    [ "Register : Bypass Reset Register - bypassr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s_r.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___b_y_p_a_s_s_r" ],
    [ "Register : Peripheral PLL Control Register for Counter 2 Clock - cntr2clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r2_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r2_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 3 Clock - cntr3clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r3_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r3_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 4 Clock - cntr4clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r4_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r4_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 5 Clock - cntr5clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r5_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r5_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 6 Clock - cntr6clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r6_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r6_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 7 Clock - cntr7clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r7_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r7_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 8 Clock - cntr8clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r8_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r8_c_l_k" ],
    [ "Register : Peripheral PLL Control Register for Counter 9 Clock - cntr9clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r9_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___c_n_t_r9_c_l_k" ],
    [ "Register : Peripheral PLL Output Counter Reset Register - outrst", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___o_u_t_r_s_t.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___o_u_t_r_s_t" ],
    [ "Register : Peripheral PLL Output Counter Reset Ack Status Register - outrststat", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___o_u_t_r_s_t_s_t_a_t.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___o_u_t_r_s_t_s_t_a_t" ],
    [ "Register : Main Divide Register - emacctl", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_m_a_c_c_t_l.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___e_m_a_c_c_t_l" ],
    [ "Register : GPIO Divide Register - gpiodiv", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___g_p_i_o_d_i_v.html", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l___g_p_i_o_d_i_v" ],
    [ "ALT_CLKMGR_PERPLL_s", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___p_e_r_p_l_l__s", [
      [ "vco0", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aa4dbed56430155ca667da8b81b617023", null ],
      [ "vco1", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a418864da9acb8a40185a7ddc23da12a5", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a2d007e982161d39bfd6e83c101bcd46f", null ],
      [ "ens", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aa561a88b634188be5677e780334dae53", null ],
      [ "enr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aded965dac9353632ef1b56c78fc5420f", null ],
      [ "bypass", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a9f61044840d122f2899e387f40681ef4", null ],
      [ "bypasss", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a70bde0d31ccb6e154103d91eba8d5b25", null ],
      [ "bypassr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a1f8f29dd06d3feccbafb6ff4ddecdd0b", null ],
      [ "_pad_0x20_0x27", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ab0524bd2e15333f89b563f91e1f3b3cd", null ],
      [ "cntr2clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a3ce3113efe29a1cbb7239ffffcfb80da", null ],
      [ "cntr3clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a652f7c0d884ef79b088b062318b0fb0c", null ],
      [ "cntr4clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a07eb7f5790c73f4d7a4a820b680f7eee", null ],
      [ "cntr5clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a35b600997c57a1a515341eeb940b13d1", null ],
      [ "cntr6clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ac7525a80b6cac7d8d7bbbaf1e8f9bf87", null ],
      [ "cntr7clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ad0ce416cae5019fdd319061d48b5497f", null ],
      [ "cntr8clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a183219b5100f629e8a0952e2fb645c42", null ],
      [ "cntr9clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a464186eadb1d1fc3a1b9c246b04be8c2", null ],
      [ "_pad_0x48_0x5f", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#afc556b03891292b07e1eb988b9ca01e2", null ],
      [ "outrst", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a9b22658c2d0ad2cbbcf7a953792b70f3", null ],
      [ "outrststat", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a99d5c5a9aad28a62dc7accc784881c71", null ],
      [ "emacctl", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#adc61009cf33811de543ef081fb7ebcbc", null ],
      [ "gpiodiv", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ac03bfd24b2a479e06d90cc511661ccc5", null ],
      [ "_pad_0x70_0x80", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#afc89c79db8e42036cab9cf56f97a3565", null ]
    ] ],
    [ "ALT_CLKMGR_PERPLL_raw_s", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___p_e_r_p_l_l__raw__s", [
      [ "vco0", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aecd1c60eb776e0ba911f20538eeaaad5", null ],
      [ "vco1", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ab870ac37128aaaaca50797f043c37b58", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ac6d91c60d3c1675bd3e417c8c5d5dd46", null ],
      [ "ens", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ad2a98afd862566a9abacc664299ad0a6", null ],
      [ "enr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a3cf9b50f07f7dcf9e9d365a1bb66ece4", null ],
      [ "bypass", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#abbaaf372fa73365582f3dd964a3bdc48", null ],
      [ "bypasss", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a634e856ca35a659e2db3d0c8d50333ff", null ],
      [ "bypassr", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ac4a76744128adcff2e478b704dec977f", null ],
      [ "_pad_0x20_0x27", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aa38040f1568a4f4021d098cec5154f55", null ],
      [ "cntr2clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a1d71e2b3dbe23fd233367a1bedf58c3e", null ],
      [ "cntr3clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aae42b06ef2cf759e4288b4d779dbe1c2", null ],
      [ "cntr4clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#af82c1eadb9ba96e5ff24fdc8dad2a85f", null ],
      [ "cntr5clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a37db53217ea290b5ea4c2138f0c6f325", null ],
      [ "cntr6clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a70b21260b0165a755b210d75c058bc5e", null ],
      [ "cntr7clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a08425b279a808b66789c3b83e7573a84", null ],
      [ "cntr8clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a6a5eacb4201177b91ef783b967ac2376", null ],
      [ "cntr9clk", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a1c054c749a7801516da7849843c7525a", null ],
      [ "_pad_0x48_0x5f", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ab321279c8473d0424c0d336e7790db8a", null ],
      [ "outrst", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a82ae461c6fbe102b5fcc4f682032e7d5", null ],
      [ "outrststat", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a848e0f896af7206faf6b7a80221073d1", null ],
      [ "emacctl", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#a5f44b061391912200fc534e7cdf27a20", null ],
      [ "gpiodiv", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aa2a1182c44ddc879baff14e4a9ec311c", null ],
      [ "_pad_0x70_0x80", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#aa29d401c83e529dc8520ee19c91b69e7", null ]
    ] ],
    [ "ALT_CLKMGR_PERPLL_t", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ga48a2150851e0cbdacfd31aeac2c5c51f", null ],
    [ "ALT_CLKMGR_PERPLL_raw_t", "group___a_l_t___c_l_k_m_g_r___p_e_r_p_l_l.html#ga7419279f7124bc809c3fb8d7bbd2f344", null ]
];