5 12 101 22 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case4.vcd -o case4.cdd -v case4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case4.v 1 67 1
2 1 17 230023 1 1 1004 0 0 1 1 f
2 2 17 230023 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 17 1e001e 1 1 1004 0 0 1 1 e
2 4 17 1e001e 1 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 17 190019 2 1 100c 0 0 1 1 d
2 6 17 190019 2 29 1008 5 0 1 18 0 1 0 0 0 0
2 7 17 140014 1 1 1004 0 0 1 1 c
2 8 17 140014 1 29 1008 7 0 1 18 0 1 0 0 0 0
2 9 17 f000f 2 1 100c 0 0 1 1 b
2 10 17 f000f 2 29 1008 9 0 1 18 0 1 0 0 0 0
2 11 17 9000a 6 1 1008 0 0 3 1 st
2 12 17 9000a 6 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 17 9000f 7 2b 1008 10 12 1 18 0 1 0 0 0 0
2 14 17 90014 7 2b 1008 8 13 1 18 0 1 0 0 0 0
2 15 17 90019 8 2b 1008 6 14 1 18 0 1 0 0 0 0
2 16 17 9001e 8 2b 1008 4 15 1 18 0 1 0 0 0 0
2 17 17 90023 11 2b 100a 2 16 1 18 0 1 0 0 0 0
2 18 18 20006 8 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 19 41 110015 13 1 100c 0 0 1 1 clock
2 20 41 90015 1d 27 100a 19 0 1 18 0 1 0 0 0 0
2 21 41 1e0024 6 1 1018 0 0 3 1 next_st
2 22 41 180019 0 1 1410 0 0 3 1 st
2 23 41 180024 9 38 3a 21 22
2 24 62 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u5
1 A 10 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 B 11 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 C 12 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_A 13 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 STATE_B 14 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_C 15 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 clock 1 10 1070012 1 0 0 0 1 17 0 1 0 1 1 0
1 st 2 11 70012 1 0 2 0 3 17 0 7 0 7 7 0
1 next_st 3 12 1070012 1 0 2 0 3 17 0 7 0 7 7 0
1 str 4 13 1070012 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 30000 30000 0
1 b 5 15 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 6 15 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 7 15 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 e 8 15 7000e 1 0 0 0 1 17 0 1 0 0 0 0
1 f 9 15 70011 1 0 0 0 1 17 0 1 0 0 0 0
4 18 6 17 0
4 17 1 18 0
4 23 6 20 20
4 20 1 23 0
4 24 1 0 0
3 1 main.$u0 "main.$u0" case4.v 0 39 1
2 25 19 d000e 6 1 1008 0 0 3 1 st
2 26 19 30009 0 1 1410 0 0 3 1 next_st
2 27 19 3000e 8 37 1a 25 26
2 28 21 80008 6 32 1004 0 0 32 1 A
2 29 21 50009 6 23 100c 0 28 1 18 0 1 0 0 0 0 st
2 30 20 9000c 10 0 2100a 0 0 1 16 1 0
2 31 21 0 8 2d 130e 29 30 1 18 0 1 1 1 0 0
2 32 27 80008 4 32 1008 0 0 32 1 B
2 33 27 50009 4 23 100c 0 32 1 18 0 1 0 0 0 0 st
2 34 27 0 5 2d 130e 33 30 1 18 0 1 1 1 0 0
2 35 32 80008 2 32 1008 0 0 32 1 C
2 36 32 50009 2 23 1008 0 35 1 18 0 1 0 0 0 0 st
2 37 32 0 3 2d 120a 36 30 1 18 0 1 0 1 0 0
2 38 33 7000b 3 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 39 28 7000b 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 40 22 7000b 3 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 38 0 0 0
4 37 0 38 0
4 39 0 0 0
4 34 0 39 37
4 40 0 0 0
4 31 0 40 34
4 27 11 31 31
3 1 main.$u0.$u1 "main.$u0.$u1" case4.v 0 26 1
2 41 23 e0016 1 0 81008 0 0 56 16 54415445 0 415f53 0
2 42 23 8000a 0 1 1410 0 0 64 1 str
2 43 23 80016 3 37 1a 41 42
2 44 24 c000c 2 1 100c 0 0 1 1 b
2 45 24 8000e 3 39 e 44 0
2 46 25 14001a 1 32 1008 0 0 32 1 STATE_B
2 47 25 a0010 0 1 1410 0 0 3 1 next_st
2 48 25 a001a 2 37 1a 46 47
4 48 0 0 0
4 45 0 48 0
4 43 11 45 45
3 1 main.$u0.$u2 "main.$u0.$u2" case4.v 0 31 1
2 49 29 e0016 1 0 81008 0 0 56 16 54415445 0 425f53 0
2 50 29 8000a 0 1 1410 0 0 64 1 str
2 51 29 80016 2 37 1a 49 50
2 52 30 120018 1 32 1008 0 0 32 1 STATE_C
2 53 30 8000e 0 1 1410 0 0 3 1 next_st
2 54 30 80018 2 37 1a 52 53
4 54 0 0 0
4 51 11 54 54
3 1 main.$u0.$u3 "main.$u0.$u3" case4.v 0 37 1
2 55 34 e0016 1 0 81008 0 0 56 16 54415445 0 435f53 0
2 56 34 8000a 0 1 1410 0 0 64 1 str
2 57 34 80016 3 37 1a 55 56
2 58 35 1d001d 1 1 1004 0 0 1 1 f
2 59 35 180018 1 1 1004 0 0 1 1 e
2 60 35 18001d 1 11 1048 58 59 1 18 0 1 0 1 0 0
2 61 35 120012 2 1 100c 0 0 1 1 d
2 62 35 12001e 2 18 128c 60 61 1 18 0 1 1 0 1 0
2 63 35 c000c 1 1 1004 0 0 1 1 c
2 64 35 c001f 2 17 10cc 62 63 1 18 0 1 0 1 1 0
2 65 35 80021 3 39 e 64 0
2 66 36 14001a 1 32 1008 0 0 32 1 STATE_A
2 67 36 a0010 0 1 1410 0 0 3 1 next_st
2 68 36 a001a 2 37 1a 66 67
4 68 0 0 0
4 65 0 68 0
4 57 11 65 65
3 1 main.$u4 "main.$u4" case4.v 0 60 1
3 1 main.$u5 "main.$u5" case4.v 0 65 1
2 69 63 9000c 1 0 21004 0 0 1 16 0 0
2 70 63 10005 0 1 1410 0 0 1 1 clock
2 71 63 1000c 1 37 16 69 70
2 72 64 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 73 64 b000b 1 0 1008 0 0 32 48 2 0
2 74 64 9000c 25 2c 900a 73 0 32 18 0 ffffffff 0 0 0 0
2 75 64 17001b 12 1 101c 0 0 1 1 clock
2 76 64 160016 12 1b 102c 75 0 1 18 0 1 1 1 0 0
2 77 64 e0012 0 1 1410 0 0 1 1 clock
2 78 64 e001b 12 37 3e 76 77
4 78 6 74 74
4 74 0 78 0
4 72 0 0 74
4 71 11 72 72
