<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM282__RM4__SCI/rm4_sci__private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__sci____private_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_sci__private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__sci____private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        rm4_sci__provate.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Private RM4 strcuts</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM282R0.FILE.004</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef RM4_SCI__PRIVATE_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define RM4_SCI__PRIVATE_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structsci_base.html">   18</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structsci_base.html">sciBase</a></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    {</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structsci_base.html#ab7a73a918b775a1d5aacb962a05b8fb8">   20</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ab7a73a918b775a1d5aacb962a05b8fb8">GCR0</a>;          <span class="comment">/**&lt; 0x0000 Global Control Register 0 */</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structsci_base.html#addb7423c7590445951bc1ed891e489c8">   21</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#addb7423c7590445951bc1ed891e489c8">GCR1</a>;          <span class="comment">/**&lt; 0x0004 Global Control Register 1 */</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structsci_base.html#ac720e3158be94b9a8ceb6f8e64b336aa">   22</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ac720e3158be94b9a8ceb6f8e64b336aa">rsdv1</a>;         <span class="comment">/**&lt; 0x0008 Global Control Register 2 */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structsci_base.html#aa1b8a3689cff0181864a0d17c064433a">   23</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#aa1b8a3689cff0181864a0d17c064433a">SETINT</a>;       <span class="comment">/**&lt; 0x000C Set Interrupt Enable Register */</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structsci_base.html#af71a97573125ea40b366dbd9477bb2f2">   24</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#af71a97573125ea40b366dbd9477bb2f2">CLEARINT</a>;      <span class="comment">/**&lt; 0x0010 Clear Interrupt Enable Register */</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structsci_base.html#aacacae0bf7902d335d6e07310cf26e22">   25</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#aacacae0bf7902d335d6e07310cf26e22">SETINTLVL</a>;    <span class="comment">/**&lt; 0x0014 Set Interrupt Level Register */</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structsci_base.html#a0cd429a442a327abfbd399dbf414331b">   26</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a0cd429a442a327abfbd399dbf414331b">CLEARINTLVL</a>;   <span class="comment">/**&lt; 0x0018 Set Interrupt Level Register */</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structsci_base.html#a6770be6c37bbf7a8d21a4e092db02dab">   27</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a6770be6c37bbf7a8d21a4e092db02dab">FLR</a>;           <span class="comment">/**&lt; 0x001C Interrupt Flag Register */</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structsci_base.html#a5906cdff882e88822f7fd5b522c66b8f">   28</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a5906cdff882e88822f7fd5b522c66b8f">INTVECT0</a>;      <span class="comment">/**&lt; 0x0020 Interrupt Vector Offset 0 */</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structsci_base.html#aa4ab8b3b32b3e4deb77957e2e433c958">   29</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#aa4ab8b3b32b3e4deb77957e2e433c958">INTVECT1</a>;      <span class="comment">/**&lt; 0x0024 Interrupt Vector Offset 1 */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structsci_base.html#a467595fe7ffc512890da30b2f8769eeb">   30</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a467595fe7ffc512890da30b2f8769eeb">FORMAT</a>;        <span class="comment">/**&lt; 0x0028 Format Control Register */</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structsci_base.html#ac29baa0fd14d211e312220ffbe187d95">   31</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ac29baa0fd14d211e312220ffbe187d95">BRS</a>;           <span class="comment">/**&lt; 0x002C Baud Rate Selection Register */</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structsci_base.html#afbc2a11a3802b1408e88c8a090e48aed">   32</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#afbc2a11a3802b1408e88c8a090e48aed">ED</a>;            <span class="comment">/**&lt; 0x0030 Emulation Register */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structsci_base.html#a5515296fad1b249f38f5f2c01bd5979c">   33</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a5515296fad1b249f38f5f2c01bd5979c">RD</a>;            <span class="comment">/**&lt; 0x0034 Receive Data Buffer */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structsci_base.html#a3ca375850f5c81339c78c6a8d5c72884">   34</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a3ca375850f5c81339c78c6a8d5c72884">TD</a>;            <span class="comment">/**&lt; 0x0038 Transmit Data Buffer */</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structsci_base.html#afd23a988cfeeabb48934fef423f497d5">   35</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#afd23a988cfeeabb48934fef423f497d5">PIO0</a>;          <span class="comment">/**&lt; 0x003C Pin Function Register */</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structsci_base.html#adf6681d7ce1e3a3b4c9312a87ec76f7c">   36</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#adf6681d7ce1e3a3b4c9312a87ec76f7c">PIO1</a>;          <span class="comment">/**&lt; 0x0040 Pin Direction Register */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structsci_base.html#ae82aea3a3e1c13efcfdbcad7a10fdde9">   37</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ae82aea3a3e1c13efcfdbcad7a10fdde9">PIO2</a>;          <span class="comment">/**&lt; 0x0044 Pin Data In Register */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structsci_base.html#a55b7d315e8c90bdb8afce85ab9765f26">   38</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a55b7d315e8c90bdb8afce85ab9765f26">PIO3</a>;          <span class="comment">/**&lt; 0x0048 Pin Data Out Register */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structsci_base.html#ad87a22c579707a6a9a8cbd79b671f1f8">   39</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ad87a22c579707a6a9a8cbd79b671f1f8">PIO4</a>;          <span class="comment">/**&lt; 0x004C Pin Data Set Register */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structsci_base.html#a69db3a639044a355c0888e7a91e8756f">   40</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a69db3a639044a355c0888e7a91e8756f">PIO5</a>;          <span class="comment">/**&lt; 0x0050 Pin Data Clr Register */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structsci_base.html#ab5a2abea3f545ebab4abdea20050432b">   41</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#ab5a2abea3f545ebab4abdea20050432b">PIO6</a>;          <span class="comment">/**&lt; 0x0054: Pin Open Drain Output Enable Register */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structsci_base.html#aa935c6ebabcb287d640811e5cf29e5df">   42</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#aa935c6ebabcb287d640811e5cf29e5df">PIO7</a>;          <span class="comment">/**&lt; 0x0058: Pin Pullup/Pulldown Disable Register */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structsci_base.html#a6018319b18d105d05fab26fdd9a68e8b">   43</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a6018319b18d105d05fab26fdd9a68e8b">PIO8</a>;          <span class="comment">/**&lt; 0x005C: Pin Pullup/Pulldown Selection Register */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structsci_base.html#a8b50bdd75b1eca293509c6804ccb0148">   44</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a8b50bdd75b1eca293509c6804ccb0148">rsdv2</a>[12U];    <span class="comment">/**&lt; 0x0060: Reserved                               */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structsci_base.html#a374e5b744e66d8759dcf07855f4d42cf">   45</a></span>&#160;        Luint32 <a class="code" href="structsci_base.html#a374e5b744e66d8759dcf07855f4d42cf">IODFTCTRL</a>;     <span class="comment">/**&lt; 0x0090: I/O Error Enable Register */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    } <a class="code" href="rm4__sci____private_8h.html#ab7a3e9655e6ab1352cd577336b009ce5">RM4_SCI__BASE_T</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /** @def sciREG</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    *   @brief  Register Frame Pointer</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    *   This pointer is used by the SCI driver to access the sci module registers.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="rm4__sci____private_8h.html#acdc43faa5b34a7b497da4941e225e3ad">   55</a></span>&#160;<span class="preprocessor">    #define sciREG ((RM4_SCI__BASE_T *)0xFFF7E500U)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /** @def sciPORT</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    *   @brief SCI GIO Port Register Pointer</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    *   Pointer used by the GIO driver to access I/O PORT of SCI</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    *   (use the GIO drivers to access the port pins).</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="rm4__sci____private_8h.html#ae2369bc560d565eda2c84b3c949607bf">   64</a></span>&#160;<span class="preprocessor">    #define sciPORT ((gioPORT_t *)0xFFF7E540U)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    /** @def scilinREG</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    *   @brief SCILIN (LIN - Compatibility Mode)  Register Frame Pointer</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    *   This pointer is used by the SCI driver to access the sci module registers.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="rm4__sci____private_8h.html#a389eea3394ad09b70e9d400b120186b4">   72</a></span>&#160;<span class="preprocessor">    #define scilinREG ((RM4_SCI__BASE_T *)0xFFF7E400U)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    /** @def scilinPORT</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    *   @brief SCILIN (LIN - Compatibility Mode)  Register Frame Pointer</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    *   Pointer used by the GIO driver to access I/O PORT of LIN</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    *   (use the GIO drivers to access the port pins).</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="rm4__sci____private_8h.html#a51bbf8e6fb276b45f9218beab9e38152">   81</a></span>&#160;<span class="preprocessor">    #define scilinPORT ((gioPORT_t *)0xFFF7E440U)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RM4_SCI__PRIVATE_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structsci_base_html_ac29baa0fd14d211e312220ffbe187d95"><div class="ttname"><a href="structsci_base.html#ac29baa0fd14d211e312220ffbe187d95">sciBase::BRS</a></div><div class="ttdeci">Luint32 BRS</div><div class="ttdoc">0x002C Baud Rate Selection Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:31</div></div>
<div class="ttc" id="structsci_base_html_a69db3a639044a355c0888e7a91e8756f"><div class="ttname"><a href="structsci_base.html#a69db3a639044a355c0888e7a91e8756f">sciBase::PIO5</a></div><div class="ttdeci">Luint32 PIO5</div><div class="ttdoc">0x0050 Pin Data Clr Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:40</div></div>
<div class="ttc" id="structsci_base_html_a467595fe7ffc512890da30b2f8769eeb"><div class="ttname"><a href="structsci_base.html#a467595fe7ffc512890da30b2f8769eeb">sciBase::FORMAT</a></div><div class="ttdeci">Luint32 FORMAT</div><div class="ttdoc">0x0028 Format Control Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:30</div></div>
<div class="ttc" id="rm4__sci____private_8h_html_ab7a3e9655e6ab1352cd577336b009ce5"><div class="ttname"><a href="rm4__sci____private_8h.html#ab7a3e9655e6ab1352cd577336b009ce5">RM4_SCI__BASE_T</a></div><div class="ttdeci">volatile struct sciBase RM4_SCI__BASE_T</div></div>
<div class="ttc" id="structsci_base_html_a5515296fad1b249f38f5f2c01bd5979c"><div class="ttname"><a href="structsci_base.html#a5515296fad1b249f38f5f2c01bd5979c">sciBase::RD</a></div><div class="ttdeci">Luint32 RD</div><div class="ttdoc">0x0034 Receive Data Buffer </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:33</div></div>
<div class="ttc" id="structsci_base_html_a55b7d315e8c90bdb8afce85ab9765f26"><div class="ttname"><a href="structsci_base.html#a55b7d315e8c90bdb8afce85ab9765f26">sciBase::PIO3</a></div><div class="ttdeci">Luint32 PIO3</div><div class="ttdoc">0x0048 Pin Data Out Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:38</div></div>
<div class="ttc" id="structsci_base_html_aa935c6ebabcb287d640811e5cf29e5df"><div class="ttname"><a href="structsci_base.html#aa935c6ebabcb287d640811e5cf29e5df">sciBase::PIO7</a></div><div class="ttdeci">Luint32 PIO7</div><div class="ttdoc">0x0058: Pin Pullup/Pulldown Disable Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:42</div></div>
<div class="ttc" id="structsci_base_html"><div class="ttname"><a href="structsci_base.html">sciBase</a></div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:18</div></div>
<div class="ttc" id="structsci_base_html_aa1b8a3689cff0181864a0d17c064433a"><div class="ttname"><a href="structsci_base.html#aa1b8a3689cff0181864a0d17c064433a">sciBase::SETINT</a></div><div class="ttdeci">Luint32 SETINT</div><div class="ttdoc">0x000C Set Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:23</div></div>
<div class="ttc" id="structsci_base_html_a3ca375850f5c81339c78c6a8d5c72884"><div class="ttname"><a href="structsci_base.html#a3ca375850f5c81339c78c6a8d5c72884">sciBase::TD</a></div><div class="ttdeci">Luint32 TD</div><div class="ttdoc">0x0038 Transmit Data Buffer </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:34</div></div>
<div class="ttc" id="structsci_base_html_a374e5b744e66d8759dcf07855f4d42cf"><div class="ttname"><a href="structsci_base.html#a374e5b744e66d8759dcf07855f4d42cf">sciBase::IODFTCTRL</a></div><div class="ttdeci">Luint32 IODFTCTRL</div><div class="ttdoc">0x0090: I/O Error Enable Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:45</div></div>
<div class="ttc" id="structsci_base_html_a5906cdff882e88822f7fd5b522c66b8f"><div class="ttname"><a href="structsci_base.html#a5906cdff882e88822f7fd5b522c66b8f">sciBase::INTVECT0</a></div><div class="ttdeci">Luint32 INTVECT0</div><div class="ttdoc">0x0020 Interrupt Vector Offset 0 </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:28</div></div>
<div class="ttc" id="structsci_base_html_a6770be6c37bbf7a8d21a4e092db02dab"><div class="ttname"><a href="structsci_base.html#a6770be6c37bbf7a8d21a4e092db02dab">sciBase::FLR</a></div><div class="ttdeci">Luint32 FLR</div><div class="ttdoc">0x001C Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:27</div></div>
<div class="ttc" id="structsci_base_html_ab5a2abea3f545ebab4abdea20050432b"><div class="ttname"><a href="structsci_base.html#ab5a2abea3f545ebab4abdea20050432b">sciBase::PIO6</a></div><div class="ttdeci">Luint32 PIO6</div><div class="ttdoc">0x0054: Pin Open Drain Output Enable Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:41</div></div>
<div class="ttc" id="structsci_base_html_aacacae0bf7902d335d6e07310cf26e22"><div class="ttname"><a href="structsci_base.html#aacacae0bf7902d335d6e07310cf26e22">sciBase::SETINTLVL</a></div><div class="ttdeci">Luint32 SETINTLVL</div><div class="ttdoc">0x0014 Set Interrupt Level Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:25</div></div>
<div class="ttc" id="structsci_base_html_af71a97573125ea40b366dbd9477bb2f2"><div class="ttname"><a href="structsci_base.html#af71a97573125ea40b366dbd9477bb2f2">sciBase::CLEARINT</a></div><div class="ttdeci">Luint32 CLEARINT</div><div class="ttdoc">0x0010 Clear Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:24</div></div>
<div class="ttc" id="structsci_base_html_a0cd429a442a327abfbd399dbf414331b"><div class="ttname"><a href="structsci_base.html#a0cd429a442a327abfbd399dbf414331b">sciBase::CLEARINTLVL</a></div><div class="ttdeci">Luint32 CLEARINTLVL</div><div class="ttdoc">0x0018 Set Interrupt Level Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:26</div></div>
<div class="ttc" id="structsci_base_html_a6018319b18d105d05fab26fdd9a68e8b"><div class="ttname"><a href="structsci_base.html#a6018319b18d105d05fab26fdd9a68e8b">sciBase::PIO8</a></div><div class="ttdeci">Luint32 PIO8</div><div class="ttdoc">0x005C: Pin Pullup/Pulldown Selection Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:43</div></div>
<div class="ttc" id="structsci_base_html_a8b50bdd75b1eca293509c6804ccb0148"><div class="ttname"><a href="structsci_base.html#a8b50bdd75b1eca293509c6804ccb0148">sciBase::rsdv2</a></div><div class="ttdeci">Luint32 rsdv2[12U]</div><div class="ttdoc">0x0060: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:44</div></div>
<div class="ttc" id="structsci_base_html_ae82aea3a3e1c13efcfdbcad7a10fdde9"><div class="ttname"><a href="structsci_base.html#ae82aea3a3e1c13efcfdbcad7a10fdde9">sciBase::PIO2</a></div><div class="ttdeci">Luint32 PIO2</div><div class="ttdoc">0x0044 Pin Data In Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:37</div></div>
<div class="ttc" id="structsci_base_html_ab7a73a918b775a1d5aacb962a05b8fb8"><div class="ttname"><a href="structsci_base.html#ab7a73a918b775a1d5aacb962a05b8fb8">sciBase::GCR0</a></div><div class="ttdeci">Luint32 GCR0</div><div class="ttdoc">0x0000 Global Control Register 0 </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:20</div></div>
<div class="ttc" id="structsci_base_html_ac720e3158be94b9a8ceb6f8e64b336aa"><div class="ttname"><a href="structsci_base.html#ac720e3158be94b9a8ceb6f8e64b336aa">sciBase::rsdv1</a></div><div class="ttdeci">Luint32 rsdv1</div><div class="ttdoc">0x0008 Global Control Register 2 </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:22</div></div>
<div class="ttc" id="structsci_base_html_aa4ab8b3b32b3e4deb77957e2e433c958"><div class="ttname"><a href="structsci_base.html#aa4ab8b3b32b3e4deb77957e2e433c958">sciBase::INTVECT1</a></div><div class="ttdeci">Luint32 INTVECT1</div><div class="ttdoc">0x0024 Interrupt Vector Offset 1 </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:29</div></div>
<div class="ttc" id="structsci_base_html_afbc2a11a3802b1408e88c8a090e48aed"><div class="ttname"><a href="structsci_base.html#afbc2a11a3802b1408e88c8a090e48aed">sciBase::ED</a></div><div class="ttdeci">Luint32 ED</div><div class="ttdoc">0x0030 Emulation Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:32</div></div>
<div class="ttc" id="structsci_base_html_afd23a988cfeeabb48934fef423f497d5"><div class="ttname"><a href="structsci_base.html#afd23a988cfeeabb48934fef423f497d5">sciBase::PIO0</a></div><div class="ttdeci">Luint32 PIO0</div><div class="ttdoc">0x003C Pin Function Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:35</div></div>
<div class="ttc" id="structsci_base_html_adf6681d7ce1e3a3b4c9312a87ec76f7c"><div class="ttname"><a href="structsci_base.html#adf6681d7ce1e3a3b4c9312a87ec76f7c">sciBase::PIO1</a></div><div class="ttdeci">Luint32 PIO1</div><div class="ttdoc">0x0040 Pin Direction Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:36</div></div>
<div class="ttc" id="structsci_base_html_ad87a22c579707a6a9a8cbd79b671f1f8"><div class="ttname"><a href="structsci_base.html#ad87a22c579707a6a9a8cbd79b671f1f8">sciBase::PIO4</a></div><div class="ttdeci">Luint32 PIO4</div><div class="ttdoc">0x004C Pin Data Set Register </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:39</div></div>
<div class="ttc" id="structsci_base_html_addb7423c7590445951bc1ed891e489c8"><div class="ttname"><a href="structsci_base.html#addb7423c7590445951bc1ed891e489c8">sciBase::GCR1</a></div><div class="ttdeci">Luint32 GCR1</div><div class="ttdoc">0x0004 Global Control Register 1 </div><div class="ttdef"><b>Definition:</b> rm4_sci__private.h:21</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_b9b13fae402ee35c18babe4c2ecbb18f.html">LCCM282__RM4__SCI</a></li><li class="navelem"><a class="el" href="rm4__sci____private_8h.html">rm4_sci__private.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
