DSCH 3.5
VERSION 7/7/2023 6:25:58 PM
BB(16,-5,164,50)
SYM  #HA
BB(25,0,65,30)
TITLE 35 -7  #HA
MODEL 6000
PROP                                                                                                                                    
REC(30,5,30,20,r)
VIS 5
PIN(25,20,0.000,0.000)B
PIN(25,10,0.000,0.000)A
PIN(65,20,0.006,0.003)CA
PIN(65,10,0.006,0.005)SUM
LIG(25,20,30,20)
LIG(25,10,30,10)
LIG(60,20,65,20)
LIG(60,10,65,10)
LIG(30,5,30,25)
LIG(30,5,60,5)
LIG(60,5,60,25)
LIG(60,25,30,25)
VLG module HA( B,A,CA,SUM);
VLG input B,A;
VLG output CA,SUM;
VLG wire ;
VLG xor #(2) xor2_1(SUM,A,B);
VLG and #(2) and2_2(CA,A,B);
VLG endmodule
FSYM
SYM  #HA
BB(75,0,115,30)
TITLE 85 -7  #HA
MODEL 6000
PROP                                                                                                                                    
REC(80,5,30,20,r)
VIS 5
PIN(75,20,0.000,0.000)B
PIN(75,10,0.000,0.000)A
PIN(115,20,0.006,0.003)CA
PIN(115,10,0.006,0.003)SUM
LIG(75,20,80,20)
LIG(75,10,80,10)
LIG(110,20,115,20)
LIG(110,10,115,10)
LIG(80,5,80,25)
LIG(80,5,110,5)
LIG(110,5,110,25)
LIG(110,25,80,25)
VLG module HA( B,A,CA,SUM);
VLG input B,A;
VLG output CA,SUM;
VLG wire ;
VLG xor #(2) xor2_1(SUM,A,B);
VLG and #(2) and2_2(CA,A,B);
VLG endmodule
FSYM
SYM  #light
BB(158,25,164,39)
TITLE 160 39  #CA
MODEL 49
PROP                                                                                                                                    
REC(159,26,4,4,r)
VIS 1
PIN(160,40,0.000,0.000)CA
LIG(163,31,163,26)
LIG(163,26,162,25)
LIG(159,26,159,31)
LIG(162,36,162,33)
LIG(161,36,164,36)
LIG(161,38,163,36)
LIG(162,38,164,36)
LIG(158,33,164,33)
LIG(160,33,160,40)
LIG(158,31,158,33)
LIG(164,31,158,31)
LIG(164,33,164,31)
LIG(160,25,159,26)
LIG(162,25,160,25)
FSYM
SYM  #light
BB(113,-5,119,9)
TITLE 115 9  #SUM
MODEL 49
PROP                                                                                                                                    
REC(114,-4,4,4,r)
VIS 1
PIN(115,10,0.000,0.000)SUM
LIG(118,1,118,-4)
LIG(118,-4,117,-5)
LIG(114,-4,114,1)
LIG(117,6,117,3)
LIG(116,6,119,6)
LIG(116,8,118,6)
LIG(117,8,119,6)
LIG(113,3,119,3)
LIG(115,3,115,10)
LIG(113,1,113,3)
LIG(119,1,113,1)
LIG(119,3,119,1)
LIG(115,-5,114,-4)
LIG(117,-5,115,-5)
FSYM
SYM  #button
BB(16,41,25,49)
TITLE 20 45  #C
MODEL 59
PROP                                                                                                                                    
REC(17,42,6,6,r)
VIS 1
PIN(25,45,0.000,0.000)C
LIG(24,45,25,45)
LIG(16,49,16,41)
LIG(24,49,16,49)
LIG(24,41,24,49)
LIG(16,41,24,41)
LIG(17,48,17,42)
LIG(23,48,17,48)
LIG(23,42,23,48)
LIG(17,42,23,42)
FSYM
SYM  #button
BB(16,16,25,24)
TITLE 20 20  #B
MODEL 59
PROP                                                                                                                                    
REC(17,17,6,6,r)
VIS 1
PIN(25,20,0.000,0.000)B
LIG(24,20,25,20)
LIG(16,24,16,16)
LIG(24,24,16,24)
LIG(24,16,24,24)
LIG(16,16,24,16)
LIG(17,23,17,17)
LIG(23,23,17,23)
LIG(23,17,23,23)
LIG(17,17,23,17)
FSYM
SYM  #button
BB(16,6,25,14)
TITLE 20 10  #A
MODEL 59
PROP                                                                                                                                    
REC(17,7,6,6,r)
VIS 1
PIN(25,10,0.000,0.000)A
LIG(24,10,25,10)
LIG(16,14,16,6)
LIG(24,14,16,14)
LIG(24,6,24,14)
LIG(16,6,24,6)
LIG(17,13,17,7)
LIG(23,13,17,13)
LIG(23,7,23,13)
LIG(17,7,23,7)
FSYM
SYM  #or2
BB(125,30,160,50)
TITLE 145 40  #or2_1
MODEL 502
PROP                                                                                                                                    
REC(10,0,0,0, )
VIS 0
PIN(125,35,0.000,0.000)a
PIN(125,45,0.000,0.000)b
PIN(160,40,0.009,0.002)s
LIG(125,45,138,45)
LIG(137,47,133,50)
LIG(153,40,160,40)
LIG(152,42,149,46)
LIG(153,40,152,42)
LIG(152,38,153,40)
LIG(149,34,152,38)
LIG(144,31,149,34)
LIG(149,46,144,49)
LIG(144,49,133,50)
LIG(133,30,144,31)
LIG(139,43,137,47)
LIG(133,30,137,33)
LIG(137,33,139,37)
LIG(139,37,140,40)
LIG(140,40,139,43)
LIG(125,35,138,35)
VLG or or2(s,a,b);
FSYM
LIG(115,45,125,45)
LIG(115,20,115,45)
LIG(70,35,125,35)
LIG(25,45,75,45)
LIG(75,20,75,45)
LIG(70,20,70,35)
LIG(65,10,75,10)
LIG(65,20,70,20)
FFIG D:\VLSI_COURSE\FA.sch
