
P4_STM32_Bootloader_FOTA_WiFi_TLS_AWS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08002650  08002650  00003650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029d4  080029d4  00004050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080029d4  080029d4  000039d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029dc  080029dc  00004050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029dc  080029dc  000039dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080029e0  080029e0  000039e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  080029e4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010194  20000050  08002a34  00004050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200101e4  08002a34  000041e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003047  00000000  00000000  00004080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000121c  00000000  00000000  000070c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000398  00000000  00000000  000082e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000286  00000000  00000000  00008680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff81  00000000  00000000  00008906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006606  00000000  00000000  00018887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000548c9  00000000  00000000  0001ee8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00073756  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001130  00000000  00000000  0007379c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000bc  00000000  00000000  000748cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000050 	.word	0x20000050
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002638 	.word	0x08002638

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000054 	.word	0x20000054
 80001dc:	08002638 	.word	0x08002638

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <pa1_adc_init>:
#define CR2_CONT	 (1U<<1)
#define CR2_SWSTART	  (1U<<30)
#define SR_EOC		  (1U<<1)

void pa1_adc_init(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	/****Configure the ADC GPIO Pin**/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000294:	4b14      	ldr	r3, [pc, #80]	@ (80002e8 <pa1_adc_init+0x58>)
 8000296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000298:	4a13      	ldr	r2, [pc, #76]	@ (80002e8 <pa1_adc_init+0x58>)
 800029a:	f043 0301 	orr.w	r3, r3, #1
 800029e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA1 mode to analog mode*/
	GPIOA->MODER |=(1U<<2);
 80002a0:	4b12      	ldr	r3, [pc, #72]	@ (80002ec <pa1_adc_init+0x5c>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a11      	ldr	r2, [pc, #68]	@ (80002ec <pa1_adc_init+0x5c>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<3);
 80002ac:	4b0f      	ldr	r3, [pc, #60]	@ (80002ec <pa1_adc_init+0x5c>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a0e      	ldr	r2, [pc, #56]	@ (80002ec <pa1_adc_init+0x5c>)
 80002b2:	f043 0308 	orr.w	r3, r3, #8
 80002b6:	6013      	str	r3, [r2, #0]

	/****Configure the ADC Module**/
	/*Enable clock access to the ADC module*/
	RCC->APB2ENR |=ADC1EN;
 80002b8:	4b0b      	ldr	r3, [pc, #44]	@ (80002e8 <pa1_adc_init+0x58>)
 80002ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002bc:	4a0a      	ldr	r2, [pc, #40]	@ (80002e8 <pa1_adc_init+0x58>)
 80002be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002c2:	6453      	str	r3, [r2, #68]	@ 0x44

	/*Set conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 80002c4:	4b0a      	ldr	r3, [pc, #40]	@ (80002f0 <pa1_adc_init+0x60>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	635a      	str	r2, [r3, #52]	@ 0x34

	/*Set conversion sequence length*/
	ADC1->SQR1 = AD_SEQ_LEN_1;
 80002ca:	4b09      	ldr	r3, [pc, #36]	@ (80002f0 <pa1_adc_init+0x60>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |=CR2_ADCON;
 80002d0:	4b07      	ldr	r3, [pc, #28]	@ (80002f0 <pa1_adc_init+0x60>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	4a06      	ldr	r2, [pc, #24]	@ (80002f0 <pa1_adc_init+0x60>)
 80002d6:	f043 0301 	orr.w	r3, r3, #1
 80002da:	6093      	str	r3, [r2, #8]

}
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	40023800 	.word	0x40023800
 80002ec:	40020000 	.word	0x40020000
 80002f0:	40012000 	.word	0x40012000

080002f4 <start_conversion>:


void start_conversion(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |=CR2_CONT;
 80002f8:	4b08      	ldr	r3, [pc, #32]	@ (800031c <start_conversion+0x28>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a07      	ldr	r2, [pc, #28]	@ (800031c <start_conversion+0x28>)
 80002fe:	f043 0302 	orr.w	r3, r3, #2
 8000302:	6093      	str	r3, [r2, #8]

	/*Start ADC conversion*/
	ADC1->CR2 |=CR2_SWSTART;
 8000304:	4b05      	ldr	r3, [pc, #20]	@ (800031c <start_conversion+0x28>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	4a04      	ldr	r2, [pc, #16]	@ (800031c <start_conversion+0x28>)
 800030a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800030e:	6093      	str	r3, [r2, #8]
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40012000 	.word	0x40012000

08000320 <led_init>:
#define GPIOCEN		(1U<<2)



void led_init(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000324:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <led_init+0x34>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000328:	4a0a      	ldr	r2, [pc, #40]	@ (8000354 <led_init+0x34>)
 800032a:	f043 0301 	orr.w	r3, r3, #1
 800032e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5 mode to output mode*/
	GPIOA->MODER |=(1U<<10);
 8000330:	4b09      	ldr	r3, [pc, #36]	@ (8000358 <led_init+0x38>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4a08      	ldr	r2, [pc, #32]	@ (8000358 <led_init+0x38>)
 8000336:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800033a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 800033c:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <led_init+0x38>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a05      	ldr	r2, [pc, #20]	@ (8000358 <led_init+0x38>)
 8000342:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000346:	6013      	str	r3, [r2, #0]
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	40023800 	.word	0x40023800
 8000358:	40020000 	.word	0x40020000

0800035c <button_init>:
	GPIOA->ODR &=~LED_PIN;

}

void button_init(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
	/*Enable clock access to PORTC*/
	RCC->AHB1ENR |=GPIOCEN;
 8000360:	4b0b      	ldr	r3, [pc, #44]	@ (8000390 <button_init+0x34>)
 8000362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000364:	4a0a      	ldr	r2, [pc, #40]	@ (8000390 <button_init+0x34>)
 8000366:	f043 0304 	orr.w	r3, r3, #4
 800036a:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PC13 as an input pin*/
	GPIOC->MODER &=~(1U<<26);
 800036c:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <button_init+0x38>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a08      	ldr	r2, [pc, #32]	@ (8000394 <button_init+0x38>)
 8000372:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8000376:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<27);
 8000378:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <button_init+0x38>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a05      	ldr	r2, [pc, #20]	@ (8000394 <button_init+0x38>)
 800037e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000382:	6013      	str	r3, [r2, #0]

}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40023800 	.word	0x40023800
 8000394:	40020800 	.word	0x40020800

08000398 <get_btn_state>:


bool get_btn_state(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0

	/*Note : BTN is active low*/

	/*Check if button is pressed*/
	if(GPIOC->IDR & BTN_PIN)
 800039c:	4b06      	ldr	r3, [pc, #24]	@ (80003b8 <get_btn_state+0x20>)
 800039e:	691b      	ldr	r3, [r3, #16]
 80003a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <get_btn_state+0x14>
	{
		return false;
 80003a8:	2300      	movs	r3, #0
 80003aa:	e000      	b.n	80003ae <get_btn_state+0x16>
	}
	else
	{
		return true;
 80003ac:	2301      	movs	r3, #1
	}

}
 80003ae:	4618      	mov	r0, r3
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr
 80003b8:	40020800 	.word	0x40020800

080003bc <circular_buffer_init>:
circular_buffer * _rx_buffer2;
circular_buffer * _tx_buffer2;


void circular_buffer_init(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
	/*Init buff pointers*/
	_rx_buffer1 =  &rx_buffer1;
 80003c0:	4b0e      	ldr	r3, [pc, #56]	@ (80003fc <circular_buffer_init+0x40>)
 80003c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000400 <circular_buffer_init+0x44>)
 80003c4:	601a      	str	r2, [r3, #0]
	_rx_buffer2 =  &rx_buffer2;
 80003c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000404 <circular_buffer_init+0x48>)
 80003c8:	4a0f      	ldr	r2, [pc, #60]	@ (8000408 <circular_buffer_init+0x4c>)
 80003ca:	601a      	str	r2, [r3, #0]

	_tx_buffer1 =  &tx_buffer1;
 80003cc:	4b0f      	ldr	r3, [pc, #60]	@ (800040c <circular_buffer_init+0x50>)
 80003ce:	4a10      	ldr	r2, [pc, #64]	@ (8000410 <circular_buffer_init+0x54>)
 80003d0:	601a      	str	r2, [r3, #0]
	_tx_buffer2 =  &tx_buffer2;
 80003d2:	4b10      	ldr	r3, [pc, #64]	@ (8000414 <circular_buffer_init+0x58>)
 80003d4:	4a10      	ldr	r2, [pc, #64]	@ (8000418 <circular_buffer_init+0x5c>)
 80003d6:	601a      	str	r2, [r3, #0]

	/*Initial RX interrupt*/
	USART1->CR1 |=CR1_RXNEIE;
 80003d8:	4b10      	ldr	r3, [pc, #64]	@ (800041c <circular_buffer_init+0x60>)
 80003da:	68db      	ldr	r3, [r3, #12]
 80003dc:	4a0f      	ldr	r2, [pc, #60]	@ (800041c <circular_buffer_init+0x60>)
 80003de:	f043 0320 	orr.w	r3, r3, #32
 80003e2:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |=CR1_RXNEIE;
 80003e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000420 <circular_buffer_init+0x64>)
 80003e6:	68db      	ldr	r3, [r3, #12]
 80003e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000420 <circular_buffer_init+0x64>)
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	60d3      	str	r3, [r2, #12]

}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	2000ac6c 	.word	0x2000ac6c
 8000400:	2000006c 	.word	0x2000006c
 8000404:	2000ac74 	.word	0x2000ac74
 8000408:	2000566c 	.word	0x2000566c
 800040c:	2000ac70 	.word	0x2000ac70
 8000410:	20002b6c 	.word	0x20002b6c
 8000414:	2000ac78 	.word	0x2000ac78
 8000418:	2000816c 	.word	0x2000816c
 800041c:	40011000 	.word	0x40011000
 8000420:	40004400 	.word	0x40004400

08000424 <buff_store_char>:


static void buff_store_char(unsigned char c, circular_buffer * buffer)
{
 8000424:	b480      	push	{r7}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
 800042a:	4603      	mov	r3, r0
 800042c:	6039      	str	r1, [r7, #0]
 800042e:	71fb      	strb	r3, [r7, #7]
	int loc =  (uint32_t)(buffer->head +1 )% UART_BUFFER_SIZE;
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000436:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 800043a:	1c5a      	adds	r2, r3, #1
 800043c:	4b12      	ldr	r3, [pc, #72]	@ (8000488 <buff_store_char+0x64>)
 800043e:	fba3 1302 	umull	r1, r3, r3, r2
 8000442:	0b5b      	lsrs	r3, r3, #13
 8000444:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000448:	fb01 f303 	mul.w	r3, r1, r3
 800044c:	1ad3      	subs	r3, r2, r3
 800044e:	60fb      	str	r3, [r7, #12]

	/*Check if no overflow will occur*/
	if( loc != buffer->tail)
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000456:	f8d3 2afc 	ldr.w	r2, [r3, #2812]	@ 0xafc
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	429a      	cmp	r2, r3
 800045e:	d00d      	beq.n	800047c <buff_store_char+0x58>
	{
		/*Store character*/
		buffer->buffer[buffer->head] = c;
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000466:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 800046a:	683a      	ldr	r2, [r7, #0]
 800046c:	79f9      	ldrb	r1, [r7, #7]
 800046e:	54d1      	strb	r1, [r2, r3]

		/*Update head*/
		buffer->head =  loc;
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	683a      	ldr	r2, [r7, #0]
 8000474:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000478:	f8c2 3af8 	str.w	r3, [r2, #2808]	@ 0xaf8
	}
}
 800047c:	bf00      	nop
 800047e:	3714      	adds	r7, #20
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr
 8000488:	bea67251 	.word	0xbea67251

0800048c <buffer_clear>:


void buffer_clear(portType uart)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	4603      	mov	r3, r0
 8000494:	71fb      	strb	r3, [r7, #7]
	switch(uart){
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d01a      	beq.n	80004d2 <buffer_clear+0x46>
 800049c:	2b01      	cmp	r3, #1
 800049e:	d131      	bne.n	8000504 <buffer_clear+0x78>

		case SLAVE_DEV_PORT:
			/*Set content to '\0'*/
			memset(_rx_buffer1->buffer,'\0', UART_BUFFER_SIZE);
 80004a0:	4b1a      	ldr	r3, [pc, #104]	@ (800050c <buffer_clear+0x80>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 80004a8:	2100      	movs	r1, #0
 80004aa:	4618      	mov	r0, r3
 80004ac:	f001 fc34 	bl	8001d18 <memset>
			_rx_buffer1->head = 0;
 80004b0:	4b16      	ldr	r3, [pc, #88]	@ (800050c <buffer_clear+0x80>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80004b8:	461a      	mov	r2, r3
 80004ba:	2300      	movs	r3, #0
 80004bc:	f8c2 3af8 	str.w	r3, [r2, #2808]	@ 0xaf8
			_rx_buffer1->tail = 0; 								// Also reset tail pointer
 80004c0:	4b12      	ldr	r3, [pc, #72]	@ (800050c <buffer_clear+0x80>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80004c8:	461a      	mov	r2, r3
 80004ca:	2300      	movs	r3, #0
 80004cc:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			break;
 80004d0:	e018      	b.n	8000504 <buffer_clear+0x78>
		case DEBUG_PORT:
			/*Set content to '\0'*/
			memset(_rx_buffer2->buffer,'\0', UART_BUFFER_SIZE);
 80004d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <buffer_clear+0x84>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 80004da:	2100      	movs	r1, #0
 80004dc:	4618      	mov	r0, r3
 80004de:	f001 fc1b 	bl	8001d18 <memset>
			_rx_buffer2->head = 0;
 80004e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000510 <buffer_clear+0x84>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80004ea:	461a      	mov	r2, r3
 80004ec:	2300      	movs	r3, #0
 80004ee:	f8c2 3af8 	str.w	r3, [r2, #2808]	@ 0xaf8
			_rx_buffer2->tail = 0; 								// Also reset tail pointer
 80004f2:	4b07      	ldr	r3, [pc, #28]	@ (8000510 <buffer_clear+0x84>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80004fa:	461a      	mov	r2, r3
 80004fc:	2300      	movs	r3, #0
 80004fe:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			break;
 8000502:	bf00      	nop

	}

}
 8000504:	bf00      	nop
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	2000ac6c 	.word	0x2000ac6c
 8000510:	2000ac74 	.word	0x2000ac74

08000514 <buffer_peek>:

/*Check the next value in the buffer
 * without removing it*/

int buffer_peek(portType uart)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	71fb      	strb	r3, [r7, #7]


	switch(uart)
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d01c      	beq.n	800055e <buffer_peek+0x4a>
 8000524:	2b01      	cmp	r3, #1
 8000526:	d135      	bne.n	8000594 <buffer_peek+0x80>
	{
		case SLAVE_DEV_PORT:
			if(_rx_buffer1->head  == _rx_buffer1->tail )
 8000528:	4b1e      	ldr	r3, [pc, #120]	@ (80005a4 <buffer_peek+0x90>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000530:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 8000534:	4b1b      	ldr	r3, [pc, #108]	@ (80005a4 <buffer_peek+0x90>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800053c:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000540:	429a      	cmp	r2, r3
 8000542:	d102      	bne.n	800054a <buffer_peek+0x36>
			{
				/*Return error*/
				return -1;
 8000544:	f04f 33ff 	mov.w	r3, #4294967295
 8000548:	e026      	b.n	8000598 <buffer_peek+0x84>
			}
			else
			{
				return _rx_buffer1->buffer[_rx_buffer1->tail];
 800054a:	4b16      	ldr	r3, [pc, #88]	@ (80005a4 <buffer_peek+0x90>)
 800054c:	681a      	ldr	r2, [r3, #0]
 800054e:	4b15      	ldr	r3, [pc, #84]	@ (80005a4 <buffer_peek+0x90>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000556:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 800055a:	5cd3      	ldrb	r3, [r2, r3]
 800055c:	e01c      	b.n	8000598 <buffer_peek+0x84>
			}
			break;

     case DEBUG_PORT:
			if(_rx_buffer2->head  == _rx_buffer2->tail )
 800055e:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <buffer_peek+0x94>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000566:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 800056a:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <buffer_peek+0x94>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000572:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000576:	429a      	cmp	r2, r3
 8000578:	d102      	bne.n	8000580 <buffer_peek+0x6c>
			{
				/*Return error*/
				return -1;
 800057a:	f04f 33ff 	mov.w	r3, #4294967295
 800057e:	e00b      	b.n	8000598 <buffer_peek+0x84>
			}
			else
			{
				return _rx_buffer2->buffer[_rx_buffer2->tail];
 8000580:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <buffer_peek+0x94>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <buffer_peek+0x94>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800058c:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000590:	5cd3      	ldrb	r3, [r2, r3]
 8000592:	e001      	b.n	8000598 <buffer_peek+0x84>
			}
			 break;


      default:
		return -1;
 8000594:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 8000598:	4618      	mov	r0, r3
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	2000ac6c 	.word	0x2000ac6c
 80005a8:	2000ac74 	.word	0x2000ac74

080005ac <buffer_read>:

/*Function to read(and remove) the next value
 * in the buffer */

int buffer_read(portType uart)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]

	int ret;

	switch(uart){
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d036      	beq.n	800062a <buffer_read+0x7e>
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d169      	bne.n	8000694 <buffer_read+0xe8>
	case SLAVE_DEV_PORT:

		if(_rx_buffer1->head  == _rx_buffer1->tail )
 80005c0:	4b3a      	ldr	r3, [pc, #232]	@ (80006ac <buffer_read+0x100>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80005c8:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 80005cc:	4b37      	ldr	r3, [pc, #220]	@ (80006ac <buffer_read+0x100>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80005d4:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 80005d8:	429a      	cmp	r2, r3
 80005da:	d103      	bne.n	80005e4 <buffer_read+0x38>
		{
			/*Return error*/
			ret = -1;
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	60fb      	str	r3, [r7, #12]
		{
			unsigned char c =  _rx_buffer1->buffer[_rx_buffer1->tail];
			_rx_buffer1->tail =  (uint32_t)(_rx_buffer1->tail + 1)%UART_BUFFER_SIZE;
			ret =  c;
		}
		break;
 80005e2:	e05b      	b.n	800069c <buffer_read+0xf0>
			unsigned char c =  _rx_buffer1->buffer[_rx_buffer1->tail];
 80005e4:	4b31      	ldr	r3, [pc, #196]	@ (80006ac <buffer_read+0x100>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	4b30      	ldr	r3, [pc, #192]	@ (80006ac <buffer_read+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80005f0:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 80005f4:	5cd3      	ldrb	r3, [r2, r3]
 80005f6:	72fb      	strb	r3, [r7, #11]
			_rx_buffer1->tail =  (uint32_t)(_rx_buffer1->tail + 1)%UART_BUFFER_SIZE;
 80005f8:	4b2c      	ldr	r3, [pc, #176]	@ (80006ac <buffer_read+0x100>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000600:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000604:	1c5a      	adds	r2, r3, #1
 8000606:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <buffer_read+0x100>)
 8000608:	6819      	ldr	r1, [r3, #0]
 800060a:	4b29      	ldr	r3, [pc, #164]	@ (80006b0 <buffer_read+0x104>)
 800060c:	fba3 0302 	umull	r0, r3, r3, r2
 8000610:	0b5b      	lsrs	r3, r3, #13
 8000612:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 8000616:	fb00 f303 	mul.w	r3, r0, r3
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	f501 5200 	add.w	r2, r1, #8192	@ 0x2000
 8000620:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			ret =  c;
 8000624:	7afb      	ldrb	r3, [r7, #11]
 8000626:	60fb      	str	r3, [r7, #12]
		break;
 8000628:	e038      	b.n	800069c <buffer_read+0xf0>

    case DEBUG_PORT:
		if(_rx_buffer2->head  == _rx_buffer2->tail )
 800062a:	4b22      	ldr	r3, [pc, #136]	@ (80006b4 <buffer_read+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000632:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 8000636:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <buffer_read+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800063e:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000642:	429a      	cmp	r2, r3
 8000644:	d103      	bne.n	800064e <buffer_read+0xa2>
		{
			/*Return error*/
			ret = -1;
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	60fb      	str	r3, [r7, #12]
			unsigned char c =  _rx_buffer2->buffer[_rx_buffer2->tail];
			_rx_buffer2->tail =  (uint32_t)(_rx_buffer2->tail + 1)%UART_BUFFER_SIZE;
			ret = c;
		}

		break;
 800064c:	e026      	b.n	800069c <buffer_read+0xf0>
			unsigned char c =  _rx_buffer2->buffer[_rx_buffer2->tail];
 800064e:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <buffer_read+0x108>)
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	4b18      	ldr	r3, [pc, #96]	@ (80006b4 <buffer_read+0x108>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800065a:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 800065e:	5cd3      	ldrb	r3, [r2, r3]
 8000660:	72bb      	strb	r3, [r7, #10]
			_rx_buffer2->tail =  (uint32_t)(_rx_buffer2->tail + 1)%UART_BUFFER_SIZE;
 8000662:	4b14      	ldr	r3, [pc, #80]	@ (80006b4 <buffer_read+0x108>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800066a:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 800066e:	1c5a      	adds	r2, r3, #1
 8000670:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <buffer_read+0x108>)
 8000672:	6819      	ldr	r1, [r3, #0]
 8000674:	4b0e      	ldr	r3, [pc, #56]	@ (80006b0 <buffer_read+0x104>)
 8000676:	fba3 0302 	umull	r0, r3, r3, r2
 800067a:	0b5b      	lsrs	r3, r3, #13
 800067c:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 8000680:	fb00 f303 	mul.w	r3, r0, r3
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	f501 5200 	add.w	r2, r1, #8192	@ 0x2000
 800068a:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			ret = c;
 800068e:	7abb      	ldrb	r3, [r7, #10]
 8000690:	60fb      	str	r3, [r7, #12]
		break;
 8000692:	e003      	b.n	800069c <buffer_read+0xf0>

    default:
		ret = -1;
 8000694:	f04f 33ff 	mov.w	r3, #4294967295
 8000698:	60fb      	str	r3, [r7, #12]
		break;
 800069a:	bf00      	nop
	}

	return ret;
 800069c:	68fb      	ldr	r3, [r7, #12]
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3714      	adds	r7, #20
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	2000ac6c 	.word	0x2000ac6c
 80006b0:	bea67251 	.word	0xbea67251
 80006b4:	2000ac74 	.word	0x2000ac74

080006b8 <buffer_write>:


void buffer_write(unsigned char c, portType uart)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	460a      	mov	r2, r1
 80006c2:	71fb      	strb	r3, [r7, #7]
 80006c4:	4613      	mov	r3, r2
 80006c6:	71bb      	strb	r3, [r7, #6]

	int loc;

	switch(uart){
 80006c8:	79bb      	ldrb	r3, [r7, #6]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d034      	beq.n	8000738 <buffer_write+0x80>
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d165      	bne.n	800079e <buffer_write+0xe6>

	case SLAVE_DEV_PORT:

		 loc =  (uint32_t)(_tx_buffer1->head + 1)%UART_BUFFER_SIZE;
 80006d2:	4b36      	ldr	r3, [pc, #216]	@ (80007ac <buffer_write+0xf4>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80006da:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 80006de:	1c5a      	adds	r2, r3, #1
 80006e0:	4b33      	ldr	r3, [pc, #204]	@ (80007b0 <buffer_write+0xf8>)
 80006e2:	fba3 1302 	umull	r1, r3, r3, r2
 80006e6:	0b5b      	lsrs	r3, r3, #13
 80006e8:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 80006ec:	fb01 f303 	mul.w	r3, r1, r3
 80006f0:	1ad3      	subs	r3, r2, r3
 80006f2:	60fb      	str	r3, [r7, #12]

		while(loc ==  _tx_buffer1->tail){}
 80006f4:	bf00      	nop
 80006f6:	4b2d      	ldr	r3, [pc, #180]	@ (80007ac <buffer_write+0xf4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80006fe:	f8d3 2afc 	ldr.w	r2, [r3, #2812]	@ 0xafc
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	429a      	cmp	r2, r3
 8000706:	d0f6      	beq.n	80006f6 <buffer_write+0x3e>
		_tx_buffer1->buffer[_tx_buffer1->head] = c;
 8000708:	4b28      	ldr	r3, [pc, #160]	@ (80007ac <buffer_write+0xf4>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b27      	ldr	r3, [pc, #156]	@ (80007ac <buffer_write+0xf4>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000714:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 8000718:	79f9      	ldrb	r1, [r7, #7]
 800071a:	54d1      	strb	r1, [r2, r3]
		_tx_buffer1->head = loc;
 800071c:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <buffer_write+0xf4>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000726:	f8c2 3af8 	str.w	r3, [r2, #2808]	@ 0xaf8

		/*Initial TX interrupt*/
		USART1->CR1 |=CR1_TXEIE;
 800072a:	4b22      	ldr	r3, [pc, #136]	@ (80007b4 <buffer_write+0xfc>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	4a21      	ldr	r2, [pc, #132]	@ (80007b4 <buffer_write+0xfc>)
 8000730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000734:	60d3      	str	r3, [r2, #12]
		break;
 8000736:	e033      	b.n	80007a0 <buffer_write+0xe8>

    case DEBUG_PORT:

		 loc =  (uint32_t)(_tx_buffer2->head + 1)%UART_BUFFER_SIZE;
 8000738:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <buffer_write+0x100>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000740:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 8000744:	1c5a      	adds	r2, r3, #1
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <buffer_write+0xf8>)
 8000748:	fba3 1302 	umull	r1, r3, r3, r2
 800074c:	0b5b      	lsrs	r3, r3, #13
 800074e:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000752:	fb01 f303 	mul.w	r3, r1, r3
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	60fb      	str	r3, [r7, #12]

		while(loc ==  _tx_buffer2->tail){}
 800075a:	bf00      	nop
 800075c:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <buffer_write+0x100>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000764:	f8d3 2afc 	ldr.w	r2, [r3, #2812]	@ 0xafc
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	429a      	cmp	r2, r3
 800076c:	d0f6      	beq.n	800075c <buffer_write+0xa4>
		_tx_buffer2->buffer[_tx_buffer2->head] = c;
 800076e:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <buffer_write+0x100>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <buffer_write+0x100>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800077a:	f8d3 3af8 	ldr.w	r3, [r3, #2808]	@ 0xaf8
 800077e:	79f9      	ldrb	r1, [r7, #7]
 8000780:	54d1      	strb	r1, [r2, r3]
		_tx_buffer2->head = loc;
 8000782:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <buffer_write+0x100>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800078c:	f8c2 3af8 	str.w	r3, [r2, #2808]	@ 0xaf8

		/*Initial TX interrupt*/
		USART2->CR1 |=CR1_TXEIE;
 8000790:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <buffer_write+0x104>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	4a09      	ldr	r2, [pc, #36]	@ (80007bc <buffer_write+0x104>)
 8000796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800079a:	60d3      	str	r3, [r2, #12]

		break;
 800079c:	e000      	b.n	80007a0 <buffer_write+0xe8>

    default:
    	break;
 800079e:	bf00      	nop
	}
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	2000ac70 	.word	0x2000ac70
 80007b0:	bea67251 	.word	0xbea67251
 80007b4:	40011000 	.word	0x40011000
 80007b8:	2000ac78 	.word	0x2000ac78
 80007bc:	40004400 	.word	0x40004400

080007c0 <is_data>:

/*Function to check if there is data in the buffer*/
int is_data(portType uart)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
	int ret;
	switch(uart)
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d01c      	beq.n	800080a <is_data+0x4a>
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d135      	bne.n	8000840 <is_data+0x80>
	{
	case  SLAVE_DEV_PORT:
	      ret = (uint32_t)(UART_BUFFER_SIZE +  _rx_buffer1->head -  _rx_buffer1->tail)%UART_BUFFER_SIZE;
 80007d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000850 <is_data+0x90>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80007dc:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 80007e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <is_data+0x90>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80007e8:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 80007f2:	3338      	adds	r3, #56	@ 0x38
 80007f4:	4a17      	ldr	r2, [pc, #92]	@ (8000854 <is_data+0x94>)
 80007f6:	fba2 1203 	umull	r1, r2, r2, r3
 80007fa:	0b52      	lsrs	r2, r2, #13
 80007fc:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000800:	fb01 f202 	mul.w	r2, r1, r2
 8000804:	1a9a      	subs	r2, r3, r2
 8000806:	60fa      	str	r2, [r7, #12]
	      break;
 8000808:	e01b      	b.n	8000842 <is_data+0x82>

	case  DEBUG_PORT:
	      ret =  (uint32_t)(UART_BUFFER_SIZE +  _rx_buffer2->head -  _rx_buffer2->tail)%UART_BUFFER_SIZE;
 800080a:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <is_data+0x98>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000812:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <is_data+0x98>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800081e:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8000828:	3338      	adds	r3, #56	@ 0x38
 800082a:	4a0a      	ldr	r2, [pc, #40]	@ (8000854 <is_data+0x94>)
 800082c:	fba2 1203 	umull	r1, r2, r2, r3
 8000830:	0b52      	lsrs	r2, r2, #13
 8000832:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000836:	fb01 f202 	mul.w	r2, r1, r2
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	60fa      	str	r2, [r7, #12]
	      break;
 800083e:	e000      	b.n	8000842 <is_data+0x82>
	default:
		break;
 8000840:	bf00      	nop
	}

	return ret;
 8000842:	68fb      	ldr	r3, [r7, #12]

}
 8000844:	4618      	mov	r0, r3
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	2000ac6c 	.word	0x2000ac6c
 8000854:	bea67251 	.word	0xbea67251
 8000858:	2000ac74 	.word	0x2000ac74

0800085c <get_first_char>:

/*Get first character of a specified string from buffer*/
static void get_first_char(char *str)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	/*Make sure there is data in the buffer*/
	while(!is_data(SLAVE_DEV_PORT)){}
 8000864:	bf00      	nop
 8000866:	2001      	movs	r0, #1
 8000868:	f7ff ffaa 	bl	80007c0 <is_data>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d0f9      	beq.n	8000866 <get_first_char+0xa>

	while(buffer_peek(SLAVE_DEV_PORT) != str[0])
 8000872:	e01f      	b.n	80008b4 <get_first_char+0x58>
	{
		_rx_buffer1->tail =  (uint16_t)(_rx_buffer1->tail +1)%UART_BUFFER_SIZE;
 8000874:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <get_first_char+0x74>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800087c:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000880:	b29b      	uxth	r3, r3
 8000882:	3301      	adds	r3, #1
 8000884:	b29b      	uxth	r3, r3
 8000886:	4a13      	ldr	r2, [pc, #76]	@ (80008d4 <get_first_char+0x78>)
 8000888:	fba2 1203 	umull	r1, r2, r2, r3
 800088c:	0b52      	lsrs	r2, r2, #13
 800088e:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000892:	fb01 f202 	mul.w	r2, r1, r2
 8000896:	1a9b      	subs	r3, r3, r2
 8000898:	b29a      	uxth	r2, r3
 800089a:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <get_first_char+0x74>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80008a2:	f8c3 2afc 	str.w	r2, [r3, #2812]	@ 0xafc

		while(!is_data(SLAVE_DEV_PORT)){}
 80008a6:	bf00      	nop
 80008a8:	2001      	movs	r0, #1
 80008aa:	f7ff ff89 	bl	80007c0 <is_data>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d0f9      	beq.n	80008a8 <get_first_char+0x4c>
	while(buffer_peek(SLAVE_DEV_PORT) != str[0])
 80008b4:	2001      	movs	r0, #1
 80008b6:	f7ff fe2d 	bl	8000514 <buffer_peek>
 80008ba:	4602      	mov	r2, r0
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d1d7      	bne.n	8000874 <get_first_char+0x18>
	}
}
 80008c4:	bf00      	nop
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	2000ac6c 	.word	0x2000ac6c
 80008d4:	bea67251 	.word	0xbea67251

080008d8 <is_response>:

/*Function to check if a certain response is present in the buffer*/

int is_response(char *str)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	int curr_pos = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
	int len =  strlen(str);
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff fc7b 	bl	80001e0 <strlen>
 80008ea:	4603      	mov	r3, r0
 80008ec:	60bb      	str	r3, [r7, #8]

	while(curr_pos != len)
 80008ee:	e022      	b.n	8000936 <is_response+0x5e>
	{
		 curr_pos = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60fb      	str	r3, [r7, #12]
		 get_first_char(str);
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff ffb1 	bl	800085c <get_first_char>

		 while(buffer_peek(SLAVE_DEV_PORT) == str[curr_pos])
 80008fa:	e012      	b.n	8000922 <is_response+0x4a>
		 {
			 curr_pos++;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3301      	adds	r3, #1
 8000900:	60fb      	str	r3, [r7, #12]
			 buffer_read(SLAVE_DEV_PORT);
 8000902:	2001      	movs	r0, #1
 8000904:	f7ff fe52 	bl	80005ac <buffer_read>
			 if(curr_pos ==  len)
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	429a      	cmp	r2, r3
 800090e:	d101      	bne.n	8000914 <is_response+0x3c>
			 {
				 /*Success*/
				 return 1;
 8000910:	2301      	movs	r3, #1
 8000912:	e016      	b.n	8000942 <is_response+0x6a>
			 }

			 while(!is_data(SLAVE_DEV_PORT)){}
 8000914:	bf00      	nop
 8000916:	2001      	movs	r0, #1
 8000918:	f7ff ff52 	bl	80007c0 <is_data>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d0f9      	beq.n	8000916 <is_response+0x3e>
		 while(buffer_peek(SLAVE_DEV_PORT) == str[curr_pos])
 8000922:	2001      	movs	r0, #1
 8000924:	f7ff fdf6 	bl	8000514 <buffer_peek>
 8000928:	4601      	mov	r1, r0
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	4413      	add	r3, r2
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	4299      	cmp	r1, r3
 8000934:	d0e2      	beq.n	80008fc <is_response+0x24>
	while(curr_pos != len)
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	429a      	cmp	r2, r3
 800093c:	d1d8      	bne.n	80008f0 <is_response+0x18>
		 }

	}
	return -1;
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000942:	4618      	mov	r0, r3
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <buffer_send_string>:
	}
}

/*Function to send a string to the buffer*/
void buffer_send_string(const char *s,portType uart)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	460b      	mov	r3, r1
 8000954:	70fb      	strb	r3, [r7, #3]
	while( *s != '\0')
 8000956:	e008      	b.n	800096a <buffer_send_string+0x20>
	{
		buffer_write(*s++,uart);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	1c5a      	adds	r2, r3, #1
 800095c:	607a      	str	r2, [r7, #4]
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	78fa      	ldrb	r2, [r7, #3]
 8000962:	4611      	mov	r1, r2
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fea7 	bl	80006b8 <buffer_write>
	while( *s != '\0')
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1f2      	bne.n	8000958 <buffer_send_string+0xe>
	}
}
 8000972:	bf00      	nop
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <slave_dev_uart_callback>:

void slave_dev_uart_callback(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
	/*Check if RXNE is raised and RXNEIE is enabled*/
	if(((USART1->SR & SR_RXNE ) != 0) &&((USART1->CR1 & CR1_RXNEIE) !=0))
 8000982:	4b2c      	ldr	r3, [pc, #176]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f003 0320 	and.w	r3, r3, #32
 800098a:	2b00      	cmp	r3, #0
 800098c:	d00f      	beq.n	80009ae <slave_dev_uart_callback+0x32>
 800098e:	4b29      	ldr	r3, [pc, #164]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 8000990:	68db      	ldr	r3, [r3, #12]
 8000992:	f003 0320 	and.w	r3, r3, #32
 8000996:	2b00      	cmp	r3, #0
 8000998:	d009      	beq.n	80009ae <slave_dev_uart_callback+0x32>
	{
	  unsigned char c =  USART1->DR;
 800099a:	4b26      	ldr	r3, [pc, #152]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	71fb      	strb	r3, [r7, #7]
	  buff_store_char(c,_rx_buffer1);
 80009a0:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <slave_dev_uart_callback+0xbc>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fd3b 	bl	8000424 <buff_store_char>
	}

	/*Check if TXE is raised and TXEIE is enabled*/
	if(((USART1->SR & SR_TXE ) != 0) &&((USART1->CR1 & CR1_TXEIE) !=0))
 80009ae:	4b21      	ldr	r3, [pc, #132]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d037      	beq.n	8000a2a <slave_dev_uart_callback+0xae>
 80009ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 80009bc:	68db      	ldr	r3, [r3, #12]
 80009be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d031      	beq.n	8000a2a <slave_dev_uart_callback+0xae>
	{
		if(tx_buffer1.head == tx_buffer1.tail)
 80009c6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 80009c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80009cc:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 80009d0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 80009d2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80009d6:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 80009da:	429a      	cmp	r2, r3
 80009dc:	d106      	bne.n	80009ec <slave_dev_uart_callback+0x70>
		{
			USART1->CR1 &= ~CR1_TXEIE;
 80009de:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 80009e0:	68db      	ldr	r3, [r3, #12]
 80009e2:	4a14      	ldr	r2, [pc, #80]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 80009e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80009e8:	60d3      	str	r3, [r2, #12]
			USART1->DR =  c;
		}
	}


}
 80009ea:	e01e      	b.n	8000a2a <slave_dev_uart_callback+0xae>
			unsigned char c =  tx_buffer1.buffer[tx_buffer1.tail];
 80009ec:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 80009ee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80009f2:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 80009f6:	4a11      	ldr	r2, [pc, #68]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 80009f8:	5cd3      	ldrb	r3, [r2, r3]
 80009fa:	71bb      	strb	r3, [r7, #6]
			tx_buffer1.tail =  (uint32_t)(tx_buffer1.tail +1)%UART_BUFFER_SIZE;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 80009fe:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000a02:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000a06:	1c5a      	adds	r2, r3, #1
 8000a08:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <slave_dev_uart_callback+0xc4>)
 8000a0a:	fba3 1302 	umull	r1, r3, r3, r2
 8000a0e:	0b5b      	lsrs	r3, r3, #13
 8000a10:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000a14:	fb01 f303 	mul.w	r3, r1, r3
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	4a08      	ldr	r2, [pc, #32]	@ (8000a3c <slave_dev_uart_callback+0xc0>)
 8000a1c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000a20:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			USART1->DR =  c;
 8000a24:	4a03      	ldr	r2, [pc, #12]	@ (8000a34 <slave_dev_uart_callback+0xb8>)
 8000a26:	79bb      	ldrb	r3, [r7, #6]
 8000a28:	6053      	str	r3, [r2, #4]
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40011000 	.word	0x40011000
 8000a38:	2000ac6c 	.word	0x2000ac6c
 8000a3c:	20002b6c 	.word	0x20002b6c
 8000a40:	bea67251 	.word	0xbea67251

08000a44 <debug_uart_callback>:


void debug_uart_callback(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
	/*Check if RXNE is raised and RXNEIE is enabled*/
	if(((USART2->SR & SR_RXNE ) != 0) &&((USART2->CR1 & CR1_RXNEIE) !=0))
 8000a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8000afc <debug_uart_callback+0xb8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f003 0320 	and.w	r3, r3, #32
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d00f      	beq.n	8000a76 <debug_uart_callback+0x32>
 8000a56:	4b29      	ldr	r3, [pc, #164]	@ (8000afc <debug_uart_callback+0xb8>)
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	f003 0320 	and.w	r3, r3, #32
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d009      	beq.n	8000a76 <debug_uart_callback+0x32>
	{
	  unsigned char c =  USART2->DR;
 8000a62:	4b26      	ldr	r3, [pc, #152]	@ (8000afc <debug_uart_callback+0xb8>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	71fb      	strb	r3, [r7, #7]
	  buff_store_char(c,_rx_buffer2);
 8000a68:	4b25      	ldr	r3, [pc, #148]	@ (8000b00 <debug_uart_callback+0xbc>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fcd7 	bl	8000424 <buff_store_char>
	}

	/*Check if TXE is raised and TXEIE is enabled*/
	if(((USART2->SR & SR_TXE ) != 0) &&((USART2->CR1 & CR1_TXEIE) !=0))
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <debug_uart_callback+0xb8>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d037      	beq.n	8000af2 <debug_uart_callback+0xae>
 8000a82:	4b1e      	ldr	r3, [pc, #120]	@ (8000afc <debug_uart_callback+0xb8>)
 8000a84:	68db      	ldr	r3, [r3, #12]
 8000a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d031      	beq.n	8000af2 <debug_uart_callback+0xae>
	{
		if(tx_buffer2.head == tx_buffer2.tail)
 8000a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000a90:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000a94:	f8d3 2af8 	ldr.w	r2, [r3, #2808]	@ 0xaf8
 8000a98:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000a9a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000a9e:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d106      	bne.n	8000ab4 <debug_uart_callback+0x70>
		{
			USART2->CR1 &= ~CR1_TXEIE;
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <debug_uart_callback+0xb8>)
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	4a14      	ldr	r2, [pc, #80]	@ (8000afc <debug_uart_callback+0xb8>)
 8000aac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000ab0:	60d3      	str	r3, [r2, #12]
			USART2->DR =  c;
		}
	}


}
 8000ab2:	e01e      	b.n	8000af2 <debug_uart_callback+0xae>
			unsigned char c =  tx_buffer2.buffer[tx_buffer2.tail];
 8000ab4:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000ab6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000aba:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000abe:	4a11      	ldr	r2, [pc, #68]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000ac0:	5cd3      	ldrb	r3, [r2, r3]
 8000ac2:	71bb      	strb	r3, [r7, #6]
			tx_buffer2.tail =  (uint32_t)(tx_buffer2.tail +1)%UART_BUFFER_SIZE;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000ac6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000aca:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000ace:	1c5a      	adds	r2, r3, #1
 8000ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <debug_uart_callback+0xc4>)
 8000ad2:	fba3 1302 	umull	r1, r3, r3, r2
 8000ad6:	0b5b      	lsrs	r3, r3, #13
 8000ad8:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000adc:	fb01 f303 	mul.w	r3, r1, r3
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	4a08      	ldr	r2, [pc, #32]	@ (8000b04 <debug_uart_callback+0xc0>)
 8000ae4:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000ae8:	f8c2 3afc 	str.w	r3, [r2, #2812]	@ 0xafc
			USART2->DR =  c;
 8000aec:	4a03      	ldr	r2, [pc, #12]	@ (8000afc <debug_uart_callback+0xb8>)
 8000aee:	79bb      	ldrb	r3, [r7, #6]
 8000af0:	6053      	str	r3, [r2, #4]
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40004400 	.word	0x40004400
 8000b00:	2000ac74 	.word	0x2000ac74
 8000b04:	2000816c 	.word	0x2000816c
 8000b08:	bea67251 	.word	0xbea67251

08000b0c <process_copy>:

static int8_t process_copy(char * str, char * dest_buffer, int start_pos)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
	int curr_pos = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61fb      	str	r3, [r7, #28]
	int len =  strlen(str);
 8000b1c:	68f8      	ldr	r0, [r7, #12]
 8000b1e:	f7ff fb5f 	bl	80001e0 <strlen>
 8000b22:	4603      	mov	r3, r0
 8000b24:	617b      	str	r3, [r7, #20]
	int indx = start_pos;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	61bb      	str	r3, [r7, #24]

	while(!is_data(SLAVE_DEV_PORT)){}
 8000b2a:	bf00      	nop
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f7ff fe47 	bl	80007c0 <is_data>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d0f9      	beq.n	8000b2c <process_copy+0x20>

	while(buffer_peek(SLAVE_DEV_PORT) != str[curr_pos] )
 8000b38:	e02f      	b.n	8000b9a <process_copy+0x8e>
	{
		dest_buffer[indx] =  _rx_buffer1->buffer[_rx_buffer1->tail];
 8000b3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c2c <process_copy+0x120>)
 8000b3c:	6819      	ldr	r1, [r3, #0]
 8000b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8000c2c <process_copy+0x120>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000b46:	f8d3 2afc 	ldr.w	r2, [r3, #2812]	@ 0xafc
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	68b8      	ldr	r0, [r7, #8]
 8000b4e:	4403      	add	r3, r0
 8000b50:	5c8a      	ldrb	r2, [r1, r2]
 8000b52:	701a      	strb	r2, [r3, #0]
		_rx_buffer1->tail =  (uint16_t)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8000b54:	4b35      	ldr	r3, [pc, #212]	@ (8000c2c <process_copy+0x120>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000b5c:	f8d3 3afc 	ldr.w	r3, [r3, #2812]	@ 0xafc
 8000b60:	b29b      	uxth	r3, r3
 8000b62:	3301      	adds	r3, #1
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	4a32      	ldr	r2, [pc, #200]	@ (8000c30 <process_copy+0x124>)
 8000b68:	fba2 1203 	umull	r1, r2, r2, r3
 8000b6c:	0b52      	lsrs	r2, r2, #13
 8000b6e:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8000b72:	fb01 f202 	mul.w	r2, r1, r2
 8000b76:	1a9b      	subs	r3, r3, r2
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c2c <process_copy+0x120>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000b82:	f8c3 2afc 	str.w	r2, [r3, #2812]	@ 0xafc
		indx++;
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	61bb      	str	r3, [r7, #24]

		while(!is_data(SLAVE_DEV_PORT)){}
 8000b8c:	bf00      	nop
 8000b8e:	2001      	movs	r0, #1
 8000b90:	f7ff fe16 	bl	80007c0 <is_data>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f9      	beq.n	8000b8e <process_copy+0x82>
	while(buffer_peek(SLAVE_DEV_PORT) != str[curr_pos] )
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f7ff fcba 	bl	8000514 <buffer_peek>
 8000ba0:	4601      	mov	r1, r0
 8000ba2:	69fb      	ldr	r3, [r7, #28]
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	4299      	cmp	r1, r3
 8000bac:	d1c5      	bne.n	8000b3a <process_copy+0x2e>
	}

	while(buffer_peek(SLAVE_DEV_PORT) == str[curr_pos])
 8000bae:	e01b      	b.n	8000be8 <process_copy+0xdc>
	{
		curr_pos++;
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	61fb      	str	r3, [r7, #28]
		dest_buffer[indx++] = buffer_read(SLAVE_DEV_PORT);
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	f7ff fcf8 	bl	80005ac <buffer_read>
 8000bbc:	4601      	mov	r1, r0
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	1c5a      	adds	r2, r3, #1
 8000bc2:	61ba      	str	r2, [r7, #24]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	4413      	add	r3, r2
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]

		if(curr_pos == len){
 8000bce:	69fa      	ldr	r2, [r7, #28]
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d101      	bne.n	8000bda <process_copy+0xce>

			return 1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e023      	b.n	8000c22 <process_copy+0x116>
		}

		while(!is_data(SLAVE_DEV_PORT)){}
 8000bda:	bf00      	nop
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f7ff fdef 	bl	80007c0 <is_data>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0f9      	beq.n	8000bdc <process_copy+0xd0>
	while(buffer_peek(SLAVE_DEV_PORT) == str[curr_pos])
 8000be8:	2001      	movs	r0, #1
 8000bea:	f7ff fc93 	bl	8000514 <buffer_peek>
 8000bee:	4601      	mov	r1, r0
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	4299      	cmp	r1, r3
 8000bfa:	d0d9      	beq.n	8000bb0 <process_copy+0xa4>
	}

	if(curr_pos != len)
 8000bfc:	69fa      	ldr	r2, [r7, #28]
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d006      	beq.n	8000c12 <process_copy+0x106>
	{
		curr_pos = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61fb      	str	r3, [r7, #28]

		process_copy(str, dest_buffer, indx);
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	68b9      	ldr	r1, [r7, #8]
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f7ff ff7d 	bl	8000b0c <process_copy>

	}

	if(curr_pos  ==  len)
 8000c12:	69fa      	ldr	r2, [r7, #28]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d101      	bne.n	8000c1e <process_copy+0x112>
	{
		return 1;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e001      	b.n	8000c22 <process_copy+0x116>
	}
	else
	{
		return -1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3720      	adds	r7, #32
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	2000ac6c 	.word	0x2000ac6c
 8000c30:	bea67251 	.word	0xbea67251

08000c34 <copy_up_to_string>:


int8_t copy_up_to_string(char * str, char * dest_buffer)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
	/*Process copy*/
	return (process_copy(str,dest_buffer, 0));
 8000c3e:	2200      	movs	r2, #0
 8000c40:	6839      	ldr	r1, [r7, #0]
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff ff62 	bl	8000b0c <process_copy>
 8000c48:	4603      	mov	r3, r0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <USART2_IRQHandler>:


void USART2_IRQHandler (void)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	af00      	add	r7, sp, #0
	debug_uart_callback();
 8000c56:	f7ff fef5 	bl	8000a44 <debug_uart_callback>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <USART1_IRQHandler>:

void USART1_IRQHandler (void)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	af00      	add	r7, sp, #0
	slave_dev_uart_callback();
 8000c62:	f7ff fe8b 	bl	800097c <slave_dev_uart_callback>
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <esp32_client_get_file>:

#define HTTPS_GET_REQUEST_FIRM 	"GET %s HTTP/1.1\r\nHost: %s\r\nConnection: close\r\n\r\n"

/*get firmware from server*/
void esp32_client_get_file(char *dest_buffer, const char *storage_url)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8000c72:	af02      	add	r7, sp, #8
 8000c74:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000c78:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8000c7c:	6018      	str	r0, [r3, #0]
 8000c7e:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000c82:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8000c86:	6019      	str	r1, [r3, #0]
	/*Buffer to hold HTTPS GET request and other string*/
	char request_buffer[TEMP_BUFF_LNG_SZ] = {0};
 8000c88:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000c8c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000c90:	4618      	mov	r0, r3
 8000c92:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000c96:	461a      	mov	r2, r3
 8000c98:	2100      	movs	r1, #0
 8000c9a:	f001 f83d 	bl	8001d18 <memset>
	char send_command_buffer[TEMP_BUFF2_SHT_SZ] = {0};
 8000c9e:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000ca2:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	231e      	movs	r3, #30
 8000caa:	461a      	mov	r2, r3
 8000cac:	2100      	movs	r1, #0
 8000cae:	f001 f833 	bl	8001d18 <memset>

	/*Clear esp uart buffer*/
	buffer_clear(esp32_port);
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	f7ff fbea 	bl	800048c <buffer_clear>

	/*Establish a SSL connection to the server on port 443, which is a secure connection*/
	snprintf(request_buffer, sizeof(request_buffer),SSL_START_COMMAND,SERVER_ADDRESS);
 8000cb8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000cbc:	4b33      	ldr	r3, [pc, #204]	@ (8000d8c <esp32_client_get_file+0x120>)
 8000cbe:	4a34      	ldr	r2, [pc, #208]	@ (8000d90 <esp32_client_get_file+0x124>)
 8000cc0:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8000cc4:	f000 ffd0 	bl	8001c68 <sniprintf>
	buffer_send_string(request_buffer,esp32_port);
 8000cc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fe3b 	bl	800094a <buffer_send_string>

	/*Wait until connection is successfully established*/
	while(!is_response(OK_RESPONSE)){}
 8000cd4:	bf00      	nop
 8000cd6:	482f      	ldr	r0, [pc, #188]	@ (8000d94 <esp32_client_get_file+0x128>)
 8000cd8:	f7ff fdfe 	bl	80008d8 <is_response>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f9      	beq.n	8000cd6 <esp32_client_get_file+0x6a>

	/*Prepare the HTTPS GET request to retrieve the file*/
	snprintf(request_buffer, sizeof(request_buffer),HTTPS_GET_REQUEST_FIRM, storage_url, SERVER_ADDRESS);
 8000ce2:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000ce6:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8000cea:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000cee:	4a27      	ldr	r2, [pc, #156]	@ (8000d8c <esp32_client_get_file+0x120>)
 8000cf0:	9200      	str	r2, [sp, #0]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a28      	ldr	r2, [pc, #160]	@ (8000d98 <esp32_client_get_file+0x12c>)
 8000cf6:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8000cfa:	f000 ffb5 	bl	8001c68 <sniprintf>

	/*Get the length of the prepared request*/
	int request_length = strlen(request_buffer);
 8000cfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fa6c 	bl	80001e0 <strlen>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284

	/*Prepare the AT+CIPSEND command with the request length */
	snprintf(send_command_buffer,sizeof(send_command_buffer),CIPSEND_COMMAND,request_length);
 8000d0e:	f107 000c 	add.w	r0, r7, #12
 8000d12:	f8d7 3284 	ldr.w	r3, [r7, #644]	@ 0x284
 8000d16:	4a21      	ldr	r2, [pc, #132]	@ (8000d9c <esp32_client_get_file+0x130>)
 8000d18:	211e      	movs	r1, #30
 8000d1a:	f000 ffa5 	bl	8001c68 <sniprintf>

	/*Send the AT+CIPSEND command */
	buffer_send_string(send_command_buffer,esp32_port);
 8000d1e:	f107 030c 	add.w	r3, r7, #12
 8000d22:	2101      	movs	r1, #1
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fe10 	bl	800094a <buffer_send_string>

	/*Wait for the ESP to be ready to receive the HTTP GET request ">"*/
	while(!is_response(SEND_PROMPT)){}
 8000d2a:	bf00      	nop
 8000d2c:	481c      	ldr	r0, [pc, #112]	@ (8000da0 <esp32_client_get_file+0x134>)
 8000d2e:	f7ff fdd3 	bl	80008d8 <is_response>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0f9      	beq.n	8000d2c <esp32_client_get_file+0xc0>

	/*Send the actual HTTP GET request to the server*/
	buffer_send_string(request_buffer,esp32_port);
 8000d38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fe03 	bl	800094a <buffer_send_string>

	/*Wait to confirm that the data was sent*/
	while(!is_response(SEND_OK_RESPONSE)){}
 8000d44:	bf00      	nop
 8000d46:	4817      	ldr	r0, [pc, #92]	@ (8000da4 <esp32_client_get_file+0x138>)
 8000d48:	f7ff fdc6 	bl	80008d8 <is_response>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d0f9      	beq.n	8000d46 <esp32_client_get_file+0xda>

	/*Wait for the HTTP response header to finish*/
	while(!is_response(END_OF_HEADERS)){}
 8000d52:	bf00      	nop
 8000d54:	4814      	ldr	r0, [pc, #80]	@ (8000da8 <esp32_client_get_file+0x13c>)
 8000d56:	f7ff fdbf 	bl	80008d8 <is_response>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d0f9      	beq.n	8000d54 <esp32_client_get_file+0xe8>

	/*Copy the data to destination buffer*/
	while(!copy_up_to_string(CLOSED_RESPONSE,dest_buffer)){}
 8000d60:	bf00      	nop
 8000d62:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000d66:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8000d6a:	6819      	ldr	r1, [r3, #0]
 8000d6c:	480f      	ldr	r0, [pc, #60]	@ (8000dac <esp32_client_get_file+0x140>)
 8000d6e:	f7ff ff61 	bl	8000c34 <copy_up_to_string>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d0f4      	beq.n	8000d62 <esp32_client_get_file+0xf6>

	/*Close SSL connection*/
	buffer_send_string(CIPCLOSE, esp32_port);
 8000d78:	2101      	movs	r1, #1
 8000d7a:	480d      	ldr	r0, [pc, #52]	@ (8000db0 <esp32_client_get_file+0x144>)
 8000d7c:	f7ff fde5 	bl	800094a <buffer_send_string>
}
 8000d80:	bf00      	nop
 8000d82:	f507 7722 	add.w	r7, r7, #648	@ 0x288
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	08002650 	.word	0x08002650
 8000d90:	0800266c 	.word	0x0800266c
 8000d94:	0800268c 	.word	0x0800268c
 8000d98:	08002694 	.word	0x08002694
 8000d9c:	080026c8 	.word	0x080026c8
 8000da0:	080026d8 	.word	0x080026d8
 8000da4:	080026dc 	.word	0x080026dc
 8000da8:	080026e8 	.word	0x080026e8
 8000dac:	080026f0 	.word	0x080026f0
 8000db0:	080026fc 	.word	0x080026fc

08000db4 <esp32_init>:
static void esp32_sta_mode(void);
static void esp32_ap_connect(char *ssid, char *password);

/*Initialize esp32: reset, startup, sta mode (Wifi client), and ap connect (connect to Wifi)*/
void esp32_init(char *ssid, char *password)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
	circular_buffer_init();
 8000dbe:	f7ff fafd 	bl	80003bc <circular_buffer_init>
	esp32_reset();
 8000dc2:	f000 f843 	bl	8000e4c <esp32_reset>
	systick_delay_ms(500);
 8000dc6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dca:	f000 fd7d 	bl	80018c8 <systick_delay_ms>

	esp32_startup_test();
 8000dce:	f000 f821 	bl	8000e14 <esp32_startup_test>
	systick_delay_ms(500);
 8000dd2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dd6:	f000 fd77 	bl	80018c8 <systick_delay_ms>
	esp32_sta_mode();
 8000dda:	f000 f857 	bl	8000e8c <esp32_sta_mode>
	systick_delay_ms(500);
 8000dde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000de2:	f000 fd71 	bl	80018c8 <systick_delay_ms>
	esp32_ap_connect(ssid, password);
 8000de6:	6839      	ldr	r1, [r7, #0]
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f000 f86b 	bl	8000ec4 <esp32_ap_connect>
	systick_delay_ms(500);
 8000dee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000df2:	f000 fd69 	bl	80018c8 <systick_delay_ms>
	/*DBG: success message*/
	buffer_send_string("ESP32 Init successful....\n\r",debug_port);
 8000df6:	2100      	movs	r1, #0
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <esp32_init+0x5c>)
 8000dfa:	f7ff fda6 	bl	800094a <buffer_send_string>
	systick_delay_ms(500);
 8000dfe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e02:	f000 fd61 	bl	80018c8 <systick_delay_ms>
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	0800270c 	.word	0x0800270c

08000e14 <esp32_startup_test>:


/*Start up ESP32*/
static void esp32_startup_test(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	/*Clear ESP uart buffer*/
	buffer_clear(esp32_port);
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f7ff fb37 	bl	800048c <buffer_clear>

	/*Send test command*/
	buffer_send_string("AT\r\n",esp32_port);
 8000e1e:	2101      	movs	r1, #1
 8000e20:	4807      	ldr	r0, [pc, #28]	@ (8000e40 <esp32_startup_test+0x2c>)
 8000e22:	f7ff fd92 	bl	800094a <buffer_send_string>

	/*Wait for "OK" response*/
	while(!(is_response("OK\r\n"))){}
 8000e26:	bf00      	nop
 8000e28:	4806      	ldr	r0, [pc, #24]	@ (8000e44 <esp32_startup_test+0x30>)
 8000e2a:	f7ff fd55 	bl	80008d8 <is_response>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0f9      	beq.n	8000e28 <esp32_startup_test+0x14>

	/*DBG: success message*/
	buffer_send_string("AT startup test successful....\n\r",debug_port);
 8000e34:	2100      	movs	r1, #0
 8000e36:	4804      	ldr	r0, [pc, #16]	@ (8000e48 <esp32_startup_test+0x34>)
 8000e38:	f7ff fd87 	bl	800094a <buffer_send_string>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	08002728 	.word	0x08002728
 8000e44:	08002730 	.word	0x08002730
 8000e48:	08002738 	.word	0x08002738

08000e4c <esp32_reset>:

/*Reset ESP32*/
static void esp32_reset(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	/*Clear ESP uart buffer*/
	buffer_clear(esp32_port);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f7ff fb1b 	bl	800048c <buffer_clear>

	/*Send test command*/
	buffer_send_string("AT+RST\r\n",esp32_port);
 8000e56:	2101      	movs	r1, #1
 8000e58:	4809      	ldr	r0, [pc, #36]	@ (8000e80 <esp32_reset+0x34>)
 8000e5a:	f7ff fd76 	bl	800094a <buffer_send_string>

	/*Delay for 1 second*/
	systick_delay_ms(1000);
 8000e5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e62:	f000 fd31 	bl	80018c8 <systick_delay_ms>

	/*Wait for "OK" response*/
	while(!(is_response("OK\r\n"))){}
 8000e66:	bf00      	nop
 8000e68:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <esp32_reset+0x38>)
 8000e6a:	f7ff fd35 	bl	80008d8 <is_response>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d0f9      	beq.n	8000e68 <esp32_reset+0x1c>

	/*DBG: success message*/
	buffer_send_string("Reset was successful....\n\r",debug_port);
 8000e74:	2100      	movs	r1, #0
 8000e76:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <esp32_reset+0x3c>)
 8000e78:	f7ff fd67 	bl	800094a <buffer_send_string>
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	0800275c 	.word	0x0800275c
 8000e84:	08002730 	.word	0x08002730
 8000e88:	08002768 	.word	0x08002768

08000e8c <esp32_sta_mode>:

/*Set the ESP32 as WIFI Client*/
static void esp32_sta_mode(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	/*Clear ESP uart buffer*/
	buffer_clear(esp32_port);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fafb 	bl	800048c <buffer_clear>

	/*Send test command*/
	buffer_send_string("AT+CWMODE=1\r\n",esp32_port);
 8000e96:	2101      	movs	r1, #1
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <esp32_sta_mode+0x2c>)
 8000e9a:	f7ff fd56 	bl	800094a <buffer_send_string>

	/*Wait for "OK" response*/
	while(!(is_response("OK\r\n"))){}
 8000e9e:	bf00      	nop
 8000ea0:	4806      	ldr	r0, [pc, #24]	@ (8000ebc <esp32_sta_mode+0x30>)
 8000ea2:	f7ff fd19 	bl	80008d8 <is_response>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0f9      	beq.n	8000ea0 <esp32_sta_mode+0x14>

	/*DBG: success message*/
	buffer_send_string("STA Mode set successful....\n\r",debug_port);
 8000eac:	2100      	movs	r1, #0
 8000eae:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <esp32_sta_mode+0x34>)
 8000eb0:	f7ff fd4b 	bl	800094a <buffer_send_string>
}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	08002784 	.word	0x08002784
 8000ebc:	08002730 	.word	0x08002730
 8000ec0:	08002794 	.word	0x08002794

08000ec4 <esp32_ap_connect>:

/*Connect to WIFI*/
static void esp32_ap_connect(char *ssid, char *password)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b096      	sub	sp, #88	@ 0x58
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	char data[80];

	/*Clear ESP uart buffer*/
	buffer_clear(esp32_port);
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f7ff fadc 	bl	800048c <buffer_clear>

	buffer_send_string("Connecting to access point....\n\r",debug_port);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4814      	ldr	r0, [pc, #80]	@ (8000f28 <esp32_ap_connect+0x64>)
 8000ed8:	f7ff fd37 	bl	800094a <buffer_send_string>

	/*Pust ssid, password and command into one string packet*/
	sprintf(data,"AT+CWJAP=\"%s\",\"%s\"\r\n",ssid,password);
 8000edc:	f107 0008 	add.w	r0, r7, #8
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	4911      	ldr	r1, [pc, #68]	@ (8000f2c <esp32_ap_connect+0x68>)
 8000ee6:	f000 fef5 	bl	8001cd4 <siprintf>

	/*Send test command*/
	buffer_send_string(data,esp32_port);
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	2101      	movs	r1, #1
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fd2a 	bl	800094a <buffer_send_string>

	/*Wait for "OK" response*/
	while(!(is_response("OK\r\n"))){}
 8000ef6:	bf00      	nop
 8000ef8:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <esp32_ap_connect+0x6c>)
 8000efa:	f7ff fced 	bl	80008d8 <is_response>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f9      	beq.n	8000ef8 <esp32_ap_connect+0x34>

    sprintf(data,"Connected : \"%s\"\r\n",ssid);
 8000f04:	f107 0308 	add.w	r3, r7, #8
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	490a      	ldr	r1, [pc, #40]	@ (8000f34 <esp32_ap_connect+0x70>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 fee1 	bl	8001cd4 <siprintf>

	buffer_send_string(data,debug_port);
 8000f12:	f107 0308 	add.w	r3, r7, #8
 8000f16:	2100      	movs	r1, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fd16 	bl	800094a <buffer_send_string>
}
 8000f1e:	bf00      	nop
 8000f20:	3758      	adds	r7, #88	@ 0x58
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	080027b4 	.word	0x080027b4
 8000f2c:	080027d8 	.word	0x080027d8
 8000f30:	08002730 	.word	0x08002730
 8000f34:	080027f0 	.word	0x080027f0

08000f38 <flash_ex_erase>:
StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout);
static void flush_caches(void);


StatusTypeDef flash_ex_erase(FLASH_EraseInitTypeDef *pt_erase_init, uint32_t *sect_err)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
	StatusTypeDef  status =  DEV_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	73fb      	strb	r3, [r7, #15]
	uint32_t index = 0U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000f4a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f4e:	f000 f8b9 	bl	80010c4 <flash_wait_for_last_operation>
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]

	if( status  == DEV_OK)
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d145      	bne.n	8000fe8 <flash_ex_erase+0xb0>
	{
	   *sect_err =  0xFFFFFFFFU;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f62:	601a      	str	r2, [r3, #0]

	   if(pt_erase_init->TypeErase ==  FLASH_TYPEERASE_MASSERASE)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d112      	bne.n	8000f92 <flash_ex_erase+0x5a>
	   {
		   /*Mass erase*/
		   flash_mass_erase((uint8_t)pt_erase_init->VoltageRange);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f884 	bl	8001080 <flash_mass_erase>

			/*wait for last operation to be completed*/
			status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000f78:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f7c:	f000 f8a2 	bl	80010c4 <flash_wait_for_last_operation>
 8000f80:	4603      	mov	r3, r0
 8000f82:	73fb      	strb	r3, [r7, #15]

			/*Disable MER bit*/
			FLASH->CR &=~(1U<<2);
 8000f84:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <flash_ex_erase+0xbc>)
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	4a1a      	ldr	r2, [pc, #104]	@ (8000ff4 <flash_ex_erase+0xbc>)
 8000f8a:	f023 0304 	bic.w	r3, r3, #4
 8000f8e:	6113      	str	r3, [r2, #16]
 8000f90:	e028      	b.n	8000fe4 <flash_ex_erase+0xac>
	   }
	   else
	   {
		   /*Sector erase*/
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	e01c      	b.n	8000fd4 <flash_ex_erase+0x9c>
		   {
			   flash_sector_erase(index, (uint8_t)pt_erase_init->VoltageRange);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68b8      	ldr	r0, [r7, #8]
 8000fa4:	f000 f828 	bl	8000ff8 <flash_sector_erase>

				/*wait for last operation to be completed*/
				status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000fa8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000fac:	f000 f88a 	bl	80010c4 <flash_wait_for_last_operation>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]

				/*Clear SNB bit and SER bit*/
				CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <flash_ex_erase+0xbc>)
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff4 <flash_ex_erase+0xbc>)
 8000fba:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8000fbe:	6113      	str	r3, [r2, #16]

				if(status !=DEV_OK)
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <flash_ex_erase+0x96>
				{
					*sect_err =  index;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	68ba      	ldr	r2, [r7, #8]
 8000fca:	601a      	str	r2, [r3, #0]
					break;
 8000fcc:	e00a      	b.n	8000fe4 <flash_ex_erase+0xac>
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d3da      	bcc.n	8000f9a <flash_ex_erase+0x62>
				}
		   }
	   }

	   flush_caches();
 8000fe4:	f000 f984 	bl	80012f0 <flush_caches>

	}

	return status;
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40023c00 	.word	0x40023c00

08000ff8 <flash_sector_erase>:


void flash_sector_erase(uint32_t sector, uint8_t voltage_range)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp_psize = 0U;
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]

	if(voltage_range ==  FLASH_VOLTAGE_RANGE_1)
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <flash_sector_erase+0x1c>
	{
		tmp_psize = FLASH_PSIZE_BYTE;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	e010      	b.n	8001036 <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_2)
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d103      	bne.n	8001022 <flash_sector_erase+0x2a>
	{
		tmp_psize = FLASH_PSIZE_HALF_WORD;
 800101a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	e009      	b.n	8001036 <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_3)
 8001022:	78fb      	ldrb	r3, [r7, #3]
 8001024:	2b02      	cmp	r3, #2
 8001026:	d103      	bne.n	8001030 <flash_sector_erase+0x38>
	{
		tmp_psize = FLASH_PSIZE_WORD;
 8001028:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	e002      	b.n	8001036 <flash_sector_erase+0x3e>
	}
	else
	{
		tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001030:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001034:	60fb      	str	r3, [r7, #12]

	}

	FLASH->CR &=~FLASH_CR_PSIZE;
 8001036:	4b11      	ldr	r3, [pc, #68]	@ (800107c <flash_sector_erase+0x84>)
 8001038:	691b      	ldr	r3, [r3, #16]
 800103a:	4a10      	ldr	r2, [pc, #64]	@ (800107c <flash_sector_erase+0x84>)
 800103c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001040:	6113      	str	r3, [r2, #16]
	FLASH->CR |= tmp_psize;
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <flash_sector_erase+0x84>)
 8001044:	691a      	ldr	r2, [r3, #16]
 8001046:	490d      	ldr	r1, [pc, #52]	@ (800107c <flash_sector_erase+0x84>)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	610b      	str	r3, [r1, #16]

	/*Set SER bit and select sector*/
	FLASH->CR |=  FLASH_CR_SER |(sector << FLASH_CR_SNB_Pos);
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <flash_sector_erase+0x84>)
 8001050:	691a      	ldr	r2, [r3, #16]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	4313      	orrs	r3, r2
 8001058:	4a08      	ldr	r2, [pc, #32]	@ (800107c <flash_sector_erase+0x84>)
 800105a:	f043 0302 	orr.w	r3, r3, #2
 800105e:	6113      	str	r3, [r2, #16]

	/*Very IMPORTANT*/
	FLASH->CR |= FLASH_CR_STRT;
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <flash_sector_erase+0x84>)
 8001062:	691b      	ldr	r3, [r3, #16]
 8001064:	4a05      	ldr	r2, [pc, #20]	@ (800107c <flash_sector_erase+0x84>)
 8001066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800106a:	6113      	str	r3, [r2, #16]
	flash_wait_for_last_operation(5);
 800106c:	2005      	movs	r0, #5
 800106e:	f000 f829 	bl	80010c4 <flash_wait_for_last_operation>


}
 8001072:	bf00      	nop
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023c00 	.word	0x40023c00

08001080 <flash_mass_erase>:

void flash_mass_erase(uint8_t voltage_range)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 800108a:	4b0d      	ldr	r3, [pc, #52]	@ (80010c0 <flash_mass_erase+0x40>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	4a0c      	ldr	r2, [pc, #48]	@ (80010c0 <flash_mass_erase+0x40>)
 8001090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001094:	6113      	str	r3, [r2, #16]

	/*Set MER bit*/
	FLASH->CR |= FLASH_CR_MER;
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <flash_mass_erase+0x40>)
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	4a09      	ldr	r2, [pc, #36]	@ (80010c0 <flash_mass_erase+0x40>)
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	6113      	str	r3, [r2, #16]
	/*Set Start bit and voltage*/
	FLASH->CR |=  FLASH_CR_STRT |((uint32_t)voltage_range <<8U);
 80010a2:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <flash_mass_erase+0x40>)
 80010a4:	691a      	ldr	r2, [r3, #16]
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	4313      	orrs	r3, r2
 80010ac:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <flash_mass_erase+0x40>)
 80010ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010b2:	6113      	str	r3, [r2, #16]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	40023c00 	.word	0x40023c00

080010c4 <flash_wait_for_last_operation>:

StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]

   pFlash.ErrorCode = 0;
 80010d0:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <flash_wait_for_last_operation+0x64>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	615a      	str	r2, [r3, #20]

   tickstart = get_tick();
 80010d6:	f000 fc15 	bl	8001904 <get_tick>
 80010da:	60f8      	str	r0, [r7, #12]

   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 80010dc:	e010      	b.n	8001100 <flash_wait_for_last_operation+0x3c>
   {
	   if(timeout != MAX_DELAY)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e4:	d00c      	beq.n	8001100 <flash_wait_for_last_operation+0x3c>
	   {
		   if((timeout  == 0) || ((get_tick() -  tickstart) > timeout))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d007      	beq.n	80010fc <flash_wait_for_last_operation+0x38>
 80010ec:	f000 fc0a 	bl	8001904 <get_tick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d201      	bcs.n	8001100 <flash_wait_for_last_operation+0x3c>
		   {
			   return DEV_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e00f      	b.n	8001120 <flash_wait_for_last_operation+0x5c>
   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 8001100:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <flash_wait_for_last_operation+0x68>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1e8      	bne.n	80010de <flash_wait_for_last_operation+0x1a>
		   }
	   }
   }

   /*Check end of operation flag*/
   if((FLASH->SR & (1U<<0)) != RESET)
 800110c:	4b07      	ldr	r3, [pc, #28]	@ (800112c <flash_wait_for_last_operation+0x68>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	2b00      	cmp	r3, #0
 8001116:	d002      	beq.n	800111e <flash_wait_for_last_operation+0x5a>
   {
	   /*Clear flash end of operation pending bit*/
	   FLASH->SR = (1U<<0);
 8001118:	4b04      	ldr	r3, [pc, #16]	@ (800112c <flash_wait_for_last_operation+0x68>)
 800111a:	2201      	movs	r2, #1
 800111c:	60da      	str	r2, [r3, #12]
   }

   return DEV_OK;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2000ac7c 	.word	0x2000ac7c
 800112c:	40023c00 	.word	0x40023c00

08001130 <flash_program>:


StatusTypeDef flash_program(uint32_t prg_type,  uint32_t address, uint64_t data)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	e9c7 2300 	strd	r2, r3, [r7]
	StatusTypeDef status = DEV_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	75fb      	strb	r3, [r7, #23]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8001142:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001146:	f7ff ffbd 	bl	80010c4 <flash_wait_for_last_operation>
 800114a:	4603      	mov	r3, r0
 800114c:	75fb      	strb	r3, [r7, #23]

	if( status == DEV_OK)
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d12b      	bne.n	80011ac <flash_program+0x7c>
	{
		if(prg_type == FLASH_TYPEPROGRAM_BYTE)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d105      	bne.n	8001166 <flash_program+0x36>
		{
			flash_program_byte(address,(uint8_t)data);
 800115a:	783b      	ldrb	r3, [r7, #0]
 800115c:	4619      	mov	r1, r3
 800115e:	68b8      	ldr	r0, [r7, #8]
 8001160:	f000 f82c 	bl	80011bc <flash_program_byte>
 8001164:	e016      	b.n	8001194 <flash_program+0x64>
		}

		else if(prg_type == FLASH_TYPEPROGRAM_HALFWORD)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d105      	bne.n	8001178 <flash_program+0x48>
		{
			flash_program_halfword(address,(uint16_t)data);
 800116c:	883b      	ldrh	r3, [r7, #0]
 800116e:	4619      	mov	r1, r3
 8001170:	68b8      	ldr	r0, [r7, #8]
 8001172:	f000 f845 	bl	8001200 <flash_program_halfword>
 8001176:	e00d      	b.n	8001194 <flash_program+0x64>
		}
		else if(prg_type == FLASH_TYPEPROGRAM_WORD)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b02      	cmp	r3, #2
 800117c:	d105      	bne.n	800118a <flash_program+0x5a>
		{
			flash_program_word(address,(uint32_t)data);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	4619      	mov	r1, r3
 8001182:	68b8      	ldr	r0, [r7, #8]
 8001184:	f000 f860 	bl	8001248 <flash_program_word>
 8001188:	e004      	b.n	8001194 <flash_program+0x64>
		}
		else
		{
			flash_program_doubleword(address,data);
 800118a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800118e:	68b8      	ldr	r0, [r7, #8]
 8001190:	f000 f87c 	bl	800128c <flash_program_doubleword>

		}

		/*wait for last operation to be completed*/
		status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8001194:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001198:	f7ff ff94 	bl	80010c4 <flash_wait_for_last_operation>
 800119c:	4603      	mov	r3, r0
 800119e:	75fb      	strb	r3, [r7, #23]

		/*Clear Program bit*/
		FLASH->CR &=~FLASH_CR_PG;
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <flash_program+0x88>)
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <flash_program+0x88>)
 80011a6:	f023 0301 	bic.w	r3, r3, #1
 80011aa:	6113      	str	r3, [r2, #16]
	}

	return status;
 80011ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40023c00 	.word	0x40023c00

080011bc <flash_program_byte>:
void flash_program_byte(uint32_t address, uint8_t data)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	70fb      	strb	r3, [r7, #3]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <flash_program_byte+0x40>)
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <flash_program_byte+0x40>)
 80011ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011d2:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for byte*/
	FLASH->CR |=FLASH_PSIZE_BYTE;
 80011d4:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <flash_program_byte+0x40>)
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <flash_program_byte+0x40>)
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 80011dc:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <flash_program_byte+0x40>)
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <flash_program_byte+0x40>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint8_t *)address =  data;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	78fa      	ldrb	r2, [r7, #3]
 80011ec:	701a      	strb	r2, [r3, #0]
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40023c00 	.word	0x40023c00

08001200 <flash_program_halfword>:

void flash_program_halfword(uint32_t address, uint16_t data)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 800120c:	4b0d      	ldr	r3, [pc, #52]	@ (8001244 <flash_program_halfword+0x44>)
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	4a0c      	ldr	r2, [pc, #48]	@ (8001244 <flash_program_halfword+0x44>)
 8001212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001216:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_HALF_WORD;
 8001218:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <flash_program_halfword+0x44>)
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	4a09      	ldr	r2, [pc, #36]	@ (8001244 <flash_program_halfword+0x44>)
 800121e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001222:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 8001224:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <flash_program_halfword+0x44>)
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	4a06      	ldr	r2, [pc, #24]	@ (8001244 <flash_program_halfword+0x44>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint16_t *)address =  data;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	887a      	ldrh	r2, [r7, #2]
 8001234:	801a      	strh	r2, [r3, #0]
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40023c00 	.word	0x40023c00

08001248 <flash_program_word>:

void flash_program_word(uint32_t address, uint32_t data)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8001252:	4b0d      	ldr	r3, [pc, #52]	@ (8001288 <flash_program_word+0x40>)
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	4a0c      	ldr	r2, [pc, #48]	@ (8001288 <flash_program_word+0x40>)
 8001258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800125c:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_WORD;
 800125e:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <flash_program_word+0x40>)
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	4a09      	ldr	r2, [pc, #36]	@ (8001288 <flash_program_word+0x40>)
 8001264:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001268:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 800126a:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <flash_program_word+0x40>)
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <flash_program_word+0x40>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint32_t *)address =  data;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	601a      	str	r2, [r3, #0]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	40023c00 	.word	0x40023c00

0800128c <flash_program_doubleword>:

void flash_program_doubleword(uint32_t address, uint64_t data)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	e9c7 2300 	strd	r2, r3, [r7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <flash_program_doubleword+0x60>)
 800129a:	691b      	ldr	r3, [r3, #16]
 800129c:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <flash_program_doubleword+0x60>)
 800129e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80012a2:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_DOUBLE_WORD;
 80012a4:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <flash_program_doubleword+0x60>)
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	4a10      	ldr	r2, [pc, #64]	@ (80012ec <flash_program_doubleword+0x60>)
 80012aa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80012ae:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <flash_program_doubleword+0x60>)
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	4a0d      	ldr	r2, [pc, #52]	@ (80012ec <flash_program_doubleword+0x60>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6113      	str	r3, [r2, #16]

	/*Put  first word at the address*/
	*(__IO uint32_t *)address =  (uint32_t)data;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80012c2:	f3bf 8f6f 	isb	sy
}
 80012c6:	bf00      	nop

	/*Flush pipeline : ensure programming is performed steps.*/
	__ISB();

	/*Put  second word at the address*/
	*(__IO uint32_t *)(address+4) =  (uint32_t)(data>>32);
 80012c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	000a      	movs	r2, r1
 80012d6:	2300      	movs	r3, #0
 80012d8:	68f9      	ldr	r1, [r7, #12]
 80012da:	3104      	adds	r1, #4
 80012dc:	4613      	mov	r3, r2
 80012de:	600b      	str	r3, [r1, #0]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	40023c00 	.word	0x40023c00

080012f0 <flush_caches>:

static void flush_caches(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
	/*Flush instruction cache*/
	  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80012f4:	4b20      	ldr	r3, [pc, #128]	@ (8001378 <flush_caches+0x88>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d017      	beq.n	8001330 <flush_caches+0x40>
	  {
		    /* Disable instruction cache  */
			  FLASH->ACR &= (~FLASH_ACR_ICEN);
 8001300:	4b1d      	ldr	r3, [pc, #116]	@ (8001378 <flush_caches+0x88>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a1c      	ldr	r2, [pc, #112]	@ (8001378 <flush_caches+0x88>)
 8001306:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800130a:	6013      	str	r3, [r2, #0]

			/* Reset instruction cache */
			  FLASH->ACR |= FLASH_ACR_ICRST;
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <flush_caches+0x88>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a19      	ldr	r2, [pc, #100]	@ (8001378 <flush_caches+0x88>)
 8001312:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001316:	6013      	str	r3, [r2, #0]
			 FLASH->ACR &= ~FLASH_ACR_ICRST;
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <flush_caches+0x88>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a16      	ldr	r2, [pc, #88]	@ (8001378 <flush_caches+0x88>)
 800131e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001322:	6013      	str	r3, [r2, #0]


			 /* Enable instruction cache */
			 FLASH->ACR |= FLASH_ACR_ICEN;
 8001324:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <flush_caches+0x88>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <flush_caches+0x88>)
 800132a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800132e:	6013      	str	r3, [r2, #0]
	  }

	  /*Flush data cache*/

	  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <flush_caches+0x88>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001338:	2b00      	cmp	r3, #0
 800133a:	d017      	beq.n	800136c <flush_caches+0x7c>
	  {
	    /* Disable data cache  */
		  FLASH->ACR &= (~FLASH_ACR_DCEN);
 800133c:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <flush_caches+0x88>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0d      	ldr	r2, [pc, #52]	@ (8001378 <flush_caches+0x88>)
 8001342:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001346:	6013      	str	r3, [r2, #0]

	    /* Reset data cache */
	    FLASH->ACR |= FLASH_ACR_DCRST;
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <flush_caches+0x88>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <flush_caches+0x88>)
 800134e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001352:	6013      	str	r3, [r2, #0]
	    FLASH->ACR &= ~FLASH_ACR_DCRST;
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <flush_caches+0x88>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a07      	ldr	r2, [pc, #28]	@ (8001378 <flush_caches+0x88>)
 800135a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800135e:	6013      	str	r3, [r2, #0]

	    /* Enable data cache */
	    FLASH->ACR |= FLASH_ACR_DCEN;
 8001360:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <flush_caches+0x88>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <flush_caches+0x88>)
 8001366:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800136a:	6013      	str	r3, [r2, #0]
	  }
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40023c00 	.word	0x40023c00

0800137c <flash_unlock>:


StatusTypeDef flash_unlock(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
	StatusTypeDef status = DEV_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	71fb      	strb	r3, [r7, #7]

	if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001386:	4b0b      	ldr	r3, [pc, #44]	@ (80013b4 <flash_unlock+0x38>)
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	2b00      	cmp	r3, #0
 800138c:	da0b      	bge.n	80013a6 <flash_unlock+0x2a>
	{

		/*Authorize flash write access*/
		FLASH->KEYR  =  FLASH_KEY1;
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <flash_unlock+0x38>)
 8001390:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <flash_unlock+0x3c>)
 8001392:	605a      	str	r2, [r3, #4]
		FLASH->KEYR  =  FLASH_KEY2;
 8001394:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <flash_unlock+0x38>)
 8001396:	4a09      	ldr	r2, [pc, #36]	@ (80013bc <flash_unlock+0x40>)
 8001398:	605a      	str	r2, [r3, #4]

		if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <flash_unlock+0x38>)
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	da01      	bge.n	80013a6 <flash_unlock+0x2a>
		{
			status =  DEV_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	71fb      	strb	r3, [r7, #7]
		}

	}

	return status;
 80013a6:	79fb      	ldrb	r3, [r7, #7]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40023c00 	.word	0x40023c00
 80013b8:	45670123 	.word	0x45670123
 80013bc:	cdef89ab 	.word	0xcdef89ab

080013c0 <flash_get_error>:
	return DEV_OK;
}


uint32_t flash_get_error(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
	return pFlash.ErrorCode;
 80013c4:	4b03      	ldr	r3, [pc, #12]	@ (80013d4 <flash_get_error+0x14>)
 80013c6:	695b      	ldr	r3, [r3, #20]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	2000ac7c 	.word	0x2000ac7c

080013d8 <get_sector>:

static uint32_t get_sector(uint32_t address)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	uint32_t sector = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
	if((address < 0x08003FFF) && (address >= 0x08000000))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a2e      	ldr	r2, [pc, #184]	@ (80014a0 <get_sector+0xc8>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d806      	bhi.n	80013fa <get_sector+0x22>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80013f2:	d302      	bcc.n	80013fa <get_sector+0x22>
	 {
	     sector = FLASH_SECTOR_0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	e04b      	b.n	8001492 <get_sector+0xba>
	 }
   else if((address < 0x08007FFF) && (address >= 0x08004000))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a29      	ldr	r2, [pc, #164]	@ (80014a4 <get_sector+0xcc>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d806      	bhi.n	8001410 <get_sector+0x38>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a28      	ldr	r2, [pc, #160]	@ (80014a8 <get_sector+0xd0>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d302      	bcc.n	8001410 <get_sector+0x38>
   {
	 sector = FLASH_SECTOR_1;
 800140a:	2301      	movs	r3, #1
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	e040      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0800BFFF) && (address >= 0x08008000))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a26      	ldr	r2, [pc, #152]	@ (80014ac <get_sector+0xd4>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d806      	bhi.n	8001426 <get_sector+0x4e>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a25      	ldr	r2, [pc, #148]	@ (80014b0 <get_sector+0xd8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d302      	bcc.n	8001426 <get_sector+0x4e>
   {
	 sector = FLASH_SECTOR_2;
 8001420:	2302      	movs	r3, #2
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e035      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0800FFFF) && (address >= 0x0800C000))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <get_sector+0xdc>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d206      	bcs.n	800143c <get_sector+0x64>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a21      	ldr	r2, [pc, #132]	@ (80014b8 <get_sector+0xe0>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d302      	bcc.n	800143c <get_sector+0x64>
   {
	 sector = FLASH_SECTOR_3;
 8001436:	2303      	movs	r3, #3
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	e02a      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0801FFFF) && (address >= 0x08010000))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a1f      	ldr	r2, [pc, #124]	@ (80014bc <get_sector+0xe4>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d206      	bcs.n	8001452 <get_sector+0x7a>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a1b      	ldr	r2, [pc, #108]	@ (80014b4 <get_sector+0xdc>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d902      	bls.n	8001452 <get_sector+0x7a>
   {
	 sector = FLASH_SECTOR_4;
 800144c:	2304      	movs	r3, #4
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	e01f      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0803FFFF) && (address >= 0x08020000))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a1a      	ldr	r2, [pc, #104]	@ (80014c0 <get_sector+0xe8>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d206      	bcs.n	8001468 <get_sector+0x90>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a17      	ldr	r2, [pc, #92]	@ (80014bc <get_sector+0xe4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d902      	bls.n	8001468 <get_sector+0x90>
   {
	 sector = FLASH_SECTOR_5;
 8001462:	2305      	movs	r3, #5
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e014      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0805FFFF) && (address >= 0x08040000))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <get_sector+0xec>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d206      	bcs.n	800147e <get_sector+0xa6>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a13      	ldr	r2, [pc, #76]	@ (80014c0 <get_sector+0xe8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d902      	bls.n	800147e <get_sector+0xa6>
   {
	 sector = FLASH_SECTOR_6;
 8001478:	2306      	movs	r3, #6
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e009      	b.n	8001492 <get_sector+0xba>
   }
   else if((address < 0x0807FFFF) && (address >= 0x08060000))
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a11      	ldr	r2, [pc, #68]	@ (80014c8 <get_sector+0xf0>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d205      	bcs.n	8001492 <get_sector+0xba>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a0e      	ldr	r2, [pc, #56]	@ (80014c4 <get_sector+0xec>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d901      	bls.n	8001492 <get_sector+0xba>
   {
	 sector = FLASH_SECTOR_7;
 800148e:	2307      	movs	r3, #7
 8001490:	60fb      	str	r3, [r7, #12]
   else
   {
     //Do something
   }

	return sector;
 8001492:	68fb      	ldr	r3, [r7, #12]

}
 8001494:	4618      	mov	r0, r3
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	08003ffe 	.word	0x08003ffe
 80014a4:	08007ffe 	.word	0x08007ffe
 80014a8:	08004000 	.word	0x08004000
 80014ac:	0800bffe 	.word	0x0800bffe
 80014b0:	08008000 	.word	0x08008000
 80014b4:	0800ffff 	.word	0x0800ffff
 80014b8:	0800c000 	.word	0x0800c000
 80014bc:	0801ffff 	.word	0x0801ffff
 80014c0:	0803ffff 	.word	0x0803ffff
 80014c4:	0805ffff 	.word	0x0805ffff
 80014c8:	0807ffff 	.word	0x0807ffff

080014cc <flash_write_data_byte>:

uint32_t flash_write_data_byte(uint32_t start_sect_addr, uint8_t *data, uint16_t numberofbytes)
{
 80014cc:	b5b0      	push	{r4, r5, r7, lr}
 80014ce:	b08e      	sub	sp, #56	@ 0x38
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	4613      	mov	r3, r2
 80014d8:	80fb      	strh	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t sect_err;
    uint16_t write_count  = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	86fb      	strh	r3, [r7, #54]	@ 0x36

    /* Unlock flash */
    flash_unlock();
 80014de:	f7ff ff4d 	bl	800137c <flash_unlock>

    /* Get Number of sectors to erase starting from the first sector */
    uint32_t start_sector = get_sector(start_sect_addr);
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f7ff ff78 	bl	80013d8 <get_sector>
 80014e8:	6338      	str	r0, [r7, #48]	@ 0x30
    uint32_t end_sect_addr = start_sect_addr + numberofbytes;
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t end_sector = get_sector(end_sect_addr);
 80014f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80014f4:	f7ff ff70 	bl	80013d8 <get_sector>
 80014f8:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Initialize EraseInit Struct */
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80014fe:	2302      	movs	r3, #2
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    EraseInitStruct.Sector = start_sector;
 8001502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001504:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.NbSectors = (end_sector - start_sector) + 1;
 8001506:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	3301      	adds	r3, #1
 800150e:	623b      	str	r3, [r7, #32]

    if(flash_ex_erase(&EraseInitStruct, &sect_err) != DEV_OK)
 8001510:	f107 0214 	add.w	r2, r7, #20
 8001514:	f107 0318 	add.w	r3, r7, #24
 8001518:	4611      	mov	r1, r2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fd0c 	bl	8000f38 <flash_ex_erase>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d01f      	beq.n	8001566 <flash_write_data_byte+0x9a>
    {
        return flash_get_error();
 8001526:	f7ff ff4b 	bl	80013c0 <flash_get_error>
 800152a:	4603      	mov	r3, r0
 800152c:	e020      	b.n	8001570 <flash_write_data_byte+0xa4>
    }

    /* Program flash byte-by-byte */
    while(write_count < numberofbytes)
    {
        if(flash_program(FLASH_TYPEPROGRAM_BYTE, start_sect_addr, data[write_count]) == DEV_OK)
 800152e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	4413      	add	r3, r2
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2200      	movs	r2, #0
 800153a:	461c      	mov	r4, r3
 800153c:	4615      	mov	r5, r2
 800153e:	4622      	mov	r2, r4
 8001540:	462b      	mov	r3, r5
 8001542:	68f9      	ldr	r1, [r7, #12]
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fdf3 	bl	8001130 <flash_program>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d106      	bne.n	800155e <flash_write_data_byte+0x92>
        {
            start_sect_addr += 1;  // Move to the next byte address
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
            write_count++;
 8001556:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001558:	3301      	adds	r3, #1
 800155a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800155c:	e003      	b.n	8001566 <flash_write_data_byte+0x9a>
        }
        else
        {
            return flash_get_error();
 800155e:	f7ff ff2f 	bl	80013c0 <flash_get_error>
 8001562:	4603      	mov	r3, r0
 8001564:	e004      	b.n	8001570 <flash_write_data_byte+0xa4>
    while(write_count < numberofbytes)
 8001566:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001568:	88fb      	ldrh	r3, [r7, #6]
 800156a:	429a      	cmp	r2, r3
 800156c:	d3df      	bcc.n	800152e <flash_write_data_byte+0x62>
        }
    }

    return 0;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3738      	adds	r7, #56	@ 0x38
 8001574:	46bd      	mov	sp, r7
 8001576:	bdb0      	pop	{r4, r5, r7, pc}

08001578 <find_substring>:
#define UNWANTED_PREFIX "\r\n\r\n+IPD,"
#define UNWANTED_PREFIX_DELIMITER ':'

/*helper function to find substring within a source buffer*/
const char* find_substring(const char *src, const char *sub, size_t src_size)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
	size_t sub_len = strlen(sub);
 8001584:	68b8      	ldr	r0, [r7, #8]
 8001586:	f7fe fe2b 	bl	80001e0 <strlen>
 800158a:	6138      	str	r0, [r7, #16]
	for(size_t i = 0; i <= src_size - sub_len; i++)
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	e011      	b.n	80015b6 <find_substring+0x3e>
	{
		if(strncmp(&src[i], sub, sub_len) == 0)
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	4413      	add	r3, r2
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	68b9      	ldr	r1, [r7, #8]
 800159c:	4618      	mov	r0, r3
 800159e:	f000 fbc3 	bl	8001d28 <strncmp>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d103      	bne.n	80015b0 <find_substring+0x38>
		{
			return &src[i];
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	4413      	add	r3, r2
 80015ae:	e009      	b.n	80015c4 <find_substring+0x4c>
	for(size_t i = 0; i <= src_size - sub_len; i++)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d9e7      	bls.n	8001592 <find_substring+0x1a>
		}
	}
	return NULL;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <firmware_parser>:

/*function to get firmware valid data only from temp_rx_buffer*/
int firmware_parser(const char *src_buffer, size_t src_buffer_size, char *dest_buffer, size_t dest_buffer_size)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
 80015d8:	603b      	str	r3, [r7, #0]
	/*find end delimiter*/
	const char *end = find_substring(src_buffer, END_DELIMITER, src_buffer_size);
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	4933      	ldr	r1, [pc, #204]	@ (80016ac <firmware_parser+0xe0>)
 80015de:	68f8      	ldr	r0, [r7, #12]
 80015e0:	f7ff ffca 	bl	8001578 <find_substring>
 80015e4:	6178      	str	r0, [r7, #20]
	if(!end)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d106      	bne.n	80015fa <firmware_parser+0x2e>
	{
		buffer_send_string("Error: End delimiter not found in the src buffer \r\n", debug_port);
 80015ec:	2100      	movs	r1, #0
 80015ee:	4830      	ldr	r0, [pc, #192]	@ (80016b0 <firmware_parser+0xe4>)
 80015f0:	f7ff f9ab 	bl	800094a <buffer_send_string>
		return -1;
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295
 80015f8:	e053      	b.n	80016a2 <firmware_parser+0xd6>
	}

	/*process and copy data while skipping unwanted sequences*/
	size_t firmware_length = end - src_buffer;
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	613b      	str	r3, [r7, #16]
	size_t src_index = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
	size_t dest_index = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]

	while(src_index < firmware_length && dest_index < dest_buffer_size -1)
 800160a:	e030      	b.n	800166e <firmware_parser+0xa2>
	{
		if(src_index + strlen(UNWANTED_PREFIX) < firmware_length &&
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	3309      	adds	r3, #9
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	429a      	cmp	r2, r3
 8001614:	d91f      	bls.n	8001656 <firmware_parser+0x8a>
				strncmp(&src_buffer[src_index], UNWANTED_PREFIX, strlen(UNWANTED_PREFIX)) == 0)
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	4413      	add	r3, r2
 800161c:	2209      	movs	r2, #9
 800161e:	4925      	ldr	r1, [pc, #148]	@ (80016b4 <firmware_parser+0xe8>)
 8001620:	4618      	mov	r0, r3
 8001622:	f000 fb81 	bl	8001d28 <strncmp>
 8001626:	4603      	mov	r3, r0
		if(src_index + strlen(UNWANTED_PREFIX) < firmware_length &&
 8001628:	2b00      	cmp	r3, #0
 800162a:	d114      	bne.n	8001656 <firmware_parser+0x8a>
		{
			src_index += strlen(UNWANTED_PREFIX);
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	3309      	adds	r3, #9
 8001630:	61fb      	str	r3, [r7, #28]
			while(src_index < firmware_length && src_buffer[src_index] != UNWANTED_PREFIX_DELIMITER)
 8001632:	e002      	b.n	800163a <firmware_parser+0x6e>
			{
				src_index++;
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	3301      	adds	r3, #1
 8001638:	61fb      	str	r3, [r7, #28]
			while(src_index < firmware_length && src_buffer[src_index] != UNWANTED_PREFIX_DELIMITER)
 800163a:	69fa      	ldr	r2, [r7, #28]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	429a      	cmp	r2, r3
 8001640:	d205      	bcs.n	800164e <firmware_parser+0x82>
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	4413      	add	r3, r2
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b3a      	cmp	r3, #58	@ 0x3a
 800164c:	d1f2      	bne.n	8001634 <firmware_parser+0x68>
			}
			src_index++;
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3301      	adds	r3, #1
 8001652:	61fb      	str	r3, [r7, #28]
			continue;
 8001654:	e00b      	b.n	800166e <firmware_parser+0xa2>
		}
		dest_buffer[dest_index++] = src_buffer[src_index++];
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	1c5a      	adds	r2, r3, #1
 800165a:	61fa      	str	r2, [r7, #28]
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	441a      	add	r2, r3
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	1c59      	adds	r1, r3, #1
 8001664:	61b9      	str	r1, [r7, #24]
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	440b      	add	r3, r1
 800166a:	7812      	ldrb	r2, [r2, #0]
 800166c:	701a      	strb	r2, [r3, #0]
	while(src_index < firmware_length && dest_index < dest_buffer_size -1)
 800166e:	69fa      	ldr	r2, [r7, #28]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	429a      	cmp	r2, r3
 8001674:	d204      	bcs.n	8001680 <firmware_parser+0xb4>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	3b01      	subs	r3, #1
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	429a      	cmp	r2, r3
 800167e:	d3c5      	bcc.n	800160c <firmware_parser+0x40>
	}

	dest_buffer[dest_index] = '\0';
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	4413      	add	r3, r2
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]

	if(src_index < firmware_length)
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	429a      	cmp	r2, r3
 8001690:	d206      	bcs.n	80016a0 <firmware_parser+0xd4>
	{
		buffer_send_string("Error: dst buffer is too small for firmware data \r\n", debug_port);
 8001692:	2100      	movs	r1, #0
 8001694:	4808      	ldr	r0, [pc, #32]	@ (80016b8 <firmware_parser+0xec>)
 8001696:	f7ff f958 	bl	800094a <buffer_send_string>
		return -1;
 800169a:	f04f 33ff 	mov.w	r3, #4294967295
 800169e:	e000      	b.n	80016a2 <firmware_parser+0xd6>
	}

	return dest_index;
 80016a0:	69bb      	ldr	r3, [r7, #24]

}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3720      	adds	r7, #32
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	08002804 	.word	0x08002804
 80016b0:	08002810 	.word	0x08002810
 80016b4:	08002844 	.word	0x08002844
 80016b8:	08002850 	.word	0x08002850

080016bc <fpu_enable>:
#include "stm32f4xx.h"



void fpu_enable(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	/*Enable floating point unit:  Enable CP10 and CP11 full access
	 * SCB: System Control Block
	 * CPACR: CoProcessor Access Control Register*/
	SCB->CPACR |=(1<<20);
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <fpu_enable+0x50>)
 80016c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016c6:	4a11      	ldr	r2, [pc, #68]	@ (800170c <fpu_enable+0x50>)
 80016c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80016cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<21);
 80016d0:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <fpu_enable+0x50>)
 80016d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016d6:	4a0d      	ldr	r2, [pc, #52]	@ (800170c <fpu_enable+0x50>)
 80016d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<22);
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <fpu_enable+0x50>)
 80016e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e6:	4a09      	ldr	r2, [pc, #36]	@ (800170c <fpu_enable+0x50>)
 80016e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<23);
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <fpu_enable+0x50>)
 80016f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016f6:	4a05      	ldr	r2, [pc, #20]	@ (800170c <fpu_enable+0x50>)
 80016f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <main>:
void firmware_update(void);
void jump_to_app(uint32_t address);

/* Run Main*/
int main(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	/*Initialize drivers*/
	led_init();
 8001714:	f7fe fe04 	bl	8000320 <led_init>
	button_init();
 8001718:	f7fe fe20 	bl	800035c <button_init>
	fpu_enable();
 800171c:	f7ff ffce 	bl	80016bc <fpu_enable>
	timebase_init();
 8001720:	f000 f914 	bl	800194c <timebase_init>
	debug_uart_init();
 8001724:	f000 f95a 	bl	80019dc <debug_uart_init>
	esp_uart_init();
 8001728:	f000 f9d0 	bl	8001acc <esp_uart_init>
	pa1_adc_init();
 800172c:	f7fe fdb0 	bl	8000290 <pa1_adc_init>
	start_conversion();
 8001730:	f7fe fde0 	bl	80002f4 <start_conversion>

	if(get_btn_state())
 8001734:	f7fe fe30 	bl	8000398 <get_btn_state>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d006      	beq.n	800174c <main+0x3c>
	{
		/*initialize esp32: set up and connect to Wifi network*/
		esp32_init(_SSID, _PASSWORD);
 800173e:	4908      	ldr	r1, [pc, #32]	@ (8001760 <main+0x50>)
 8001740:	4808      	ldr	r0, [pc, #32]	@ (8001764 <main+0x54>)
 8001742:	f7ff fb37 	bl	8000db4 <esp32_init>

		/*update firmware*/
		firmware_update();
 8001746:	f000 f811 	bl	800176c <firmware_update>
 800174a:	e006      	b.n	800175a <main+0x4a>

	}
	else
	{
		/*jump to new firmware address*/
		systick_delay_ms(500);
 800174c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001750:	f000 f8ba 	bl	80018c8 <systick_delay_ms>
		jump_to_app(NEW_FIRMWARE_START_ADDRESS);
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <main+0x58>)
 8001756:	f000 f84d 	bl	80017f4 <jump_to_app>
 800175a:	2300      	movs	r3, #0
	}
}
 800175c:	4618      	mov	r0, r3
 800175e:	bd80      	pop	{r7, pc}
 8001760:	08002884 	.word	0x08002884
 8001764:	08002898 	.word	0x08002898
 8001768:	08008000 	.word	0x08008000

0800176c <firmware_update>:

/*Function to update firmware from the server binary file to the new firmware address in the flash memory*/
void firmware_update(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b090      	sub	sp, #64	@ 0x40
 8001770:	af00      	add	r7, sp, #0
	char DGB_MSG[60] = {0};
 8001772:	463b      	mov	r3, r7
 8001774:	223c      	movs	r2, #60	@ 0x3c
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f000 facd 	bl	8001d18 <memset>

	/*copy firmware from rx_buffer_1 (already there because of uart rx interrupt) to temp_rx_buffer*/
	esp32_client_get_file(temp_rx_buffer, FIRMWARE);
 800177e:	4917      	ldr	r1, [pc, #92]	@ (80017dc <firmware_update+0x70>)
 8001780:	4817      	ldr	r0, [pc, #92]	@ (80017e0 <firmware_update+0x74>)
 8001782:	f7ff fa73 	bl	8000c6c <esp32_client_get_file>

	/*get firmware valid data only from temp_rx_buffer*/
	int ret_firmware_parser = firmware_parser(temp_rx_buffer, sizeof(temp_rx_buffer), firmware_buffer, sizeof(firmware_buffer));
 8001786:	f642 1304 	movw	r3, #10500	@ 0x2904
 800178a:	4a16      	ldr	r2, [pc, #88]	@ (80017e4 <firmware_update+0x78>)
 800178c:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8001790:	4813      	ldr	r0, [pc, #76]	@ (80017e0 <firmware_update+0x74>)
 8001792:	f7ff ff1b 	bl	80015cc <firmware_parser>
 8001796:	63f8      	str	r0, [r7, #60]	@ 0x3c

	systick_delay_ms(500);
 8001798:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800179c:	f000 f894 	bl	80018c8 <systick_delay_ms>
	snprintf(DGB_MSG, sizeof(DGB_MSG),"ret_firmware_parser = %d \n\r", ret_firmware_parser);
 80017a0:	4638      	mov	r0, r7
 80017a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017a4:	4a10      	ldr	r2, [pc, #64]	@ (80017e8 <firmware_update+0x7c>)
 80017a6:	213c      	movs	r1, #60	@ 0x3c
 80017a8:	f000 fa5e 	bl	8001c68 <sniprintf>

	buffer_send_string(DGB_MSG, debug_port);
 80017ac:	463b      	mov	r3, r7
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff f8ca 	bl	800094a <buffer_send_string>
	systick_delay_ms(500);
 80017b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ba:	f000 f885 	bl	80018c8 <systick_delay_ms>

	/*write firmware to flash memory*/
	flash_write_data_byte(NEW_FIRMWARE_START_ADDRESS,(uint8_t *) firmware_buffer, sizeof(firmware_buffer));
 80017be:	f642 1204 	movw	r2, #10500	@ 0x2904
 80017c2:	4908      	ldr	r1, [pc, #32]	@ (80017e4 <firmware_update+0x78>)
 80017c4:	4809      	ldr	r0, [pc, #36]	@ (80017ec <firmware_update+0x80>)
 80017c6:	f7ff fe81 	bl	80014cc <flash_write_data_byte>

	/*success message*/
	buffer_send_string("Firmware updated successfully. Restart system to run new firmware.\n\r",debug_port);
 80017ca:	2100      	movs	r1, #0
 80017cc:	4808      	ldr	r0, [pc, #32]	@ (80017f0 <firmware_update+0x84>)
 80017ce:	f7ff f8bc 	bl	800094a <buffer_send_string>
}
 80017d2:	bf00      	nop
 80017d4:	3740      	adds	r7, #64	@ 0x40
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	080028b0 	.word	0x080028b0
 80017e0:	2000d598 	.word	0x2000d598
 80017e4:	2000ac94 	.word	0x2000ac94
 80017e8:	080028ec 	.word	0x080028ec
 80017ec:	08008000 	.word	0x08008000
 80017f0:	08002908 	.word	0x08002908

080017f4 <jump_to_app>:

/*Function to jump to indicated address as argument*/
void jump_to_app(uint32_t address)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80017fc:	b672      	cpsid	i
}
 80017fe:	bf00      	nop
	uint32_t app_start_address;
	func_ptr jump_to_app;

	/*disable global interrupts and systick*/
	__disable_irq();
	SysTick->CTRL = 0;
 8001800:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <jump_to_app+0x5c>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]

	/*disable and re-enable clock for AHB*/
	RCC->AHB1RSTR  =  0xFFFFFFFF;
 8001806:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <jump_to_app+0x60>)
 8001808:	f04f 32ff 	mov.w	r2, #4294967295
 800180c:	611a      	str	r2, [r3, #16]
	RCC->AHB1RSTR  =  0x00000000;
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <jump_to_app+0x60>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]

	/*set reset handler address as pointer, set the main stack pointer (MSP) and jump to new firmware address*/
	if(  (*(uint32_t *)address) != EMPTY_MEM)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181c:	d00f      	beq.n	800183e <jump_to_app+0x4a>
	{
		app_start_address =  *(uint32_t *)(address + 4);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3304      	adds	r3, #4
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	617b      	str	r3, [r7, #20]
		jump_to_app =  (func_ptr) app_start_address;
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	613b      	str	r3, [r7, #16]
		__set_MSP(*(uint32_t *)address);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f383 8808 	msr	MSP, r3
}
 8001836:	bf00      	nop

		jump_to_app();
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4798      	blx	r3
	/*set error message*/
	else
	{
		buffer_send_string("ERR: Could not jump to indicated address because there is no firmware there\n\r",debug_port);
	}
}
 800183c:	e003      	b.n	8001846 <jump_to_app+0x52>
		buffer_send_string("ERR: Could not jump to indicated address because there is no firmware there\n\r",debug_port);
 800183e:	2100      	movs	r1, #0
 8001840:	4805      	ldr	r0, [pc, #20]	@ (8001858 <jump_to_app+0x64>)
 8001842:	f7ff f882 	bl	800094a <buffer_send_string>
}
 8001846:	bf00      	nop
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010
 8001854:	40023800 	.word	0x40023800
 8001858:	08002950 	.word	0x08002950

0800185c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001864:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <_sbrk+0x5c>)
 8001866:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <_sbrk+0x60>)
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001870:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <_sbrk+0x64>)
 800187a:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <_sbrk+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	429a      	cmp	r2, r3
 800188a:	d207      	bcs.n	800189c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800188c:	f000 fa5e 	bl	8001d4c <__errno>
 8001890:	4603      	mov	r3, r0
 8001892:	220c      	movs	r2, #12
 8001894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e009      	b.n	80018b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <_sbrk+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a2:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	4a05      	ldr	r2, [pc, #20]	@ (80018c0 <_sbrk+0x64>)
 80018ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20018000 	.word	0x20018000
 80018bc:	00000400 	.word	0x00000400
 80018c0:	20010090 	.word	0x20010090
 80018c4:	200101e8 	.word	0x200101e8

080018c8 <systick_delay_ms>:
volatile uint32_t g_curr_tick_p;


/*Delay in seconds*/
void systick_delay_ms(uint32_t delay)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	uint32_t tickstart =  get_tick();
 80018d0:	f000 f818 	bl	8001904 <get_tick>
 80018d4:	60b8      	str	r0, [r7, #8]
	uint32_t wait =  delay;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e0:	d002      	beq.n	80018e8 <systick_delay_ms+0x20>
	{
		wait += (uint32_t)TICK_FREQ;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	3301      	adds	r3, #1
 80018e6:	60fb      	str	r3, [r7, #12]
	}

    while((get_tick() - tickstart) < wait){}
 80018e8:	bf00      	nop
 80018ea:	f000 f80b 	bl	8001904 <get_tick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d8f7      	bhi.n	80018ea <systick_delay_ms+0x22>

}
 80018fa:	bf00      	nop
 80018fc:	bf00      	nop
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <get_tick>:

uint32_t get_tick(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <get_tick+0x24>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a06      	ldr	r2, [pc, #24]	@ (800192c <get_tick+0x28>)
 8001912:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001914:	b662      	cpsie	i
}
 8001916:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 8001918:	4b04      	ldr	r3, [pc, #16]	@ (800192c <get_tick+0x28>)
 800191a:	681b      	ldr	r3, [r3, #0]

}
 800191c:	4618      	mov	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20010094 	.word	0x20010094
 800192c:	20010098 	.word	0x20010098

08001930 <tick_increment>:
static void tick_increment(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
	g_curr_tick += TICK_FREQ;
 8001934:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <tick_increment+0x18>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	4a03      	ldr	r2, [pc, #12]	@ (8001948 <tick_increment+0x18>)
 800193c:	6013      	str	r3, [r2, #0]
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	20010094 	.word	0x20010094

0800194c <timebase_init>:
void timebase_init(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001950:	b672      	cpsid	i
}
 8001952:	bf00      	nop

	/*Disable global interrupts*/
	__disable_irq();

    /*Load the timer with number of clock cycles per second*/
	SysTick->LOAD =  ONE_MSEC_LOAD - 1;
 8001954:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <timebase_init+0x44>)
 8001956:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800195a:	605a      	str	r2, [r3, #4]

    /*Clear systick current value register*/
	SysTick->VAL = 0;
 800195c:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <timebase_init+0x44>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]

    /*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 8001962:	4b0b      	ldr	r3, [pc, #44]	@ (8001990 <timebase_init+0x44>)
 8001964:	2204      	movs	r2, #4
 8001966:	601a      	str	r2, [r3, #0]

    /*Enable interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 8001968:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <timebase_init+0x44>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a08      	ldr	r2, [pc, #32]	@ (8001990 <timebase_init+0x44>)
 800196e:	f043 0302 	orr.w	r3, r3, #2
 8001972:	6013      	str	r3, [r2, #0]

	/*Enable systick*/
	SysTick->CTRL |=CTRL_ENABLE;
 8001974:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <timebase_init+0x44>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a05      	ldr	r2, [pc, #20]	@ (8001990 <timebase_init+0x44>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001980:	b662      	cpsie	i
}
 8001982:	bf00      	nop

	/*Enable global interrupts*/
	__enable_irq();
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000e010 	.word	0xe000e010

08001994 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	tick_increment();
 8001998:	f7ff ffca 	bl	8001930 <tick_increment>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	db0b      	blt.n	80019ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	f003 021f 	and.w	r2, r3, #31
 80019b8:	4907      	ldr	r1, [pc, #28]	@ (80019d8 <__NVIC_EnableIRQ+0x38>)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	095b      	lsrs	r3, r3, #5
 80019c0:	2001      	movs	r0, #1
 80019c2:	fa00 f202 	lsl.w	r2, r0, r2
 80019c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000e100 	.word	0xe000e100

080019dc <debug_uart_init>:
	return ch;
}

/*USART2 for Master COM*/
void debug_uart_init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 80019e0:	4b36      	ldr	r3, [pc, #216]	@ (8001abc <debug_uart_init+0xe0>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e4:	4a35      	ldr	r2, [pc, #212]	@ (8001abc <debug_uart_init+0xe0>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA2 to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);
 80019ec:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <debug_uart_init+0xe4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a33      	ldr	r2, [pc, #204]	@ (8001ac0 <debug_uart_init+0xe4>)
 80019f2:	f023 0310 	bic.w	r3, r3, #16
 80019f6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<5);
 80019f8:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <debug_uart_init+0xe4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a30      	ldr	r2, [pc, #192]	@ (8001ac0 <debug_uart_init+0xe4>)
 80019fe:	f043 0320 	orr.w	r3, r3, #32
 8001a02:	6013      	str	r3, [r2, #0]

	/*Set the mode of PA3 to alternate function mode*/
	GPIOA->MODER &=~(1U<<6);
 8001a04:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a2d      	ldr	r2, [pc, #180]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a0e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<7);
 8001a10:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a2a      	ldr	r2, [pc, #168]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a1a:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(UART2_TX)*/
	GPIOA->AFR[0] |=(1U<<8);
 8001a1c:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a1e:	6a1b      	ldr	r3, [r3, #32]
 8001a20:	4a27      	ldr	r2, [pc, #156]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a26:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<9);
 8001a28:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4a24      	ldr	r2, [pc, #144]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a32:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<10);
 8001a34:	4b22      	ldr	r3, [pc, #136]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4a21      	ldr	r2, [pc, #132]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a3e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 8001a40:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a46:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001a4a:	6213      	str	r3, [r2, #32]


	/*Set alternate function type to AF7(UART2_RX)*/
	GPIOA->AFR[0] |=(1U<<12);
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a52:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a56:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<13);
 8001a58:	4b19      	ldr	r3, [pc, #100]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	4a18      	ldr	r2, [pc, #96]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a62:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<14);
 8001a64:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4a15      	ldr	r2, [pc, #84]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a6e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<15);
 8001a70:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4a12      	ldr	r2, [pc, #72]	@ (8001ac0 <debug_uart_init+0xe4>)
 8001a76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001a7a:	6213      	str	r3, [r2, #32]

	/*Enable clock access to UART2*/
     RCC->APB1ENR |=	UART2EN;
 8001a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <debug_uart_init+0xe0>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a80:	4a0e      	ldr	r2, [pc, #56]	@ (8001abc <debug_uart_init+0xe0>)
 8001a82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a86:	6413      	str	r3, [r2, #64]	@ 0x40


 	/*Disable UART Module*/
      USART2->CR1 &= ~CR1_UE;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <debug_uart_init+0xe8>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac4 <debug_uart_init+0xe8>)
 8001a8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a92:	60d3      	str	r3, [r2, #12]

	/*Configure uart baudrate*/
     uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 8001a94:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8001a98:	480b      	ldr	r0, [pc, #44]	@ (8001ac8 <debug_uart_init+0xec>)
 8001a9a:	f000 f8a7 	bl	8001bec <uart_set_baudrate>

	/*Configure transfer direction*/
     USART2->CR1 = CR1_TE | CR1_RE;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <debug_uart_init+0xe8>)
 8001aa0:	220c      	movs	r2, #12
 8001aa2:	60da      	str	r2, [r3, #12]

     //NOTE:  Enable Tranmit Interrupt and Receive interrupt
     //In a separate function

     /*Enable interrupt in NVIC*/
     NVIC_EnableIRQ(USART2_IRQn);
 8001aa4:	2026      	movs	r0, #38	@ 0x26
 8001aa6:	f7ff ff7b 	bl	80019a0 <__NVIC_EnableIRQ>

	/*Enable UART Module*/
     USART2->CR1 |= CR1_UE;
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <debug_uart_init+0xe8>)
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <debug_uart_init+0xe8>)
 8001ab0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ab4:	60d3      	str	r3, [r2, #12]
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40004400 	.word	0x40004400
 8001ac8:	00f42400 	.word	0x00f42400

08001acc <esp_uart_init>:
 *  RX PA10 (D2)----------------------->TX
 * */

/*USART1 for ESP SLAVE COM*/
void esp_uart_init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8001ad0:	4b38      	ldr	r3, [pc, #224]	@ (8001bb4 <esp_uart_init+0xe8>)
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	4a37      	ldr	r2, [pc, #220]	@ (8001bb4 <esp_uart_init+0xe8>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA9 to alternate function mode*/
	GPIOA->MODER &=~(1U<<18);
 8001adc:	4b36      	ldr	r3, [pc, #216]	@ (8001bb8 <esp_uart_init+0xec>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a35      	ldr	r2, [pc, #212]	@ (8001bb8 <esp_uart_init+0xec>)
 8001ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ae6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<19);
 8001ae8:	4b33      	ldr	r3, [pc, #204]	@ (8001bb8 <esp_uart_init+0xec>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a32      	ldr	r2, [pc, #200]	@ (8001bb8 <esp_uart_init+0xec>)
 8001aee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001af2:	6013      	str	r3, [r2, #0]

	/*Set the mode of PA10 to alternate function mode*/
	GPIOA->MODER &=~(1U<<20);
 8001af4:	4b30      	ldr	r3, [pc, #192]	@ (8001bb8 <esp_uart_init+0xec>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a2f      	ldr	r2, [pc, #188]	@ (8001bb8 <esp_uart_init+0xec>)
 8001afa:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001afe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<21);
 8001b00:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a2c      	ldr	r2, [pc, #176]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b0a:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(UART1_TX)*/
	GPIOA->AFR[1] |=(1U<<4);
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b10:	4a29      	ldr	r2, [pc, #164]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b12:	f043 0310 	orr.w	r3, r3, #16
 8001b16:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<5);
 8001b18:	4b27      	ldr	r3, [pc, #156]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	4a26      	ldr	r2, [pc, #152]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b1e:	f043 0320 	orr.w	r3, r3, #32
 8001b22:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<6);
 8001b24:	4b24      	ldr	r3, [pc, #144]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b28:	4a23      	ldr	r2, [pc, #140]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b2e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &=~(1U<<7);
 8001b30:	4b21      	ldr	r3, [pc, #132]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b34:	4a20      	ldr	r2, [pc, #128]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b3a:	6253      	str	r3, [r2, #36]	@ 0x24


	/*Set alternate function type to AF7(UART1_RX)*/
	GPIOA->AFR[1] |=(1U<<8);
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	4a1d      	ldr	r2, [pc, #116]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b46:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<9);
 8001b48:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b52:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<10);
 8001b54:	4b18      	ldr	r3, [pc, #96]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b58:	4a17      	ldr	r2, [pc, #92]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b5e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &=~(1U<<11);
 8001b60:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b64:	4a14      	ldr	r2, [pc, #80]	@ (8001bb8 <esp_uart_init+0xec>)
 8001b66:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001b6a:	6253      	str	r3, [r2, #36]	@ 0x24

	/*Enable clock access to UART1*/
     RCC->APB2ENR |=	UART1EN;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <esp_uart_init+0xe8>)
 8001b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b70:	4a10      	ldr	r2, [pc, #64]	@ (8001bb4 <esp_uart_init+0xe8>)
 8001b72:	f043 0310 	orr.w	r3, r3, #16
 8001b76:	6453      	str	r3, [r2, #68]	@ 0x44


 	/*Disable UART Module*/
     USART1->CR1 &= ~CR1_UE;
 8001b78:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <esp_uart_init+0xf0>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001bbc <esp_uart_init+0xf0>)
 8001b7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001b82:	60d3      	str	r3, [r2, #12]

	/*Configure uart baudrate*/
     USART1->BRR = compute_uart_bd(APB2_CLK,DBG_UART_BAUDRATE);
 8001b84:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8001b88:	480d      	ldr	r0, [pc, #52]	@ (8001bc0 <esp_uart_init+0xf4>)
 8001b8a:	f000 f81b 	bl	8001bc4 <compute_uart_bd>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	461a      	mov	r2, r3
 8001b92:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <esp_uart_init+0xf0>)
 8001b94:	609a      	str	r2, [r3, #8]

	/*Configure transfer direction*/
     USART1->CR1 = CR1_TE | CR1_RE;
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <esp_uart_init+0xf0>)
 8001b98:	220c      	movs	r2, #12
 8001b9a:	60da      	str	r2, [r3, #12]

     //NOTE:  Enable Tranmit Interrupt and Receive interrupt
     //In a separate function

     /*Enable interrupt in NVIC*/
     NVIC_EnableIRQ(USART1_IRQn);
 8001b9c:	2025      	movs	r0, #37	@ 0x25
 8001b9e:	f7ff feff 	bl	80019a0 <__NVIC_EnableIRQ>

	/*Enable UART Module*/
     USART1->CR1 |= CR1_UE;
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <esp_uart_init+0xf0>)
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	4a05      	ldr	r2, [pc, #20]	@ (8001bbc <esp_uart_init+0xf0>)
 8001ba8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bac:	60d3      	str	r3, [r2, #12]
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40020000 	.word	0x40020000
 8001bbc:	40011000 	.word	0x40011000
 8001bc0:	00f42400 	.word	0x00f42400

08001bc4 <compute_uart_bd>:
	USART2->DR =(ch & 0xFF);
}


static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
	return((periph_clk + (baudrate/2U))/baudrate);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	085a      	lsrs	r2, r3, #1
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	441a      	add	r2, r3
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bdc:	b29b      	uxth	r3, r3
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk,uint32_t baudrate)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 8001bf6:	6839      	ldr	r1, [r7, #0]
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff ffe3 	bl	8001bc4 <compute_uart_bd>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	461a      	mov	r2, r3
 8001c02:	4b03      	ldr	r3, [pc, #12]	@ (8001c10 <uart_set_baudrate+0x24>)
 8001c04:	609a      	str	r2, [r3, #8]
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40004400 	.word	0x40004400

08001c14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c14:	480d      	ldr	r0, [pc, #52]	@ (8001c4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c18:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c1c:	480c      	ldr	r0, [pc, #48]	@ (8001c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c1e:	490d      	ldr	r1, [pc, #52]	@ (8001c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c20:	4a0d      	ldr	r2, [pc, #52]	@ (8001c58 <LoopForever+0xe>)
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c24:	e002      	b.n	8001c2c <LoopCopyDataInit>

08001c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c2a:	3304      	adds	r3, #4

08001c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c30:	d3f9      	bcc.n	8001c26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c34:	4c0a      	ldr	r4, [pc, #40]	@ (8001c60 <LoopForever+0x16>)
  movs r3, #0
 8001c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c38:	e001      	b.n	8001c3e <LoopFillZerobss>

08001c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c3c:	3204      	adds	r2, #4

08001c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c40:	d3fb      	bcc.n	8001c3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c42:	f000 f889 	bl	8001d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c46:	f7ff fd63 	bl	8001710 <main>

08001c4a <LoopForever>:

LoopForever:
  b LoopForever
 8001c4a:	e7fe      	b.n	8001c4a <LoopForever>
  ldr   r0, =_estack
 8001c4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c54:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8001c58:	080029e4 	.word	0x080029e4
  ldr r2, =_sbss
 8001c5c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001c60:	200101e4 	.word	0x200101e4

08001c64 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c64:	e7fe      	b.n	8001c64 <ADC_IRQHandler>
	...

08001c68 <sniprintf>:
 8001c68:	b40c      	push	{r2, r3}
 8001c6a:	b530      	push	{r4, r5, lr}
 8001c6c:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <sniprintf+0x68>)
 8001c6e:	1e0c      	subs	r4, r1, #0
 8001c70:	681d      	ldr	r5, [r3, #0]
 8001c72:	b09d      	sub	sp, #116	@ 0x74
 8001c74:	da08      	bge.n	8001c88 <sniprintf+0x20>
 8001c76:	238b      	movs	r3, #139	@ 0x8b
 8001c78:	602b      	str	r3, [r5, #0]
 8001c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7e:	b01d      	add	sp, #116	@ 0x74
 8001c80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001c84:	b002      	add	sp, #8
 8001c86:	4770      	bx	lr
 8001c88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8001c8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8001c96:	bf14      	ite	ne
 8001c98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001c9c:	4623      	moveq	r3, r4
 8001c9e:	9304      	str	r3, [sp, #16]
 8001ca0:	9307      	str	r3, [sp, #28]
 8001ca2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ca6:	9002      	str	r0, [sp, #8]
 8001ca8:	9006      	str	r0, [sp, #24]
 8001caa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001cae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8001cb0:	ab21      	add	r3, sp, #132	@ 0x84
 8001cb2:	a902      	add	r1, sp, #8
 8001cb4:	4628      	mov	r0, r5
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	f000 f9c8 	bl	800204c <_svfiprintf_r>
 8001cbc:	1c43      	adds	r3, r0, #1
 8001cbe:	bfbc      	itt	lt
 8001cc0:	238b      	movlt	r3, #139	@ 0x8b
 8001cc2:	602b      	strlt	r3, [r5, #0]
 8001cc4:	2c00      	cmp	r4, #0
 8001cc6:	d0da      	beq.n	8001c7e <sniprintf+0x16>
 8001cc8:	9b02      	ldr	r3, [sp, #8]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	e7d6      	b.n	8001c7e <sniprintf+0x16>
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <siprintf>:
 8001cd4:	b40e      	push	{r1, r2, r3}
 8001cd6:	b510      	push	{r4, lr}
 8001cd8:	b09d      	sub	sp, #116	@ 0x74
 8001cda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001cdc:	9002      	str	r0, [sp, #8]
 8001cde:	9006      	str	r0, [sp, #24]
 8001ce0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001ce4:	480a      	ldr	r0, [pc, #40]	@ (8001d10 <siprintf+0x3c>)
 8001ce6:	9107      	str	r1, [sp, #28]
 8001ce8:	9104      	str	r1, [sp, #16]
 8001cea:	490a      	ldr	r1, [pc, #40]	@ (8001d14 <siprintf+0x40>)
 8001cec:	f853 2b04 	ldr.w	r2, [r3], #4
 8001cf0:	9105      	str	r1, [sp, #20]
 8001cf2:	2400      	movs	r4, #0
 8001cf4:	a902      	add	r1, sp, #8
 8001cf6:	6800      	ldr	r0, [r0, #0]
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8001cfc:	f000 f9a6 	bl	800204c <_svfiprintf_r>
 8001d00:	9b02      	ldr	r3, [sp, #8]
 8001d02:	701c      	strb	r4, [r3, #0]
 8001d04:	b01d      	add	sp, #116	@ 0x74
 8001d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d0a:	b003      	add	sp, #12
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000000 	.word	0x20000000
 8001d14:	ffff0208 	.word	0xffff0208

08001d18 <memset>:
 8001d18:	4402      	add	r2, r0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <memset+0xa>
 8001d20:	4770      	bx	lr
 8001d22:	f803 1b01 	strb.w	r1, [r3], #1
 8001d26:	e7f9      	b.n	8001d1c <memset+0x4>

08001d28 <strncmp>:
 8001d28:	b510      	push	{r4, lr}
 8001d2a:	b16a      	cbz	r2, 8001d48 <strncmp+0x20>
 8001d2c:	3901      	subs	r1, #1
 8001d2e:	1884      	adds	r4, r0, r2
 8001d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d103      	bne.n	8001d44 <strncmp+0x1c>
 8001d3c:	42a0      	cmp	r0, r4
 8001d3e:	d001      	beq.n	8001d44 <strncmp+0x1c>
 8001d40:	2a00      	cmp	r2, #0
 8001d42:	d1f5      	bne.n	8001d30 <strncmp+0x8>
 8001d44:	1ad0      	subs	r0, r2, r3
 8001d46:	bd10      	pop	{r4, pc}
 8001d48:	4610      	mov	r0, r2
 8001d4a:	e7fc      	b.n	8001d46 <strncmp+0x1e>

08001d4c <__errno>:
 8001d4c:	4b01      	ldr	r3, [pc, #4]	@ (8001d54 <__errno+0x8>)
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	20000000 	.word	0x20000000

08001d58 <__libc_init_array>:
 8001d58:	b570      	push	{r4, r5, r6, lr}
 8001d5a:	4d0d      	ldr	r5, [pc, #52]	@ (8001d90 <__libc_init_array+0x38>)
 8001d5c:	4c0d      	ldr	r4, [pc, #52]	@ (8001d94 <__libc_init_array+0x3c>)
 8001d5e:	1b64      	subs	r4, r4, r5
 8001d60:	10a4      	asrs	r4, r4, #2
 8001d62:	2600      	movs	r6, #0
 8001d64:	42a6      	cmp	r6, r4
 8001d66:	d109      	bne.n	8001d7c <__libc_init_array+0x24>
 8001d68:	4d0b      	ldr	r5, [pc, #44]	@ (8001d98 <__libc_init_array+0x40>)
 8001d6a:	4c0c      	ldr	r4, [pc, #48]	@ (8001d9c <__libc_init_array+0x44>)
 8001d6c:	f000 fc64 	bl	8002638 <_init>
 8001d70:	1b64      	subs	r4, r4, r5
 8001d72:	10a4      	asrs	r4, r4, #2
 8001d74:	2600      	movs	r6, #0
 8001d76:	42a6      	cmp	r6, r4
 8001d78:	d105      	bne.n	8001d86 <__libc_init_array+0x2e>
 8001d7a:	bd70      	pop	{r4, r5, r6, pc}
 8001d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d80:	4798      	blx	r3
 8001d82:	3601      	adds	r6, #1
 8001d84:	e7ee      	b.n	8001d64 <__libc_init_array+0xc>
 8001d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d8a:	4798      	blx	r3
 8001d8c:	3601      	adds	r6, #1
 8001d8e:	e7f2      	b.n	8001d76 <__libc_init_array+0x1e>
 8001d90:	080029dc 	.word	0x080029dc
 8001d94:	080029dc 	.word	0x080029dc
 8001d98:	080029dc 	.word	0x080029dc
 8001d9c:	080029e0 	.word	0x080029e0

08001da0 <__retarget_lock_acquire_recursive>:
 8001da0:	4770      	bx	lr

08001da2 <__retarget_lock_release_recursive>:
 8001da2:	4770      	bx	lr

08001da4 <_free_r>:
 8001da4:	b538      	push	{r3, r4, r5, lr}
 8001da6:	4605      	mov	r5, r0
 8001da8:	2900      	cmp	r1, #0
 8001daa:	d041      	beq.n	8001e30 <_free_r+0x8c>
 8001dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001db0:	1f0c      	subs	r4, r1, #4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	bfb8      	it	lt
 8001db6:	18e4      	addlt	r4, r4, r3
 8001db8:	f000 f8e0 	bl	8001f7c <__malloc_lock>
 8001dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001e34 <_free_r+0x90>)
 8001dbe:	6813      	ldr	r3, [r2, #0]
 8001dc0:	b933      	cbnz	r3, 8001dd0 <_free_r+0x2c>
 8001dc2:	6063      	str	r3, [r4, #4]
 8001dc4:	6014      	str	r4, [r2, #0]
 8001dc6:	4628      	mov	r0, r5
 8001dc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001dcc:	f000 b8dc 	b.w	8001f88 <__malloc_unlock>
 8001dd0:	42a3      	cmp	r3, r4
 8001dd2:	d908      	bls.n	8001de6 <_free_r+0x42>
 8001dd4:	6820      	ldr	r0, [r4, #0]
 8001dd6:	1821      	adds	r1, r4, r0
 8001dd8:	428b      	cmp	r3, r1
 8001dda:	bf01      	itttt	eq
 8001ddc:	6819      	ldreq	r1, [r3, #0]
 8001dde:	685b      	ldreq	r3, [r3, #4]
 8001de0:	1809      	addeq	r1, r1, r0
 8001de2:	6021      	streq	r1, [r4, #0]
 8001de4:	e7ed      	b.n	8001dc2 <_free_r+0x1e>
 8001de6:	461a      	mov	r2, r3
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	b10b      	cbz	r3, 8001df0 <_free_r+0x4c>
 8001dec:	42a3      	cmp	r3, r4
 8001dee:	d9fa      	bls.n	8001de6 <_free_r+0x42>
 8001df0:	6811      	ldr	r1, [r2, #0]
 8001df2:	1850      	adds	r0, r2, r1
 8001df4:	42a0      	cmp	r0, r4
 8001df6:	d10b      	bne.n	8001e10 <_free_r+0x6c>
 8001df8:	6820      	ldr	r0, [r4, #0]
 8001dfa:	4401      	add	r1, r0
 8001dfc:	1850      	adds	r0, r2, r1
 8001dfe:	4283      	cmp	r3, r0
 8001e00:	6011      	str	r1, [r2, #0]
 8001e02:	d1e0      	bne.n	8001dc6 <_free_r+0x22>
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	6053      	str	r3, [r2, #4]
 8001e0a:	4408      	add	r0, r1
 8001e0c:	6010      	str	r0, [r2, #0]
 8001e0e:	e7da      	b.n	8001dc6 <_free_r+0x22>
 8001e10:	d902      	bls.n	8001e18 <_free_r+0x74>
 8001e12:	230c      	movs	r3, #12
 8001e14:	602b      	str	r3, [r5, #0]
 8001e16:	e7d6      	b.n	8001dc6 <_free_r+0x22>
 8001e18:	6820      	ldr	r0, [r4, #0]
 8001e1a:	1821      	adds	r1, r4, r0
 8001e1c:	428b      	cmp	r3, r1
 8001e1e:	bf04      	itt	eq
 8001e20:	6819      	ldreq	r1, [r3, #0]
 8001e22:	685b      	ldreq	r3, [r3, #4]
 8001e24:	6063      	str	r3, [r4, #4]
 8001e26:	bf04      	itt	eq
 8001e28:	1809      	addeq	r1, r1, r0
 8001e2a:	6021      	streq	r1, [r4, #0]
 8001e2c:	6054      	str	r4, [r2, #4]
 8001e2e:	e7ca      	b.n	8001dc6 <_free_r+0x22>
 8001e30:	bd38      	pop	{r3, r4, r5, pc}
 8001e32:	bf00      	nop
 8001e34:	200101e0 	.word	0x200101e0

08001e38 <sbrk_aligned>:
 8001e38:	b570      	push	{r4, r5, r6, lr}
 8001e3a:	4e0f      	ldr	r6, [pc, #60]	@ (8001e78 <sbrk_aligned+0x40>)
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	6831      	ldr	r1, [r6, #0]
 8001e40:	4605      	mov	r5, r0
 8001e42:	b911      	cbnz	r1, 8001e4a <sbrk_aligned+0x12>
 8001e44:	f000 fba4 	bl	8002590 <_sbrk_r>
 8001e48:	6030      	str	r0, [r6, #0]
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	4628      	mov	r0, r5
 8001e4e:	f000 fb9f 	bl	8002590 <_sbrk_r>
 8001e52:	1c43      	adds	r3, r0, #1
 8001e54:	d103      	bne.n	8001e5e <sbrk_aligned+0x26>
 8001e56:	f04f 34ff 	mov.w	r4, #4294967295
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	bd70      	pop	{r4, r5, r6, pc}
 8001e5e:	1cc4      	adds	r4, r0, #3
 8001e60:	f024 0403 	bic.w	r4, r4, #3
 8001e64:	42a0      	cmp	r0, r4
 8001e66:	d0f8      	beq.n	8001e5a <sbrk_aligned+0x22>
 8001e68:	1a21      	subs	r1, r4, r0
 8001e6a:	4628      	mov	r0, r5
 8001e6c:	f000 fb90 	bl	8002590 <_sbrk_r>
 8001e70:	3001      	adds	r0, #1
 8001e72:	d1f2      	bne.n	8001e5a <sbrk_aligned+0x22>
 8001e74:	e7ef      	b.n	8001e56 <sbrk_aligned+0x1e>
 8001e76:	bf00      	nop
 8001e78:	200101dc 	.word	0x200101dc

08001e7c <_malloc_r>:
 8001e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e80:	1ccd      	adds	r5, r1, #3
 8001e82:	f025 0503 	bic.w	r5, r5, #3
 8001e86:	3508      	adds	r5, #8
 8001e88:	2d0c      	cmp	r5, #12
 8001e8a:	bf38      	it	cc
 8001e8c:	250c      	movcc	r5, #12
 8001e8e:	2d00      	cmp	r5, #0
 8001e90:	4606      	mov	r6, r0
 8001e92:	db01      	blt.n	8001e98 <_malloc_r+0x1c>
 8001e94:	42a9      	cmp	r1, r5
 8001e96:	d904      	bls.n	8001ea2 <_malloc_r+0x26>
 8001e98:	230c      	movs	r3, #12
 8001e9a:	6033      	str	r3, [r6, #0]
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ea2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001f78 <_malloc_r+0xfc>
 8001ea6:	f000 f869 	bl	8001f7c <__malloc_lock>
 8001eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8001eae:	461c      	mov	r4, r3
 8001eb0:	bb44      	cbnz	r4, 8001f04 <_malloc_r+0x88>
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	4630      	mov	r0, r6
 8001eb6:	f7ff ffbf 	bl	8001e38 <sbrk_aligned>
 8001eba:	1c43      	adds	r3, r0, #1
 8001ebc:	4604      	mov	r4, r0
 8001ebe:	d158      	bne.n	8001f72 <_malloc_r+0xf6>
 8001ec0:	f8d8 4000 	ldr.w	r4, [r8]
 8001ec4:	4627      	mov	r7, r4
 8001ec6:	2f00      	cmp	r7, #0
 8001ec8:	d143      	bne.n	8001f52 <_malloc_r+0xd6>
 8001eca:	2c00      	cmp	r4, #0
 8001ecc:	d04b      	beq.n	8001f66 <_malloc_r+0xea>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	4639      	mov	r1, r7
 8001ed2:	4630      	mov	r0, r6
 8001ed4:	eb04 0903 	add.w	r9, r4, r3
 8001ed8:	f000 fb5a 	bl	8002590 <_sbrk_r>
 8001edc:	4581      	cmp	r9, r0
 8001ede:	d142      	bne.n	8001f66 <_malloc_r+0xea>
 8001ee0:	6821      	ldr	r1, [r4, #0]
 8001ee2:	1a6d      	subs	r5, r5, r1
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	4630      	mov	r0, r6
 8001ee8:	f7ff ffa6 	bl	8001e38 <sbrk_aligned>
 8001eec:	3001      	adds	r0, #1
 8001eee:	d03a      	beq.n	8001f66 <_malloc_r+0xea>
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	442b      	add	r3, r5
 8001ef4:	6023      	str	r3, [r4, #0]
 8001ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	bb62      	cbnz	r2, 8001f58 <_malloc_r+0xdc>
 8001efe:	f8c8 7000 	str.w	r7, [r8]
 8001f02:	e00f      	b.n	8001f24 <_malloc_r+0xa8>
 8001f04:	6822      	ldr	r2, [r4, #0]
 8001f06:	1b52      	subs	r2, r2, r5
 8001f08:	d420      	bmi.n	8001f4c <_malloc_r+0xd0>
 8001f0a:	2a0b      	cmp	r2, #11
 8001f0c:	d917      	bls.n	8001f3e <_malloc_r+0xc2>
 8001f0e:	1961      	adds	r1, r4, r5
 8001f10:	42a3      	cmp	r3, r4
 8001f12:	6025      	str	r5, [r4, #0]
 8001f14:	bf18      	it	ne
 8001f16:	6059      	strne	r1, [r3, #4]
 8001f18:	6863      	ldr	r3, [r4, #4]
 8001f1a:	bf08      	it	eq
 8001f1c:	f8c8 1000 	streq.w	r1, [r8]
 8001f20:	5162      	str	r2, [r4, r5]
 8001f22:	604b      	str	r3, [r1, #4]
 8001f24:	4630      	mov	r0, r6
 8001f26:	f000 f82f 	bl	8001f88 <__malloc_unlock>
 8001f2a:	f104 000b 	add.w	r0, r4, #11
 8001f2e:	1d23      	adds	r3, r4, #4
 8001f30:	f020 0007 	bic.w	r0, r0, #7
 8001f34:	1ac2      	subs	r2, r0, r3
 8001f36:	bf1c      	itt	ne
 8001f38:	1a1b      	subne	r3, r3, r0
 8001f3a:	50a3      	strne	r3, [r4, r2]
 8001f3c:	e7af      	b.n	8001e9e <_malloc_r+0x22>
 8001f3e:	6862      	ldr	r2, [r4, #4]
 8001f40:	42a3      	cmp	r3, r4
 8001f42:	bf0c      	ite	eq
 8001f44:	f8c8 2000 	streq.w	r2, [r8]
 8001f48:	605a      	strne	r2, [r3, #4]
 8001f4a:	e7eb      	b.n	8001f24 <_malloc_r+0xa8>
 8001f4c:	4623      	mov	r3, r4
 8001f4e:	6864      	ldr	r4, [r4, #4]
 8001f50:	e7ae      	b.n	8001eb0 <_malloc_r+0x34>
 8001f52:	463c      	mov	r4, r7
 8001f54:	687f      	ldr	r7, [r7, #4]
 8001f56:	e7b6      	b.n	8001ec6 <_malloc_r+0x4a>
 8001f58:	461a      	mov	r2, r3
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	42a3      	cmp	r3, r4
 8001f5e:	d1fb      	bne.n	8001f58 <_malloc_r+0xdc>
 8001f60:	2300      	movs	r3, #0
 8001f62:	6053      	str	r3, [r2, #4]
 8001f64:	e7de      	b.n	8001f24 <_malloc_r+0xa8>
 8001f66:	230c      	movs	r3, #12
 8001f68:	6033      	str	r3, [r6, #0]
 8001f6a:	4630      	mov	r0, r6
 8001f6c:	f000 f80c 	bl	8001f88 <__malloc_unlock>
 8001f70:	e794      	b.n	8001e9c <_malloc_r+0x20>
 8001f72:	6005      	str	r5, [r0, #0]
 8001f74:	e7d6      	b.n	8001f24 <_malloc_r+0xa8>
 8001f76:	bf00      	nop
 8001f78:	200101e0 	.word	0x200101e0

08001f7c <__malloc_lock>:
 8001f7c:	4801      	ldr	r0, [pc, #4]	@ (8001f84 <__malloc_lock+0x8>)
 8001f7e:	f7ff bf0f 	b.w	8001da0 <__retarget_lock_acquire_recursive>
 8001f82:	bf00      	nop
 8001f84:	200101d8 	.word	0x200101d8

08001f88 <__malloc_unlock>:
 8001f88:	4801      	ldr	r0, [pc, #4]	@ (8001f90 <__malloc_unlock+0x8>)
 8001f8a:	f7ff bf0a 	b.w	8001da2 <__retarget_lock_release_recursive>
 8001f8e:	bf00      	nop
 8001f90:	200101d8 	.word	0x200101d8

08001f94 <__ssputs_r>:
 8001f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f98:	688e      	ldr	r6, [r1, #8]
 8001f9a:	461f      	mov	r7, r3
 8001f9c:	42be      	cmp	r6, r7
 8001f9e:	680b      	ldr	r3, [r1, #0]
 8001fa0:	4682      	mov	sl, r0
 8001fa2:	460c      	mov	r4, r1
 8001fa4:	4690      	mov	r8, r2
 8001fa6:	d82d      	bhi.n	8002004 <__ssputs_r+0x70>
 8001fa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001fac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001fb0:	d026      	beq.n	8002000 <__ssputs_r+0x6c>
 8001fb2:	6965      	ldr	r5, [r4, #20]
 8001fb4:	6909      	ldr	r1, [r1, #16]
 8001fb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001fba:	eba3 0901 	sub.w	r9, r3, r1
 8001fbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001fc2:	1c7b      	adds	r3, r7, #1
 8001fc4:	444b      	add	r3, r9
 8001fc6:	106d      	asrs	r5, r5, #1
 8001fc8:	429d      	cmp	r5, r3
 8001fca:	bf38      	it	cc
 8001fcc:	461d      	movcc	r5, r3
 8001fce:	0553      	lsls	r3, r2, #21
 8001fd0:	d527      	bpl.n	8002022 <__ssputs_r+0x8e>
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7ff ff52 	bl	8001e7c <_malloc_r>
 8001fd8:	4606      	mov	r6, r0
 8001fda:	b360      	cbz	r0, 8002036 <__ssputs_r+0xa2>
 8001fdc:	6921      	ldr	r1, [r4, #16]
 8001fde:	464a      	mov	r2, r9
 8001fe0:	f000 fae6 	bl	80025b0 <memcpy>
 8001fe4:	89a3      	ldrh	r3, [r4, #12]
 8001fe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fee:	81a3      	strh	r3, [r4, #12]
 8001ff0:	6126      	str	r6, [r4, #16]
 8001ff2:	6165      	str	r5, [r4, #20]
 8001ff4:	444e      	add	r6, r9
 8001ff6:	eba5 0509 	sub.w	r5, r5, r9
 8001ffa:	6026      	str	r6, [r4, #0]
 8001ffc:	60a5      	str	r5, [r4, #8]
 8001ffe:	463e      	mov	r6, r7
 8002000:	42be      	cmp	r6, r7
 8002002:	d900      	bls.n	8002006 <__ssputs_r+0x72>
 8002004:	463e      	mov	r6, r7
 8002006:	6820      	ldr	r0, [r4, #0]
 8002008:	4632      	mov	r2, r6
 800200a:	4641      	mov	r1, r8
 800200c:	f000 faa6 	bl	800255c <memmove>
 8002010:	68a3      	ldr	r3, [r4, #8]
 8002012:	1b9b      	subs	r3, r3, r6
 8002014:	60a3      	str	r3, [r4, #8]
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	4433      	add	r3, r6
 800201a:	6023      	str	r3, [r4, #0]
 800201c:	2000      	movs	r0, #0
 800201e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002022:	462a      	mov	r2, r5
 8002024:	f000 fad2 	bl	80025cc <_realloc_r>
 8002028:	4606      	mov	r6, r0
 800202a:	2800      	cmp	r0, #0
 800202c:	d1e0      	bne.n	8001ff0 <__ssputs_r+0x5c>
 800202e:	6921      	ldr	r1, [r4, #16]
 8002030:	4650      	mov	r0, sl
 8002032:	f7ff feb7 	bl	8001da4 <_free_r>
 8002036:	230c      	movs	r3, #12
 8002038:	f8ca 3000 	str.w	r3, [sl]
 800203c:	89a3      	ldrh	r3, [r4, #12]
 800203e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002042:	81a3      	strh	r3, [r4, #12]
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	e7e9      	b.n	800201e <__ssputs_r+0x8a>
	...

0800204c <_svfiprintf_r>:
 800204c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002050:	4698      	mov	r8, r3
 8002052:	898b      	ldrh	r3, [r1, #12]
 8002054:	061b      	lsls	r3, r3, #24
 8002056:	b09d      	sub	sp, #116	@ 0x74
 8002058:	4607      	mov	r7, r0
 800205a:	460d      	mov	r5, r1
 800205c:	4614      	mov	r4, r2
 800205e:	d510      	bpl.n	8002082 <_svfiprintf_r+0x36>
 8002060:	690b      	ldr	r3, [r1, #16]
 8002062:	b973      	cbnz	r3, 8002082 <_svfiprintf_r+0x36>
 8002064:	2140      	movs	r1, #64	@ 0x40
 8002066:	f7ff ff09 	bl	8001e7c <_malloc_r>
 800206a:	6028      	str	r0, [r5, #0]
 800206c:	6128      	str	r0, [r5, #16]
 800206e:	b930      	cbnz	r0, 800207e <_svfiprintf_r+0x32>
 8002070:	230c      	movs	r3, #12
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	b01d      	add	sp, #116	@ 0x74
 800207a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800207e:	2340      	movs	r3, #64	@ 0x40
 8002080:	616b      	str	r3, [r5, #20]
 8002082:	2300      	movs	r3, #0
 8002084:	9309      	str	r3, [sp, #36]	@ 0x24
 8002086:	2320      	movs	r3, #32
 8002088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800208c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002090:	2330      	movs	r3, #48	@ 0x30
 8002092:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002230 <_svfiprintf_r+0x1e4>
 8002096:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800209a:	f04f 0901 	mov.w	r9, #1
 800209e:	4623      	mov	r3, r4
 80020a0:	469a      	mov	sl, r3
 80020a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020a6:	b10a      	cbz	r2, 80020ac <_svfiprintf_r+0x60>
 80020a8:	2a25      	cmp	r2, #37	@ 0x25
 80020aa:	d1f9      	bne.n	80020a0 <_svfiprintf_r+0x54>
 80020ac:	ebba 0b04 	subs.w	fp, sl, r4
 80020b0:	d00b      	beq.n	80020ca <_svfiprintf_r+0x7e>
 80020b2:	465b      	mov	r3, fp
 80020b4:	4622      	mov	r2, r4
 80020b6:	4629      	mov	r1, r5
 80020b8:	4638      	mov	r0, r7
 80020ba:	f7ff ff6b 	bl	8001f94 <__ssputs_r>
 80020be:	3001      	adds	r0, #1
 80020c0:	f000 80a7 	beq.w	8002212 <_svfiprintf_r+0x1c6>
 80020c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80020c6:	445a      	add	r2, fp
 80020c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80020ca:	f89a 3000 	ldrb.w	r3, [sl]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 809f 	beq.w	8002212 <_svfiprintf_r+0x1c6>
 80020d4:	2300      	movs	r3, #0
 80020d6:	f04f 32ff 	mov.w	r2, #4294967295
 80020da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020de:	f10a 0a01 	add.w	sl, sl, #1
 80020e2:	9304      	str	r3, [sp, #16]
 80020e4:	9307      	str	r3, [sp, #28]
 80020e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80020ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80020ec:	4654      	mov	r4, sl
 80020ee:	2205      	movs	r2, #5
 80020f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020f4:	484e      	ldr	r0, [pc, #312]	@ (8002230 <_svfiprintf_r+0x1e4>)
 80020f6:	f7fe f87b 	bl	80001f0 <memchr>
 80020fa:	9a04      	ldr	r2, [sp, #16]
 80020fc:	b9d8      	cbnz	r0, 8002136 <_svfiprintf_r+0xea>
 80020fe:	06d0      	lsls	r0, r2, #27
 8002100:	bf44      	itt	mi
 8002102:	2320      	movmi	r3, #32
 8002104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002108:	0711      	lsls	r1, r2, #28
 800210a:	bf44      	itt	mi
 800210c:	232b      	movmi	r3, #43	@ 0x2b
 800210e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002112:	f89a 3000 	ldrb.w	r3, [sl]
 8002116:	2b2a      	cmp	r3, #42	@ 0x2a
 8002118:	d015      	beq.n	8002146 <_svfiprintf_r+0xfa>
 800211a:	9a07      	ldr	r2, [sp, #28]
 800211c:	4654      	mov	r4, sl
 800211e:	2000      	movs	r0, #0
 8002120:	f04f 0c0a 	mov.w	ip, #10
 8002124:	4621      	mov	r1, r4
 8002126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800212a:	3b30      	subs	r3, #48	@ 0x30
 800212c:	2b09      	cmp	r3, #9
 800212e:	d94b      	bls.n	80021c8 <_svfiprintf_r+0x17c>
 8002130:	b1b0      	cbz	r0, 8002160 <_svfiprintf_r+0x114>
 8002132:	9207      	str	r2, [sp, #28]
 8002134:	e014      	b.n	8002160 <_svfiprintf_r+0x114>
 8002136:	eba0 0308 	sub.w	r3, r0, r8
 800213a:	fa09 f303 	lsl.w	r3, r9, r3
 800213e:	4313      	orrs	r3, r2
 8002140:	9304      	str	r3, [sp, #16]
 8002142:	46a2      	mov	sl, r4
 8002144:	e7d2      	b.n	80020ec <_svfiprintf_r+0xa0>
 8002146:	9b03      	ldr	r3, [sp, #12]
 8002148:	1d19      	adds	r1, r3, #4
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	9103      	str	r1, [sp, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	bfbb      	ittet	lt
 8002152:	425b      	neglt	r3, r3
 8002154:	f042 0202 	orrlt.w	r2, r2, #2
 8002158:	9307      	strge	r3, [sp, #28]
 800215a:	9307      	strlt	r3, [sp, #28]
 800215c:	bfb8      	it	lt
 800215e:	9204      	strlt	r2, [sp, #16]
 8002160:	7823      	ldrb	r3, [r4, #0]
 8002162:	2b2e      	cmp	r3, #46	@ 0x2e
 8002164:	d10a      	bne.n	800217c <_svfiprintf_r+0x130>
 8002166:	7863      	ldrb	r3, [r4, #1]
 8002168:	2b2a      	cmp	r3, #42	@ 0x2a
 800216a:	d132      	bne.n	80021d2 <_svfiprintf_r+0x186>
 800216c:	9b03      	ldr	r3, [sp, #12]
 800216e:	1d1a      	adds	r2, r3, #4
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	9203      	str	r2, [sp, #12]
 8002174:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002178:	3402      	adds	r4, #2
 800217a:	9305      	str	r3, [sp, #20]
 800217c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002240 <_svfiprintf_r+0x1f4>
 8002180:	7821      	ldrb	r1, [r4, #0]
 8002182:	2203      	movs	r2, #3
 8002184:	4650      	mov	r0, sl
 8002186:	f7fe f833 	bl	80001f0 <memchr>
 800218a:	b138      	cbz	r0, 800219c <_svfiprintf_r+0x150>
 800218c:	9b04      	ldr	r3, [sp, #16]
 800218e:	eba0 000a 	sub.w	r0, r0, sl
 8002192:	2240      	movs	r2, #64	@ 0x40
 8002194:	4082      	lsls	r2, r0
 8002196:	4313      	orrs	r3, r2
 8002198:	3401      	adds	r4, #1
 800219a:	9304      	str	r3, [sp, #16]
 800219c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021a0:	4824      	ldr	r0, [pc, #144]	@ (8002234 <_svfiprintf_r+0x1e8>)
 80021a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80021a6:	2206      	movs	r2, #6
 80021a8:	f7fe f822 	bl	80001f0 <memchr>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	d036      	beq.n	800221e <_svfiprintf_r+0x1d2>
 80021b0:	4b21      	ldr	r3, [pc, #132]	@ (8002238 <_svfiprintf_r+0x1ec>)
 80021b2:	bb1b      	cbnz	r3, 80021fc <_svfiprintf_r+0x1b0>
 80021b4:	9b03      	ldr	r3, [sp, #12]
 80021b6:	3307      	adds	r3, #7
 80021b8:	f023 0307 	bic.w	r3, r3, #7
 80021bc:	3308      	adds	r3, #8
 80021be:	9303      	str	r3, [sp, #12]
 80021c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80021c2:	4433      	add	r3, r6
 80021c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80021c6:	e76a      	b.n	800209e <_svfiprintf_r+0x52>
 80021c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80021cc:	460c      	mov	r4, r1
 80021ce:	2001      	movs	r0, #1
 80021d0:	e7a8      	b.n	8002124 <_svfiprintf_r+0xd8>
 80021d2:	2300      	movs	r3, #0
 80021d4:	3401      	adds	r4, #1
 80021d6:	9305      	str	r3, [sp, #20]
 80021d8:	4619      	mov	r1, r3
 80021da:	f04f 0c0a 	mov.w	ip, #10
 80021de:	4620      	mov	r0, r4
 80021e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021e4:	3a30      	subs	r2, #48	@ 0x30
 80021e6:	2a09      	cmp	r2, #9
 80021e8:	d903      	bls.n	80021f2 <_svfiprintf_r+0x1a6>
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0c6      	beq.n	800217c <_svfiprintf_r+0x130>
 80021ee:	9105      	str	r1, [sp, #20]
 80021f0:	e7c4      	b.n	800217c <_svfiprintf_r+0x130>
 80021f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80021f6:	4604      	mov	r4, r0
 80021f8:	2301      	movs	r3, #1
 80021fa:	e7f0      	b.n	80021de <_svfiprintf_r+0x192>
 80021fc:	ab03      	add	r3, sp, #12
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	462a      	mov	r2, r5
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <_svfiprintf_r+0x1f0>)
 8002204:	a904      	add	r1, sp, #16
 8002206:	4638      	mov	r0, r7
 8002208:	f3af 8000 	nop.w
 800220c:	1c42      	adds	r2, r0, #1
 800220e:	4606      	mov	r6, r0
 8002210:	d1d6      	bne.n	80021c0 <_svfiprintf_r+0x174>
 8002212:	89ab      	ldrh	r3, [r5, #12]
 8002214:	065b      	lsls	r3, r3, #25
 8002216:	f53f af2d 	bmi.w	8002074 <_svfiprintf_r+0x28>
 800221a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800221c:	e72c      	b.n	8002078 <_svfiprintf_r+0x2c>
 800221e:	ab03      	add	r3, sp, #12
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	462a      	mov	r2, r5
 8002224:	4b05      	ldr	r3, [pc, #20]	@ (800223c <_svfiprintf_r+0x1f0>)
 8002226:	a904      	add	r1, sp, #16
 8002228:	4638      	mov	r0, r7
 800222a:	f000 f879 	bl	8002320 <_printf_i>
 800222e:	e7ed      	b.n	800220c <_svfiprintf_r+0x1c0>
 8002230:	0800299e 	.word	0x0800299e
 8002234:	080029a8 	.word	0x080029a8
 8002238:	00000000 	.word	0x00000000
 800223c:	08001f95 	.word	0x08001f95
 8002240:	080029a4 	.word	0x080029a4

08002244 <_printf_common>:
 8002244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002248:	4616      	mov	r6, r2
 800224a:	4698      	mov	r8, r3
 800224c:	688a      	ldr	r2, [r1, #8]
 800224e:	690b      	ldr	r3, [r1, #16]
 8002250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002254:	4293      	cmp	r3, r2
 8002256:	bfb8      	it	lt
 8002258:	4613      	movlt	r3, r2
 800225a:	6033      	str	r3, [r6, #0]
 800225c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002260:	4607      	mov	r7, r0
 8002262:	460c      	mov	r4, r1
 8002264:	b10a      	cbz	r2, 800226a <_printf_common+0x26>
 8002266:	3301      	adds	r3, #1
 8002268:	6033      	str	r3, [r6, #0]
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	0699      	lsls	r1, r3, #26
 800226e:	bf42      	ittt	mi
 8002270:	6833      	ldrmi	r3, [r6, #0]
 8002272:	3302      	addmi	r3, #2
 8002274:	6033      	strmi	r3, [r6, #0]
 8002276:	6825      	ldr	r5, [r4, #0]
 8002278:	f015 0506 	ands.w	r5, r5, #6
 800227c:	d106      	bne.n	800228c <_printf_common+0x48>
 800227e:	f104 0a19 	add.w	sl, r4, #25
 8002282:	68e3      	ldr	r3, [r4, #12]
 8002284:	6832      	ldr	r2, [r6, #0]
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	42ab      	cmp	r3, r5
 800228a:	dc26      	bgt.n	80022da <_printf_common+0x96>
 800228c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002290:	6822      	ldr	r2, [r4, #0]
 8002292:	3b00      	subs	r3, #0
 8002294:	bf18      	it	ne
 8002296:	2301      	movne	r3, #1
 8002298:	0692      	lsls	r2, r2, #26
 800229a:	d42b      	bmi.n	80022f4 <_printf_common+0xb0>
 800229c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80022a0:	4641      	mov	r1, r8
 80022a2:	4638      	mov	r0, r7
 80022a4:	47c8      	blx	r9
 80022a6:	3001      	adds	r0, #1
 80022a8:	d01e      	beq.n	80022e8 <_printf_common+0xa4>
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	6922      	ldr	r2, [r4, #16]
 80022ae:	f003 0306 	and.w	r3, r3, #6
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	bf02      	ittt	eq
 80022b6:	68e5      	ldreq	r5, [r4, #12]
 80022b8:	6833      	ldreq	r3, [r6, #0]
 80022ba:	1aed      	subeq	r5, r5, r3
 80022bc:	68a3      	ldr	r3, [r4, #8]
 80022be:	bf0c      	ite	eq
 80022c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022c4:	2500      	movne	r5, #0
 80022c6:	4293      	cmp	r3, r2
 80022c8:	bfc4      	itt	gt
 80022ca:	1a9b      	subgt	r3, r3, r2
 80022cc:	18ed      	addgt	r5, r5, r3
 80022ce:	2600      	movs	r6, #0
 80022d0:	341a      	adds	r4, #26
 80022d2:	42b5      	cmp	r5, r6
 80022d4:	d11a      	bne.n	800230c <_printf_common+0xc8>
 80022d6:	2000      	movs	r0, #0
 80022d8:	e008      	b.n	80022ec <_printf_common+0xa8>
 80022da:	2301      	movs	r3, #1
 80022dc:	4652      	mov	r2, sl
 80022de:	4641      	mov	r1, r8
 80022e0:	4638      	mov	r0, r7
 80022e2:	47c8      	blx	r9
 80022e4:	3001      	adds	r0, #1
 80022e6:	d103      	bne.n	80022f0 <_printf_common+0xac>
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022f0:	3501      	adds	r5, #1
 80022f2:	e7c6      	b.n	8002282 <_printf_common+0x3e>
 80022f4:	18e1      	adds	r1, r4, r3
 80022f6:	1c5a      	adds	r2, r3, #1
 80022f8:	2030      	movs	r0, #48	@ 0x30
 80022fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80022fe:	4422      	add	r2, r4
 8002300:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002308:	3302      	adds	r3, #2
 800230a:	e7c7      	b.n	800229c <_printf_common+0x58>
 800230c:	2301      	movs	r3, #1
 800230e:	4622      	mov	r2, r4
 8002310:	4641      	mov	r1, r8
 8002312:	4638      	mov	r0, r7
 8002314:	47c8      	blx	r9
 8002316:	3001      	adds	r0, #1
 8002318:	d0e6      	beq.n	80022e8 <_printf_common+0xa4>
 800231a:	3601      	adds	r6, #1
 800231c:	e7d9      	b.n	80022d2 <_printf_common+0x8e>
	...

08002320 <_printf_i>:
 8002320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002324:	7e0f      	ldrb	r7, [r1, #24]
 8002326:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002328:	2f78      	cmp	r7, #120	@ 0x78
 800232a:	4691      	mov	r9, r2
 800232c:	4680      	mov	r8, r0
 800232e:	460c      	mov	r4, r1
 8002330:	469a      	mov	sl, r3
 8002332:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002336:	d807      	bhi.n	8002348 <_printf_i+0x28>
 8002338:	2f62      	cmp	r7, #98	@ 0x62
 800233a:	d80a      	bhi.n	8002352 <_printf_i+0x32>
 800233c:	2f00      	cmp	r7, #0
 800233e:	f000 80d1 	beq.w	80024e4 <_printf_i+0x1c4>
 8002342:	2f58      	cmp	r7, #88	@ 0x58
 8002344:	f000 80b8 	beq.w	80024b8 <_printf_i+0x198>
 8002348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800234c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002350:	e03a      	b.n	80023c8 <_printf_i+0xa8>
 8002352:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002356:	2b15      	cmp	r3, #21
 8002358:	d8f6      	bhi.n	8002348 <_printf_i+0x28>
 800235a:	a101      	add	r1, pc, #4	@ (adr r1, 8002360 <_printf_i+0x40>)
 800235c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002360:	080023b9 	.word	0x080023b9
 8002364:	080023cd 	.word	0x080023cd
 8002368:	08002349 	.word	0x08002349
 800236c:	08002349 	.word	0x08002349
 8002370:	08002349 	.word	0x08002349
 8002374:	08002349 	.word	0x08002349
 8002378:	080023cd 	.word	0x080023cd
 800237c:	08002349 	.word	0x08002349
 8002380:	08002349 	.word	0x08002349
 8002384:	08002349 	.word	0x08002349
 8002388:	08002349 	.word	0x08002349
 800238c:	080024cb 	.word	0x080024cb
 8002390:	080023f7 	.word	0x080023f7
 8002394:	08002485 	.word	0x08002485
 8002398:	08002349 	.word	0x08002349
 800239c:	08002349 	.word	0x08002349
 80023a0:	080024ed 	.word	0x080024ed
 80023a4:	08002349 	.word	0x08002349
 80023a8:	080023f7 	.word	0x080023f7
 80023ac:	08002349 	.word	0x08002349
 80023b0:	08002349 	.word	0x08002349
 80023b4:	0800248d 	.word	0x0800248d
 80023b8:	6833      	ldr	r3, [r6, #0]
 80023ba:	1d1a      	adds	r2, r3, #4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6032      	str	r2, [r6, #0]
 80023c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80023c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80023c8:	2301      	movs	r3, #1
 80023ca:	e09c      	b.n	8002506 <_printf_i+0x1e6>
 80023cc:	6833      	ldr	r3, [r6, #0]
 80023ce:	6820      	ldr	r0, [r4, #0]
 80023d0:	1d19      	adds	r1, r3, #4
 80023d2:	6031      	str	r1, [r6, #0]
 80023d4:	0606      	lsls	r6, r0, #24
 80023d6:	d501      	bpl.n	80023dc <_printf_i+0xbc>
 80023d8:	681d      	ldr	r5, [r3, #0]
 80023da:	e003      	b.n	80023e4 <_printf_i+0xc4>
 80023dc:	0645      	lsls	r5, r0, #25
 80023de:	d5fb      	bpl.n	80023d8 <_printf_i+0xb8>
 80023e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80023e4:	2d00      	cmp	r5, #0
 80023e6:	da03      	bge.n	80023f0 <_printf_i+0xd0>
 80023e8:	232d      	movs	r3, #45	@ 0x2d
 80023ea:	426d      	negs	r5, r5
 80023ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80023f0:	4858      	ldr	r0, [pc, #352]	@ (8002554 <_printf_i+0x234>)
 80023f2:	230a      	movs	r3, #10
 80023f4:	e011      	b.n	800241a <_printf_i+0xfa>
 80023f6:	6821      	ldr	r1, [r4, #0]
 80023f8:	6833      	ldr	r3, [r6, #0]
 80023fa:	0608      	lsls	r0, r1, #24
 80023fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8002400:	d402      	bmi.n	8002408 <_printf_i+0xe8>
 8002402:	0649      	lsls	r1, r1, #25
 8002404:	bf48      	it	mi
 8002406:	b2ad      	uxthmi	r5, r5
 8002408:	2f6f      	cmp	r7, #111	@ 0x6f
 800240a:	4852      	ldr	r0, [pc, #328]	@ (8002554 <_printf_i+0x234>)
 800240c:	6033      	str	r3, [r6, #0]
 800240e:	bf14      	ite	ne
 8002410:	230a      	movne	r3, #10
 8002412:	2308      	moveq	r3, #8
 8002414:	2100      	movs	r1, #0
 8002416:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800241a:	6866      	ldr	r6, [r4, #4]
 800241c:	60a6      	str	r6, [r4, #8]
 800241e:	2e00      	cmp	r6, #0
 8002420:	db05      	blt.n	800242e <_printf_i+0x10e>
 8002422:	6821      	ldr	r1, [r4, #0]
 8002424:	432e      	orrs	r6, r5
 8002426:	f021 0104 	bic.w	r1, r1, #4
 800242a:	6021      	str	r1, [r4, #0]
 800242c:	d04b      	beq.n	80024c6 <_printf_i+0x1a6>
 800242e:	4616      	mov	r6, r2
 8002430:	fbb5 f1f3 	udiv	r1, r5, r3
 8002434:	fb03 5711 	mls	r7, r3, r1, r5
 8002438:	5dc7      	ldrb	r7, [r0, r7]
 800243a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800243e:	462f      	mov	r7, r5
 8002440:	42bb      	cmp	r3, r7
 8002442:	460d      	mov	r5, r1
 8002444:	d9f4      	bls.n	8002430 <_printf_i+0x110>
 8002446:	2b08      	cmp	r3, #8
 8002448:	d10b      	bne.n	8002462 <_printf_i+0x142>
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	07df      	lsls	r7, r3, #31
 800244e:	d508      	bpl.n	8002462 <_printf_i+0x142>
 8002450:	6923      	ldr	r3, [r4, #16]
 8002452:	6861      	ldr	r1, [r4, #4]
 8002454:	4299      	cmp	r1, r3
 8002456:	bfde      	ittt	le
 8002458:	2330      	movle	r3, #48	@ 0x30
 800245a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800245e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002462:	1b92      	subs	r2, r2, r6
 8002464:	6122      	str	r2, [r4, #16]
 8002466:	f8cd a000 	str.w	sl, [sp]
 800246a:	464b      	mov	r3, r9
 800246c:	aa03      	add	r2, sp, #12
 800246e:	4621      	mov	r1, r4
 8002470:	4640      	mov	r0, r8
 8002472:	f7ff fee7 	bl	8002244 <_printf_common>
 8002476:	3001      	adds	r0, #1
 8002478:	d14a      	bne.n	8002510 <_printf_i+0x1f0>
 800247a:	f04f 30ff 	mov.w	r0, #4294967295
 800247e:	b004      	add	sp, #16
 8002480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	f043 0320 	orr.w	r3, r3, #32
 800248a:	6023      	str	r3, [r4, #0]
 800248c:	4832      	ldr	r0, [pc, #200]	@ (8002558 <_printf_i+0x238>)
 800248e:	2778      	movs	r7, #120	@ 0x78
 8002490:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	6831      	ldr	r1, [r6, #0]
 8002498:	061f      	lsls	r7, r3, #24
 800249a:	f851 5b04 	ldr.w	r5, [r1], #4
 800249e:	d402      	bmi.n	80024a6 <_printf_i+0x186>
 80024a0:	065f      	lsls	r7, r3, #25
 80024a2:	bf48      	it	mi
 80024a4:	b2ad      	uxthmi	r5, r5
 80024a6:	6031      	str	r1, [r6, #0]
 80024a8:	07d9      	lsls	r1, r3, #31
 80024aa:	bf44      	itt	mi
 80024ac:	f043 0320 	orrmi.w	r3, r3, #32
 80024b0:	6023      	strmi	r3, [r4, #0]
 80024b2:	b11d      	cbz	r5, 80024bc <_printf_i+0x19c>
 80024b4:	2310      	movs	r3, #16
 80024b6:	e7ad      	b.n	8002414 <_printf_i+0xf4>
 80024b8:	4826      	ldr	r0, [pc, #152]	@ (8002554 <_printf_i+0x234>)
 80024ba:	e7e9      	b.n	8002490 <_printf_i+0x170>
 80024bc:	6823      	ldr	r3, [r4, #0]
 80024be:	f023 0320 	bic.w	r3, r3, #32
 80024c2:	6023      	str	r3, [r4, #0]
 80024c4:	e7f6      	b.n	80024b4 <_printf_i+0x194>
 80024c6:	4616      	mov	r6, r2
 80024c8:	e7bd      	b.n	8002446 <_printf_i+0x126>
 80024ca:	6833      	ldr	r3, [r6, #0]
 80024cc:	6825      	ldr	r5, [r4, #0]
 80024ce:	6961      	ldr	r1, [r4, #20]
 80024d0:	1d18      	adds	r0, r3, #4
 80024d2:	6030      	str	r0, [r6, #0]
 80024d4:	062e      	lsls	r6, r5, #24
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	d501      	bpl.n	80024de <_printf_i+0x1be>
 80024da:	6019      	str	r1, [r3, #0]
 80024dc:	e002      	b.n	80024e4 <_printf_i+0x1c4>
 80024de:	0668      	lsls	r0, r5, #25
 80024e0:	d5fb      	bpl.n	80024da <_printf_i+0x1ba>
 80024e2:	8019      	strh	r1, [r3, #0]
 80024e4:	2300      	movs	r3, #0
 80024e6:	6123      	str	r3, [r4, #16]
 80024e8:	4616      	mov	r6, r2
 80024ea:	e7bc      	b.n	8002466 <_printf_i+0x146>
 80024ec:	6833      	ldr	r3, [r6, #0]
 80024ee:	1d1a      	adds	r2, r3, #4
 80024f0:	6032      	str	r2, [r6, #0]
 80024f2:	681e      	ldr	r6, [r3, #0]
 80024f4:	6862      	ldr	r2, [r4, #4]
 80024f6:	2100      	movs	r1, #0
 80024f8:	4630      	mov	r0, r6
 80024fa:	f7fd fe79 	bl	80001f0 <memchr>
 80024fe:	b108      	cbz	r0, 8002504 <_printf_i+0x1e4>
 8002500:	1b80      	subs	r0, r0, r6
 8002502:	6060      	str	r0, [r4, #4]
 8002504:	6863      	ldr	r3, [r4, #4]
 8002506:	6123      	str	r3, [r4, #16]
 8002508:	2300      	movs	r3, #0
 800250a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800250e:	e7aa      	b.n	8002466 <_printf_i+0x146>
 8002510:	6923      	ldr	r3, [r4, #16]
 8002512:	4632      	mov	r2, r6
 8002514:	4649      	mov	r1, r9
 8002516:	4640      	mov	r0, r8
 8002518:	47d0      	blx	sl
 800251a:	3001      	adds	r0, #1
 800251c:	d0ad      	beq.n	800247a <_printf_i+0x15a>
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	079b      	lsls	r3, r3, #30
 8002522:	d413      	bmi.n	800254c <_printf_i+0x22c>
 8002524:	68e0      	ldr	r0, [r4, #12]
 8002526:	9b03      	ldr	r3, [sp, #12]
 8002528:	4298      	cmp	r0, r3
 800252a:	bfb8      	it	lt
 800252c:	4618      	movlt	r0, r3
 800252e:	e7a6      	b.n	800247e <_printf_i+0x15e>
 8002530:	2301      	movs	r3, #1
 8002532:	4632      	mov	r2, r6
 8002534:	4649      	mov	r1, r9
 8002536:	4640      	mov	r0, r8
 8002538:	47d0      	blx	sl
 800253a:	3001      	adds	r0, #1
 800253c:	d09d      	beq.n	800247a <_printf_i+0x15a>
 800253e:	3501      	adds	r5, #1
 8002540:	68e3      	ldr	r3, [r4, #12]
 8002542:	9903      	ldr	r1, [sp, #12]
 8002544:	1a5b      	subs	r3, r3, r1
 8002546:	42ab      	cmp	r3, r5
 8002548:	dcf2      	bgt.n	8002530 <_printf_i+0x210>
 800254a:	e7eb      	b.n	8002524 <_printf_i+0x204>
 800254c:	2500      	movs	r5, #0
 800254e:	f104 0619 	add.w	r6, r4, #25
 8002552:	e7f5      	b.n	8002540 <_printf_i+0x220>
 8002554:	080029af 	.word	0x080029af
 8002558:	080029c0 	.word	0x080029c0

0800255c <memmove>:
 800255c:	4288      	cmp	r0, r1
 800255e:	b510      	push	{r4, lr}
 8002560:	eb01 0402 	add.w	r4, r1, r2
 8002564:	d902      	bls.n	800256c <memmove+0x10>
 8002566:	4284      	cmp	r4, r0
 8002568:	4623      	mov	r3, r4
 800256a:	d807      	bhi.n	800257c <memmove+0x20>
 800256c:	1e43      	subs	r3, r0, #1
 800256e:	42a1      	cmp	r1, r4
 8002570:	d008      	beq.n	8002584 <memmove+0x28>
 8002572:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002576:	f803 2f01 	strb.w	r2, [r3, #1]!
 800257a:	e7f8      	b.n	800256e <memmove+0x12>
 800257c:	4402      	add	r2, r0
 800257e:	4601      	mov	r1, r0
 8002580:	428a      	cmp	r2, r1
 8002582:	d100      	bne.n	8002586 <memmove+0x2a>
 8002584:	bd10      	pop	{r4, pc}
 8002586:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800258a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800258e:	e7f7      	b.n	8002580 <memmove+0x24>

08002590 <_sbrk_r>:
 8002590:	b538      	push	{r3, r4, r5, lr}
 8002592:	4d06      	ldr	r5, [pc, #24]	@ (80025ac <_sbrk_r+0x1c>)
 8002594:	2300      	movs	r3, #0
 8002596:	4604      	mov	r4, r0
 8002598:	4608      	mov	r0, r1
 800259a:	602b      	str	r3, [r5, #0]
 800259c:	f7ff f95e 	bl	800185c <_sbrk>
 80025a0:	1c43      	adds	r3, r0, #1
 80025a2:	d102      	bne.n	80025aa <_sbrk_r+0x1a>
 80025a4:	682b      	ldr	r3, [r5, #0]
 80025a6:	b103      	cbz	r3, 80025aa <_sbrk_r+0x1a>
 80025a8:	6023      	str	r3, [r4, #0]
 80025aa:	bd38      	pop	{r3, r4, r5, pc}
 80025ac:	200101d4 	.word	0x200101d4

080025b0 <memcpy>:
 80025b0:	440a      	add	r2, r1
 80025b2:	4291      	cmp	r1, r2
 80025b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80025b8:	d100      	bne.n	80025bc <memcpy+0xc>
 80025ba:	4770      	bx	lr
 80025bc:	b510      	push	{r4, lr}
 80025be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80025c6:	4291      	cmp	r1, r2
 80025c8:	d1f9      	bne.n	80025be <memcpy+0xe>
 80025ca:	bd10      	pop	{r4, pc}

080025cc <_realloc_r>:
 80025cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025d0:	4607      	mov	r7, r0
 80025d2:	4614      	mov	r4, r2
 80025d4:	460d      	mov	r5, r1
 80025d6:	b921      	cbnz	r1, 80025e2 <_realloc_r+0x16>
 80025d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025dc:	4611      	mov	r1, r2
 80025de:	f7ff bc4d 	b.w	8001e7c <_malloc_r>
 80025e2:	b92a      	cbnz	r2, 80025f0 <_realloc_r+0x24>
 80025e4:	f7ff fbde 	bl	8001da4 <_free_r>
 80025e8:	4625      	mov	r5, r4
 80025ea:	4628      	mov	r0, r5
 80025ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025f0:	f000 f81a 	bl	8002628 <_malloc_usable_size_r>
 80025f4:	4284      	cmp	r4, r0
 80025f6:	4606      	mov	r6, r0
 80025f8:	d802      	bhi.n	8002600 <_realloc_r+0x34>
 80025fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80025fe:	d8f4      	bhi.n	80025ea <_realloc_r+0x1e>
 8002600:	4621      	mov	r1, r4
 8002602:	4638      	mov	r0, r7
 8002604:	f7ff fc3a 	bl	8001e7c <_malloc_r>
 8002608:	4680      	mov	r8, r0
 800260a:	b908      	cbnz	r0, 8002610 <_realloc_r+0x44>
 800260c:	4645      	mov	r5, r8
 800260e:	e7ec      	b.n	80025ea <_realloc_r+0x1e>
 8002610:	42b4      	cmp	r4, r6
 8002612:	4622      	mov	r2, r4
 8002614:	4629      	mov	r1, r5
 8002616:	bf28      	it	cs
 8002618:	4632      	movcs	r2, r6
 800261a:	f7ff ffc9 	bl	80025b0 <memcpy>
 800261e:	4629      	mov	r1, r5
 8002620:	4638      	mov	r0, r7
 8002622:	f7ff fbbf 	bl	8001da4 <_free_r>
 8002626:	e7f1      	b.n	800260c <_realloc_r+0x40>

08002628 <_malloc_usable_size_r>:
 8002628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800262c:	1f18      	subs	r0, r3, #4
 800262e:	2b00      	cmp	r3, #0
 8002630:	bfbc      	itt	lt
 8002632:	580b      	ldrlt	r3, [r1, r0]
 8002634:	18c0      	addlt	r0, r0, r3
 8002636:	4770      	bx	lr

08002638 <_init>:
 8002638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800263a:	bf00      	nop
 800263c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800263e:	bc08      	pop	{r3}
 8002640:	469e      	mov	lr, r3
 8002642:	4770      	bx	lr

08002644 <_fini>:
 8002644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002646:	bf00      	nop
 8002648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800264a:	bc08      	pop	{r3}
 800264c:	469e      	mov	lr, r3
 800264e:	4770      	bx	lr
