Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_toplevel_top glbl -prj toplevel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s toplevel 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module toplevel_mul_mul_16ns_16ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_dx_rom
INFO: [VRFC 10-311] analyzing module toplevel_dx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_open_set_heap_f_score_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_open_set_heap_f_score_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_open_set_heap_f_score_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_node_f_score_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_node_f_score_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_node_f_score_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_node_x_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_node_x_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_node_x_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_local_world.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_local_world_ram
INFO: [VRFC 10-311] analyzing module toplevel_local_world
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_master_MAXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_MAXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_dy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_dy_rom
INFO: [VRFC 10-311] analyzing module toplevel_dy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_MAXI_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_fifo
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_buffer
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_decoder
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_throttle
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_read
INFO: [VRFC 10-311] analyzing module toplevel_MAXI_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_grid_info_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_grid_info_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_grid_info_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module toplevel_mac_muladd_16ns_9ns_9ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_waypoints_x_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_waypoints_x_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_waypoints_x_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_target_ram
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up_moves_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module toplevel_mul_mul_16ns_9ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_os_sift_up
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_toplevel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_open_set_heap_x_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_open_set_heap_x_V_ram
INFO: [VRFC 10-311] analyzing module toplevel_open_set_heap_x_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.toplevel_local_world_ram
Compiling module xil_defaultlib.toplevel_local_world(DataWidth=3...
Compiling module xil_defaultlib.toplevel_waypoints_x_V_ram
Compiling module xil_defaultlib.toplevel_waypoints_x_V(DataWidth...
Compiling module xil_defaultlib.toplevel_grid_info_V_ram
Compiling module xil_defaultlib.toplevel_grid_info_V(DataWidth=3...
Compiling module xil_defaultlib.toplevel_open_set_heap_f_score_V...
Compiling module xil_defaultlib.toplevel_open_set_heap_f_score_V...
Compiling module xil_defaultlib.toplevel_open_set_heap_x_V_ram
Compiling module xil_defaultlib.toplevel_open_set_heap_x_V(DataW...
Compiling module xil_defaultlib.toplevel_dx_rom
Compiling module xil_defaultlib.toplevel_dx(DataWidth=2,AddressR...
Compiling module xil_defaultlib.toplevel_dy_rom
Compiling module xil_defaultlib.toplevel_dy(DataWidth=2,AddressR...
Compiling module xil_defaultlib.toplevel_AXILiteS_s_axi
Compiling module xil_defaultlib.toplevel_control_s_axi
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi_throttle(ADD...
Compiling module xil_defaultlib.toplevel_MAXI_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_node_f...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_node_f...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_node_x...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_node_x...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_target...
Compiling module xil_defaultlib.toplevel_os_sift_up_moves_target...
Compiling module xil_defaultlib.toplevel_os_sift_up
Compiling module xil_defaultlib.toplevel_mul_mul_16ns_16ns_18_4_...
Compiling module xil_defaultlib.toplevel_mul_mul_16ns_16ns_18_4_...
Compiling module xil_defaultlib.toplevel_mul_mul_16ns_9ns_18_4_1...
Compiling module xil_defaultlib.toplevel_mul_mul_16ns_9ns_18_4_1...
Compiling module xil_defaultlib.toplevel_mac_muladd_16ns_9ns_9ns...
Compiling module xil_defaultlib.toplevel_mac_muladd_16ns_9ns_9ns...
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.AESL_axi_master_MAXI
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_toplevel_top
Compiling module work.glbl
Built simulation snapshot toplevel
