// Seed: 4073290671
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output id_7,
    output id_8
);
  always @(*) begin
    id_6 = 1;
    id_7[1 : 1'd0] = id_4;
  end
endmodule
