INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/cpu/VexRiscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/adc_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/carrier_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrier_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/protection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module protection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/pwm_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/pwm_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/ram_64kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_64kb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/rom_32kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32kb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/sine_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/cpu/vexriscv_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vexriscv_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/bus/wishbone_interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/tb/soc_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top_tb
