(* Nested
 * (* multiline
 *  * comments *)
 *)

granularity = 32

datatype rex = REX of { w:1, r:1, x:1, b:1 }

# The state of the decode monad
state =
   {mode64:1=0,
    rep:1=0,
    rexw:1=0,
    opndsz:1=0,
    addrsz:1=0,
    rex:rex = REX { w = 0, r = 0,  x = 0, b = 0 }
    }

#include "x86-registers.spec"

datatype size =
	B | W | DW | QW | DQW

datatype register =
   AL | AH | AX | EAX | RAX | XMM0
 | CL | CH | CX | ECX | RCX | XMM1
 | DL | DH | DX | EDX | RDX | XMM2
 | BL | BH | BX | EBX | RBX | XMM3
 | SP | ESP | RSP | XMM4
 | BP | EBP | RBP | XMM5
 | SI | ESI | RSI | XMM6
 | DI | EDI | RDI | XMM7
 | R8L  | R8W  | R8D  | R8
 | R9L  | R9W  | R9D  | R9
 | R10L | R10W | R10D | R10
 | R11L | R11W | R11D | R11
 | R12L | R12W | R12D | R12
 | R13L | R13W | R13D | R13
 | R14L | R14W | R14D | R14
 | R15L | R15W | R15D | R15
 | R16L | R16W | R16D | R16

datatype opexp =
   REG of register
 | IMM8 of 8
 | IMM16 of 16
 | IMM32 of 32
 | IMM64 of 64
 | ESUM of { a:opexp, b:opexp }
 | EPROD of { a:opexp, b:opexp }

datatype mopnd = MEM of {accesssize: size, mop: opexp}

datatype lopnd =
   LDIR of register
 | LMEM of mopnd

datatype ropnd =
   RDIR of opexp
 | RMEM of mopnd

#datatype lopnd;
#datatype ropnd;
#datatype opexp;
#datatype lopnd =
#   REG of register
# | MEM of {accesssize: size, mop: opexp}
#datatype ropnd =
#   RLOP of lopnd
# | IMM8 of 8
# | IMM16 of 16
# | IMM32 of 32
# | IMM64 of 64
#datatype opexp =
#   ESUM of { a: opexp, b:opexp }
# | EPROD of { a: opexp, b:opexp }
# | EOPND of ropnd
# | IMM of {sizeinbits: int, value: int}
# | BIN of {op: string, left:opnd, right:opnd}
#datatype lval =
# | LMEM of {accesssize: int, mop: opexp}
# | LREG of {sizeinbits: int, reg: register}
#datatype rval =
# | RMEM of {accesssize: int, mop: opexp}
# | RVAL of opexp

val rA = 0
val rC = 1
val rD = 2
val rB = 3
val rSP = 4
val rBP = 5
val rSI = 6
val rDI = 7

type binop = { l:lopnd, r:ropnd}

datatype insn =
   MOV of binop
 | ADD of binop
 | SUB of binop
 | MUL of binop
 | DIV of binop

# Example of bit-patterns
dec /0 ['mod:2 000 rm:3'] = update @{mod=mod, rm=rm, reg/opcode=1}
dec /r ['mod:2 reg/opcode:3 rm:3'] = update @{mod=mod, reg/opcode=reg/opcode, rm=rm}

val fromEnum i =
   case i of
      '0000': RAX
    | '0001': RBX

dec imm8 ['byte:8'] = return (IMM8 {value=byte})
dec imm16 ['byte1:8' 'byte2:8'] = return (IMM16 {value=byte1 ^ byte2})
dec imm32 ['byte1:8' 'byte2:8' 'byte3:8' 'byte4:8'] =
  return (IMM32 {value=byte1 ^ byte2 ^ byte3 ^ byte4})
dec imm64 ['byte1:8' 'byte2:8' 'byte3:8' 'byte4:8' 'byte5:8' 'byte6:8' 'byte7:8' 'byte8:8'] =
  return (IMM64 {value=byte1 ^ byte2 ^ byte3 ^ byte4 ^ byte5 ^ byte6 ^ byte7 ^ byte8})

# The 's' action reads one bit and updates the monadic state
dec s ['sizeBit:1'] = let
   val sizeBit =
      case sizeBit of
         '0': B
       | '1': W
   val someTag =
      case sizeBit of
         '0': W
       | '1': B
in
   update {size=someTag}
end

# `imm` is a monadic action that reads 8 or 16 bits, depending on the current
# state
val imm = do
   sizeTag <- query $size;
   case sizeTag of
      B: imm8
    | W: imm16
end

val regAll num size =
   case num of
        0: (case size of
	         DQW: XMM0
	       |  QW: RAX
	       |  DW: EAX
	       |   W: AX
	       |   B: AL)
     |  1: (case size of
	         DQW: XMM1
	       |  QW: RCX
	       |  DW: ECX
	       |   W: CX
	       |   B: CL)
     |  2: (case size of
	         DQW: XMM2
	       |  QW: RDX
	       |  DW: EDX
	       |   W: DX
	       |   B: DL)
     |  3: (case size of
	         DQW: XMM3
	       |  QW: RBX
	       |  DW: EBX
	       |   W: BX
	       |   B: BL)
     |  4: (case size of
	         DQW: XMM4
	       |  QW: RSP
	       |  DW: ESP
	       |   W: SP
	       |   B: AH)
     |  5: (case size of
	         DQW: XMM5
	       |  QW: RBP
	       |  DW: EBP
	       |   W: BP
	       |   B: CH)
     |  6: (case size of
	         DQW: XMM6
	       |  QW: RSI
	       |  DW: ESI
	       |   W: SI
	       |   B: DH)
     |  7: (case size of
	         DQW: XMM7
	       |  QW: RDI
	       |  DW: EDI
	       |   W: DI
	       |   B: BH)
     |  8: (case size of
#	         DQW: XMM0
	          QW: R8
	       |  DW: R8D
	       |   W: R8W
	       |   B: R8L)
     |  8: (case size of
#	         DQW: XMM0
	          QW: R8
	       |  DW: R8D
	       |   W: R8W
	       |   B: R8L)
     |  9: (case size of
#	         DQW: XMM0
	          QW: R10
	       |  DW: R10D
	       |   W: R10W
	       |   B: R10L)
     | 10: (case size of
#	         DQW: XMM0
	          QW: R11
	       |  DW: R11D
	       |   W: R11W
	       |   B: R11L)
     | 11: (case size of
#	         DQW: XMM0
	          QW: R9
	       |  DW: R9D
	       |   W: R9W
	       |   B: R9L)
     | 12: (case size of
#	         DQW: XMM0
	          QW: R12
	       |  DW: R12D
	       |   W: R12W
	       |   B: R12L)
     | 13: (case size of
#	         DQW: XMM0
	          QW: R13
	       |  DW: R13D
	       |   W: R13W
	       |   B: R13L)
     | 14: (case size of
#	         DQW: XMM0
	          QW: R14
	       |  DW: R14D
	       |   W: R14W
	       |   B: R14L)
     | 15: (case size of
#	         DQW: XMM0
	          QW: R15
	       |  DW: R15D
	       |   W: R15W
	       |   B: R15L)
val regHigher num size = regAll (num + 8) size;


val operandSize = do
   rex <- query $rex;
   opndsz <- query $opndsz;
   case ($w rex) of
      '0': (case opndsz of
   	       '0': return DW
   	     | '1': return W)
    | '1': return QW
end

val addressSize = do
   addrsz <- query $addrsz;
   case addrsz of
      '0': return QW
    | '1': return DW
end	

dec sib ['scale:2 index:3 base:3'] = do
   mod <- query $mod;
   rex <- query $rex;
   reg <- case $b rex of 0: return regAll | otherwise: return regHigher;
   aS <- addressSize;
   base_exp <- case base of
   		  '000': return reg rA aS
		| '001': return reg rC aS
		| '010': return reg rD aS
		| '011': return reg rB aS
		| '100': return reg rSP aS
		| '101': (case mod of
			     '00': do
			     	      disp32 <- imm32;
				      return disp32
			     	   end
			   | '01': do
			     	      disp8 <- imm8;
				      return ESUM { a = disp8, b = reg rBP aS }
			     	   end
			   | '10': do
			     	      disp32 <- imm32;
				      return ESUM { a = disp32, b = reg rBP aS }
			     	   end)
		| '110': return reg rSI aS
		| '111': return reg rDI aS;
   case scale of
      '00': (case index of
                '000': return ESUM { a = base_exp, b = reg rA aS }
              | '001': return ESUM { a = base_exp, b = reg rC aS }
              | '010': return ESUM { a = base_exp, b = reg rD aS }
              | '011': return ESUM { a = base_exp, b = reg rB aS }
              | '100': return base_exp
              | '011': return ESUM { a = base_exp, b = reg rB aS }
              | '011': return ESUM { a = base_exp, b = reg rSI aS }
              | '011': return ESUM { a = base_exp, b = reg rDI aS })
    | otherwise: do
    		    scale_exp <- case scale of
		    		    '01': return bits8(2)
				  | '10': return bits8(4)
				  | '11': return bits8(8);
		    case index of
		       '000': return ESUM { a = base_exp, b = EPROD { a = reg rA aS, b = scale_exp } }
		     | '001': return ESUM { a = base_exp, b = EPROD { a = reg rC aS, b = scale_exp } }
		     | '010': return ESUM { a = base_exp, b = EPROD { a = reg rD aS, b = scale_exp } }
		     | '011': return ESUM { a = base_exp, b = EPROD { a = reg rB aS, b = scale_exp } }
		     | '100': return base_exp
		     | '011': return ESUM { a = base_exp, b = EPROD { a = reg rB aS, b = scale_exp } }
		     | '011': return ESUM { a = base_exp, b = EPROD { a = reg rSI aS, b = scale_exp } }
		     | '011': return ESUM { a = base_exp, b = EPROD { a = reg rDI aS, b = scale_exp } }
    		 end
end


val e oS = do
   mod <- query $mod;
   rm <- query $rm;
   oS <- oS;
   aS <- addressSize;
   rex <- query $rex;
   reg <- case $b rex of 0: return regAll | otherwise: return regHigher;
   case mod of
      '00': (case rm of
                '000': return MEM { accesssize = oS, mop = reg rA aS }
	      | '001': return MEM { accesssize = oS, mop = reg rC aS }
	      | '010': return MEM { accesssize = oS, mop = reg rD aS }
	      | '011': return MEM { accesssize = oS, mop = reg rB aS }
	      | '011': do
	      		  sib_exp <- sib;
			  return MEM { accesssize = oS, mop = sib_exp }
		       end
	      | '101': do
	      	          disp32 <- imm32;
			  return MEM { accesssize = oS, mop = disp32 }
	      	       end
	      | '110': return MEM { accesssize = oS, mop = reg rSI aS }
	      | '111': return MEM { accesssize = oS, mop = reg rDI aS })
    | '11': return reg (unsigned rm) oS
    | otherwise: do
    		    disp_exp <- case mod of
		    		   '01': do
			     	            disp8 <- imm8;
				            return disp8
			     	         end
		    		 | '10': do
			     	            disp32 <- imm32;
				            return disp32
			     	         end;
		    case rm of
		       '000': return MEM { accesssize = oS, mop = ESUM { a = reg rA aS, b = disp_exp } }
		     | '001': return MEM { accesssize = oS, mop = ESUM { a = reg rC aS, b = disp_exp } }
		     | '010': return MEM { accesssize = oS, mop = ESUM { a = reg rD aS, b = disp_exp } }
		     | '011': return MEM { accesssize = oS, mop = ESUM { a = reg rB aS, b = disp_exp } }
		     | '011': do
			  sib_exp <- sib;
			  return MEM { accesssize = oS, mop = sib_exp }
		              end
		     | '101': do
			  disp32 <- imm32;
			  return MEM { accesssize = oS, mop = disp32 }
		              end
		     | '110': return MEM { accesssize = oS, mop = ESUM { a = reg rSI aS, b = disp_exp } }
		     | '111': return MEM { accesssize = oS, mop = ESUM { a = reg rDI aS, b = disp_exp } }    
                 end
end

val g oS = do
   register <- query $reg;
   rex <- query $rex;
   reg <- case $b rex of 0: return regAll | otherwise: return regHigher;
   return reg register oS
end

val i oS = do
   oS <- oS;
   case oS of
      B: imm8
    | W: imm16
    | DW: imm32
    | QW: imm64
end

val b = return B
val v = operandSize
val z = do
   oS <- operandSize;
   case oS of
      W: return W
    | DW: return DW
    | QW: return QW
end

val eb = e b
val ev = e v

val gb = g b
val gv = g v

val ib = i b
val iz = i z

val al = return AL
val ax = return AX
val eax = return EAX
val rax = return RAX

val rAX = do
   oS <- operandSize;
   case oS of
      W: return AX
    | DW: return EAX
    | QW: return RAX
end

val r/m8 = do
	e (return B)
end
val r/m16 = do
	e (return W)
end
val r/m32 = do
	e (return DW)
end
val r/m64 = do
	e (return QW)
end

val r16 = do
   reg <- query $reg;
   return (regAll reg 32)
end

val r32 = return EAX
val r64 = return RAX

val add a1 a2 = do
   a1 <- a1;
   a2 <- a2;
   return ADD { l = a1, r = a2 }
end

val mov a1 a2 = do
   a1 <- a1;
   a2 <- a2;
   return MOV { l = a1, r = a2 }
end

val grp0 a b = do
   reg <- query $reg;
   case reg of
      '000': return add a b
end


dec [0x00 /r] = add eb gb
dec [0x01 /r] = add ev gv
dec [0x02 /r] = add gb eb
dec [0x03 /r] = add gv ev
dec [0x04] = add al ib
dec [0x05 /r] = add rAX iz
dec [0x80 /r] = grp0 eb ib
dec [0x81 /r] = grp0 ev iz
dec [0x82 /r] = grp0 eb ib
dec [0x83 /r] = grp0 ev ib

dec [0x04] = add al imm8
dec [0x05] = do
   oS <- operandSize;
   case oS of
      W: return (add ax imm16)
    | DW: return (add eax imm32)
    | QW: return (add rax imm64)
end
dec [0x80 /0] = r/m8 imm8

dec [0x80 /r]
   | opndsz = mov r/m16 r16
   | rexw = mov r/m64 r64
   | otherwise = mov r/m32 r32

dec [0x66 0xC7 /0] | opndsz = mov r16 imm16
   		   | otherwise = mov r32 imm32

dec [0x66] = do update @{opndsz=1}; continue end
dec [0x67] = do update @{addrsz=1}; continue end
dec ['0100 w:1 r:1 x:1 b:1'] = do update @{rex = { w = w, r = r, x = x, b = b }}; continue end

