Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 13 13:49:48 2023
| Host         : pc3407a running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file emission_timing_summary_routed.rpt -pb emission_timing_summary_routed.pb -rpx emission_timing_summary_routed.rpx -warn_on_violation
| Design       : emission
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.810        0.000                      0                  106        0.104        0.000                      0                  106        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             4.810        0.000                      0                  106        0.104        0.000                      0                  106        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.627ns (33.452%)  route 3.237ns (66.548%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.706     8.982    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.355     9.337 r  l/trans/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.616     9.954    l_n_1
    SLICE_X8Y44          FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)       -0.252    14.764    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tempo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.432ns (29.751%)  route 3.381ns (70.249%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 f  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 r  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.602     8.196    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     8.320 r  l/trans/tempo[9]_i_2/O
                         net (fo=10, routed)          0.865     9.185    l/trans/tempo[9]_i_2_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.154     9.339 r  l/trans/tempo[5]_i_1/O
                         net (fo=1, routed)           0.565     9.904    l/trans/p_0_in[5]
    SLICE_X11Y44         FDCE                                         r  l/trans/tempo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    l/trans/CLK
    SLICE_X11Y44         FDCE                                         r  l/trans/tempo_reg[5]/C
                         clock pessimism              0.276    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)       -0.250    14.783    l/trans/tempo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.598ns (33.326%)  route 3.197ns (66.674%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.326     9.098 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.788     9.885    l_n_16
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.169    14.848    cptr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.598ns (33.326%)  route 3.197ns (66.674%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.326     9.098 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.788     9.885    l_n_16
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.169    14.848    cptr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.598ns (33.326%)  route 3.197ns (66.674%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.326     9.098 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.788     9.885    l_n_16
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.169    14.848    cptr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.598ns (33.326%)  route 3.197ns (66.674%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.326     9.098 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.788     9.885    l_n_16
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.169    14.848    cptr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_crc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.591ns (35.107%)  route 2.941ns (64.893%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.319     9.091 r  l/trans/reg_crc[7]_i_1/O
                         net (fo=8, routed)           0.532     9.622    l_n_15
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[4]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.429    14.601    reg_crc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_crc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.591ns (35.107%)  route 2.941ns (64.893%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.319     9.091 r  l/trans/reg_crc[7]_i_1/O
                         net (fo=8, routed)           0.532     9.622    l_n_15
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[5]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.429    14.601    reg_crc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_crc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.591ns (35.107%)  route 2.941ns (64.893%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.319     9.091 r  l/trans/reg_crc[7]_i_1/O
                         net (fo=8, routed)           0.532     9.622    l_n_15
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[6]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.429    14.601    reg_crc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_crc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.591ns (35.258%)  route 2.921ns (64.742%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  l/trans/tempo_reg[3]/Q
                         net (fo=4, routed)           0.748     6.317    l/trans/tempo_reg[3]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.321     6.638 r  l/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.602     7.239    l/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.355     7.594 f  l/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=7, routed)           0.564     8.159    l/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.277 r  l/trans/FSM_sequential_current_state[2]_i_3/O
                         net (fo=8, routed)           0.495     8.772    l/trans/ready_tx_Q_reg
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.319     9.091 r  l/trans/reg_crc[7]_i_1/O
                         net (fo=8, routed)           0.512     9.603    l_n_15
    SLICE_X10Y45         FDCE                                         r  reg_crc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  reg_crc_reg[2]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y45         FDCE (Setup_fdce_C_CE)      -0.393    14.637    reg_crc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cptr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  cptr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cptr_addr_reg[2]/Q
                         net (fo=6, routed)           0.181     1.795    mem/Q[2]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reg_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  reg_crc_reg[5]/Q
                         net (fo=4, routed)           0.090     1.680    l/trans/reg_reg[7]_0[5]
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.725 r  l/trans/reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    l/trans/p_1_in[5]
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    l/trans/CLK
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[5]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.121     1.583    l/trans/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cptr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.263%)  route 0.224ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y45          FDCE                                         r  cptr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  cptr_addr_reg[6]/Q
                         net (fo=4, routed)           0.224     1.837    mem/Q[6]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reg_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.950%)  route 0.146ns (44.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  reg_crc_reg[6]/Q
                         net (fo=4, routed)           0.146     1.737    l/trans/reg_reg[7]_0[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  l/trans/reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.782    l/trans/p_1_in[6]
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    l/trans/CLK
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[6]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.121     1.583    l/trans/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 l/trans/tempo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tempo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.039%)  route 0.178ns (48.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    l/trans/CLK
    SLICE_X9Y44          FDCE                                         r  l/trans/tempo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  l/trans/tempo_reg[0]/Q
                         net (fo=7, routed)           0.178     1.769    l/trans/tempo_reg[0]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  l/trans/tempo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    l/trans/p_0_in[4]
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/tempo_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.121     1.606    l/trans/tempo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cptr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.570%)  route 0.297ns (64.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cptr_addr_reg[1]/Q
                         net (fo=7, routed)           0.297     1.911    mem/Q[1]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cptr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.444%)  route 0.299ns (64.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  cptr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cptr_addr_reg[4]/Q
                         net (fo=4, routed)           0.299     1.913    mem/Q[4]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cptr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.020%)  route 0.275ns (64.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  cptr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.148     1.598 r  cptr_addr_reg[3]/Q
                         net (fo=5, routed)           0.275     1.873    mem/Q[3]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.638    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cptr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.272%)  route 0.162ns (43.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cptr_addr_reg[0]/Q
                         net (fo=8, routed)           0.162     1.777    l/trans/Q[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  l/trans/cptr_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    l_n_10
    SLICE_X8Y47          FDCE                                         r  cptr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  cptr_addr_reg[4]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120     1.586    cptr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reg_crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.925%)  route 0.187ns (50.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  reg_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  reg_crc_reg[4]/Q
                         net (fo=3, routed)           0.187     1.777    l/trans/reg_reg[7]_0[4]
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  l/trans/reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    l/trans/p_1_in[4]
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    l/trans/CLK
    SLICE_X10Y46         FDCE                                         r  l/trans/reg_reg[4]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.121     1.583    l/trans/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   mem/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y44    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y44    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y44    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y48    cptr_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y48    cptr_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    cptr_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    cptr_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    cptr_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y48    cptr_addr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.976ns (56.643%)  route 3.808ns (43.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  rts_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.259    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.784 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.784    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.958ns (56.556%)  route 3.808ns (43.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  status_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.258    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.766 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.766    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.427ns (54.899%)  route 1.172ns (45.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  status_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.390    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.600 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.600    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.445ns (55.200%)  route 1.172ns (44.800%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rts_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.391    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.617 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.617    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.099ns  (logic 4.399ns (43.562%)  route 5.700ns (56.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.327     6.935    current_state[1]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.153     7.088 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.373    11.461    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.728    15.190 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.190    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 3.972ns (46.956%)  route 4.487ns (53.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.570     5.091    l/trans/CLK
    SLICE_X9Y47          FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           4.487    10.034    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.550 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    13.550    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.475ns (57.389%)  route 3.322ns (42.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.150    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  l/recept/reg_reg[1]/Q
                         net (fo=2, routed)           0.683     6.252    l/recept/reg_reg_n_0_[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.324     6.576 r  l/recept/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.639     9.216    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    12.947 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.947    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 4.452ns (58.100%)  route 3.211ns (41.900%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          0.942     6.512    l/recept/current_state[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.325     6.837 r  l/recept/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.269     9.106    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708    12.814 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.814    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.611ns  (logic 4.447ns (58.423%)  route 3.164ns (41.577%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.082     6.652    l/recept/current_state[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.325     6.977 r  l/recept/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.083     9.060    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    12.762 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.762    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.232ns (58.256%)  route 3.033ns (41.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          0.942     6.512    l/recept/current_state[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.299     6.811 r  l/recept/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091     8.902    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.417 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.417    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 4.222ns (58.301%)  route 3.020ns (41.699%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.082     6.652    l/recept/current_state[1]
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.299     6.951 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.938     8.889    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.393 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.393    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.318ns (61.017%)  route 2.759ns (38.983%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.150    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  l/recept/reg_reg[0]/Q
                         net (fo=2, routed)           0.654     6.260    l/recept/data_rx[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.149     6.409 r  l/recept/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.105     8.514    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713    12.227 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.227    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.457ns (63.131%)  route 2.603ns (36.869%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          0.903     6.473    l/recept/current_state[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.327     6.800 r  l/recept/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.500    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    12.211 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.211    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.227ns (62.154%)  route 2.574ns (37.846%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.151    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          0.903     6.473    l/recept/current_state[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.299     6.772 r  l/recept/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.443    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.952 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.952    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/recept/reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.388ns (73.245%)  route 0.507ns (26.755%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  l/recept/reg_reg[2]/Q
                         net (fo=2, routed)           0.150     1.764    l/recept/reg_reg_n_0_[2]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  l/recept/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.165    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.367 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.367    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.459ns (71.949%)  route 0.569ns (28.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  l/recept/reg_reg[4]/Q
                         net (fo=2, routed)           0.221     1.834    l/recept/reg_reg_n_0_[4]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.046     1.880 r  l/recept/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.228    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     3.500 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.500    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.436ns (70.706%)  route 0.595ns (29.294%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  l/recept/reg_reg[3]/Q
                         net (fo=2, routed)           0.253     1.853    l/recept/reg_reg_n_0_[3]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.098     1.951 r  l/recept/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.293    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.503 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.503    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.456ns (66.164%)  route 0.745ns (33.836%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  l/recept/reg_reg[0]/Q
                         net (fo=2, routed)           0.224     1.837    l/recept/data_rx[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.042     1.879 r  l/recept/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.400    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     3.673 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.673    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.442ns (64.331%)  route 0.799ns (35.669%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  l/recept/reg_reg[5]/Q
                         net (fo=2, routed)           0.297     1.897    l/recept/reg_reg_n_0_[5]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.098     1.995 r  l/recept/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.497    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.713 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.713    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.491ns (65.560%)  route 0.783ns (34.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  l/recept/reg_reg[7]/Q
                         net (fo=2, routed)           0.280     1.880    l/recept/reg_reg_n_0_[7]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.099     1.979 r  l/recept/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.482    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     3.746 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.746    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.454ns (62.019%)  route 0.891ns (37.981%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  l/recept/reg_reg[6]/Q
                         net (fo=2, routed)           0.303     1.916    l/recept/reg_reg_n_0_[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.044     1.960 r  l/recept/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.548    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     3.817 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.817    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.432ns (60.585%)  route 0.932ns (39.415%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.590     1.473    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.128     1.601 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          0.479     2.080    l/recept/current_state[1]
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.099     2.179 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.632    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.837 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.837    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.518ns (60.316%)  route 0.998ns (39.684%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  l/recept/reg_reg[1]/Q
                         net (fo=2, routed)           0.239     1.839    l/recept/reg_reg_n_0_[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.097     1.936 r  l/recept/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.696    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     3.988 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.988    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.057ns  (logic 1.358ns (44.424%)  route 1.699ns (55.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.450    l/trans/CLK
    SLICE_X9Y47          FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.591 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           1.699     3.290    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.507 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.507    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            l/recept/reg_rx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.453ns (23.216%)  route 4.807ns (76.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rxd_IBUF_inst/O
                         net (fo=1, routed)           4.807     6.260    l/recept/reg_rx_reg[1]_0[0]
    SLICE_X1Y15          FDPE                                         r  l/recept/reg_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.513     4.854    l/recept/CLK
    SLICE_X1Y15          FDPE                                         r  l/recept/reg_rx_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            mem/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.565ns (28.458%)  route 3.935ns (71.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.393     4.835    mem/pwropt_1
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.124     4.959 r  mem/data_reg_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.542     5.500    mem/data_reg_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.494     4.835    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            cptr_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.460%)  route 3.451ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.451     4.892    btnc_IBUF
    SLICE_X8Y45          FDCE                                         f  cptr_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X8Y45          FDCE                                         r  cptr_addr_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.460%)  route 3.451ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.451     4.892    btnc_IBUF
    SLICE_X9Y45          FDCE                                         f  reg_crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  reg_crc_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.460%)  route 3.451ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.451     4.892    btnc_IBUF
    SLICE_X9Y45          FDCE                                         f  reg_crc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  reg_crc_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.460%)  route 3.451ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.451     4.892    btnc_IBUF
    SLICE_X9Y45          FDCE                                         f  reg_crc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  reg_crc_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            cptr_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.557%)  route 3.435ns (70.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.435     4.876    btnc_IBUF
    SLICE_X8Y48          FDCE                                         f  cptr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            cptr_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.557%)  route 3.435ns (70.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.435     4.876    btnc_IBUF
    SLICE_X8Y48          FDCE                                         f  cptr_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            cptr_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.557%)  route 3.435ns (70.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.435     4.876    btnc_IBUF
    SLICE_X8Y48          FDCE                                         f  cptr_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            cptr_addr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.557%)  route 3.435ns (70.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          3.435     4.876    btnc_IBUF
    SLICE_X8Y48          FDCE                                         f  cptr_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  cptr_addr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.210ns (32.932%)  route 0.427ns (67.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.427     0.636    l/recept/btnc_IBUF
    SLICE_X1Y14          FDCE                                         f  l/recept/tempo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/tempo_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.253%)  route 0.461ns (68.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.461     0.670    l/recept/btnc_IBUF
    SLICE_X2Y15          FDCE                                         f  l/recept/tempo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X2Y15          FDCE                                         r  l/recept/tempo_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.253%)  route 0.461ns (68.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.461     0.670    l/recept/btnc_IBUF
    SLICE_X2Y15          FDCE                                         f  l/recept/tempo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X2Y15          FDCE                                         r  l/recept/tempo_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[6]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.253%)  route 0.461ns (68.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.461     0.670    l/recept/btnc_IBUF
    SLICE_X2Y15          FDCE                                         f  l/recept/tempo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X2Y15          FDCE                                         r  l/recept/tempo_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_rx_reg[0]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.210ns (29.639%)  route 0.497ns (70.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.497     0.707    l/recept/btnc_IBUF
    SLICE_X1Y15          FDPE                                         f  l/recept/reg_rx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X1Y15          FDPE                                         r  l/recept/reg_rx_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_rx_reg[1]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.210ns (29.639%)  route 0.497ns (70.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.497     0.707    l/recept/btnc_IBUF
    SLICE_X1Y15          FDPE                                         f  l/recept/reg_rx_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X1Y15          FDPE                                         r  l/recept/reg_rx_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.457%)  route 0.502ns (70.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.502     0.711    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[1]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.457%)  route 0.502ns (70.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.502     0.711    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.457%)  route 0.502ns (70.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.502     0.711    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[7]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.457%)  route 0.502ns (70.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.502     0.711    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[7]/C





