# RISC-V
This is an implementation of the pipelined RISC-V architecture, which supports all RV32I instructions  


### Programming Language 

This project is implemented using verilog; a hardware descriptive language.


### Supported Instructions



