(kicad_pcb (version 4) (host pcbnew no-vcs-found-product)

  (general
    (links 41)
    (no_connects 41)
    (area 99.949999 99.949999 185.049493 154.050001)
    (thickness 1.6)
    (drawings 4)
    (tracks 0)
    (zones 0)
    (modules 6)
    (nets 40)
  )

  (page A4)
  (title_block
    (title "96Boards Sensors")
    (date 2015-08-08)
    (rev A)
    (company "Linaro Ltd")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user hide)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.381)
    (user_trace_width 0.635)
    (trace_clearance 0.1778)
    (zone_clearance 0.508)
    (zone_45_only yes)
    (trace_min 0.1778)
    (segment_width 0.2)
    (edge_width 0.1)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 3 3)
    (pad_drill 2.5)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 100 100)
    (grid_origin 100 100)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010ef_80000001)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers))
  )

  (net 0 "")
  (net 1 +1V8)
  (net 2 GND)
  (net 3 +5V)
  (net 4 96UART1_TX)
  (net 5 96UART1_RX)
  (net 6 I2C0_SCL)
  (net 7 I2C0_SDA)
  (net 8 I2C1_SCL)
  (net 9 I2C1_SDA)
  (net 10 GPIO-A)
  (net 11 GPIO-C)
  (net 12 GPIO-B)
  (net 13 GPIO-D)
  (net 14 96UART0_TX)
  (net 15 96UART0_RX)
  (net 16 96UART0_RTS)
  (net 17 96UART0_CTS)
  (net 18 PWR_BTN_N)
  (net 19 RST_BTN_N)
  (net 20 SPI0_CLK)
  (net 21 SPI0_MISO)
  (net 22 SPI0_SS)
  (net 23 SPI0_MOSI)
  (net 24 GPIO-K)
  (net 25 GPIO-L)
  (net 26 GPIO-E)
  (net 27 GPIO-F)
  (net 28 GPIO-G)
  (net 29 GPIO-H)
  (net 30 SYS_DCIN)
  (net 31 PCM_CLK)
  (net 32 PCM_D0)
  (net 33 PCM_DI)
  (net 34 GPIO-J)
  (net 35 GPIO-I)
  (net 36 SPI0_DIN)
  (net 37 SPI0_CS)
  (net 38 PCM_FS)
  (net 39 SPI0_DOUT)

  (net_class Default "This is the default net class."
    (clearance 0.1778)
    (trace_width 0.254)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net 96UART0_CTS)
    (add_net 96UART0_RTS)
    (add_net 96UART0_RX)
    (add_net 96UART0_TX)
    (add_net 96UART1_RX)
    (add_net 96UART1_TX)
    (add_net GPIO-A)
    (add_net GPIO-B)
    (add_net GPIO-C)
    (add_net GPIO-D)
    (add_net GPIO-E)
    (add_net GPIO-F)
    (add_net GPIO-G)
    (add_net GPIO-H)
    (add_net GPIO-I)
    (add_net GPIO-J)
    (add_net GPIO-K)
    (add_net GPIO-L)
    (add_net I2C0_SCL)
    (add_net I2C0_SDA)
    (add_net I2C1_SCL)
    (add_net I2C1_SDA)
    (add_net PCM_CLK)
    (add_net PCM_D0)
    (add_net PCM_DI)
    (add_net PCM_FS)
    (add_net PWR_BTN_N)
    (add_net RST_BTN_N)
    (add_net SPI0_CLK)
    (add_net SPI0_CS)
    (add_net SPI0_DIN)
    (add_net SPI0_DOUT)
    (add_net SPI0_MISO)
    (add_net SPI0_MOSI)
    (add_net SPI0_SS)
    (add_net SYS_DCIN)
  )

  (net_class Power ""
    (clearance 0.1778)
    (trace_width 0.381)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V8)
    (add_net +5V)
    (add_net GND)
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55DECD77) (tstamp 55DED4DA)
    (at 181 138)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 -2.5) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C6917D) (tstamp 55C692F9)
    (at 104 135.5)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C6917D) (tstamp 55C69203)
    (at 181 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C743C8) (tstamp 55C691E1)
    (at 104 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module 96boards-grove:Socket_Strip_SMD_2x20_Pitch2mm (layer B.Cu) (tedit 55DECF35) (tstamp 55DED247)
    (at 110 105 270)
    (path /55D44709)
    (attr smd)
    (fp_text reference P1 (at 3.85 -18.5 540) (layer B.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)) (justify mirror))
    )
    (fp_text value CONN_02X20 (at -1 2 270) (layer B.Fab) hide
      (effects (font (size 0.5 0.5) (thickness 0.125)) (justify mirror))
    )
    (fp_line (start 3 0.75) (end 3 -38.75) (layer B.SilkS) (width 0.15))
    (fp_line (start 3 -38.75) (end -5 -38.75) (layer B.SilkS) (width 0.15))
    (fp_line (start -5 -38.75) (end -5 0.75) (layer B.SilkS) (width 0.15))
    (fp_line (start -5 0.75) (end 3 0.75) (layer B.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at -1 -37) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
    (pad 33 smd rect (at 1.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 24 GPIO-K))
    (pad 34 smd rect (at -3.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 25 GPIO-L))
    (pad 36 smd rect (at -3.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 30 SYS_DCIN))
    (pad 35 smd rect (at 1.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 1 +1V8))
    (pad 39 smd rect (at 1.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 40 smd rect (at -3.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 38 smd rect (at -3.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 30 SYS_DCIN))
    (pad 37 smd rect (at 1.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 3 +5V))
    (pad 17 smd rect (at 1.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 7 I2C0_SDA))
    (pad 18 smd rect (at -3.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 31 PCM_CLK))
    (pad 20 smd rect (at -3.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 32 PCM_D0))
    (pad 19 smd rect (at 1.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 8 I2C1_SCL))
    (pad 23 smd rect (at 1.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 10 GPIO-A))
    (pad 24 smd rect (at -3.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 12 GPIO-B))
    (pad 22 smd rect (at -3.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 33 PCM_DI))
    (pad 21 smd rect (at 1.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 9 I2C1_SDA))
    (pad 29 smd rect (at 1.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 28 GPIO-G))
    (pad 30 smd rect (at -3.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 29 GPIO-H))
    (pad 32 smd rect (at -3.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 34 GPIO-J))
    (pad 31 smd rect (at 1.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 35 GPIO-I))
    (pad 27 smd rect (at 1.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 26 GPIO-E))
    (pad 28 smd rect (at -3.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 27 GPIO-F))
    (pad 26 smd rect (at -3.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 13 GPIO-D))
    (pad 25 smd rect (at 1.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 11 GPIO-C))
    (pad 9 smd rect (at 1.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 16 96UART0_RTS))
    (pad 10 smd rect (at -3.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 36 SPI0_DIN))
    (pad 12 smd rect (at -3.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 37 SPI0_CS))
    (pad 11 smd rect (at 1.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 4 96UART1_TX))
    (pad 15 smd rect (at 1.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 6 I2C0_SCL))
    (pad 16 smd rect (at -3.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 38 PCM_FS))
    (pad 14 smd rect (at -3.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 39 SPI0_DOUT))
    (pad 13 smd rect (at 1.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 5 96UART1_RX))
    (pad 5 smd rect (at 1.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 14 96UART0_TX))
    (pad 6 smd rect (at -3.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 19 RST_BTN_N))
    (pad 8 smd rect (at -3.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 20 SPI0_CLK))
    (pad 7 smd rect (at 1.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 15 96UART0_RX))
    (pad 3 smd rect (at 1.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 17 96UART0_CTS))
    (pad 4 smd rect (at -3.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 18 PWR_BTN_N))
    (pad 2 smd rect (at -3.25 0) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 1 smd rect (at 1.25 0) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad "" np_thru_hole circle (at -1 -1) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
  )

  (module 96boards-grove:Pin_Header_SMD_2x20_Pitch2mm (layer F.Cu) (tedit 55DECF4A) (tstamp 55DED279)
    (at 110 105 90)
    (path /55D48226)
    (fp_text reference P2 (at -4 0 360) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_02X20 (at 1 -2 90) (layer F.Fab) hide
      (effects (font (size 0.5 0.5) (thickness 0.125)))
    )
    (fp_line (start -3 -0.75) (end -3 38.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 38.75) (end 5 38.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 38.75) (end 5 -0.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 -0.75) (end -3 -0.75) (layer F.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at 1 37) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
    (pad 33 smd rect (at -1.25 32) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 24 GPIO-K))
    (pad 34 smd rect (at 3.25 32) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 25 GPIO-L))
    (pad 36 smd rect (at 3.25 34) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 30 SYS_DCIN))
    (pad 35 smd rect (at -1.25 34) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 1 +1V8))
    (pad 39 smd rect (at -1.25 38) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 40 smd rect (at 3.25 38) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 38 smd rect (at 3.25 36) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 30 SYS_DCIN))
    (pad 37 smd rect (at -1.25 36) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 3 +5V))
    (pad 17 smd rect (at -1.25 16) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 7 I2C0_SDA))
    (pad 18 smd rect (at 3.25 16) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 31 PCM_CLK))
    (pad 20 smd rect (at 3.25 18) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 32 PCM_D0))
    (pad 19 smd rect (at -1.25 18) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 8 I2C1_SCL))
    (pad 23 smd rect (at -1.25 22) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 10 GPIO-A))
    (pad 24 smd rect (at 3.25 22) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 12 GPIO-B))
    (pad 22 smd rect (at 3.25 20) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 33 PCM_DI))
    (pad 21 smd rect (at -1.25 20) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 9 I2C1_SDA))
    (pad 29 smd rect (at -1.25 28) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 28 GPIO-G))
    (pad 30 smd rect (at 3.25 28) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 29 GPIO-H))
    (pad 32 smd rect (at 3.25 30) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 34 GPIO-J))
    (pad 31 smd rect (at -1.25 30) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 35 GPIO-I))
    (pad 27 smd rect (at -1.25 26) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 26 GPIO-E))
    (pad 28 smd rect (at 3.25 26) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 27 GPIO-F))
    (pad 26 smd rect (at 3.25 24) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 13 GPIO-D))
    (pad 25 smd rect (at -1.25 24) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 11 GPIO-C))
    (pad 9 smd rect (at -1.25 8) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 16 96UART0_RTS))
    (pad 10 smd rect (at 3.25 8) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 21 SPI0_MISO))
    (pad 12 smd rect (at 3.25 10) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 22 SPI0_SS))
    (pad 11 smd rect (at -1.25 10) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 4 96UART1_TX))
    (pad 15 smd rect (at -1.25 14) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 6 I2C0_SCL))
    (pad 16 smd rect (at 3.25 14) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 38 PCM_FS))
    (pad 14 smd rect (at 3.25 12) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 23 SPI0_MOSI))
    (pad 13 smd rect (at -1.25 12) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 5 96UART1_RX))
    (pad 5 smd rect (at -1.25 4) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 14 96UART0_TX))
    (pad 6 smd rect (at 3.25 4) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 19 RST_BTN_N))
    (pad 8 smd rect (at 3.25 6) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 20 SPI0_CLK))
    (pad 7 smd rect (at -1.25 6) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 15 96UART0_RX))
    (pad 3 smd rect (at -1.25 2) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 17 96UART0_CTS))
    (pad 4 smd rect (at 3.25 2) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 18 PWR_BTN_N))
    (pad 2 smd rect (at 3.25 0) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 1 smd rect (at -1.25 0) (size 0.89 3) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad "" np_thru_hole circle (at 1 1) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
  )

  (gr_line (start 100 154) (end 100 100) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 184.999492 154) (end 100 154) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 184.999492 100) (end 184.999492 154) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 100) (end 184.999492 100) (angle 90) (layer Edge.Cuts) (width 0.1))

)
