irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 24, 2023 at 10:52:23 CST
irun
	-timescale 1ns/1fs
	-override_precision
	-sdf_precision 1fs
	TESTBED.v
	-define GATE_TOP
	-define FUNC
	-debug
	-loadpli1 debpli:novas_pli_boot
	-v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v
file: TESTBED.v
    $fscanf(fp_r, "%d %d %d %d %d %d %d %d",px, py, qx, qy, prime, a, ans_x, ans_y);
          |
ncvlog: *W,NOSYST (PATTERN.v,103|10): System function '$fscanf' invoked as a task. Return value will be ignored.
(`include file: PATTERN.v line 103, file: TESTBED.v line 29)
		Caching library 'umc18_neg' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFSX1 out_valid_reg ( .D(n2622), .CK(clk), .SN(rst_n), .QN(out_valid) );
                     |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,392|21): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,8262): Q

  ADDHXL U414 ( .A(n1417), .B(n1416), .S(n1422) );
            |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,449|12): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2898): CO

  ADDFX1 U551 ( .A(n1405), .B(n1404), .CI(n1403), .S(n1406) );
            |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,590|12): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2458): CO

  ADDHXL U633 ( .A(n1374), .B(n1373), .S(n1335) );
            |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,674|12): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2898): CO

  ADDFX1 U741 ( .A(n528), .B(n527), .CI(n526), .S(n700) );
            |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,784|12): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2458): CO

  ADDFX1 U996 ( .A(n793), .B(n881), .CI(n826), .CO(n794) );
            |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,1048|12): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2458): S

  ADDFX1 U1132 ( .A(n519), .B(n518), .CI(n517), .S(n524) );
             |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,1184|13): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2458): CO

  ADDFXL U1458 ( .A(n1399), .B(n1398), .CI(n1397), .S(n1404) );
             |
ncelab: *W,CUVWSP (./EC_TOP_SYN.v,1525|13): 1 output port was not connected:
ncelab: (/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v,2680): CO

	Top level design units:
		TESTBED
ncelab: *W,CUSFNF: The SDF file "EC_TOP_SYN.sdf" not found..
		$sdf_annotate("EC_TOP_SYN.sdf", My_DESIGN);
		            |
ncelab: *W,CUSSTI (./TESTBED.v,46|14): This SDF System Task will be Ignored..
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 2414     107
		UDPs:                     131       2
		Primitives:              3775       8
		Timing outputs:          2554     118
		Registers:                 90      30
		Scalar wires:            2891       -
		Expanded wires:            36       6
		Always blocks:              1       1
		Initial blocks:             4       4
		Timing checks:            594     134
		Delayed tcheck signals:   198      68
		Simulation timescale:     1fs
	Writing initial simulation snapshot: worklib.TESTBED:v
Loading snapshot worklib.TESTBED:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'EC_TOP_SYN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.

Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):103950 PS, negedge D:103050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8113
           Scope: TESTBED.My_DESIGN.s_down_reg_5_
            Time: 103950 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):103950 PS, negedge D:103050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8052
           Scope: TESTBED.My_DESIGN.s_down_reg_2_
            Time: 103950 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):103950 PS, posedge D:104050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8112
           Scope: TESTBED.My_DESIGN.s_down_reg_5_
            Time: 104050 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):103950 PS, negedge D:104050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8113
           Scope: TESTBED.My_DESIGN.s_down_reg_4_
            Time: 104050 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):103950 PS, negedge D:104050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8052
           Scope: TESTBED.My_DESIGN.s_down_reg_1_
            Time: 104050 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):122850 PS, posedge D:122050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8112
           Scope: TESTBED.My_DESIGN.s_down_reg_5_
            Time: 122850 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):122850 PS, posedge D:122050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8112
           Scope: TESTBED.My_DESIGN.s_down_reg_4_
            Time: 122850 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):122850 PS, negedge D:121950 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8235
           Scope: TESTBED.My_DESIGN.s_up_reg_2_
            Time: 122850 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):122850 PS, negedge D:121950 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8174
           Scope: TESTBED.My_DESIGN.s_up_reg_1_
            Time: 122850 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):122850 PS, posedge D:122050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8051
           Scope: TESTBED.My_DESIGN.s_down_reg_0_
            Time: 122850 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):141750 PS, negedge D:141050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8113
           Scope: TESTBED.My_DESIGN.s_down_reg_5_
            Time: 141750 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):141750 PS, negedge D:141050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8113
           Scope: TESTBED.My_DESIGN.s_down_reg_4_
            Time: 141750 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):141750 PS, posedge D:142050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8112
           Scope: TESTBED.My_DESIGN.s_down_reg_5_
            Time: 142050 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):141750 PS, posedge D:142050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8112
           Scope: TESTBED.My_DESIGN.s_down_reg_4_
            Time: 142050 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):141750 PS, posedge D:142050 PS,  1.000000 : 1 NS,  0.500000 : 500 PS );
            File: /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v, line = 8051
           Scope: TESTBED.My_DESIGN.s_down_reg_2_
            Time: 142050 PS

--------------------------------------------------------------------
                     PATTERN #          1  FAILED!!!                         
--------------------------------------------------------------------
P:(Px, Py), Q:(Qx, Qy) = ( 1,  1), ( 1,  1). Prime, a = ( 3,  1)
Ans: R:(Rx, Ry) = ( 2,  0), Yours: ( x,  x)
--------------------------------------------------------------------
Simulation complete via $finish(1) at time 226800 PS + 0
./PATTERN.v:150 		$finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Apr 24, 2023 at 10:52:24 CST  (total: 00:00:01)
