
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/led_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data8_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1_2'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:data8_ip:1.0'. The one found in IP location '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data8_ip_1.0' will take precedence over the same IP in locations: 
   /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data8_ip_1_1
   /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data8_ip_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:data16_ip:1.0'. The one found in IP location '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1.0' will take precedence over the same IP in locations: 
   /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1_2
   /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1
   /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/ip_repo/data16_ip_1_1
Command: synth_design -top system_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2582.641 ; gain = 0.000 ; free physical = 98 ; free virtual = 3771
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'led_4bits_tri_iobuf_0' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'led_4bits_tri_iobuf_1' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:124]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'led_4bits_tri_iobuf_2' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:131]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'led_4bits_tri_iobuf_3' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:138]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_0' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:145]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_1' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:152]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_10' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:159]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_11' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:166]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_2' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:173]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_3' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:180]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_4' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:187]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_5' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:194]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_6' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:201]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_7' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:208]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_8' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:215]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'rgb_led_tri_iobuf_9' of component 'IOBUF' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:222]
INFO: [Synth 8-3491] module 'system' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1583' bound to instance 'system_i' of component 'system' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:229]
INFO: [Synth 8-638] synthesizing module 'system' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1604]
INFO: [Synth 8-3491] module 'system_axi_gpio_0_1' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'system_axi_gpio_0_1' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1930]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_gpio_0_1_stub.vhdl:34]
INFO: [Synth 8-3491] module 'system_axi_gpio_1_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'system_axi_gpio_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_gpio_1_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'system_axi_uartlite_0_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'system_axi_uartlite_0_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1982]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_clk_wiz_1_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'system_clk_wiz_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:2007]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'system_mdm_1_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'system_mdm_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:2014]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_microblaze_0_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'system_microblaze_0_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:2027]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (2#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (3#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (4#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (5#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:922]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (6#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:343]
INFO: [Synth 8-3491] module 'system_dlmb_bram_if_cntlr_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'system_dlmb_bram_if_cntlr_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:557]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_dlmb_v10_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'system_dlmb_v10_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:611]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_ilmb_bram_if_cntlr_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'system_ilmb_bram_if_cntlr_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:639]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ilmb_v10_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'system_ilmb_v10_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:693]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_lmb_bram_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'system_lmb_bram_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:721]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (7#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:343]
INFO: [Synth 8-3491] module 'system_rst_clk_wiz_1_100M_0' declared at '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'system_rst_clk_wiz_1_100M_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:2189]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/.Xil/Vivado-4618-pablo-MAX-G0101/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'system' (8#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/synth/system.vhd:1604]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (9#1) [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/hdl/system_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.641 ; gain = 0.000 ; free physical = 220 ; free virtual = 3274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.641 ; gain = 0.000 ; free physical = 215 ; free virtual = 3272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.641 ; gain = 0.000 ; free physical = 215 ; free virtual = 3272
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2582.641 ; gain = 0.000 ; free physical = 982 ; free virtual = 4054
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc:84]
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.srcs/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.547 ; gain = 0.000 ; free physical = 902 ; free virtual = 4028
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.547 ; gain = 0.000 ; free physical = 902 ; free virtual = 4029
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 967 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 967 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_gpio_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 967 ; free virtual = 4099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 967 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 961 ; free virtual = 4099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 828 ; free virtual = 3979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 828 ; free virtual = 3978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 827 ; free virtual = 3978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 820 ; free virtual = 3979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 820 ; free virtual = 3979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 814 ; free virtual = 3976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 812 ; free virtual = 3976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 810 ; free virtual = 3974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 810 ; free virtual = 3975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_axi_gpio_0_1         |         1|
|3     |system_axi_gpio_1_0         |         1|
|4     |system_axi_uartlite_0_0     |         1|
|5     |system_clk_wiz_1_0          |         1|
|6     |system_mdm_1_0              |         1|
|7     |system_microblaze_0_0       |         1|
|8     |system_rst_clk_wiz_1_100M_0 |         1|
|9     |system_dlmb_bram_if_cntlr_0 |         1|
|10    |system_dlmb_v10_0           |         1|
|11    |system_ilmb_bram_if_cntlr_0 |         1|
|12    |system_ilmb_v10_0           |         1|
|13    |system_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |system_axi_gpio_0_1_bbox         |     1|
|2     |system_axi_gpio_1_0_bbox         |     1|
|3     |system_axi_uartlite_0_0_bbox     |     1|
|4     |system_clk_wiz_1_0_bbox          |     1|
|5     |system_dlmb_bram_if_cntlr_0_bbox |     1|
|6     |system_dlmb_v10_0_bbox           |     1|
|7     |system_ilmb_bram_if_cntlr_0_bbox |     1|
|8     |system_ilmb_v10_0_bbox           |     1|
|9     |system_lmb_bram_0_bbox           |     1|
|10    |system_mdm_1_0_bbox              |     1|
|11    |system_microblaze_0_0_bbox       |     1|
|12    |system_rst_clk_wiz_1_100M_0_bbox |     1|
|13    |system_xbar_0_bbox               |     1|
|14    |IBUF                             |    10|
|15    |IOBUF                            |    16|
|16    |OBUF                             |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 810 ; free virtual = 3975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2646.547 ; gain = 0.000 ; free physical = 865 ; free virtual = 4026
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.547 ; gain = 63.906 ; free physical = 865 ; free virtual = 4026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.547 ; gain = 0.000 ; free physical = 857 ; free virtual = 4022
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.547 ; gain = 0.000 ; free physical = 885 ; free virtual = 4055
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Synth Design complete, checksum: 3f679c23
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2646.547 ; gain = 64.031 ; free physical = 1023 ; free virtual = 4193
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/micro_2/micro_2.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 12 15:20:18 2022...
