{
  "design": {
    "design_info": {
      "boundary_crc": "0xB58E44D07234A380",
      "device": "xcvc1902-vsva2197-2MP-e-S",
      "gen_directory": "../../../../xm107_64b.gen/sources_1/bd/output_buffer",
      "name": "output_buffer",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "emb_fifo_gen_0": ""
    },
    "interface_ports": {
      "FIFO_READ_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
        "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0"
      },
      "FIFO_WRITE_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
        "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0"
      }
    },
    "ports": {
      "data_count_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rd_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "output_buffer_rd_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rd_rst_busy_0": {
        "direction": "O"
      },
      "rst_0": {
        "direction": "I"
      },
      "wr_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "output_buffer_wr_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "wr_rst_busy_0": {
        "direction": "O"
      }
    },
    "components": {
      "emb_fifo_gen_0": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "xci_name": "output_buffer_emb_fifo_gen_0_0",
        "xci_path": "ip\\output_buffer_emb_fifo_gen_0_0\\output_buffer_emb_fifo_gen_0_0.xci",
        "inst_hier_path": "emb_fifo_gen_0",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "DATA_COUNT_WIDTH": {
            "value": "0"
          },
          "ENABLE_ALMOST_EMPTY": {
            "value": "false"
          },
          "ENABLE_ALMOST_FULL": {
            "value": "false"
          },
          "ENABLE_OVERFLOW": {
            "value": "false"
          },
          "ENABLE_PROGRAMMABLE_EMPTY": {
            "value": "false"
          },
          "ENABLE_PROGRAMMABLE_FULL": {
            "value": "false"
          },
          "ENABLE_READ_DATA_COUNT": {
            "value": "false"
          },
          "ENABLE_READ_DATA_VALID": {
            "value": "false"
          },
          "ENABLE_UNDERFLOW": {
            "value": "false"
          },
          "ENABLE_WRITE_ACK": {
            "value": "false"
          },
          "ENABLE_WRITE_DATA_COUNT": {
            "value": "false"
          },
          "FIFO_WRITE_DEPTH": {
            "value": "512"
          },
          "WRITE_DATA_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "FIFO_READ_0_1": {
        "interface_ports": [
          "FIFO_READ_0",
          "emb_fifo_gen_0/FIFO_READ"
        ]
      },
      "FIFO_WRITE_0_1": {
        "interface_ports": [
          "FIFO_WRITE_0",
          "emb_fifo_gen_0/FIFO_WRITE"
        ]
      }
    },
    "nets": {
      "emb_fifo_gen_0_data_count": {
        "ports": [
          "emb_fifo_gen_0/data_count",
          "data_count_0"
        ]
      },
      "emb_fifo_gen_0_rd_rst_busy": {
        "ports": [
          "emb_fifo_gen_0/rd_rst_busy",
          "rd_rst_busy_0"
        ]
      },
      "emb_fifo_gen_0_wr_rst_busy": {
        "ports": [
          "emb_fifo_gen_0/wr_rst_busy",
          "wr_rst_busy_0"
        ]
      },
      "rd_clk_0_1": {
        "ports": [
          "rd_clk_0",
          "emb_fifo_gen_0/rd_clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "emb_fifo_gen_0/rst"
        ]
      },
      "wr_clk_0_1": {
        "ports": [
          "wr_clk_0",
          "emb_fifo_gen_0/wr_clk"
        ]
      }
    }
  }
}