// Seed: 1263217163
module module_0;
  genvar id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1
);
  logic [7:0] id_3;
  tri id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2((id_3)),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_4),
      .id_6(id_3[1]),
      .id_7(id_0),
      .id_8(1),
      .id_9(1),
      .id_10(1)
  );
  logic [7:0] id_7;
  wire id_8;
  assign id_4 = id_7[1] - 1'b0;
  wire id_9;
  wire id_10;
endmodule
