Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Dec  7 23:23:30 2017
| Host         : WP-Linux running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.755        0.000                      0                  301        0.132        0.000                      0                  301        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.755        0.000                      0                  301        0.132        0.000                      0                  301        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_sign_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.890ns (17.684%)  route 4.143ns (82.316%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.677    10.120    i_alu_entity/E[0]
    SLICE_X61Y12         FDRE                                         r  i_alu_entity/s_sign_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.514    14.855    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  i_alu_entity/s_sign_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_alu_entity/s_sign_reg
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.890ns (17.738%)  route 4.127ns (82.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.662    10.105    i_alu_entity/E[0]
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.514    14.855    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_alu_entity/s_result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.890ns (17.738%)  route 4.127ns (82.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.662    10.105    i_alu_entity/E[0]
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.514    14.855    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_alu_entity/s_result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.890ns (17.738%)  route 4.127ns (82.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.662    10.105    i_alu_entity/E[0]
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.514    14.855    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_result_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_alu_entity/s_result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.588ns (30.761%)  route 3.574ns (69.239%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.632     5.153    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_calc_entity_ctrl/s_op2_reg[4]/Q
                         net (fo=6, routed)           1.342     6.951    i_calc_entity_ctrl/s_op2[4]
    SLICE_X57Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.075 r  i_calc_entity_ctrl/s_finished1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.075    i_alu_entity/s_op1_reg[6]_1[2]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.473 r  i_alu_entity/s_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    i_alu_entity/s_finished1_carry_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  i_alu_entity/s_finished1_carry__0/CO[1]
                         net (fo=5, routed)           0.549     8.179    i_calc_entity_ctrl/s_op1_reg[10]_0[0]
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.329     8.508 f  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=12, routed)          1.683    10.192    i_alu_entity/s_progress_reg_1
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.316 r  i_alu_entity/s_result[1]_i_1/O
                         net (fo=1, routed)           0.000    10.316    i_alu_entity/s_result[1]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[1]/C
                         clock pessimism              0.277    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X58Y13         FDRE (Setup_fdre_C_D)        0.029    15.125    i_alu_entity/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.890ns (18.190%)  route 4.003ns (81.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.537     9.980    i_alu_entity/E[0]
    SLICE_X61Y13         FDRE                                         r  i_alu_entity/s_result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  i_alu_entity/s_result_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.874    i_alu_entity/s_result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.890ns (18.190%)  route 4.003ns (81.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.537     9.980    i_alu_entity/E[0]
    SLICE_X61Y13         FDRE                                         r  i_alu_entity/s_result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  i_alu_entity/s_result_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.874    i_alu_entity/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.890ns (18.251%)  route 3.986ns (81.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.521     9.964    i_alu_entity/E[0]
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.874    i_alu_entity/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.890ns (18.251%)  route 3.986ns (81.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.521     9.964    i_alu_entity/E[0]
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.874    i_alu_entity/s_result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.890ns (18.251%)  route 3.986ns (81.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.566     5.087    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=11, routed)          1.763     7.368    i_calc_entity_ctrl/s_regout_reg[10][3]
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.492 r  i_calc_entity_ctrl/s_cntval[6]_i_4/O
                         net (fo=16, routed)          0.845     8.337    i_alu_entity/s_op1_reg[3]_0
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  i_alu_entity/s_overflow_i_2/O
                         net (fo=4, routed)           0.858     9.319    i_calc_entity_ctrl/s_subdiff_reg[12]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=14, routed)          0.521     9.964    i_alu_entity/E[0]
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.874    i_alu_entity/s_result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.590     1.473    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y16         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_dig1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.665    i_io_entity_ctrl/s_dig1_reg[7][4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  i_io_entity_ctrl/s_ss[5]_i_1/O
                         net (fo=1, routed)           0.000     1.710    i_io_entity_ctrl/s_ss[5]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.859     1.986    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.092     1.578    i_io_entity_ctrl/s_ss_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.472    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  i_calc_entity_ctrl/s_dig1_reg[7]/Q
                         net (fo=1, routed)           0.051     1.664    i_io_entity_ctrl/s_dig1_reg[7][6]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.709 r  i_io_entity_ctrl/s_ss[7]_i_2/O
                         net (fo=1, routed)           0.000     1.709    i_io_entity_ctrl/s_ss[7]_i_2_n_0
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.858     1.985    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.577    i_io_entity_ctrl/s_ss_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_alu_entity/s_cntval_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_alu_entity/s_cntval_reg[0]/Q
                         net (fo=13, routed)          0.101     1.690    i_alu_entity/s_cntval_reg_n_0_[0]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  i_alu_entity/s_cntval[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    i_alu_entity/s_cntval[5]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[5]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.582    i_alu_entity/s_cntval_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subdiff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_regout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.562     1.445    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  i_alu_entity/s_subdiff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  i_alu_entity/s_subdiff_reg[10]/Q
                         net (fo=1, routed)           0.051     1.660    i_calc_entity_ctrl/s_subdiff_reg[12]_0[9]
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  i_calc_entity_ctrl/s_regout[10]_i_1/O
                         net (fo=1, routed)           0.000     1.705    i_alu_entity/D[9]
    SLICE_X55Y13         FDRE                                         r  i_alu_entity/s_regout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.832     1.959    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  i_alu_entity/s_regout_reg[10]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091     1.549    i_alu_entity/s_regout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_alu_entity/s_regout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_subdiff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.250ns (79.872%)  route 0.063ns (20.128%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.562     1.445    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  i_alu_entity/s_regout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  i_alu_entity/s_regout_reg[11]/Q
                         net (fo=2, routed)           0.063     1.649    i_alu_entity/s_regout[11]
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  i_alu_entity/minusOp_inferred__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.694    i_alu_entity/minusOp_inferred__0_carry__1_i_1_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.758 r  i_alu_entity/minusOp_inferred__0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.758    i_alu_entity/minusOp[11]
    SLICE_X54Y13         FDRE                                         r  i_alu_entity/s_subdiff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.832     1.959    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  i_alu_entity/s_subdiff_reg[11]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134     1.592    i_alu_entity/s_subdiff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.590     1.473    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y16         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_dig1_reg[3]/Q
                         net (fo=1, routed)           0.086     1.700    i_io_entity_ctrl/s_dig1_reg[7][2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  i_io_entity_ctrl/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     1.745    i_io_entity_ctrl/s_ss[3]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.859     1.986    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.091     1.577    i_io_entity_ctrl/s_ss_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.472    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  i_calc_entity_ctrl/s_dig0_reg[6]/Q
                         net (fo=1, routed)           0.087     1.700    i_io_entity_ctrl/s_dig0_reg[7][5]
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.745 r  i_io_entity_ctrl/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.745    i_io_entity_ctrl/s_ss[6]_i_1_n_0
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.858     1.985    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.577    i_io_entity_ctrl/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_alu_entity/s_cntval_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_alu_entity/s_cntval_reg[1]/Q
                         net (fo=11, routed)          0.132     1.721    i_alu_entity/s_cntval_reg_n_0_[1]
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.766 r  i_alu_entity/s_cntval[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    i_alu_entity/s_cntval[2]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[2]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.120     1.581    i_alu_entity/s_cntval_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subdiff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_regout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.564     1.447    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  i_alu_entity/s_subdiff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  i_alu_entity/s_subdiff_reg[0]/Q
                         net (fo=1, routed)           0.082     1.693    i_alu_entity/s_subdiff_reg_n_0_[0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  i_alu_entity/s_regout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    i_alu_entity/s_regout0_out[0]
    SLICE_X55Y11         FDRE                                         r  i_alu_entity/s_regout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.962    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  i_alu_entity/s_regout_reg[0]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.091     1.551    i_alu_entity/s_regout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_alu_entity/s_cntval_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_alu_entity/s_cntval_reg[1]/Q
                         net (fo=11, routed)          0.136     1.725    i_alu_entity/s_cntval_reg_n_0_[1]
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  i_alu_entity/s_cntval[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    i_alu_entity/s_cntval[3]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  i_alu_entity/s_cntval_reg[3]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.582    i_alu_entity/s_cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   i_alu_entity/s_cntval_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   i_alu_entity/s_cntval_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   i_alu_entity/s_cntval_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   i_alu_entity/s_cntval_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   i_alu_entity/s_cntval_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   i_alu_entity/s_error_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   i_alu_entity/s_finished_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   i_alu_entity/s_overflow_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   i_alu_entity/s_progress_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu_entity/s_regout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu_entity/s_regout_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu_entity/s_regout_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu_entity/s_regout_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   i_alu_entity/s_regout_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   i_alu_entity/s_subdiff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   i_alu_entity/s_subdiff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   i_alu_entity/s_subdiff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_calc_entity_ctrl/s_op1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   i_calc_entity_ctrl/s_op2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   i_alu_entity/s_cntval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   i_alu_entity/s_cntval_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   i_alu_entity/s_cntval_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   i_alu_entity/s_cntval_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   i_alu_entity/s_cntval_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   i_alu_entity/s_error_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   i_alu_entity/s_finished_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   i_alu_entity/s_overflow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   i_alu_entity/s_overflow_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   i_alu_entity/s_progress_reg/C



