# Project 0003: RISC-V to ARM64 AOT Runtime ðŸ“‹

## Overview
Implementation of an Ahead-of-Time (AOT) compiler runtime that translates RISC-V machine code to native ARM64 instructions and executes them. This enables running RISC-V programs directly on ARM64 hardware with near-native performance using a single-pass compilation strategy. Programs are compiled when loaded, not during execution.

## Architecture

### Design Principles
- **Single-pass compilation**: Direct RISC-V to ARM64 translation, maximizes compilation speed
- **Fixed allocations**: All memory allocated in `new()`, no runtime allocations for predictable performance
- **Direct register mapping**: RISC-V registers live in ARM64 hardware registers for maximum performance
- **Direct execution**: Compiled code runs natively without interpretation overhead
- **x30 special case**: Preserves ARM64 link register functionality via memory storage
- **Separate spill stack**: Keeps VM memory space clean and predictable
- **Generic syscall handler**: Avoids dynamic dispatch overhead
- **PC mapping table**: Enables efficient indirect jump handling
- **Stubbed implementation**: Allows incremental development and testing

### Register Mapping (RISC-V â†’ ARM64)
- **x0**: Always zero (uses ARM64 xzr when needed)
- **x1-x29**: Direct 1:1 mapping to ARM64 x1-x29
- **x30**: Stored as `Box<u32>` in memory, spilled on write, loaded on read (preserves ARM64 link register)
- **x31**: Maps to ARM64 x31 (normal register)
- **ARM64 xzr**: Only used when instructions explicitly need zero

### Memory Layout

#### Page-Based Memory System
- **Address Space**: 32-bit RISC-V address space
- **Page Size**: 4KB (2^12 bytes)
- **Address Split**: High 20 bits = page number, Low 12 bits = page offset
- **Page Table**: 2MB fixed array (2^20 entries Ã— 2 bytes per entry)
- **Page Table Entry**: 16-bit index into page array (supports up to 65,536 pages = 256MB total)
- **Page Permissions**: Read/write only (no execute flag needed for VM memory)
- **Memory Object**: Stored as `Box<Memory>` so native ARM64 code can access via direct pointer

#### Other Memory Components
- **Code Buffer**: Fixed size for AOT-compiled ARM64 code, made executable, tracks emission position
- **Spill Stack**: Separate from VM memory, VM tracks stack depth with max size, native code increments/checks bounds
- **x30 Storage**: `Box<u32>` with direct memory address accessible from compiled code
- **PC Mapping Table**: RISC-V PC to ARM64 code offset mapping for indirect jumps

### Program Counter (PC) Management
- PC not stored as register during execution
- Compilation maintains RISC-V PC â†’ ARM64 code offset mapping
- Direct branches use compile-time offset calculation
- Indirect jumps (JALR) use runtime PC lookup table
- PC values always 4-byte aligned

### System Instructions
- **ECALL**: Generates ARM64 sequence to:
  1. Save all RISC-V registers to spill stack
  2. Set x0 = VM pointer, x1 = syscall number (from a7)
  3. Call syscall handler following ARM64 ABI
  4. Restore all registers from spill stack
- **EBREAK**: Treated as NOP (or optionally halt)

### Virtual Machine (`src/vm.rs`)
- Generic syscall handler type: `S: Fn(&mut VirtualMachine<S>, u32) -> Result<(), RuntimeError>`
- x30 as `Box<u32>` for direct memory access
- Memory system as `Box<Memory>` with pointer passed to native code
- Fixed-size code buffer and memory allocations
- PC to code offset mapping table
- No RISC-V register storage (except x30)

### Memory Management (`src/memory.rs`)
- **Memory Struct**: Stored in `Box<Memory>` for stable pointer access from native code
- **Page Table**: 2MB array of 2^20 u16 entries, each indexing into page array
- **Page Structure**: 
  - 4KB data buffer for actual memory contents
  - Start address field for remapping/reset functionality
  - No additional flags (pages are always read/write)
- **Page Pool**: Pre-allocated array of pages to avoid runtime allocation
- **Active Tracking**: Track which pages are actually mapped/in-use
- **Memory Operations**:
  - Native ARM64 code directly accesses memory via pointer
  - All page lookups and manipulation done by AOT-compiled code
  - Bounds-checked read/write helper methods for VM initialization
- **Reset Functionality**: Clear mapped pages and reset page table between executions
- **Sparse Mapping**: Only allocate pages that are actually accessed (lazy allocation)

### ARM64 Encoder (`src/encoder.rs`)
- Instruction encoding helpers for ARM64 machine code generation
- Register and immediate value encoding
- Branch offset calculation and encoding
- ARM64 instruction format constants and utilities

### Compiler (`src/compiler.rs`)
- **Compilation orchestration**: Manages single-pass RISC-V to ARM64 translation
- **Code emission**: Writes ARM64 instructions directly to fixed code buffer
- **PC tracking**: Maintains current RISC-V PC and PC to ARM64 offset mapping
- **Branch patching**: Forward branch fixup list and resolution
- **Buffer management**: Write position tracking and bounds checking
- **Special registers**: Pointer to x30 storage and spill stack management
- Calls translator for per-instruction translation logic

### Translator (`src/translator.rs`)
- Per-instruction translation methods (initially stubbed returning `NotImplemented`)
- Special handling for x0 (zero), x30 (memory access), branches, JALR, ECALL/EBREAK
- Returns ARM64 instruction sequences for compiler to emit

### Function Call Mechanism (`call_function`)
- **Entry**: Save ARM64 callee-saved registers (x19-x28, x29, x30) and stack pointer
- **Execute**: Jump to compiled code at target address
- **Exit**: Restore all saved ARM64 registers and stack pointer, return a0 value

### Public API
```rust
pub fn new<S>(memory_size: usize, code_buffer_size: usize, syscall_handler: S) -> Self
    where S: Fn(&mut VirtualMachine<S>, u32) -> Result<(), RuntimeError>

pub fn load_program(&mut self, code: &[u8], address: u32)  // Compiles RISC-V to ARM64
pub fn call_function(&mut self, address: u32, args: &[u32]) -> Result<u32>  // Executes compiled code
pub fn read_register(&self, reg: u8) -> u32
pub fn write_register(&mut self, reg: u8, value: u32)
pub fn read_memory(&self, address: u32, size: usize) -> Result<Vec<u8>>
pub fn write_memory(&mut self, address: u32, data: &[u8]) -> Result<()>
pub fn run(&mut self) -> Result<RunResult>
```

### Testing

Coverage must be maintained at 100% for all new files.

#### Structure

```
src/tests/
â”œâ”€â”€ encoder/           # ARM64 encoder module tests
â”‚   â”œâ”€â”€ instructions/  # ARM64 instruction encoding
â”‚   â”‚   â”œâ”€â”€ arithmetic.rs  # ADD, SUB, MUL, etc.
â”‚   â”‚   â”œâ”€â”€ logical.rs     # AND, ORR, EOR, MVN
â”‚   â”‚   â”œâ”€â”€ shifts.rs      # LSL, LSR, ASR, ROR
â”‚   â”‚   â”œâ”€â”€ branches.rs    # B, BL, BR, BLR, RET
â”‚   â”‚   â”œâ”€â”€ loads.rs       # LDR, LDRB, LDRH, LDRSW
â”‚   â”‚   â”œâ”€â”€ stores.rs      # STR, STRB, STRH
â”‚   â”‚   â””â”€â”€ moves.rs       # MOV, MOVZ, MOVK, MOVN
â”‚   â”œâ”€â”€ registers.rs   # Register encoding (X0-X31, SP, XZR)
â”‚   â”œâ”€â”€ immediates.rs  # Immediate value encoding and validation
â”‚   â””â”€â”€ offsets.rs     # Branch offset calculations
â”‚
â”œâ”€â”€ memory/            # Memory system tests
â”‚   â”œâ”€â”€ pages.rs       # Page allocation and management
â”‚   â”œâ”€â”€ table.rs       # Page table operations
â”‚   â”œâ”€â”€ sparse.rs      # Sparse allocation tests
â”‚   â”œâ”€â”€ boundaries.rs  # Page boundary handling
â”‚   â”œâ”€â”€ reset.rs       # Memory reset functionality
â”‚   â””â”€â”€ stress.rs      # Memory stress tests
â”‚
â”œâ”€â”€ compiler/          # Compiler module tests
â”‚   â”œâ”€â”€ emission.rs    # Code emission and buffer management
â”‚   â”œâ”€â”€ pc_mapping.rs  # PC to ARM64 offset mapping
â”‚   â”œâ”€â”€ branches.rs    # Branch patching and forward references
â”‚   â”œâ”€â”€ buffer.rs      # Code buffer bounds and overflow
â”‚   â”œâ”€â”€ x30_handling.rs # Special x30 register compilation
â”‚   â””â”€â”€ errors.rs      # Compilation error handling
â”‚
â”œâ”€â”€ translator/        # Translator module tests
â”‚   â”œâ”€â”€ stubs.rs       # Initial stubbed implementation (temporary, removed when fully implemented)
â”‚   â”œâ”€â”€ register_mapping.rs  # RISC-V to ARM64 register mapping
â”‚   â”œâ”€â”€ zero_register.rs     # x0 special handling
â”‚   â”œâ”€â”€ x30_spill.rs        # x30 memory spill/reload
â”‚   â””â”€â”€ instruction_sequences.rs  # Instruction translation patterns
â”‚
â””â”€â”€ vm/                # Virtual machine tests
    â”œâ”€â”€ creation.rs    # VM instantiation and initialization
    â”œâ”€â”€ api.rs         # Public API surface tests
    â”œâ”€â”€ registers.rs   # Register read/write operations
    â”œâ”€â”€ memory.rs      # Memory read/write operations
    â”œâ”€â”€ syscalls.rs    # Syscall handler integration
    â”œâ”€â”€ execution.rs   # call_function mechanism
    â”œâ”€â”€ programs/      # Complete program execution tests
    â”‚   â”œâ”€â”€ simple.rs      # Basic arithmetic programs
    â”‚   â”œâ”€â”€ loops.rs       # Loop constructs
    â”‚   â”œâ”€â”€ functions.rs   # Function calls and returns
    â”‚   â”œâ”€â”€ recursive.rs   # Recursive functions
    â”‚   â”œâ”€â”€ syscalls.rs    # Programs using syscalls
    â”‚   â””â”€â”€ stress.rs      # Performance stress tests
    â””â”€â”€ instructions/  # Per-instruction VM integration tests
        â”œâ”€â”€ register/      # R-type instructions
        â”‚   â”œâ”€â”€ add.rs     # ADD with all register combinations
        â”‚   â”œâ”€â”€ sub.rs     # SUB with overflow cases
        â”‚   â”œâ”€â”€ and.rs     # AND logical operations
        â”‚   â”œâ”€â”€ or.rs      # OR logical operations
        â”‚   â”œâ”€â”€ xor.rs     # XOR logical operations
        â”‚   â”œâ”€â”€ sll.rs     # Shift left logical
        â”‚   â”œâ”€â”€ srl.rs     # Shift right logical
        â”‚   â”œâ”€â”€ sra.rs     # Shift right arithmetic
        â”‚   â”œâ”€â”€ slt.rs     # Set less than
        â”‚   â””â”€â”€ sltu.rs    # Set less than unsigned
        â”œâ”€â”€ immediate/     # I-type instructions
        â”‚   â”œâ”€â”€ addi.rs    # ADDI with immediate bounds
        â”‚   â”œâ”€â”€ andi.rs    # ANDI with bit patterns
        â”‚   â”œâ”€â”€ ori.rs     # ORI with bit patterns
        â”‚   â”œâ”€â”€ xori.rs    # XORI with bit patterns
        â”‚   â”œâ”€â”€ slli.rs    # SLLI shift amounts
        â”‚   â”œâ”€â”€ srli.rs    # SRLI shift amounts
        â”‚   â”œâ”€â”€ srai.rs    # SRAI with sign extension
        â”‚   â”œâ”€â”€ slti.rs    # SLTI comparisons
        â”‚   â””â”€â”€ sltiu.rs   # SLTIU unsigned comparisons
        â”œâ”€â”€ load/          # Load instructions
        â”‚   â”œâ”€â”€ lb.rs      # LB with sign extension
        â”‚   â”œâ”€â”€ lh.rs      # LH with alignment
        â”‚   â”œâ”€â”€ lw.rs      # LW with page boundaries
        â”‚   â”œâ”€â”€ lbu.rs     # LBU zero extension
        â”‚   â””â”€â”€ lhu.rs     # LHU zero extension
        â”œâ”€â”€ store/         # Store instructions
        â”‚   â”œâ”€â”€ sb.rs      # SB byte stores
        â”‚   â”œâ”€â”€ sh.rs      # SH halfword alignment
        â”‚   â””â”€â”€ sw.rs      # SW word alignment
        â”œâ”€â”€ branch/        # Branch instructions
        â”‚   â”œâ”€â”€ beq.rs     # BEQ with PC updates
        â”‚   â”œâ”€â”€ bne.rs     # BNE branch conditions
        â”‚   â”œâ”€â”€ blt.rs     # BLT signed comparisons
        â”‚   â”œâ”€â”€ bge.rs     # BGE signed comparisons
        â”‚   â”œâ”€â”€ bltu.rs    # BLTU unsigned comparisons
        â”‚   â””â”€â”€ bgeu.rs    # BGEU unsigned comparisons
        â”œâ”€â”€ upper/         # U-type instructions
        â”‚   â”œâ”€â”€ lui.rs     # LUI upper immediate
        â”‚   â””â”€â”€ auipc.rs   # AUIPC PC-relative
        â”œâ”€â”€ jump/          # Jump instructions
        â”‚   â”œâ”€â”€ jal.rs     # JAL direct jumps
        â”‚   â””â”€â”€ jalr.rs    # JALR indirect jumps with PC lookup
        â”œâ”€â”€ multiply/      # M extension
        â”‚   â”œâ”€â”€ mul.rs     # MUL multiplication
        â”‚   â”œâ”€â”€ mulh.rs    # MULH high bits signed
        â”‚   â”œâ”€â”€ mulhsu.rs  # MULHSU mixed sign
        â”‚   â”œâ”€â”€ mulhu.rs   # MULHU high bits unsigned
        â”‚   â”œâ”€â”€ div.rs     # DIV signed division
        â”‚   â”œâ”€â”€ divu.rs    # DIVU unsigned division
        â”‚   â”œâ”€â”€ rem.rs     # REM signed remainder
        â”‚   â””â”€â”€ remu.rs    # REMU unsigned remainder
        â””â”€â”€ system/        # System instructions
            â”œâ”€â”€ ecall.rs   # ECALL syscall mechanism
            â””â”€â”€ ebreak.rs  # EBREAK handling
```

## TODO
*Tasks to be defined after plan iteration and refinement*