#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000489bac0 .scope module, "TESTBENCH" "TESTBENCH" 2 18;
 .timescale -9 -9;
P_000000000489a560 .param/l "STEP" 0 2 21, +C4<00000000000000000000000000110010>;
v00000000030ad1c0_0 .var "clk", 0 0;
v00000000048ed9f0_0 .net "out1", 0 0, v000000000489b850_0;  1 drivers
v00000000048eda90_0 .net "out2", 0 0, L_00000000030ad730;  1 drivers
v00000000048edb30_0 .var "r", 0 0;
v00000000048edbd0_0 .var "s", 0 0;
S_00000000030ace60 .scope module, "u1" "RSFF" 2 23, 2 1 0, S_000000000489bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_00000000030ad730 .functor NOT 1, v000000000489b850_0, C4<0>, C4<0>, C4<0>;
v000000000489bc40_0 .net "clk", 0 0, v00000000030ad1c0_0;  1 drivers
v000000000489b850_0 .var "q", 0 0;
v00000000030acfe0_0 .net "q_b", 0 0, L_00000000030ad730;  alias, 1 drivers
v00000000030ad080_0 .net "r", 0 0, v00000000048edb30_0;  1 drivers
v00000000030ad120_0 .net "s", 0 0, v00000000048edbd0_0;  1 drivers
E_000000000489a360 .event posedge, v000000000489bc40_0;
    .scope S_00000000030ace60;
T_0 ;
    %wait E_000000000489a360;
    %load/vec4 v00000000030ad080_0;
    %load/vec4 v00000000030ad120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000489b850_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000489b850_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000489b850_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000489bac0;
T_1 ;
    %delay 25, 0;
    %load/vec4 v00000000030ad1c0_0;
    %inv;
    %store/vec4 v00000000030ad1c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000489bac0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000030ace60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030ad1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000048edb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000048edbd0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "main.v";
