
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Apr 29 13:25:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcl8.6/tzdata/Europe/Dublin can't be opened.
INFO: [HLS 200-10] For user 'root' on host 'finn_dev_eveneiha' (Linux_x86_64 version 6.8.0-52-generic) on Tue Apr 29 13:25:42 +0000 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/eveneiha/finn/workspace/finn'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_00pwfmj32/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project . 
INFO: [HLS 200-10] Opening project '/home/eveneiha/finn/workspace/finn'.
INFO: [HLS 200-1510] Running: set_top StreamingSlice_top 
INFO: [HLS 200-1510] Running: add_files streaming_slice.cpp 
WARNING: [HLS 200-40] Cannot find design file 'streaming_slice.cpp'
INFO: [HLS 200-1510] Running: add_files streaming_slice.hpp 
WARNING: [HLS 200-40] Cannot find design file 'streaming_slice.hpp'
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/eveneiha/finn/workspace/finn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file streaming_slice.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file streaming_slice.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.734 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_00pwfmj32/run_hls.tcl:8)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.734 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Error in linking the design.
    while executing
"source /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_00pwfmj32/run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2.1 seconds. Total CPU system time: 0.38 seconds. Total elapsed time: 2.31 seconds; peak allocated memory: 288.734 MB.
