module tb;
    reg R, S;
    wire Q, Qbar;

    sr_latch_nor DUT(R, S, Q, Qbar);

    initial begin
        $monitor("%t=0t:R=%b,S=%b, Q=%b,Qbar=%b",$time, R, S, Q, Qbar);

          #2 R = 0; S = 0; 
          #2 R = 0; S = 1; 
          #2 R = 0; S = 0; 
          #2 R = 1; S = 0; 
          #2 R = 0; S = 0; 
          #2 R = 1; S = 1; 
          #3 $finish;
    end
endmodule

