From a1f5e245d1de372f51f51ac26e903f42a66ba481 Mon Sep 17 00:00:00 2001
From: "wei.nie" <wei.nie@amlogic.com>
Date: Wed, 23 Jul 2014 19:51:36 +0800
Subject: [PATCH 4615/5965] osd: remove m8m2 pre-compile macro

---
 drivers/amlogic/display/osd/Makefile |   4 -
 drivers/amlogic/display/osd/osd_hw.c | 144 ++++++++++++++++-----------
 2 files changed, 84 insertions(+), 64 deletions(-)

diff --git a/drivers/amlogic/display/osd/Makefile b/drivers/amlogic/display/osd/Makefile
index c5607be4fcfd..9c1fec04683f 100755
--- a/drivers/amlogic/display/osd/Makefile
+++ b/drivers/amlogic/display/osd/Makefile
@@ -9,10 +9,6 @@ fb-objs =  osd_hw.o osd_main.o osd_dev.o  osd_antiflicker.o osd_clone.o
 
 ifeq ($(CONFIG_ARCH_MESON8),y)
 fb-objs += osd_prot.o
-else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-fb-objs += osd_prot.o
-endif
 endif
 
 obj-$(CONFIG_VSYNC_RDMA) += osd_rdma.o
diff --git a/drivers/amlogic/display/osd/osd_hw.c b/drivers/amlogic/display/osd/osd_hw.c
index 9a969a7a05c7..ea6339448a12 100755
--- a/drivers/amlogic/display/osd/osd_hw.c
+++ b/drivers/amlogic/display/osd/osd_hw.c
@@ -1238,14 +1238,22 @@ void osd_set_osd_rotate_on_hw(u32 index, u32 on_off)
 	}
 	else
 	{
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
-		VSYNCOSD_SET_MPEG_REG_MASK(VPU_SW_RESET, 1<<8);
-		VSYNCOSD_CLR_MPEG_REG_MASK(VPU_SW_RESET, 1<<8);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+	{
+		if(IS_MESON_M8_CPU){
+			VSYNCOSD_SET_MPEG_REG_MASK(VPU_SW_RESET, 1<<8);
+			VSYNCOSD_CLR_MPEG_REG_MASK(VPU_SW_RESET, 1<<8);
+		}
+	}
 #endif
 		if(index == OSD1){
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+	{
+		if(IS_MESON_M8_CPU){
 			VSYNCOSD_SET_MPEG_REG_MASK(VIU_SW_RESET, 1<<0);
 			VSYNCOSD_CLR_MPEG_REG_MASK(VIU_SW_RESET, 1<<0);
+		}
+	}
 #endif
 			VSYNCOSD_SET_MPEG_REG_MASK(VIU_OSD1_FIFO_CTRL_STAT, 1<<0);
 			//memcpy(&osd_hw.dispdata[index],&save_disp_data,sizeof(dispdata_t));
@@ -2067,32 +2075,36 @@ static void osd1_update_disp_osd_rotate(void)
 	y_end = osd_hw.rotation_pandata[OSD1].y_end;
 	y_len_m1 = y_end-y_start;
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
-	osd_set_prot(
-                x_rev,
-                y_rev,
-                (bpp>>3)-1,				//unsigned char   bytes_per_pixel,
-                0,				//unsigned char   conv_422to444,
-                OSD_DATA_LITTLE_ENDIAN,		//unsigned char   little_endian,
-                HOLD_LINES,			//unsigned int    hold_lines,
-                x_start,
-                x_end,
-                y_start,
-                y_end,
-                y_len_m1,
-                Y_STEP,
-                PAT_START_PTR,
-                PAT_END_PTR,
-                PAT_VAL,
-                osd_hw.fb_gem[OSD1].canvas_idx,
-                CID_VALUE,
-                CID_MODE,
-                CUGT,				//urgent bit
-                REQ_ONOFF_EN,
-                REQ_ON_MAX,
-                REQ_OFF_MIN,
-                OSD1,
-                osd_hw.rotate[OSD1].on_off);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+	{
+		if(IS_MESON_M8_CPU){
+			osd_set_prot(
+				x_rev,
+				y_rev,
+				(bpp>>3)-1,				//unsigned char   bytes_per_pixel,
+				0,				//unsigned char   conv_422to444,
+				OSD_DATA_LITTLE_ENDIAN,		//unsigned char   little_endian,
+				HOLD_LINES,			//unsigned int    hold_lines,
+				x_start,
+				x_end,
+				y_start,
+				y_end,
+				y_len_m1,
+				Y_STEP,
+				PAT_START_PTR,
+				PAT_END_PTR,
+				PAT_VAL,
+				osd_hw.fb_gem[OSD1].canvas_idx,
+				CID_VALUE,
+				CID_MODE,
+				CUGT,				//urgent bit
+				REQ_ONOFF_EN,
+				REQ_ON_MAX,
+				REQ_OFF_MIN,
+				OSD1,
+				osd_hw.rotate[OSD1].on_off);
+		}
+	}
 #endif
 	remove_from_update_list(OSD1, DISP_OSD_ROTATE);
 }
@@ -2139,32 +2151,36 @@ static void osd2_update_disp_osd_rotate(void)
 	y_end = osd_hw.rotation_pandata[OSD2].y_end;
 	y_len_m1 = y_end-y_start;
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
-	osd_set_prot(
-                x_rev,
-                y_rev,
-                (bpp>>3)-1,				//unsigned char   bytes_per_pixel,
-                0,				//unsigned char   conv_422to444,
-                OSD_DATA_LITTLE_ENDIAN,		//unsigned char   little_endian,
-                HOLD_LINES,			//unsigned int    hold_lines,
-                x_start,
-                x_end,
-                y_start,
-                y_end,
-                y_len_m1,
-                Y_STEP,
-                PAT_START_PTR,
-                PAT_END_PTR,
-                PAT_VAL,
-                osd_hw.fb_gem[OSD2].canvas_idx,
-                CID_VALUE,
-                CID_MODE,
-                CUGT,				//urgent bit
-                REQ_ONOFF_EN,
-                REQ_ON_MAX,
-                REQ_OFF_MIN,
-                OSD2,
-                osd_hw.rotate[OSD2].on_off);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+	{
+		if(IS_MESON_M8_CPU){
+			osd_set_prot(
+				x_rev,
+				y_rev,
+				(bpp>>3)-1,				//unsigned char   bytes_per_pixel,
+				0,				//unsigned char   conv_422to444,
+				OSD_DATA_LITTLE_ENDIAN,		//unsigned char   little_endian,
+				HOLD_LINES,			//unsigned int    hold_lines,
+				x_start,
+				x_end,
+				y_start,
+				y_end,
+				y_len_m1,
+				Y_STEP,
+				PAT_START_PTR,
+				PAT_END_PTR,
+				PAT_VAL,
+				osd_hw.fb_gem[OSD2].canvas_idx,
+				CID_VALUE,
+				CID_MODE,
+				CUGT,				//urgent bit
+				REQ_ONOFF_EN,
+				REQ_ON_MAX,
+				REQ_OFF_MIN,
+				OSD2,
+				osd_hw.rotate[OSD2].on_off);
+		}
+	}
 #endif
     remove_from_update_list(OSD2, DISP_OSD_ROTATE);
 }
@@ -2441,8 +2457,12 @@ static void osd1_update_disp_geometry(void)
 			data32 = ((osd_hw.rotation_pandata[OSD1].y_start + osd_hw.pandata[OSD1].y_start) & 0x1fff)
 					| ((osd_hw.rotation_pandata[OSD1].y_end  + osd_hw.pandata[OSD1].y_start) & 0x1fff) << 16 ;
 			VSYNCOSD_WR_MPEG_REG(VIU_OSD1_BLK0_CFG_W2,data32);
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
-			VSYNCOSD_WR_MPEG_REG(VPU_PROT1_Y_START_END,data32);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+			{
+				if(IS_MESON_M8_CPU){
+					VSYNCOSD_WR_MPEG_REG(VPU_PROT1_Y_START_END,data32);
+				}
+			}
 #endif
 		}else if (osd_hw.rotate[OSD1].on_off
 				&& osd_hw.rotate[OSD1].angle > 0){
@@ -2452,8 +2472,12 @@ static void osd1_update_disp_geometry(void)
 			data32 = ((osd_hw.rotation_pandata[OSD1].y_start + osd_hw.pandata[OSD1].y_start) & 0x1fff)
 					| ((osd_hw.rotation_pandata[OSD1].y_end  + osd_hw.pandata[OSD1].y_start) & 0x1fff) << 16 ;
 			VSYNCOSD_WR_MPEG_REG(VIU_OSD1_BLK0_CFG_W2,data32);
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
-			VSYNCOSD_WR_MPEG_REG(VPU_PROT1_Y_START_END,data32);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
+			{
+				if(IS_MESON_M8_CPU){
+					VSYNCOSD_WR_MPEG_REG(VPU_PROT1_Y_START_END,data32);
+				}
+			}
 #endif
 		}else {
 			/* norma/l mode */
-- 
2.19.0

