- 👋 Hi, I’m @JdJMR
- 👀 I’m interested in Embedded Systems.
- 🌱 I’m currently learning VHDL, Verilog and System Verilog.
- 💞️ I’m looking to collaborate on FPGA projects.
- 📫 How to reach me e-mail: jjrm.clases@gmail.com

<!---
JdJMR/JdJMR is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
