/* Generated by Yosys 0.38 (git sha1 4ccebd097, gcc 11.2.1 -fPIC -Os) */

module GJC48_post_synth(clk, reset_n, dma_req_in, dma_ack_out);
  input clk;
  output [3:0] dma_ack_out;
  input [3:0] dma_req_in;
  input reset_n;
  wire \$clk_buf_$ibuf_clk ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:2.14-2.17" *)
  wire \$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  wire \$ibuf_dma_req_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  wire \$ibuf_dma_req_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  wire \$ibuf_dma_req_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  wire \$ibuf_dma_req_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:3.14-3.21" *)
  wire \$ibuf_reset_n ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  wire \$obuf_dma_ack_out[0] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  wire \$obuf_dma_ack_out[1] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  wire \$obuf_dma_ack_out[2] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  wire \$obuf_dma_ack_out[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:2.14-2.17" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:2.14-2.17" *)
  wire clk;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:5.20-5.31" *)
  wire [3:0] dma_ack_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:9.13-9.24" *)
  wire \dma_ack_reg[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:9.13-9.24" *)
  wire \dma_ack_reg[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:9.13-9.24" *)
  wire \dma_ack_reg[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:9.13-9.24" *)
  wire \dma_ack_reg[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:4.20-4.30" *)
  wire [3:0] dma_req_in;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:8.13-8.24" *)
  wire \dma_req_reg[0] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:8.13-8.24" *)
  wire \dma_req_reg[1] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:8.13-8.24" *)
  wire \dma_req_reg[2] ;
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:8.13-8.24" *)
  wire \dma_req_reg[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:3.14-3.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:3.14-3.21" *)
  wire reset_n;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_268  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\dma_ack_reg[0] ),
    .E(1'h1),
    .Q(\$obuf_dma_ack_out[0] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_269  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\dma_ack_reg[1] ),
    .E(1'h1),
    .Q(\$obuf_dma_ack_out[1] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_270  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\dma_ack_reg[2] ),
    .E(1'h1),
    .Q(\$obuf_dma_ack_out[2] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_271  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\dma_ack_reg[3] ),
    .E(1'h1),
    .Q(\$obuf_dma_ack_out[3] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_272  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_dma_req_in[0] ),
    .E(1'h1),
    .Q(\dma_req_reg[0] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_273  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_dma_req_in[1] ),
    .E(1'h1),
    .Q(\dma_req_reg[1] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_274  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_dma_req_in[2] ),
    .E(1'h1),
    .Q(\dma_req_reg[2] ),
    .R(\$ibuf_reset_n )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$267$auto_275  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_dma_req_in[3] ),
    .E(1'h1),
    .Q(\dma_req_reg[3] ),
    .R(\$ibuf_reset_n )
  );
  (* keep = 32'sh00000001 *)
  CLK_BUF \$clkbuf$GJC48.$ibuf_clk  (
    .I(\$ibuf_clk ),
    .O(\$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$ibuf_clk )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_dma_req_in  (
    .EN(1'h1),
    .I(dma_req_in[0]),
    .O(\$ibuf_dma_req_in[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_dma_req_in_1  (
    .EN(1'h1),
    .I(dma_req_in[1]),
    .O(\$ibuf_dma_req_in[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_dma_req_in_2  (
    .EN(1'h1),
    .I(dma_req_in[2]),
    .O(\$ibuf_dma_req_in[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_dma_req_in_3  (
    .EN(1'h1),
    .I(dma_req_in[3]),
    .O(\$ibuf_dma_req_in[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$GJC48.$ibuf_reset_n  (
    .EN(1'h1),
    .I(reset_n),
    .O(\$ibuf_reset_n )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$GJC48.$obuf_dma_ack_out  (
    .I(\$obuf_dma_ack_out[0] ),
    .O(dma_ack_out[0]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$GJC48.$obuf_dma_ack_out_1  (
    .I(\$obuf_dma_ack_out[1] ),
    .O(dma_ack_out[1]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$GJC48.$obuf_dma_ack_out_2  (
    .I(\$obuf_dma_ack_out[2] ),
    .O(dma_ack_out[2]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$GJC48.$obuf_dma_ack_out_3  (
    .I(\$obuf_dma_ack_out[3] ),
    .O(dma_ack_out[3]),
    .T(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v:12.21-17.4" *)
  SOC_FPGA_INTF_DMA dma_inst (
    .DMA_ACK({ \dma_ack_reg[3] , \dma_ack_reg[2] , \dma_ack_reg[1] , \dma_ack_reg[0]  }),
    .DMA_CLK(\$ibuf_clk ),
    .DMA_REQ({ \dma_req_reg[3] , \dma_req_reg[2] , \dma_req_reg[1] , \dma_req_reg[0]  }),
    .DMA_RST_N(\$ibuf_reset_n )
  );
endmodule

