Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_4bit_behav xil_defaultlib.tb_multiplier_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.product_module
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.bit_4_adder
Compiling module xil_defaultlib.adder_module
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.tb_multiplier_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_4bit_behav
