$date
	Fri Dec  1 11:31:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in0_data [7:0] $end
$var reg 8 # in1_data [7:0] $end
$var reg 8 $ in2_data [7:0] $end
$var reg 8 % in3_data [7:0] $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 8 ' in0 [7:0] $end
$var wire 8 ( in1 [7:0] $end
$var wire 8 ) in2 [7:0] $end
$var wire 8 * in3 [7:0] $end
$var wire 2 + sel [1:0] $end
$var reg 8 , out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 ,
b0 +
b1111 *
b11110000 )
b11001100 (
b10101010 '
b0 &
b1111 %
b11110000 $
b11001100 #
b10101010 "
b10101010 !
$end
#10
b11001100 !
b11001100 ,
b1 &
b1 +
#20
b1111 !
b1111 ,
b10 &
b10 +
#30
b11110000 !
b11110000 ,
b11 &
b11 +
#50
