$date
	Mon Jan  6 17:33:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module DUT $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 8 $ count [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
x"
bx !
$end
#5
1#
0"
#10
1"
#15
0#
0"
#20
1#
#25
b0 !
b0 $
0#
1"
