@book{spear:svfe,
    title={SystemVerilog for Verification: A Guide to Learning the Testbench Language Features},
    edition= {3rd},
    author={Spear, C. and Tumbush, G.},
    isbn={9781461407140},
    year={2012},
    publisher={Springer US}
}
@article{IEEE:13642005,
  author   = {},
  journal  = {IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
  title    = {{IEEE} {S}tandard for {V}erilog {H}ardware {D}escription {L}anguage},
  year     = {2006},
  pages    = {1-590},
  doi      = {10.1109/IEEESTD.2006.99495}
}
@article{IEEE:18002005,
  author   = {},
  journal  = {IEEE Std 1800-2005},
  title    = {{IEEE} {S}tandard for {S}ystem{V}erilog: {U}nified {H}ardware {D}esign, {S}pecification and {V}erification {L}anguage},
  year     = {2005},
  pages    = {1-648},
  doi      = {10.1109/IEEESTD.2005.97972}
}
@software{questa,
  author = {{Mentor Graphics Corporation}},
  title = {QuestaSim-64},
  url = {},
  version = {2020.4 linux\_x86\_64},
  date = {2020-10-13},
}