#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 16 09:05:57 2025
# Process ID: 3116
# Current directory: D:/xilinx_Travail/App3/mips32_unicycle_reference
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10384 D:\xilinx_Travail\App3\mips32_unicycle_reference\mips32_unicycle_reference.xpr
# Log file: D:/xilinx_Travail/App3/mips32_unicycle_reference/vivado.log
# Journal file: D:/xilinx_Travail/App3/mips32_unicycle_reference\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tetm2701/Documents/Repos/GIF310.123/Processeurs/mips32_unicycle_reference' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.gen/sources_1', nor could it be found using path 'C:/Users/tetm2701/Documents/Repos/GIF310.123/Processeurs/mips32_unicycle_reference/mips32_unicycle_reference.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.ip_user_files', nor could it be found using path 'C:/Users/tetm2701/Documents/Repos/GIF310.123/Processeurs/mips32_unicycle_reference/mips32_unicycle_reference.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 16 09:07:59 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.402 ; gain = 0.000
save_wave_config {D:/xilinx_Travail/App3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/xilinx_Travail/App3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
set_property xsim.view D:/xilinx_Travail/App3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg [get_filesets sim_1]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1587.176 ; gain = 251.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 128 bits [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:175]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.516 ; gain = 331.984
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1667.516 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] op_vmin is not declared [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:303]
ERROR: [Synth 8-1031] op_addv is not declared [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:330]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1667.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1667.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 128 bits [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:175]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1667.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1667.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
INFO: [Synth 8-3491] module 'MemInstructions' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:21' bound to instance 'inst_MemInstr' of component 'MemInstructions' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:184]
INFO: [Synth 8-638] synthesizing module 'MemInstructions' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemInstructions' (2#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-3491] module 'BancRegistres' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:20' bound to instance 'inst_Registres' of component 'BancRegistres' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:201]
INFO: [Synth 8-638] synthesizing module 'BancRegistres' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'BancRegistres' (3#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:32]
ERROR: [Synth 8-549] port width mismatch for port 'i_Wr_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:201]
ERROR: [Synth 8-549] port width mismatch for port 'o_RS1_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:80]
ERROR: [Synth 8-549] port width mismatch for port 'o_RS2_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:81]
ERROR: [Synth 8-7055] Out of bounds slice access for array s_data2reg_muxout [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:293]
ERROR: [Synth 8-97] array index 127 out of range [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:293]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1669.320 ; gain = 1.805
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1669.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
INFO: [Synth 8-3491] module 'MemInstructions' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:21' bound to instance 'inst_MemInstr' of component 'MemInstructions' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:184]
INFO: [Synth 8-638] synthesizing module 'MemInstructions' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemInstructions' (2#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-3491] module 'BancRegistres' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:20' bound to instance 'inst_Registres' of component 'BancRegistres' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:201]
INFO: [Synth 8-638] synthesizing module 'BancRegistres' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'BancRegistres' (3#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:32]
ERROR: [Synth 8-549] port width mismatch for port 'i_Wr_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:201]
ERROR: [Synth 8-549] port width mismatch for port 'o_RS1_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:80]
ERROR: [Synth 8-549] port width mismatch for port 'o_RS2_DAT': port width = 32, actual width = 128 [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:81]
ERROR: [Synth 8-7055] Out of bounds slice access for array s_data2reg_muxout [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:293]
ERROR: [Synth 8-97] array index 127 out of range [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:293]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1669.320 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.277 ; gain = 4.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 128 bits [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:175]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.277 ; gain = 4.957
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1683.113 ; gain = 8.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 128 bits [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:175]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1683.113 ; gain = 8.836
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1707.359 ; gain = 17.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'controleur' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at 'D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 128 bits [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:175]
ERROR: [Synth 8-285] failed synthesizing module 'mips_datapath_unicycle' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'mips_unicycle_top' [D:/xilinx_Travail/App3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.359 ; gain = 17.867
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
