0.6
2018.2
Jun 14 2018
20:07:38
/home/victor/CPE233/RAT/RAT4/ALU.sv,1548932388,systemVerilog,,/home/victor/CPE233/RAT/RAT4/ALU_tb.sv,,ALU,,,,,,,,
/home/victor/CPE233/RAT/RAT4/ALU_tb.sv,1548931708,systemVerilog,,,,ALU_tb,,,,,,,,
/home/victor/CPE233/RAT/RAT4/RAT4/RAT4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
