{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649283966395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649283966406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:26:06 2022 " "Processing started: Wed Apr 06 19:26:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649283966406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283966406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_projeto -c circuito_projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_projeto -c circuito_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283966406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649283967313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649283967313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981346 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_25-comportamental " "Found design unit 1: registrador_25-comportamental" {  } { { "registrador_25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981350 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_25 " "Found entity 1: registrador_25" {  } { { "registrador_25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_16x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x25-ram_mif " "Found design unit 1: ram_16x25-ram_mif" {  } { { "ram_16x25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981353 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x25 " "Found entity 1: ram_16x25" {  } { { "ram_16x25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981357 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981360 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estado7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estado7seg-comportamental " "Found design unit 1: estado7seg-comportamental" {  } { { "estado7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981364 ""} { "Info" "ISGN_ENTITY_NAME" "1 estado7seg " "Found entity 1: estado7seg" {  } { { "estado7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_tb-tb " "Found design unit 1: contador_m_tb-tb" {  } { { "contador_m_tb.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981367 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_tb " "Found entity 1: contador_m_tb" {  } { { "contador_m_tb.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981371 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_163.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981374 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_163.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6-comportamental " "Found design unit 1: contador_6-comportamental" {  } { { "contador_6.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981377 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6 " "Found entity 1: contador_6" {  } { { "contador_6.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igualdade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_igualdade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_igualdade-dataflow " "Found design unit 1: comparador_igualdade-dataflow" {  } { { "comparador_igualdade.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981380 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_igualdade " "Found entity 1: comparador_igualdade" {  } { { "comparador_igualdade.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_projeto-arch " "Found design unit 1: circuito_projeto-arch" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981384 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp5_tb_modelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_exp5_tb_modelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_exp5_tb_modelo-tb " "Found design unit 1: circuito_exp5_tb_modelo-tb" {  } { { "circuito_exp5_tb_modelo.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981388 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp5_tb_modelo " "Found entity 1: circuito_exp5_tb_modelo" {  } { { "circuito_exp5_tb_modelo.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alfabeto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alfabeto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alfabeto7seg-comportamental " "Found design unit 1: alfabeto7seg-comportamental" {  } { { "alfabeto7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981391 ""} { "Info" "ISGN_ENTITY_NAME" "1 alfabeto7seg " "Found entity 1: alfabeto7seg" {  } { { "alfabeto7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649283981391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_projeto " "Elaborating entity \"circuito_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649283981452 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tempo_jogada circuito_projeto.vhd(15) " "VHDL Signal Declaration warning at circuito_projeto.vhd(15): used implicit default value for signal \"tempo_jogada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649283981454 "|circuito_projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tempo_jogada circuito_projeto.vhd(82) " "Verilog HDL or VHDL warning at circuito_projeto.vhd(82): object \"s_tempo_jogada\" assigned a value but never read" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649283981454 "|circuito_projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:display_contagem " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:display_contagem\"" {  } { { "circuito_projeto.vhd" "display_contagem" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "circuito_projeto.vhd" "fd" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_partida fd.vhd(22) " "VHDL Signal Declaration warning at fd.vhd(22): used implicit default value for signal \"db_partida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649283981459 "|circuito_projeto|fluxo_dados:fd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[9..6\] fd.vhd(23) " "Using initial value X (don't care) for net \"leds\[9..6\]\" at fd.vhd(23)" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981459 "|circuito_projeto|fluxo_dados:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igualdade fluxo_dados:fd\|comparador_igualdade:\\regs:0:comparadores " "Elaborating entity \"comparador_igualdade\" for hierarchy \"fluxo_dados:fd\|comparador_igualdade:\\regs:0:comparadores\"" {  } { { "fd.vhd" "\\regs:0:comparadores" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador_partida " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador_partida\"" {  } { { "fd.vhd" "contador_partida" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_25 fluxo_dados:fd\|registrador_25:reg_ultima_jogada " "Elaborating entity \"registrador_25\" for hierarchy \"fluxo_dados:fd\|registrador_25:reg_ultima_jogada\"" {  } { { "fd.vhd" "reg_ultima_jogada" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x25 fluxo_dados:fd\|ram_16x25:memoria " "Elaborating entity \"ram_16x25\" for hierarchy \"fluxo_dados:fd\|ram_16x25:memoria\"" {  } { { "fd.vhd" "memoria" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:timer " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:timer\"" {  } { { "fd.vhd" "timer" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_6 fluxo_dados:fd\|contador_6:conta_jogada " "Elaborating entity \"contador_6\" for hierarchy \"fluxo_dados:fd\|contador_6:conta_jogada\"" {  } { { "fd.vhd" "conta_jogada" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "circuito_projeto.vhd" "uc" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283981491 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incrementa_contagem uc.vhd(18) " "VHDL Signal Declaration warning at uc.vhd(18): used implicit default value for signal \"incrementa_contagem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649283981492 "|circuito_projeto|unidade_controle:uc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incrementa_partida uc.vhd(19) " "VHDL Signal Declaration warning at uc.vhd(19): used implicit default value for signal \"incrementa_partida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649283981492 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_timer uc.vhd(67) " "Inferred latch for \"enable_timer\" at uc.vhd(67)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981492 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto uc.vhd(64) " "Inferred latch for \"pronto\" at uc.vhd(64)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981492 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perdeu uc.vhd(62) " "Inferred latch for \"perdeu\" at uc.vhd(62)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981493 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ganhou uc.vhd(60) " "Inferred latch for \"ganhou\" at uc.vhd(60)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283981493 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:fd\|ram_16x25:memoria\|memoria " "RAM logic \"fluxo_dados:fd\|ram_16x25:memoria\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "ram_16x25.vhd" "memoria" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1649283981928 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649283981928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[0\] GND " "Pin \"leds_rgb\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[1\] GND " "Pin \"leds_rgb\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[2\] GND " "Pin \"leds_rgb\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[3\] GND " "Pin \"leds_rgb\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[4\] GND " "Pin \"leds_rgb\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[6\] GND " "Pin \"leds_rgb\[6\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[7\] GND " "Pin \"leds_rgb\[7\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[8\] GND " "Pin \"leds_rgb\[8\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[9\] GND " "Pin \"leds_rgb\[9\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|leds_rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[0\] GND " "Pin \"db_contagem\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[1\] GND " "Pin \"db_contagem\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[2\] GND " "Pin \"db_contagem\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[3\] GND " "Pin \"db_contagem\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[4\] GND " "Pin \"db_contagem\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[5\] GND " "Pin \"db_contagem\[5\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[6\] VCC " "Pin \"db_contagem\[6\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_contagem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[0\] VCC " "Pin \"db_partida\[0\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[1\] VCC " "Pin \"db_partida\[1\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[2\] VCC " "Pin \"db_partida\[2\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[3\] VCC " "Pin \"db_partida\[3\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[4\] VCC " "Pin \"db_partida\[4\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[5\] VCC " "Pin \"db_partida\[5\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[6\] VCC " "Pin \"db_partida\[6\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|db_partida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[0\] GND " "Pin \"tempo_jogada\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[1\] GND " "Pin \"tempo_jogada\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[2\] GND " "Pin \"tempo_jogada\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[3\] GND " "Pin \"tempo_jogada\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[4\] GND " "Pin \"tempo_jogada\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[5\] GND " "Pin \"tempo_jogada\[5\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[6\] GND " "Pin \"tempo_jogada\[6\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[7\] GND " "Pin \"tempo_jogada\[7\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[8\] GND " "Pin \"tempo_jogada\[8\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[9\] GND " "Pin \"tempo_jogada\[9\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[10\] GND " "Pin \"tempo_jogada\[10\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[11\] GND " "Pin \"tempo_jogada\[11\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[12\] GND " "Pin \"tempo_jogada\[12\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[13\] GND " "Pin \"tempo_jogada\[13\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[14\] GND " "Pin \"tempo_jogada\[14\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[15\] GND " "Pin \"tempo_jogada\[15\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[16\] GND " "Pin \"tempo_jogada\[16\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[17\] GND " "Pin \"tempo_jogada\[17\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[18\] GND " "Pin \"tempo_jogada\[18\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[19\] GND " "Pin \"tempo_jogada\[19\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[20\] GND " "Pin \"tempo_jogada\[20\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[21\] GND " "Pin \"tempo_jogada\[21\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[22\] GND " "Pin \"tempo_jogada\[22\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[23\] GND " "Pin \"tempo_jogada\[23\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[24\] GND " "Pin \"tempo_jogada\[24\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[25\] GND " "Pin \"tempo_jogada\[25\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[26\] GND " "Pin \"tempo_jogada\[26\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|tempo_jogada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "perdeu GND " "Pin \"perdeu\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649283982488 "|circuito_projeto|perdeu"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649283982488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649283982859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649283983500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649283984502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649283984502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649283985867 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649283985867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649283985867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649283985867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649283985894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:26:25 2022 " "Processing ended: Wed Apr 06 19:26:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649283985894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649283985894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649283985894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649283985894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649283990096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649283990107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:26:27 2022 " "Processing started: Wed Apr 06 19:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649283990107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649283990107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off circuito_projeto -c circuito_projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off circuito_projeto -c circuito_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649283990107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649283993193 ""}
{ "Info" "0" "" "Project  = circuito_projeto" {  } {  } 0 0 "Project  = circuito_projeto" 0 0 "Fitter" 0 0 1649283993235 ""}
{ "Info" "0" "" "Revision = circuito_projeto" {  } {  } 0 0 "Revision = circuito_projeto" 0 0 "Fitter" 0 0 1649283993247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649283993498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649283993499 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "circuito_projeto 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"circuito_projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649283993600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649283993714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649283993714 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649283994514 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649283995102 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649283996690 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 90 " "No exact pin location assignment(s) for 90 pins of 90 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649283997207 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649284004085 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 30 global CLKCTRL_G10 " "clock~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649284004500 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649284004500 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284004517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649284004758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649284004780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649284004781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649284004782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649284004786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649284004787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649284008445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuito_projeto.sdc " "Synopsys Design Constraints File file not found: 'circuito_projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649284008447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649284008475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649284008485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649284008486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649284008513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649284008602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649284008603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649284008603 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284009477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649284014175 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649284015845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284019505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649284020525 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649284023473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284023473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649284025821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Jonas/Documents/lab-digi/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649284029915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649284029915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649284031896 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649284031896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284031901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649284043964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649284044241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649284046080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649284046080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649284046811 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649284050818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonas/Documents/lab-digi/output_files/circuito_projeto.fit.smsg " "Generated suppressed messages file C:/Users/Jonas/Documents/lab-digi/output_files/circuito_projeto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649284051759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6310 " "Peak virtual memory: 6310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649284052797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:27:32 2022 " "Processing ended: Wed Apr 06 19:27:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649284052797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649284052797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649284052797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649284052797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649284057239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649284057251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:27:36 2022 " "Processing started: Wed Apr 06 19:27:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649284057251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649284057251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off circuito_projeto -c circuito_projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off circuito_projeto -c circuito_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649284057251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649284058927 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649284065564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649284066415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:27:46 2022 " "Processing ended: Wed Apr 06 19:27:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649284066415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649284066415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649284066415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649284066415 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649284067291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649284069290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649284069300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:27:47 2022 " "Processing started: Wed Apr 06 19:27:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649284069300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284069300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta circuito_projeto -c circuito_projeto " "Command: quartus_sta circuito_projeto -c circuito_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284069300 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284069903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071184 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071679 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuito_projeto.sdc " "Synopsys Design Constraints File file not found: 'circuito_projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649284071722 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071723 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284071774 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284071827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1649284071985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.209 " "Worst-case setup slack is -2.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209             -37.060 clock  " "   -2.209             -37.060 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock  " "    0.402               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284071995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284071995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.948 " "Worst-case recovery slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -22.117 clock  " "   -0.948             -22.117 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284072000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.051 " "Worst-case removal slack is 1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 clock  " "    1.051               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284072005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.422 clock  " "   -0.538             -23.422 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284072010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284072010 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284072099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284072208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1649284073871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.101 " "Worst-case setup slack is -2.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.101             -35.325 clock  " "   -2.101             -35.325 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clock  " "    0.381               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.977 " "Worst-case recovery slack is -0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977             -23.256 clock  " "   -0.977             -23.256 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.164 " "Worst-case removal slack is 1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 clock  " "    1.164               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -24.024 clock  " "   -0.538             -24.024 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284073902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284073902 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284073916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284074152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1649284075716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.029 " "Worst-case setup slack is -1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.128 clock  " "   -1.029              -3.128 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock  " "    0.183               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.121 " "Worst-case recovery slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clock  " "    0.121               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 clock  " "    0.510               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -1.850 clock  " "   -0.089              -1.850 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075755 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649284075769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1649284075969 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.954 " "Worst-case setup slack is -0.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.954              -1.890 clock  " "   -0.954              -1.890 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clock  " "    0.170               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284075979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284075979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.185 " "Worst-case recovery slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock  " "    0.185               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284076006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 clock  " "    0.474               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284076012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -2.309 clock  " "   -0.093              -2.309 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649284076018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284076018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284078777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284078788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649284079002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:27:59 2022 " "Processing ended: Wed Apr 06 19:27:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649284079002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649284079002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649284079002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284079002 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649284079803 ""}
