{
  "module_name": "rcar_mipi_dsi_regs.h",
  "hash_id": "c5774eacf1e106e71fe0076141f45625c2cc0f06c7dfdce3074cac7dec081fcd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/renesas/rcar-du/rcar_mipi_dsi_regs.h",
  "human_readable_source": " \n \n\n#ifndef __RCAR_MIPI_DSI_REGS_H__\n#define __RCAR_MIPI_DSI_REGS_H__\n\n#define LINKSR\t\t\t\t0x010\n#define LINKSR_LPBUSY\t\t\t(1 << 1)\n#define LINKSR_HSBUSY\t\t\t(1 << 0)\n\n \n#define TXVMSETR\t\t\t0x180\n#define TXVMSETR_SYNSEQ_PULSES\t\t(0 << 16)\n#define TXVMSETR_SYNSEQ_EVENTS\t\t(1 << 16)\n#define TXVMSETR_VSTPM\t\t\t(1 << 15)\n#define TXVMSETR_PIXWDTH\t\t(1 << 8)\n#define TXVMSETR_VSEN_EN\t\t(1 << 4)\n#define TXVMSETR_VSEN_DIS\t\t(0 << 4)\n#define TXVMSETR_HFPBPEN_EN\t\t(1 << 2)\n#define TXVMSETR_HFPBPEN_DIS\t\t(0 << 2)\n#define TXVMSETR_HBPBPEN_EN\t\t(1 << 1)\n#define TXVMSETR_HBPBPEN_DIS\t\t(0 << 1)\n#define TXVMSETR_HSABPEN_EN\t\t(1 << 0)\n#define TXVMSETR_HSABPEN_DIS\t\t(0 << 0)\n\n#define TXVMCR\t\t\t\t0x190\n#define TXVMCR_VFCLR\t\t\t(1 << 12)\n#define TXVMCR_EN_VIDEO\t\t\t(1 << 0)\n\n#define TXVMSR\t\t\t\t0x1a0\n#define TXVMSR_STR\t\t\t(1 << 16)\n#define TXVMSR_VFRDY\t\t\t(1 << 12)\n#define TXVMSR_ACT\t\t\t(1 << 8)\n#define TXVMSR_RDY\t\t\t(1 << 0)\n\n#define TXVMSCR\t\t\t\t0x1a4\n#define TXVMSCR_STR\t\t\t(1 << 16)\n\n#define TXVMPSPHSETR\t\t\t0x1c0\n#define TXVMPSPHSETR_DT_RGB16\t\t(0x0e << 16)\n#define TXVMPSPHSETR_DT_RGB18\t\t(0x1e << 16)\n#define TXVMPSPHSETR_DT_RGB18_LS\t(0x2e << 16)\n#define TXVMPSPHSETR_DT_RGB24\t\t(0x3e << 16)\n#define TXVMPSPHSETR_DT_YCBCR16\t\t(0x2c << 16)\n\n#define TXVMVPRMSET0R\t\t\t0x1d0\n#define TXVMVPRMSET0R_HSPOL_HIG\t\t(0 << 17)\n#define TXVMVPRMSET0R_HSPOL_LOW\t\t(1 << 17)\n#define TXVMVPRMSET0R_VSPOL_HIG\t\t(0 << 16)\n#define TXVMVPRMSET0R_VSPOL_LOW\t\t(1 << 16)\n#define TXVMVPRMSET0R_CSPC_RGB\t\t(0 << 4)\n#define TXVMVPRMSET0R_CSPC_YCbCr\t(1 << 4)\n#define TXVMVPRMSET0R_BPP_16\t\t(0 << 0)\n#define TXVMVPRMSET0R_BPP_18\t\t(1 << 0)\n#define TXVMVPRMSET0R_BPP_24\t\t(2 << 0)\n\n#define TXVMVPRMSET1R\t\t\t0x1d4\n#define TXVMVPRMSET1R_VACTIVE(x)\t(((x) & 0x7fff) << 16)\n#define TXVMVPRMSET1R_VSA(x)\t\t(((x) & 0xfff) << 0)\n\n#define TXVMVPRMSET2R\t\t\t0x1d8\n#define TXVMVPRMSET2R_VFP(x)\t\t(((x) & 0x1fff) << 16)\n#define TXVMVPRMSET2R_VBP(x)\t\t(((x) & 0x1fff) << 0)\n\n#define TXVMVPRMSET3R\t\t\t0x1dc\n#define TXVMVPRMSET3R_HACTIVE(x)\t(((x) & 0x7fff) << 16)\n#define TXVMVPRMSET3R_HSA(x)\t\t(((x) & 0xfff) << 0)\n\n#define TXVMVPRMSET4R\t\t\t0x1e0\n#define TXVMVPRMSET4R_HFP(x)\t\t(((x) & 0x1fff) << 16)\n#define TXVMVPRMSET4R_HBP(x)\t\t(((x) & 0x1fff) << 0)\n\n \n#define PPISETR\t\t\t\t0x700\n#define PPISETR_DLEN_0\t\t\t(0x1 << 0)\n#define PPISETR_DLEN_1\t\t\t(0x3 << 0)\n#define PPISETR_DLEN_2\t\t\t(0x7 << 0)\n#define PPISETR_DLEN_3\t\t\t(0xf << 0)\n#define PPISETR_CLEN\t\t\t(1 << 8)\n\n#define PPICLCR\t\t\t\t0x710\n#define PPICLCR_TXREQHS\t\t\t(1 << 8)\n#define PPICLCR_TXULPSEXT\t\t(1 << 1)\n#define PPICLCR_TXULPSCLK\t\t(1 << 0)\n\n#define PPICLSR\t\t\t\t0x720\n#define PPICLSR_HSTOLP\t\t\t(1 << 27)\n#define PPICLSR_TOHS\t\t\t(1 << 26)\n#define PPICLSR_STPST\t\t\t(1 << 0)\n\n#define PPICLSCR\t\t\t0x724\n#define PPICLSCR_HSTOLP\t\t\t(1 << 27)\n#define PPICLSCR_TOHS\t\t\t(1 << 26)\n\n#define PPIDLSR\t\t\t\t0x760\n#define PPIDLSR_STPST\t\t\t(0xf << 0)\n\n \n#define LPCLKSET\t\t\t0x1000\n#define LPCLKSET_CKEN\t\t\t(1 << 8)\n#define LPCLKSET_LPCLKDIV(x)\t\t(((x) & 0x3f) << 0)\n\n#define CFGCLKSET\t\t\t0x1004\n#define CFGCLKSET_CKEN\t\t\t(1 << 8)\n#define CFGCLKSET_CFGCLKDIV(x)\t\t(((x) & 0x3f) << 0)\n\n#define DOTCLKDIV\t\t\t0x1008\n#define DOTCLKDIV_CKEN\t\t\t(1 << 8)\n#define DOTCLKDIV_DOTCLKDIV(x)\t\t(((x) & 0x3f) << 0)\n\n#define VCLKSET\t\t\t\t0x100c\n#define VCLKSET_CKEN\t\t\t(1 << 16)\n#define VCLKSET_COLOR_RGB\t\t(0 << 8)\n#define VCLKSET_COLOR_YCC\t\t(1 << 8)\n#define VCLKSET_DIV_V3U(x)\t\t(((x) & 0x3) << 4)\n#define VCLKSET_DIV_V4H(x)\t\t(((x) & 0x7) << 4)\n#define VCLKSET_BPP_16\t\t\t(0 << 2)\n#define VCLKSET_BPP_18\t\t\t(1 << 2)\n#define VCLKSET_BPP_18L\t\t\t(2 << 2)\n#define VCLKSET_BPP_24\t\t\t(3 << 2)\n#define VCLKSET_LANE(x)\t\t\t(((x) & 0x3) << 0)\n\n#define VCLKEN\t\t\t\t0x1010\n#define VCLKEN_CKEN\t\t\t(1 << 0)\n\n#define PHYSETUP\t\t\t0x1014\n#define PHYSETUP_HSFREQRANGE(x)\t\t(((x) & 0x7f) << 16)\n#define PHYSETUP_HSFREQRANGE_MASK\t(0x7f << 16)\n#define PHYSETUP_CFGCLKFREQRANGE(x)\t(((x) & 0x3f) << 8)\n#define PHYSETUP_SHUTDOWNZ\t\t(1 << 1)\n#define PHYSETUP_RSTZ\t\t\t(1 << 0)\n\n#define CLOCKSET1\t\t\t0x101c\n#define CLOCKSET1_LOCK_PHY\t\t(1 << 17)\n#define CLOCKSET1_LOCK\t\t\t(1 << 16)\n#define CLOCKSET1_CLKSEL\t\t(1 << 8)\n#define CLOCKSET1_CLKINSEL_EXTAL\t(0 << 2)\n#define CLOCKSET1_CLKINSEL_DIG\t\t(1 << 2)\n#define CLOCKSET1_CLKINSEL_DU\t\t(1 << 3)\n#define CLOCKSET1_SHADOW_CLEAR\t\t(1 << 1)\n#define CLOCKSET1_UPDATEPLL\t\t(1 << 0)\n\n#define CLOCKSET2\t\t\t0x1020\n#define CLOCKSET2_M(x)\t\t\t(((x) & 0xfff) << 16)\n#define CLOCKSET2_VCO_CNTRL(x)\t\t(((x) & 0x3f) << 8)\n#define CLOCKSET2_N(x)\t\t\t(((x) & 0xf) << 0)\n\n#define CLOCKSET3\t\t\t0x1024\n#define CLOCKSET3_PROP_CNTRL(x)\t\t(((x) & 0x3f) << 24)\n#define CLOCKSET3_INT_CNTRL(x)\t\t(((x) & 0x3f) << 16)\n#define CLOCKSET3_CPBIAS_CNTRL(x)\t(((x) & 0x7f) << 8)\n#define CLOCKSET3_GMP_CNTRL(x)\t\t(((x) & 0x3) << 0)\n\n#define PHTW\t\t\t\t0x1034\n#define PHTW_DWEN\t\t\t(1 << 24)\n#define PHTW_TESTDIN_DATA(x)\t\t(((x) & 0xff) << 16)\n#define PHTW_CWEN\t\t\t(1 << 8)\n#define PHTW_TESTDIN_CODE(x)\t\t(((x) & 0xff) << 0)\n\n#define PHTR\t\t\t\t0x1038\n#define PHTR_TEST\t\t\t(1 << 16)\n\n#define PHTC\t\t\t\t0x103c\n#define PHTC_TESTCLR\t\t\t(1 << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}