Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 14 08:17:53 2021
| Host         : FDC212-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_module_timing_summary_routed.rpt -pb top_level_module_timing_summary_routed.pb -rpx top_level_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_module
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: A0_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A1_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A2_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A3_DCO_P (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.723    -4612.422                   1152                 7898        0.031        0.000                      0                 7898        1.100        0.000                       0                  3062  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         
sys_clk               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                0.211        0.000                      0                 3731        0.031        0.000                      0                 3731        3.710        0.000                       0                  1652  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clk                   -46.723    -4452.426                   1046                 3706        0.085        0.000                      0                 3706        1.100        0.000                       0                  1361  
  clk_out1_clk_wiz_0       -1.193       -3.372                      4                   60        0.241        0.000                      0                   60        2.000        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          okUH0                     4.607        0.000                      0                   35        1.029        0.000                      0                   35  
okUH0               mmcm0_clk0                0.208        0.000                      0                   36        1.262        0.000                      0                   36  
clk_out1_clk_wiz_0  sys_clk                  -3.098      -60.935                     60                  428        0.315        0.000                      0                  428  
sys_clk             clk_out1_clk_wiz_0       -2.133       -7.749                      5                   40        0.162        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk             clk_out1_clk_wiz_0       -0.741       -6.116                     16                   20        0.164        0.000                      0                   20  
**async_default**   mmcm0_clk0          mmcm0_clk0                6.341        0.000                      0                   91        0.276        0.000                      0                   91  
**async_default**   sys_clk             sys_clk                  -2.752     -146.130                     85                  219        0.351        0.000                      0                  219  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.035ns  (logic 3.607ns (39.921%)  route 5.428ns (60.079%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.653     4.450    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.574    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0_i_1_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I0_O)      0.241     4.815 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0/O
                         net (fo=1, routed)           1.023     5.837    pipeOutA1/ep_datain[27]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.298     6.135 r  pipeOutA1/okEH[27]_INST_0/O
                         net (fo=1, routed)           1.269     7.404    wireOR/okEHx[156]
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.528 r  wireOR/core0_i_39/O
                         net (fo=1, routed)           0.165     7.693    wireOR/core0_i_39_n_0
    SLICE_X34Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.817 r  wireOR/core0_i_7/O
                         net (fo=2, routed)           0.461     8.278    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[27]
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.402 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[27]_i_2/O
                         net (fo=1, routed)           0.469     8.872    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[27]_i_2_n_0
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.118     8.990 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[27]_i_1/O
                         net (fo=1, routed)           0.388     9.378    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[27]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y69         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[27]/C
                         clock pessimism              0.552     9.931    
                         clock uncertainty           -0.073     9.858    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)       -0.269     9.589    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[27]
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.274ns  (logic 3.585ns (38.655%)  route 5.689ns (61.345%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 9.455 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.613     4.409    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOPBDOP[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.533 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.533    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I0_O)      0.212     4.745 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0/O
                         net (fo=1, routed)           1.051     5.796    pipeOutA1/ep_datain[31]
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.299     6.095 r  pipeOutA1/okEH[31]_INST_0/O
                         net (fo=1, routed)           1.193     7.288    wireOR/okEHx[160]
    SLICE_X30Y72         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  wireOR/core0_i_35/O
                         net (fo=1, routed)           0.415     7.827    wireOR/core0_i_35_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I1_O)        0.124     7.951 r  wireOR/core0_i_3/O
                         net (fo=2, routed)           0.986     8.937    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[31]
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     9.061 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3/O
                         net (fo=1, routed)           0.432     9.493    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     9.617 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2/O
                         net (fo=1, routed)           0.000     9.617    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2_n_0
    SLICE_X7Y74          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.583     9.455    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y74          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/C
                         clock pessimism              0.552    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.031     9.965    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.201ns  (logic 3.580ns (38.908%)  route 5.621ns (61.092%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.557     4.353    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[3]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.477    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_1_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I0_O)      0.209     4.686 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0/O
                         net (fo=1, routed)           1.477     6.163    pipeOutA1/ep_datain[26]
    SLICE_X28Y61         LUT4 (Prop_lut4_I3_O)        0.297     6.460 r  pipeOutA1/okEH[26]_INST_0/O
                         net (fo=1, routed)           0.762     7.222    wireOR/okEHx[155]
    SLICE_X32Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.346 r  wireOR/core0_i_40/O
                         net (fo=1, routed)           0.417     7.764    wireOR/core0_i_40_n_0
    SLICE_X32Y71         LUT5 (Prop_lut5_I1_O)        0.124     7.888 r  wireOR/core0_i_8/O
                         net (fo=2, routed)           0.915     8.802    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[26]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_2/O
                         net (fo=1, routed)           0.493     9.420    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_2_n_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I3_O)        0.124     9.544 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_1/O
                         net (fo=1, routed)           0.000     9.544    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y71          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/C
                         clock pessimism              0.552     9.933    
                         clock uncertainty           -0.073     9.860    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.081     9.941    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.219ns  (logic 3.580ns (38.831%)  route 5.639ns (61.169%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 9.457 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.579     4.376    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[13]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.500 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.500    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.209     4.709 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=1, routed)           1.537     6.246    pipeOutA1/ep_datain[12]
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.297     6.543 r  pipeOutA1/okEH[12]_INST_0/O
                         net (fo=1, routed)           0.683     7.226    wireOR/okEHx[141]
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.124     7.350 r  wireOR/core0_i_54/O
                         net (fo=1, routed)           0.335     7.685    wireOR/core0_i_54_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  wireOR/core0_i_22/O
                         net (fo=2, routed)           1.031     8.840    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[12]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_2/O
                         net (fo=1, routed)           0.474     9.438    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_2_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.562 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1/O
                         net (fo=1, routed)           0.000     9.562    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.585     9.457    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y75          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/C
                         clock pessimism              0.552    10.009    
                         clock uncertainty           -0.073     9.936    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.031     9.967    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.164ns  (logic 3.580ns (39.067%)  route 5.584ns (60.933%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 9.460 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 0.349 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.853     0.349    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.803 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           1.586     4.389    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[14]
    SLICE_X8Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.513 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.513    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_1_n_0
    SLICE_X8Y41          MUXF7 (Prop_muxf7_I0_O)      0.209     4.722 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           1.353     6.075    pipeOutA1/ep_datain[13]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.297     6.372 r  pipeOutA1/okEH[13]_INST_0/O
                         net (fo=1, routed)           0.763     7.134    wireOR/okEHx[142]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.124     7.258 r  wireOR/core0_i_53/O
                         net (fo=1, routed)           0.741     7.999    wireOR/core0_i_53_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I1_O)        0.124     8.123 r  wireOR/core0_i_21/O
                         net (fo=2, routed)           0.708     8.831    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[13]
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.955 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_2/O
                         net (fo=1, routed)           0.433     9.388    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_2_n_0
    SLICE_X7Y71          LUT4 (Prop_lut4_I3_O)        0.124     9.512 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_1/O
                         net (fo=1, routed)           0.000     9.512    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.588     9.460    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y71          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/C
                         clock pessimism              0.552    10.012    
                         clock uncertainty           -0.073     9.939    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.029     9.968    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]
  -------------------------------------------------------------------
                         required time                          9.968    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.066ns  (logic 3.585ns (39.541%)  route 5.481ns (60.459%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 9.376 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           2.559     5.356    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[11]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.480 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.480    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_1_n_0
    SLICE_X29Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     5.692 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=1, routed)           0.655     6.347    pipeOutA1/ep_datain[10]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.299     6.646 r  pipeOutA1/okEH[10]_INST_0/O
                         net (fo=1, routed)           0.287     6.934    wireOR/okEHx[139]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124     7.058 r  wireOR/core0_i_56/O
                         net (fo=1, routed)           0.437     7.495    wireOR/core0_i_56_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.619 r  wireOR/core0_i_24/O
                         net (fo=2, routed)           1.049     8.668    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[10]
    SLICE_X12Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.792 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_2/O
                         net (fo=1, routed)           0.493     9.285    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_2_n_0
    SLICE_X12Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.409 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_1/O
                         net (fo=1, routed)           0.000     9.409    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.504     9.376    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y75         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/C
                         clock pessimism              0.552     9.928    
                         clock uncertainty           -0.073     9.855    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.081     9.936    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]
  -------------------------------------------------------------------
                         required time                          9.936    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.066ns  (logic 3.585ns (39.545%)  route 5.481ns (60.455%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 9.457 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.455     5.251    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.124     5.375 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.375    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0_i_1_n_0
    SLICE_X28Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     5.587 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0/O
                         net (fo=1, routed)           0.660     6.247    pipeOutA1/ep_datain[29]
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.299     6.546 r  pipeOutA1/okEH[29]_INST_0/O
                         net (fo=1, routed)           0.503     7.049    wireOR/okEHx[158]
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.124     7.173 r  wireOR/core0_i_37/O
                         net (fo=1, routed)           0.420     7.593    wireOR/core0_i_37_n_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.717 r  wireOR/core0_i_5/O
                         net (fo=2, routed)           1.010     8.727    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[29]
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.851 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_2/O
                         net (fo=1, routed)           0.433     9.284    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_2_n_0
    SLICE_X7Y76          LUT4 (Prop_lut4_I3_O)        0.124     9.408 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_1/O
                         net (fo=1, routed)           0.000     9.408    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.585     9.457    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y76          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/C
                         clock pessimism              0.552    10.009    
                         clock uncertainty           -0.073     9.936    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.029     9.965    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.963ns  (logic 3.613ns (40.310%)  route 5.350ns (59.690%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 9.373 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 0.349 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.853     0.349    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.803 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.618     4.420    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124     4.544 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.544    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0_i_1_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.241     4.785 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=1, routed)           1.497     6.282    pipeOutA1/ep_datain[8]
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.298     6.580 r  pipeOutA1/okEH[8]_INST_0/O
                         net (fo=1, routed)           0.684     7.264    wireOR/okEHx[137]
    SLICE_X32Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  wireOR/core0_i_58/O
                         net (fo=1, routed)           0.677     8.064    wireOR/core0_i_58_n_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I1_O)        0.124     8.188 r  wireOR/core0_i_26/O
                         net (fo=2, routed)           0.442     8.631    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[8]
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.755 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_2/O
                         net (fo=1, routed)           0.433     9.188    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_2_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.312 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_1/O
                         net (fo=1, routed)           0.000     9.312    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.501     9.373    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X29Y75         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/C
                         clock pessimism              0.552     9.925    
                         clock uncertainty           -0.073     9.852    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.029     9.881    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.925ns  (logic 3.610ns (40.448%)  route 5.315ns (59.552%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 9.376 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 0.349 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.853     0.349    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.803 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           2.635     5.437    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[10]
    SLICE_X28Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.561 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.561    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0_i_1_n_0
    SLICE_X28Y66         MUXF7 (Prop_muxf7_I0_O)      0.238     5.799 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=1, routed)           0.455     6.254    pipeOutA1/ep_datain[9]
    SLICE_X30Y67         LUT4 (Prop_lut4_I3_O)        0.298     6.552 r  pipeOutA1/okEH[9]_INST_0/O
                         net (fo=1, routed)           0.302     6.855    wireOR/okEHx[138]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  wireOR/core0_i_57/O
                         net (fo=1, routed)           0.503     7.482    wireOR/core0_i_57_n_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  wireOR/core0_i_25/O
                         net (fo=2, routed)           0.923     8.529    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[9]
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.653 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_2/O
                         net (fo=1, routed)           0.496     9.149    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_2_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.273 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_1/O
                         net (fo=1, routed)           0.000     9.273    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.504     9.376    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y75          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/C
                         clock pessimism              0.552     9.928    
                         clock uncertainty           -0.073     9.855    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.077     9.932    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.833ns  (logic 3.580ns (40.529%)  route 5.253ns (59.471%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.847     0.343    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     2.797 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.301     5.097    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.221    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0_i_1_n_0
    SLICE_X14Y59         MUXF7 (Prop_muxf7_I0_O)      0.209     5.430 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0/O
                         net (fo=1, routed)           0.911     6.341    pipeOutA1/ep_datain[30]
    SLICE_X28Y68         LUT4 (Prop_lut4_I3_O)        0.297     6.638 r  pipeOutA1/okEH[30]_INST_0/O
                         net (fo=1, routed)           0.570     7.208    wireOR/okEHx[159]
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.332 r  wireOR/core0_i_36/O
                         net (fo=1, routed)           0.448     7.781    wireOR/core0_i_36_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I1_O)        0.124     7.905 r  wireOR/core0_i_4/O
                         net (fo=2, routed)           0.616     8.521    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[30]
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[30]_i_2/O
                         net (fo=1, routed)           0.407     9.052    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[30]_i_2_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.176 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[30]_i_1/O
                         net (fo=1, routed)           0.000     9.176    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[30]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y73         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[30]/C
                         clock pessimism              0.552     9.933    
                         clock uncertainty           -0.073     9.860    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031     9.891    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[30]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.757%)  route 0.452ns (76.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.565     0.903    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y59         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=18, routed)          0.452     1.497    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X1Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.949     0.779    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504     1.283    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.466    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMS32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMS32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y56         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.178     1.221    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X50Y56         RAMS32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X50Y56         RAMS32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.275     0.937    
    SLICE_X50Y56         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.137    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.496ns  (logic 0.226ns (45.589%)  route 0.270ns (54.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 0.906 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.568     0.906    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y101        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.128     1.034 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/Q
                         net (fo=5, routed)           0.270     1.304    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][13]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.098     1.402 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[11]_i_1/O
                         net (fo=1, routed)           0.000     1.402    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[11]
    SLICE_X34Y99         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.840     0.670    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y99         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism              0.509     1.178    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.299    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y22     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y22     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y17     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y18     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y19     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y20     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y19     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y17     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y18     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X3Y15     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y54     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y54     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y54     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y54     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y54     okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y56     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y55     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y55     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y6    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1046  Failing Endpoints,  Worst Slack      -46.723ns,  Total Violation    -4452.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.723ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.788ns  (logic 41.348ns (79.841%)  route 10.440ns (20.159%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 9.954 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.197    46.472    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.502 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.504    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.022 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.892    52.915    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.124    53.039 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.039    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.589 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.589    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.703    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.817 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.817    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.056 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.618    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.302    54.920 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.920    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.433 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.433    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.550 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.550    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.667 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.667    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.784 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.784    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.901 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.901    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.018 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.018    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.135 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.135    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.252    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.369    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.486    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.603    top/u_Butterworth_0/delay2_section2_reg[13]_i_1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.926 r  top/u_Butterworth_0/delay2_section2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    56.926    top/u_Butterworth_0/delay2_typeconvert2[15]
    SLICE_X10Y162        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.685     9.954    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X10Y162        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[15]/C
                         clock pessimism              0.176    10.130    
                         clock uncertainty           -0.035    10.094    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.109    10.203    top/u_Butterworth_0/delay2_section2_reg[15]
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                         -56.926    
  -------------------------------------------------------------------
                         slack                                -46.723    

Slack (VIOLATED) :        -46.707ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay1_section2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.751ns  (logic 41.348ns (79.899%)  route 10.402ns (20.101%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.432    46.707    top/u_Butterworth_0/feedback20[45]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.737 r  top/u_Butterworth_0/a2mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.739    top/u_Butterworth_0/a2mul2_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.257 r  top/u_Butterworth_0/a2mul2__0/P[0]
                         net (fo=1, routed)           0.620    52.877    top/u_Butterworth_0/a2mul2__0_n_105
    SLICE_X57Y154        LUT2 (Prop_lut2_I1_O)        0.124    53.001 r  top/u_Butterworth_0/delay1_section2[5]_i_26/O
                         net (fo=1, routed)           0.000    53.001    top/u_Butterworth_0/delay1_section2[5]_i_26_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.551 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.551    top/u_Butterworth_0/delay1_section2_reg[5]_i_18_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.665 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.665    top/u_Butterworth_0/delay1_section2_reg[5]_i_13_n_0
    SLICE_X57Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.779 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.779    top/u_Butterworth_0/delay1_section2_reg[5]_i_7_n_0
    SLICE_X57Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.018 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.581    top/u_Butterworth_0/ab2sum2[30]
    SLICE_X56Y150        LUT2 (Prop_lut2_I1_O)        0.302    54.883 r  top/u_Butterworth_0/delay1_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.883    top/u_Butterworth_0/delay1_section2[1]_i_39_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.396 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.396    top/u_Butterworth_0/delay1_section2_reg[1]_i_31_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.513 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.513    top/u_Butterworth_0/delay1_section2_reg[1]_i_26_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.630 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.630    top/u_Butterworth_0/delay1_section2_reg[1]_i_21_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.747 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.747    top/u_Butterworth_0/delay1_section2_reg[1]_i_16_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.864 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.864    top/u_Butterworth_0/delay1_section2_reg[1]_i_11_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.981 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.981    top/u_Butterworth_0/delay1_section2_reg[1]_i_6_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.098 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.098    top/u_Butterworth_0/delay1_section2_reg[1]_i_2_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.215 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.215    top/u_Butterworth_0/delay1_section2_reg[1]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.332 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.332    top/u_Butterworth_0/delay1_section2_reg[5]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.449 r  top/u_Butterworth_0/delay1_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.449    top/u_Butterworth_0/delay1_section2_reg[9]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.566 r  top/u_Butterworth_0/delay1_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.566    top/u_Butterworth_0/delay1_section2_reg[13]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.889 r  top/u_Butterworth_0/delay1_section2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    56.889    top/u_Butterworth_0/delay1_typeconvert2[15]
    SLICE_X56Y161        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.663     9.932    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X56Y161        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[15]/C
                         clock pessimism              0.176    10.108    
                         clock uncertainty           -0.035    10.072    
    SLICE_X56Y161        FDRE (Setup_fdre_C_D)        0.109    10.181    top/u_Butterworth_0/delay1_section2_reg[15]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -56.889    
  -------------------------------------------------------------------
                         slack                                -46.707    

Slack (VIOLATED) :        -46.619ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.684ns  (logic 41.244ns (79.800%)  route 10.440ns (20.200%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 9.954 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.197    46.472    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.502 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.504    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.022 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.892    52.915    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.124    53.039 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.039    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.589 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.589    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.703    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.817 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.817    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.056 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.618    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.302    54.920 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.920    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.433 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.433    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.550 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.550    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.667 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.667    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.784 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.784    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.901 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.901    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.018 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.018    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.135 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.135    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.252    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.369    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.486    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.603    top/u_Butterworth_0/delay2_section2_reg[13]_i_1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    56.822 r  top/u_Butterworth_0/delay2_section2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    56.822    top/u_Butterworth_0/delay2_typeconvert2[14]
    SLICE_X10Y162        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.685     9.954    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X10Y162        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[14]/C
                         clock pessimism              0.176    10.130    
                         clock uncertainty           -0.035    10.094    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.109    10.203    top/u_Butterworth_0/delay2_section2_reg[14]
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                         -56.822    
  -------------------------------------------------------------------
                         slack                                -46.619    

Slack (VIOLATED) :        -46.605ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.671ns  (logic 41.231ns (79.795%)  route 10.440ns (20.205%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 9.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.197    46.472    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.502 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.504    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.022 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.892    52.915    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.124    53.039 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.039    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.589 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.589    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.703    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.817 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.817    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.056 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.618    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.302    54.920 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.920    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.433 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.433    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.550 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.550    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.667 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.667    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.784 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.784    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.901 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.901    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.018 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.018    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.135 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.135    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.252    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.369    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.486    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.809 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    56.809    top/u_Butterworth_0/delay2_typeconvert2[11]
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.686     9.955    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[11]/C
                         clock pessimism              0.176    10.131    
                         clock uncertainty           -0.035    10.095    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)        0.109    10.204    top/u_Butterworth_0/delay2_section2_reg[11]
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                         -56.809    
  -------------------------------------------------------------------
                         slack                                -46.605    

Slack (VIOLATED) :        -46.603ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay1_section2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.647ns  (logic 41.244ns (79.858%)  route 10.402ns (20.142%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.432    46.707    top/u_Butterworth_0/feedback20[45]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.737 r  top/u_Butterworth_0/a2mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.739    top/u_Butterworth_0/a2mul2_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.257 r  top/u_Butterworth_0/a2mul2__0/P[0]
                         net (fo=1, routed)           0.620    52.877    top/u_Butterworth_0/a2mul2__0_n_105
    SLICE_X57Y154        LUT2 (Prop_lut2_I1_O)        0.124    53.001 r  top/u_Butterworth_0/delay1_section2[5]_i_26/O
                         net (fo=1, routed)           0.000    53.001    top/u_Butterworth_0/delay1_section2[5]_i_26_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.551 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.551    top/u_Butterworth_0/delay1_section2_reg[5]_i_18_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.665 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.665    top/u_Butterworth_0/delay1_section2_reg[5]_i_13_n_0
    SLICE_X57Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.779 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.779    top/u_Butterworth_0/delay1_section2_reg[5]_i_7_n_0
    SLICE_X57Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.018 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.581    top/u_Butterworth_0/ab2sum2[30]
    SLICE_X56Y150        LUT2 (Prop_lut2_I1_O)        0.302    54.883 r  top/u_Butterworth_0/delay1_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.883    top/u_Butterworth_0/delay1_section2[1]_i_39_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.396 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.396    top/u_Butterworth_0/delay1_section2_reg[1]_i_31_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.513 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.513    top/u_Butterworth_0/delay1_section2_reg[1]_i_26_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.630 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.630    top/u_Butterworth_0/delay1_section2_reg[1]_i_21_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.747 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.747    top/u_Butterworth_0/delay1_section2_reg[1]_i_16_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.864 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.864    top/u_Butterworth_0/delay1_section2_reg[1]_i_11_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.981 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.981    top/u_Butterworth_0/delay1_section2_reg[1]_i_6_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.098 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.098    top/u_Butterworth_0/delay1_section2_reg[1]_i_2_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.215 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.215    top/u_Butterworth_0/delay1_section2_reg[1]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.332 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.332    top/u_Butterworth_0/delay1_section2_reg[5]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.449 r  top/u_Butterworth_0/delay1_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.449    top/u_Butterworth_0/delay1_section2_reg[9]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.566 r  top/u_Butterworth_0/delay1_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.566    top/u_Butterworth_0/delay1_section2_reg[13]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    56.785 r  top/u_Butterworth_0/delay1_section2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    56.785    top/u_Butterworth_0/delay1_typeconvert2[14]
    SLICE_X56Y161        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.663     9.932    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X56Y161        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[14]/C
                         clock pessimism              0.176    10.108    
                         clock uncertainty           -0.035    10.072    
    SLICE_X56Y161        FDRE (Setup_fdre_C_D)        0.109    10.181    top/u_Butterworth_0/delay1_section2_reg[14]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -56.785    
  -------------------------------------------------------------------
                         slack                                -46.603    

Slack (VIOLATED) :        -46.597ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.663ns  (logic 41.223ns (79.792%)  route 10.440ns (20.208%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 9.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.197    46.472    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.502 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.504    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.022 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.892    52.915    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.124    53.039 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.039    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.589 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.589    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.703    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.817 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.817    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.056 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.618    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.302    54.920 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.920    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.433 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.433    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.550 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.550    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.667 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.667    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.784 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.784    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.901 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.901    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.018 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.018    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.135 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.135    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.252    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.369    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.486    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    56.801 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    56.801    top/u_Butterworth_0/delay2_typeconvert2[13]
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.686     9.955    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[13]/C
                         clock pessimism              0.176    10.131    
                         clock uncertainty           -0.035    10.095    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)        0.109    10.204    top/u_Butterworth_0/delay2_section2_reg[13]
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                         -56.801    
  -------------------------------------------------------------------
                         slack                                -46.597    

Slack (VIOLATED) :        -46.589ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay1_section2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.634ns  (logic 41.231ns (79.853%)  route 10.402ns (20.147%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.432    46.707    top/u_Butterworth_0/feedback20[45]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.737 r  top/u_Butterworth_0/a2mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.739    top/u_Butterworth_0/a2mul2_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.257 r  top/u_Butterworth_0/a2mul2__0/P[0]
                         net (fo=1, routed)           0.620    52.877    top/u_Butterworth_0/a2mul2__0_n_105
    SLICE_X57Y154        LUT2 (Prop_lut2_I1_O)        0.124    53.001 r  top/u_Butterworth_0/delay1_section2[5]_i_26/O
                         net (fo=1, routed)           0.000    53.001    top/u_Butterworth_0/delay1_section2[5]_i_26_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.551 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.551    top/u_Butterworth_0/delay1_section2_reg[5]_i_18_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.665 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.665    top/u_Butterworth_0/delay1_section2_reg[5]_i_13_n_0
    SLICE_X57Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.779 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.779    top/u_Butterworth_0/delay1_section2_reg[5]_i_7_n_0
    SLICE_X57Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.018 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.581    top/u_Butterworth_0/ab2sum2[30]
    SLICE_X56Y150        LUT2 (Prop_lut2_I1_O)        0.302    54.883 r  top/u_Butterworth_0/delay1_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.883    top/u_Butterworth_0/delay1_section2[1]_i_39_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.396 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.396    top/u_Butterworth_0/delay1_section2_reg[1]_i_31_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.513 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.513    top/u_Butterworth_0/delay1_section2_reg[1]_i_26_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.630 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.630    top/u_Butterworth_0/delay1_section2_reg[1]_i_21_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.747 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.747    top/u_Butterworth_0/delay1_section2_reg[1]_i_16_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.864 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.864    top/u_Butterworth_0/delay1_section2_reg[1]_i_11_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.981 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.981    top/u_Butterworth_0/delay1_section2_reg[1]_i_6_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.098 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.098    top/u_Butterworth_0/delay1_section2_reg[1]_i_2_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.215 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.215    top/u_Butterworth_0/delay1_section2_reg[1]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.332 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.332    top/u_Butterworth_0/delay1_section2_reg[5]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.449 r  top/u_Butterworth_0/delay1_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.449    top/u_Butterworth_0/delay1_section2_reg[9]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.772 r  top/u_Butterworth_0/delay1_section2_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    56.772    top/u_Butterworth_0/delay1_typeconvert2[11]
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.664     9.933    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[11]/C
                         clock pessimism              0.176    10.109    
                         clock uncertainty           -0.035    10.073    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.109    10.182    top/u_Butterworth_0/delay1_section2_reg[11]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -56.772    
  -------------------------------------------------------------------
                         slack                                -46.589    

Slack (VIOLATED) :        -46.581ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay1_section2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.626ns  (logic 41.223ns (79.850%)  route 10.402ns (20.150%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.432    46.707    top/u_Butterworth_0/feedback20[45]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.737 r  top/u_Butterworth_0/a2mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.739    top/u_Butterworth_0/a2mul2_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.257 r  top/u_Butterworth_0/a2mul2__0/P[0]
                         net (fo=1, routed)           0.620    52.877    top/u_Butterworth_0/a2mul2__0_n_105
    SLICE_X57Y154        LUT2 (Prop_lut2_I1_O)        0.124    53.001 r  top/u_Butterworth_0/delay1_section2[5]_i_26/O
                         net (fo=1, routed)           0.000    53.001    top/u_Butterworth_0/delay1_section2[5]_i_26_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.551 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.551    top/u_Butterworth_0/delay1_section2_reg[5]_i_18_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.665 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.665    top/u_Butterworth_0/delay1_section2_reg[5]_i_13_n_0
    SLICE_X57Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.779 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.779    top/u_Butterworth_0/delay1_section2_reg[5]_i_7_n_0
    SLICE_X57Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.018 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.581    top/u_Butterworth_0/ab2sum2[30]
    SLICE_X56Y150        LUT2 (Prop_lut2_I1_O)        0.302    54.883 r  top/u_Butterworth_0/delay1_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.883    top/u_Butterworth_0/delay1_section2[1]_i_39_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.396 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.396    top/u_Butterworth_0/delay1_section2_reg[1]_i_31_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.513 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.513    top/u_Butterworth_0/delay1_section2_reg[1]_i_26_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.630 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.630    top/u_Butterworth_0/delay1_section2_reg[1]_i_21_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.747 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.747    top/u_Butterworth_0/delay1_section2_reg[1]_i_16_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.864 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.864    top/u_Butterworth_0/delay1_section2_reg[1]_i_11_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.981 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.981    top/u_Butterworth_0/delay1_section2_reg[1]_i_6_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.098 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.098    top/u_Butterworth_0/delay1_section2_reg[1]_i_2_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.215 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.215    top/u_Butterworth_0/delay1_section2_reg[1]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.332 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.332    top/u_Butterworth_0/delay1_section2_reg[5]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.449 r  top/u_Butterworth_0/delay1_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.449    top/u_Butterworth_0/delay1_section2_reg[9]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    56.764 r  top/u_Butterworth_0/delay1_section2_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    56.764    top/u_Butterworth_0/delay1_typeconvert2[13]
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.664     9.933    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[13]/C
                         clock pessimism              0.176    10.109    
                         clock uncertainty           -0.035    10.073    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.109    10.182    top/u_Butterworth_0/delay1_section2_reg[13]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -56.764    
  -------------------------------------------------------------------
                         slack                                -46.581    

Slack (VIOLATED) :        -46.521ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.587ns  (logic 41.147ns (79.762%)  route 10.440ns (20.238%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 9.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.197    46.472    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.502 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.504    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.022 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.892    52.915    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.124    53.039 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.039    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.589 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.589    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.703    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.817 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.817    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.056 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.618    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.302    54.920 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.920    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.433 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.433    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.550 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.550    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.667 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.667    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.784 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.784    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.901 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.901    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.018 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.018    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.135 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.135    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.252    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.369    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.486    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    56.725 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    56.725    top/u_Butterworth_0/delay2_typeconvert2[12]
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.686     9.955    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X10Y161        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[12]/C
                         clock pessimism              0.176    10.131    
                         clock uncertainty           -0.035    10.095    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)        0.109    10.204    top/u_Butterworth_0/delay2_section2_reg[12]
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                         -56.725    
  -------------------------------------------------------------------
                         slack                                -46.521    

Slack (VIOLATED) :        -46.505ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay1_section2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.550ns  (logic 41.147ns (79.820%)  route 10.402ns (20.180%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.701     5.138    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X1Y56          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.344 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.346    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.864 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           1.084    11.948    top/u_Butterworth_0/p_0_in0
    SLICE_X44Y134        LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    12.072    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.604 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.604    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.718 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.718    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.832 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.832    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.946 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.946    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.060    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.174    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.288 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.288    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.402    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.516    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.630    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.744    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           1.237    15.315    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    19.345 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.347    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.865 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           0.804    21.668    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    22.219 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.712    22.931    top/u_Butterworth_0/p_1_in[30]
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.237 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    23.237    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.769 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.769    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.883 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.883    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.997 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.997    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.111 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.111    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.225    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.339 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.339    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.453 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.453    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.567 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.567    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.681 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.681    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.795 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.795    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.909 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.909    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.243 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.688    25.932    top/u_Butterworth_0/A[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.030    29.962 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.964    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.482 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           0.707    32.188    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X12Y146        LUT2 (Prop_lut2_I1_O)        0.124    32.312 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.312    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.825 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.825    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.942 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.942    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.059 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.059    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.001    33.177    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.294 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.294    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.411 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.411    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.528 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.528    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.645    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.762    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.879    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.996    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.319 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          0.706    35.026    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    39.059 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    39.061    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    40.579 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           1.035    41.613    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X26Y155        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    42.161 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.804    42.966    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X28Y148        LUT2 (Prop_lut2_I1_O)        0.303    43.269 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.269    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.801 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.801    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.915 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.001    43.915    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X28Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.029 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.029    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X28Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.143 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.143    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X28Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.257 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.257    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X28Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.371 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.371    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X28Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.485 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.485    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.599 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.599    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X28Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.713 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.713    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X28Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.827 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.827    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X28Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.941 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.941    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X28Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.275 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.432    46.707    top/u_Butterworth_0/feedback20[45]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.737 r  top/u_Butterworth_0/a2mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.739    top/u_Butterworth_0/a2mul2_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.257 r  top/u_Butterworth_0/a2mul2__0/P[0]
                         net (fo=1, routed)           0.620    52.877    top/u_Butterworth_0/a2mul2__0_n_105
    SLICE_X57Y154        LUT2 (Prop_lut2_I1_O)        0.124    53.001 r  top/u_Butterworth_0/delay1_section2[5]_i_26/O
                         net (fo=1, routed)           0.000    53.001    top/u_Butterworth_0/delay1_section2[5]_i_26_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.551 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.551    top/u_Butterworth_0/delay1_section2_reg[5]_i_18_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.665 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.665    top/u_Butterworth_0/delay1_section2_reg[5]_i_13_n_0
    SLICE_X57Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.779 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    53.779    top/u_Butterworth_0/delay1_section2_reg[5]_i_7_n_0
    SLICE_X57Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.018 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.563    54.581    top/u_Butterworth_0/ab2sum2[30]
    SLICE_X56Y150        LUT2 (Prop_lut2_I1_O)        0.302    54.883 r  top/u_Butterworth_0/delay1_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    54.883    top/u_Butterworth_0/delay1_section2[1]_i_39_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.396 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.396    top/u_Butterworth_0/delay1_section2_reg[1]_i_31_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.513 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.513    top/u_Butterworth_0/delay1_section2_reg[1]_i_26_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.630 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.630    top/u_Butterworth_0/delay1_section2_reg[1]_i_21_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.747 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.747    top/u_Butterworth_0/delay1_section2_reg[1]_i_16_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.864 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.864    top/u_Butterworth_0/delay1_section2_reg[1]_i_11_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.981 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.981    top/u_Butterworth_0/delay1_section2_reg[1]_i_6_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.098 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.098    top/u_Butterworth_0/delay1_section2_reg[1]_i_2_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.215 r  top/u_Butterworth_0/delay1_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.215    top/u_Butterworth_0/delay1_section2_reg[1]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.332 r  top/u_Butterworth_0/delay1_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.332    top/u_Butterworth_0/delay1_section2_reg[5]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.449 r  top/u_Butterworth_0/delay1_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.449    top/u_Butterworth_0/delay1_section2_reg[9]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    56.688 r  top/u_Butterworth_0/delay1_section2_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    56.688    top/u_Butterworth_0/delay1_typeconvert2[12]
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.664     9.933    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X56Y160        FDRE                                         r  top/u_Butterworth_0/delay1_section2_reg[12]/C
                         clock pessimism              0.176    10.109    
                         clock uncertainty           -0.035    10.073    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.109    10.182    top/u_Butterworth_0/delay1_section2_reg[12]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -56.688    
  -------------------------------------------------------------------
                         slack                                -46.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.490%)  route 0.183ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.563     1.827    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y62         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=17, routed)          0.183     2.151    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[14][10]
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.874     2.239    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.356     1.883    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.066    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.302%)  route 0.185ns (56.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.564     1.828    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y61         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=17, routed)          0.185     2.154    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[14][2]
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.874     2.239    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.356     1.883    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.066    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.110%)  route 0.469ns (76.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/wr_clk
    SLICE_X31Y102        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=16, routed)          0.469     2.442    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.887     2.252    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.151    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     2.340    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.906%)  route 0.533ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.563     1.827    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y62         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=17, routed)          0.533     2.501    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][10]
    RAMB36_X1Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.950     2.315    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.106     2.209    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.392    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.558     1.822    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X59Y82         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/Q
                         net (fo=1, routed)           0.056     2.019    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/geqOp
    SLICE_X58Y82         LUT3 (Prop_lut3_I2_O)        0.045     2.064 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000     2.064    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.827     2.192    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X58Y82         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.357     1.835    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.120     1.955    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.542%)  route 0.235ns (62.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.563     1.827    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y62         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=17, routed)          0.235     2.203    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[14][9]
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.874     2.239    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y12         RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.335     1.904    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.087    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.029    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.839     2.204    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.078     1.910    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.029    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.839     2.204    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.076     1.908    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.853%)  route 0.363ns (66.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.569     1.833    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y55         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=17, routed)          0.363     2.337    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[6]
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.045     2.382 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.382    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[6]
    SLICE_X33Y47         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.911     2.276    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y47         FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism             -0.106     2.170    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091     2.261    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y60         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.023    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X61Y60         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.833     2.198    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y60         FDRE                                         r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.372     1.826    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075     1.901    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y17    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y18    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y19    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y20    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y19    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y17    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y18    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y15    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y15    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y16    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X46Y72    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X46Y72    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X70Y93    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X70Y93    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y102   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y102   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X70Y93    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y102   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y102   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X46Y72    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X46Y72    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X46Y72    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.193ns,  Total Violation       -3.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.766ns (14.569%)  route 4.492ns (85.431%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.618     5.056    adc7961_0/CLK
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDPE (Prop_fdpe_C_Q)         0.518     5.574 r  adc7961_0/sclk_cnt_reg[4]/Q
                         net (fo=2, routed)           1.171     6.745    adc7961_0/sclk_cnt_reg__0[4]
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.869 r  adc7961_0/Clock_Out_ODDR_i_4/O
                         net (fo=2, routed)           0.589     7.459    adc7961_0/Clock_Out_ODDR_i_4_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.583 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           2.731    10.313    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.176    10.015    
                         clock uncertainty           -0.060     9.954    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.120    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.028ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.002ns (19.778%)  route 4.064ns (80.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 9.832 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.912     7.647    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.331     7.978 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           2.157    10.134    adc7961_3/clk_s
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.563     9.832    adc7961_3/clk_out1
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.001    
                         clock uncertainty           -0.060     9.940    
    OLOGIC_X1Y126        ODDR (Setup_oddr_C_D1)      -0.834     9.106    adc7961_3/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 -1.028    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.937ns (18.834%)  route 4.038ns (81.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.622     5.060    adc7961_1/CLK
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.456     5.516 r  adc7961_1/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.872     6.388    adc7961_1/sclk_cnt_reg__0[2]
    SLICE_X44Y101        LUT5 (Prop_lut5_I3_O)        0.154     6.542 r  adc7961_1/Clock_Out_ODDR_i_3__0/O
                         net (fo=2, routed)           0.653     7.195    adc7961_1/Clock_Out_ODDR_i_3__0_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I4_O)        0.327     7.522 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=6, routed)           2.513    10.035    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.176    10.023    
                         clock uncertainty           -0.060     9.962    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.128    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 adc7961_2/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.937ns (21.000%)  route 3.525ns (79.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adc7961_2/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.858     6.382    adc7961_2/sclk_cnt_reg__0[0]
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.154     6.536 r  adc7961_2/Clock_Out_ODDR_i_3__1/O
                         net (fo=2, routed)           0.687     7.223    adc7961_2/Clock_Out_ODDR_i_3__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.327     7.550 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           1.980     9.530    adc7961_2/clk_s
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.733    10.002    adc7961_2/clk_out1
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/C
                         clock pessimism              0.177    10.179    
                         clock uncertainty           -0.060    10.119    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_D1)      -0.834     9.285    adc7961_2/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.840ns (22.268%)  route 2.932ns (77.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.640     5.078    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  adc7961_0/sclk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.963     6.460    adc7961_0/sclk_cnt_reg__0[3]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.297     6.757 r  adc7961_0/Clock_Out_ODDR_i_4/O
                         net (fo=2, routed)           0.589     7.346    adc7961_0/Clock_Out_ODDR_i_4_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.470 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           1.380     8.850    adc7961_0/clk_s
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.498     9.767    adc7961_0/CLK
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.935    
                         clock uncertainty           -0.060     9.875    
    SLICE_X50Y103        FDPE (Setup_fdpe_C_CE)      -0.169     9.706    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.002ns (27.150%)  route 2.689ns (72.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.912     7.647    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.331     7.978 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.781     8.759    adc7961_3/clk_s
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism              0.291    10.068    
                         clock uncertainty           -0.060    10.008    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.169     9.839    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.002ns (27.150%)  route 2.689ns (72.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.912     7.647    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.331     7.978 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.781     8.759    adc7961_3/clk_s
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism              0.291    10.068    
                         clock uncertainty           -0.060    10.008    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.169     9.839    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.002ns (27.150%)  route 2.689ns (72.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.912     7.647    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.331     7.978 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.781     8.759    adc7961_3/clk_s
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
                         clock pessimism              0.291    10.068    
                         clock uncertainty           -0.060    10.008    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.169     9.839    adc7961_3/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.002ns (27.150%)  route 2.689ns (72.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.912     7.647    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.331     7.978 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.781     8.759    adc7961_3/clk_s
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism              0.291    10.068    
                         clock uncertainty           -0.060    10.008    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.169     9.839    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.126ns (29.656%)  route 2.671ns (70.344%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.630     5.068    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.996     6.582    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.153     6.735 f  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.188     7.923    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.331     8.254 r  adc7961_3/serial_present_state[2]_i_2__2/O
                         net (fo=3, routed)           0.487     8.741    adc7961_3/serial_present_state[2]_i_2__2_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.865 r  adc7961_3/serial_present_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.865    adc7961_3/serial_present_state[0]_i_1__2_n_0
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.505     9.774    adc7961_3/clk_out1
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/C
                         clock pessimism              0.249    10.023    
                         clock uncertainty           -0.060     9.963    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.081    10.044    adc7961_3/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.570     1.834    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.128     1.962 r  adc7961_0/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.116     2.078    adc7961_0/sclk_cnt_reg__0[1]
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.104     2.182 r  adc7961_0/sclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.182    adc7961_0/sclk_cnt0[3]
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.371     1.834    
    SLICE_X29Y93         FDCE (Hold_fdce_C_D)         0.107     1.941    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.570     1.834    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.128     1.962 r  adc7961_0/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.116     2.078    adc7961_0/sclk_cnt_reg__0[1]
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.098     2.176 r  adc7961_0/sclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    adc7961_0/sclk_cnt0[2]
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.371     1.834    
    SLICE_X29Y93         FDCE (Hold_fdce_C_D)         0.092     1.926    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.141     1.970 r  adc7961_1/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.185     2.155    adc7961_1/sclk_cnt_reg__0[0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.043     2.198 r  adc7961_1/sclk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.198    adc7961_1/sclk_cnt0__0[3]
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.200    adc7961_1/CLK
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism             -0.371     1.829    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.107     1.936    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adc7961_3/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     1.830    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     1.994 r  adc7961_3/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.186     2.180    adc7961_3/sclk_cnt_reg__0[0]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.043     2.223 r  adc7961_3/sclk_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.223    adc7961_3/sclk_cnt0__2[1]
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.837     2.202    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism             -0.372     1.830    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.131     1.961    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adc7961_3/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     1.830    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     1.994 r  adc7961_3/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.186     2.180    adc7961_3/sclk_cnt_reg__0[0]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.043     2.223 r  adc7961_3/sclk_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.223    adc7961_3/sclk_cnt0__2[3]
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.837     2.202    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism             -0.372     1.830    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.131     1.961    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.141     1.970 r  adc7961_1/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.196     2.166    adc7961_1/sclk_cnt_reg__0[0]
    SLICE_X44Y101        LUT2 (Prop_lut2_I1_O)        0.042     2.208 r  adc7961_1/sclk_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.208    adc7961_1/sclk_cnt0__0[1]
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.200    adc7961_1/CLK
    SLICE_X44Y101        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism             -0.371     1.829    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.107     1.936    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc7961_0/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  adc7961_0/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.197     2.171    adc7961_0/serial_present_state[0]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.043     2.214 r  adc7961_0/serial_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.214    adc7961_0/serial_present_state[2]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_present_state_reg[2]/C
                         clock pessimism             -0.371     1.833    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.107     1.940    adc7961_0/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc7961_3/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     1.830    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     1.994 r  adc7961_3/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.186     2.180    adc7961_3/sclk_cnt_reg__0[0]
    SLICE_X62Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.225 r  adc7961_3/sclk_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.225    adc7961_3/sclk_cnt0__2[2]
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.837     2.202    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
                         clock pessimism             -0.372     1.830    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.121     1.951    adc7961_3/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 adc7961_3/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     1.830    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     1.994 f  adc7961_3/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.186     2.180    adc7961_3/sclk_cnt_reg__0[0]
    SLICE_X62Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.225 r  adc7961_3/sclk_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.225    adc7961_3/sclk_cnt0__2[0]
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.837     2.202    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism             -0.372     1.830    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.120     1.950    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 adc7961_1/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.939%)  route 0.196ns (48.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.993 f  adc7961_1/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.196     2.189    adc7961_1/serial_present_state[0]
    SLICE_X42Y101        LUT5 (Prop_lut5_I3_O)        0.048     2.237 r  adc7961_1/serial_present_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.237    adc7961_1/serial_present_state[2]_i_1__0_n_0
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.200    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/C
                         clock pessimism             -0.371     1.829    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.131     1.960    adc7961_1/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   adc_pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y132   adc7961_0/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y148   adc7961_1/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X0Y28    adc7961_2/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y126   adc7961_3/Clock_Out_ODDR/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X50Y103   adc7961_0/sclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X52Y59    adc7961_2/serial_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X52Y59    adc7961_2/serial_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X52Y59    adc7961_2/serial_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X52Y59    adc7961_2/serial_read_done_s_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X29Y93    adc7961_0/sclk_cnt_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X50Y103   adc7961_0/sclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y92    adc7961_0/serial_present_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5   adc_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.596     0.934    okHI/rd_clk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.595     0.933    okHI/rd_clk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.576     9.447    okHI/rd_clk
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.567     9.438    okHI/rd_clk
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.576     9.447    okHI/rd_clk
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.574     9.445    okHI/rd_clk
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.574     9.445    okHI/rd_clk
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.577     9.448    okHI/rd_clk
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.569     9.440    okHI/rd_clk
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.869    10.619    okHI/rd_clk
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.868    10.618    okHI/rd_clk
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.869    10.619    okHI/rd_clk
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Setup :           60  Failing Endpoints,  Worst Slack       -3.098ns,  Total Violation      -60.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.098ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 0.966ns (12.733%)  route 6.621ns (87.267%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          5.060    11.416    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.540 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.639    12.179    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I_0
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.303 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.361    12.664    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.721     9.990    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.566    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                 -3.098    

Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.966ns (13.564%)  route 6.156ns (86.436%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.850    11.207    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124    11.331 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.403    11.734    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA_I_6
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.858 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.341    12.199    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y10         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.564     9.833    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.002    
                         clock uncertainty           -0.150     9.851    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.408    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.483ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.966ns (13.850%)  route 6.009ns (86.150%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 9.993 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.667    11.023    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.147 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.438    11.585    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_10
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.709 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.343    12.052    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y6          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.724     9.993    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.162    
                         clock uncertainty           -0.150    10.012    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.569    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 -2.483    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.966ns (13.885%)  route 5.991ns (86.115%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 9.985 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.125    10.481    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.605 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           0.963    11.567    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124    11.691 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.343    12.034    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.716     9.985    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.154    
                         clock uncertainty           -0.150    10.004    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.561    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.342ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 0.966ns (14.119%)  route 5.876ns (85.881%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 10.001 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.560    10.916    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.040 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.414    11.454    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    SLICE_X9Y47          LUT2 (Prop_lut2_I0_O)        0.124    11.578 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.341    11.919    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y9          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.732    10.001    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y9          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.170    
                         clock uncertainty           -0.150    10.020    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.577    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                 -2.342    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.842ns (12.370%)  route 5.965ns (87.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.174    10.530    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    10.654 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           1.230    11.884    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X0Y2          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.726     9.995    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y2          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.164    
                         clock uncertainty           -0.150    10.014    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.571    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.842ns (12.603%)  route 5.839ns (87.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 9.985 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.125    10.481    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.605 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           1.153    11.758    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.716     9.985    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.154    
                         clock uncertainty           -0.150    10.004    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.472    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.966ns (14.307%)  route 5.786ns (85.693%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 9.997 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.125    10.481    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.605 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           0.759    11.363    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    11.487 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    11.829    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y7          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.728     9.997    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.166    
                         clock uncertainty           -0.150    10.016    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.573    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.842ns (12.720%)  route 5.777ns (87.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 10.001 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.174    10.530    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    10.654 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           1.043    11.696    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X0Y9          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.732    10.001    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y9          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.170    
                         clock uncertainty           -0.150    10.020    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.488    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.145ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.966ns (14.566%)  route 5.666ns (85.434%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.561     6.057    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.299     6.356 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          4.128    10.484    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    10.608 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.416    11.024    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENA_I_8
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.124    11.148 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.561    11.709    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y5          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.719     9.988    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.157    
                         clock uncertainty           -0.150    10.007    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.564    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                 -2.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/data_converter_0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.272ns (31.669%)  route 0.587ns (68.331%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.961 f  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.210     2.171    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.099     2.270 f  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          0.377     2.647    top/data_converter_0/wr_en
    SLICE_X14Y106        LUT6 (Prop_lut6_I1_O)        0.045     2.692 r  top/data_converter_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.692    top/data_converter_0/nextstate[2]
    SLICE_X14Y106        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.841     2.207    top/data_converter_0/clk_sys_BUFG
    SLICE_X14Y106        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.101     2.106    
                         clock uncertainty            0.150     2.256    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.121     2.377    top/data_converter_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/data_converter_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.272ns (31.595%)  route 0.589ns (68.405%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.961 f  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.210     2.171    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I2_O)        0.099     2.270 f  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          0.379     2.649    top/data_converter_0/wr_en
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.045     2.694 r  top/data_converter_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.694    top/data_converter_0/nextstate[0]
    SLICE_X14Y106        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.841     2.207    top/data_converter_0/clk_sys_BUFG
    SLICE_X14Y106        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.101     2.106    
                         clock uncertainty            0.150     2.256    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.120     2.376    top/data_converter_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.291ns (33.388%)  route 0.581ns (66.612%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.118     2.095    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.098     2.193 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.257     2.449    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.494 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.206     2.701    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X34Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.839     2.204    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.059     2.312    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.291ns (29.807%)  route 0.685ns (70.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.563     1.827    adc7961_3/clk_out1
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.975 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.146     2.121    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.098     2.219 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.378     2.597    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.045     2.642 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=2, routed)           0.162     2.803    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.879     2.244    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.143    
                         clock uncertainty            0.150     2.294    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.390    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/write_address_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.272ns (30.472%)  route 0.621ns (69.528%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_0/CLK
    SLICE_X28Y92         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.132     2.093    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X28Y94         LUT4 (Prop_lut4_I1_O)        0.099     2.192 r  adc7961_0/write_address_reg[3]_i_4/O
                         net (fo=1, routed)           0.155     2.348    top/adc_tcyc_cnt_reg[1]
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.045     2.393 r  top/write_address_reg[3]_i_1/O
                         net (fo=129, routed)         0.333     2.726    top/u_Butterworth_0/clk_enable0
    SLICE_X30Y98         FDRE                                         r  top/u_Butterworth_0/write_address_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.841     2.206    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X30Y98         FDRE                                         r  top/u_Butterworth_0/write_address_reg_reg[0]/C
                         clock pessimism             -0.101     2.105    
                         clock uncertainty            0.150     2.255    
    SLICE_X30Y98         FDRE (Hold_fdre_C_CE)       -0.016     2.239    top/u_Butterworth_0/write_address_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.291ns (29.557%)  route 0.694ns (70.443%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.118     2.095    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.098     2.193 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.257     2.449    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.494 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.319     2.814    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X34Y91         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.838     2.203    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y91         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.101     2.102    
                         clock uncertainty            0.150     2.252    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.059     2.311    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.291ns (26.941%)  route 0.789ns (73.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.563     1.827    adc7961_3/clk_out1
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.975 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.146     2.121    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.098     2.219 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.380     2.599    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.045     2.644 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           0.263     2.907    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X1Y19         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.880     2.245    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y19         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.144    
                         clock uncertainty            0.150     2.295    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.391    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.291ns (25.705%)  route 0.841ns (74.295%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.118     2.095    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.098     2.193 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.505     2.698    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.045     2.743 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.219     2.961    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.887     2.252    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.151    
                         clock uncertainty            0.150     2.302    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     2.391    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.291ns (30.082%)  route 0.676ns (69.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.118     2.095    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.098     2.193 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.274     2.467    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.512 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.284     2.796    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X35Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.839     2.204    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X35Y94         FDRE (Hold_fdre_C_CE)       -0.039     2.214    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.291ns (30.082%)  route 0.676ns (69.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.565     1.829    adc7961_1/CLK
    SLICE_X42Y101        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.118     2.095    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.098     2.193 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.274     2.467    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.512 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.284     2.796    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X35Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.839     2.204    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y94         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[14]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X35Y94         FDRE (Hold_fdre_C_CE)       -0.039     2.214    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation       -7.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.076ns (17.700%)  route 5.003ns (82.300%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.639     5.077    adc7961_0/clk_sys_BUFG
    SLICE_X32Y96         FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  adc7961_0/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.647     6.180    adc7961_0/adc_tcyc_cnt_reg[27]
    SLICE_X33Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  adc7961_0/Cnv_Out_OBUFDS_i_5/O
                         net (fo=2, routed)           0.275     6.579    adc7961_0/Cnv_Out_OBUFDS_i_5_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.703 r  adc7961_0/write_address_reg[3]_i_6/O
                         net (fo=1, routed)           0.723     7.426    adc7961_0/write_address_reg[3]_i_6_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  adc7961_0/write_address_reg[3]_i_3/O
                         net (fo=4, routed)           0.463     8.013    adc7961_0/mul_temp_0
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=3, routed)           0.164     8.301    adc7961_0/Clock_Out_ODDR_i_3_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.425 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           2.731    11.156    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.008    
                         clock uncertainty           -0.150     9.858    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.024    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.076ns (18.313%)  route 4.800ns (81.687%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.626     5.064    adc7961_1/clk_sys_BUFG
    SLICE_X41Y100        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     5.520 r  adc7961_1/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.657     6.177    adc7961_1/adc_tcyc_cnt_reg[7]
    SLICE_X40Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.301 r  adc7961_1/Cnv_Out_OBUFDS_i_4__0/O
                         net (fo=2, routed)           0.549     6.850    adc7961_1/Cnv_Out_OBUFDS_i_4__0_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.974 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=1, routed)           0.569     7.543    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.124     7.667 r  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=3, routed)           0.338     8.005    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.129 r  adc7961_1/Clock_Out_ODDR_i_2__0/O
                         net (fo=3, routed)           0.173     8.302    adc7961_1/Clock_Out_ODDR_i_2__0_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=6, routed)           2.513    10.939    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.016    
                         clock uncertainty           -0.150     9.866    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.032    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.076ns (18.751%)  route 4.662ns (81.249%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 9.832 - 5.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.627     5.065    adc7961_3/clk_sys_BUFG
    SLICE_X61Y92         FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  adc7961_3/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.669     6.190    adc7961_3/adc_tcyc_cnt_reg[8]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  adc7961_3/Cnv_Out_OBUFDS_i_4__2/O
                         net (fo=2, routed)           0.460     6.775    adc7961_3/Cnv_Out_OBUFDS_i_4__2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.757     7.656    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.780 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.445     8.225    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.174     8.523    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.647 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           2.157    10.804    adc7961_3/clk_s
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.563     9.832    adc7961_3/clk_out1
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.001    
                         clock uncertainty           -0.150     9.851    
    OLOGIC_X1Y126        ODDR (Setup_oddr_C_D1)      -0.834     9.017    adc7961_3/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.076ns (18.381%)  route 4.778ns (81.619%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           1.980    10.920    adc7961_2/clk_s
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.733    10.002    adc7961_2/clk_out1
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.171    
                         clock uncertainty           -0.150    10.021    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_D1)      -0.834     9.187    adc7961_2/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.076ns (22.758%)  route 3.652ns (77.242%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.639     5.077    adc7961_0/clk_sys_BUFG
    SLICE_X32Y96         FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  adc7961_0/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.647     6.180    adc7961_0/adc_tcyc_cnt_reg[27]
    SLICE_X33Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  adc7961_0/Cnv_Out_OBUFDS_i_5/O
                         net (fo=2, routed)           0.275     6.579    adc7961_0/Cnv_Out_OBUFDS_i_5_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.703 r  adc7961_0/write_address_reg[3]_i_6/O
                         net (fo=1, routed)           0.723     7.426    adc7961_0/write_address_reg[3]_i_6_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  adc7961_0/write_address_reg[3]_i_3/O
                         net (fo=4, routed)           0.463     8.013    adc7961_0/mul_temp_0
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=3, routed)           0.164     8.301    adc7961_0/Clock_Out_ODDR_i_3_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.425 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           1.380     9.805    adc7961_0/clk_s
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.498     9.767    adc7961_0/CLK
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.935    
                         clock uncertainty           -0.150     9.785    
    SLICE_X50Y103        FDPE (Setup_fdpe_C_CE)      -0.169     9.616    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.076ns (24.570%)  route 3.303ns (75.430%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.506     9.445    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.205     9.591    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.076ns (24.570%)  route 3.303ns (75.430%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.506     9.445    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.205     9.591    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.076ns (24.570%)  route 3.303ns (75.430%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.506     9.445    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[2]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.205     9.591    adc7961_2/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.076ns (24.570%)  route 3.303ns (75.430%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.506     9.445    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.205     9.591    adc7961_2/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.076ns (24.570%)  route 3.303ns (75.430%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.490     8.816    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.506     9.445    adc7961_2/clk_s
    SLICE_X48Y59         FDPE                                         r  adc7961_2/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X48Y59         FDPE                                         r  adc7961_2/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X48Y59         FDPE (Setup_fdpe_C_CE)      -0.205     9.591    adc7961_2/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.134%)  route 0.359ns (65.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.162     2.135    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           0.197     2.377    adc7961_0/clk_s
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Hold_fdce_C_CE)       -0.039     2.215    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.134%)  route 0.359ns (65.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.162     2.135    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           0.197     2.377    adc7961_0/clk_s
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Hold_fdce_C_CE)       -0.039     2.215    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.134%)  route 0.359ns (65.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.162     2.135    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           0.197     2.377    adc7961_0/clk_s
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Hold_fdce_C_CE)       -0.039     2.215    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.134%)  route 0.359ns (65.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.162     2.135    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           0.197     2.377    adc7961_0/clk_s
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Hold_fdce_C_CE)       -0.039     2.215    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.107%)  route 0.526ns (73.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X48Y61         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.526     2.493    adc7961_2/adc_sync_rst_2
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.538 r  adc7961_2/serial_present_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.538    adc7961_2/serial_present_state[2]_i_1__1_n_0
    SLICE_X52Y59         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X52Y59         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.107     2.352    adc7961_2/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.107%)  route 0.526ns (73.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X48Y61         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     1.967 f  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.526     2.493    adc7961_2/adc_sync_rst_2
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.538 r  adc7961_2/serial_present_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.538    adc7961_2/serial_present_state[0]_i_1__1_n_0
    SLICE_X52Y59         FDRE                                         r  adc7961_2/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X52Y59         FDRE                                         r  adc7961_2/serial_present_state_reg[0]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.092     2.337    adc7961_2/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sync_adc_rst_3/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.207ns (27.222%)  route 0.553ns (72.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    sync_adc_rst_3/clk_sys_BUFG
    SLICE_X56Y91         FDCE                                         r  sync_adc_rst_3/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164     1.990 r  sync_adc_rst_3/s2_reg/Q
                         net (fo=5, routed)           0.553     2.543    adc7961_3/adc_sync_rst_3
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.043     2.586 r  adc7961_3/serial_read_done_s_i_1__2/O
                         net (fo=1, routed)           0.000     2.586    adc7961_3/serial_read_done_s_i_1__2_n_0
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_3/clk_out1
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.131     2.379    adc7961_3/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sync_adc_rst_3/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.413%)  route 0.553ns (72.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    sync_adc_rst_3/clk_sys_BUFG
    SLICE_X56Y91         FDCE                                         r  sync_adc_rst_3/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164     1.990 r  sync_adc_rst_3/s2_reg/Q
                         net (fo=5, routed)           0.553     2.543    adc7961_3/adc_sync_rst_3
    SLICE_X58Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.588 r  adc7961_3/serial_present_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.588    adc7961_3/serial_present_state[1]_i_1__2_n_0
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_3/clk_out1
    SLICE_X58Y91         FDRE                                         r  adc7961_3/serial_present_state_reg[1]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.121     2.369    adc7961_3/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.831%)  route 0.417ns (69.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.223     2.190    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.195     2.429    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Hold_fdce_C_CE)       -0.039     2.209    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.831%)  route 0.417ns (69.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.223     2.190    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.195     2.429    adc7961_2/clk_s
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Hold_fdce_C_CE)       -0.039     2.209    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.741ns,  Total Violation       -6.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.741ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.076ns (21.240%)  route 3.990ns (78.760%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           1.121     9.447    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.571 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.561    10.132    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Recov_fdce_C_CLR)     -0.405     9.391    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.741ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.076ns (21.240%)  route 3.990ns (78.760%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           1.121     9.447    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.571 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.561    10.132    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Recov_fdce_C_CLR)     -0.405     9.391    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.741ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.076ns (21.240%)  route 3.990ns (78.760%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           1.121     9.447    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.571 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.561    10.132    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[2]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Recov_fdce_C_CLR)     -0.405     9.391    adc7961_2/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.741ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.076ns (21.240%)  route 3.990ns (78.760%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           1.121     9.447    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.571 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.561    10.132    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X49Y59         FDCE (Recov_fdce_C_CLR)     -0.405     9.391    adc7961_2/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.076ns (21.222%)  route 3.994ns (78.778%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X51Y60         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.203    adc7961_2/adc_tcyc_cnt_reg[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.327 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.414     6.742    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.866 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.615     7.481    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.597     8.202    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.326 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           1.121     9.447    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.571 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.566    10.136    adc7961_2/buffer_reset_s
    SLICE_X48Y59         FDPE                                         f  adc7961_2/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_2/clk_out1
    SLICE_X48Y59         FDPE                                         r  adc7961_2/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X48Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     9.437    adc7961_2/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.076ns (22.039%)  route 3.806ns (77.961%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.639     5.077    adc7961_0/clk_sys_BUFG
    SLICE_X32Y96         FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  adc7961_0/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.647     6.180    adc7961_0/adc_tcyc_cnt_reg[27]
    SLICE_X33Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  adc7961_0/Cnv_Out_OBUFDS_i_5/O
                         net (fo=2, routed)           0.275     6.579    adc7961_0/Cnv_Out_OBUFDS_i_5_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.703 r  adc7961_0/write_address_reg[3]_i_6/O
                         net (fo=1, routed)           0.723     7.426    adc7961_0/write_address_reg[3]_i_6_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  adc7961_0/write_address_reg[3]_i_3/O
                         net (fo=4, routed)           0.463     8.013    adc7961_0/mul_temp_0
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=3, routed)           0.332     8.470    adc7961_0/Clock_Out_ODDR_i_3_n_0
    SLICE_X28Y93         LUT4 (Prop_lut4_I0_O)        0.124     8.594 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          1.366     9.959    adc7961_0/buffer_reset_s
    SLICE_X50Y103        FDPE                                         f  adc7961_0/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.498     9.767    adc7961_0/CLK
    SLICE_X50Y103        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.935    
                         clock uncertainty           -0.150     9.785    
    SLICE_X50Y103        FDPE (Recov_fdpe_C_PRE)     -0.361     9.424    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.076ns (22.835%)  route 3.636ns (77.165%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.627     5.065    adc7961_3/clk_sys_BUFG
    SLICE_X61Y92         FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  adc7961_3/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.669     6.190    adc7961_3/adc_tcyc_cnt_reg[8]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  adc7961_3/Cnv_Out_OBUFDS_i_4__2/O
                         net (fo=2, routed)           0.460     6.775    adc7961_3/Cnv_Out_OBUFDS_i_4__2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.757     7.656    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.780 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.445     8.225    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.521     8.870    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.994 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          0.783     9.777    adc7961_3/buffer_reset_s
    SLICE_X62Y93         FDCE                                         f  adc7961_3/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.361     9.435    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.076ns (22.835%)  route 3.636ns (77.165%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.627     5.065    adc7961_3/clk_sys_BUFG
    SLICE_X61Y92         FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  adc7961_3/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.669     6.190    adc7961_3/adc_tcyc_cnt_reg[8]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  adc7961_3/Cnv_Out_OBUFDS_i_4__2/O
                         net (fo=2, routed)           0.460     6.775    adc7961_3/Cnv_Out_OBUFDS_i_4__2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.757     7.656    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.780 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.445     8.225    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.521     8.870    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.994 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          0.783     9.777    adc7961_3/buffer_reset_s
    SLICE_X62Y93         FDCE                                         f  adc7961_3/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.361     9.435    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.076ns (22.835%)  route 3.636ns (77.165%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.627     5.065    adc7961_3/clk_sys_BUFG
    SLICE_X61Y92         FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  adc7961_3/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.669     6.190    adc7961_3/adc_tcyc_cnt_reg[8]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  adc7961_3/Cnv_Out_OBUFDS_i_4__2/O
                         net (fo=2, routed)           0.460     6.775    adc7961_3/Cnv_Out_OBUFDS_i_4__2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.757     7.656    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.780 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.445     8.225    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.521     8.870    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.994 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          0.783     9.777    adc7961_3/buffer_reset_s
    SLICE_X63Y93         FDPE                                         f  adc7961_3/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X63Y93         FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X63Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     9.437    adc7961_3/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.076ns (22.835%)  route 3.636ns (77.165%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.627     5.065    adc7961_3/clk_sys_BUFG
    SLICE_X61Y92         FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  adc7961_3/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.669     6.190    adc7961_3/adc_tcyc_cnt_reg[8]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  adc7961_3/Cnv_Out_OBUFDS_i_4__2/O
                         net (fo=2, routed)           0.460     6.775    adc7961_3/Cnv_Out_OBUFDS_i_4__2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.757     7.656    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.780 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.445     8.225    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.521     8.870    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.994 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          0.783     9.777    adc7961_3/buffer_reset_s
    SLICE_X62Y93         FDCE                                         f  adc7961_3/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508     9.777    adc7961_3/clk_out1
    SLICE_X62Y93         FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.946    
                         clock uncertainty           -0.150     9.796    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.319     9.477    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 -0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.661%)  route 0.308ns (62.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.104     2.071    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.116 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.204     2.320    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.156    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.661%)  route 0.308ns (62.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.104     2.071    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.116 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.204     2.320    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.156    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.661%)  route 0.308ns (62.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.104     2.071    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.116 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.204     2.320    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.156    adc7961_2/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.661%)  route 0.308ns (62.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.104     2.071    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.116 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.204     2.320    adc7961_2/buffer_reset_s
    SLICE_X49Y59         FDCE                                         f  adc7961_2/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X49Y59         FDCE                                         r  adc7961_2/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.156    adc7961_2/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.332%)  route 0.312ns (62.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X51Y59         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.104     2.071    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X50Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.116 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.209     2.324    adc7961_2/buffer_reset_s
    SLICE_X48Y59         FDPE                                         f  adc7961_2/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.199    adc7961_2/clk_out1
    SLICE_X48Y59         FDPE                                         r  adc7961_2/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.098    
                         clock uncertainty            0.150     2.248    
    SLICE_X48Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     2.153    adc7961_2/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.140%)  route 0.431ns (69.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.567     1.831    adc7961_1/clk_sys_BUFG
    SLICE_X41Y99         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDSE (Prop_fdse_C_Q)         0.141     1.972 r  adc7961_1/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.247     2.219    adc7961_1/adc_tcyc_cnt_reg[2]
    SLICE_X43Y101        LUT4 (Prop_lut4_I2_O)        0.045     2.264 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.184     2.448    adc7961_1/buffer_reset_s
    SLICE_X45Y101        FDPE                                         f  adc7961_1/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.834     2.200    adc7961_1/CLK
    SLICE_X45Y101        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.099    
                         clock uncertainty            0.150     2.249    
    SLICE_X45Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     2.154    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.767%)  route 0.439ns (70.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.234     2.207    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.045     2.252 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.205     2.457    adc7961_0/buffer_reset_s
    SLICE_X29Y93         FDCE                                         f  adc7961_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     2.162    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.767%)  route 0.439ns (70.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.234     2.207    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.045     2.252 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.205     2.457    adc7961_0/buffer_reset_s
    SLICE_X29Y93         FDCE                                         f  adc7961_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     2.162    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.767%)  route 0.439ns (70.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.234     2.207    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.045     2.252 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.205     2.457    adc7961_0/buffer_reset_s
    SLICE_X29Y93         FDCE                                         f  adc7961_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     2.162    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.767%)  route 0.439ns (70.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.568     1.832    adc7961_0/clk_sys_BUFG
    SLICE_X32Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.141     1.973 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.234     2.207    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.045     2.252 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.205     2.457    adc7961_0/buffer_reset_s
    SLICE_X29Y93         FDCE                                         f  adc7961_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X29Y93         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     2.162    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 0.718ns (24.082%)  route 2.263ns (75.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.480     3.111    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X59Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X59Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.405     9.452    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 0.718ns (24.082%)  route 2.263ns (75.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.480     3.111    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.361     9.496    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 0.718ns (24.082%)  route 2.263ns (75.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.480     3.111    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.319     9.538    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 0.718ns (24.082%)  route 2.263ns (75.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.480     3.111    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.319     9.538    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 0.718ns (24.082%)  route 2.263ns (75.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.480     3.111    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.319     9.538    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.902ns  (logic 0.580ns (19.986%)  route 2.322ns (80.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y64         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.243    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.367 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.664     3.031    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y60         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y60         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     9.528    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.252%)  route 2.125ns (74.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.419     0.548 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.784     1.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.631 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.342     2.972    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X58Y55         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.506     9.378    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y55         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.552     9.930    
                         clock uncertainty           -0.073     9.857    
    SLICE_X58Y55         FDCE (Recov_fdce_C_CLR)     -0.361     9.496    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.902ns  (logic 0.580ns (19.986%)  route 2.322ns (80.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y64         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.243    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.367 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.664     3.031    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y60         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y60         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X42Y60         FDPE (Recov_fdpe_C_PRE)     -0.361     9.572    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.902ns  (logic 0.580ns (19.986%)  route 2.322ns (80.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y64         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.243    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.367 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.664     3.031    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y60         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y60         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X43Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     9.574    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.334%)  route 2.272ns (79.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 0.129 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.633     0.129    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y64         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.243    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.367 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.614     2.981    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y60         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y60         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X44Y60         FDCE (Recov_fdce_C_CLR)     -0.405     9.528    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  6.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.745%)  route 0.244ns (62.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.293    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X53Y54         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X53Y54         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.504     1.165    
    SLICE_X53Y54         FDPE (Remov_fdpe_C_PRE)     -0.148     1.017    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.707%)  route 0.252ns (66.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.252     1.284    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y53         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.275     0.937    
    SLICE_X50Y53         FDPE (Remov_fdpe_C_PRE)     -0.125     0.812    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.707%)  route 0.252ns (66.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.252     1.284    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y53         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.275     0.937    
    SLICE_X50Y53         FDPE (Remov_fdpe_C_PRE)     -0.125     0.812    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.248    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X51Y53         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.252     0.914    
    SLICE_X51Y53         FDPE (Remov_fdpe_C_PRE)     -0.148     0.766    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.442%)  route 0.530ns (80.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.530     1.563    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y53         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X53Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.504     1.165    
    SLICE_X53Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.016    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.510%)  route 0.542ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.338     1.370    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.099     1.469 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.204     1.674    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X52Y54         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y54         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.504     1.165    
    SLICE_X52Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.325%)  route 0.669ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.338     1.370    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.099     1.469 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.331     1.801    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X54Y54         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X54Y54         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.504     1.165    
    SLICE_X54Y54         FDPE (Remov_fdpe_C_PRE)     -0.071     1.094    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.906ns  (logic 0.227ns (25.063%)  route 0.679ns (74.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.338     1.370    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.099     1.469 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.341     1.810    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X56Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.504     1.166    
    SLICE_X56Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.906ns  (logic 0.227ns (25.063%)  route 0.679ns (74.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.338     1.370    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.099     1.469 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.341     1.810    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X56Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.504     1.166    
    SLICE_X56Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.906ns  (logic 0.227ns (25.063%)  route 0.679ns (74.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.566     0.904    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y53         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.338     1.370    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.099     1.469 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.341     1.810    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X56Y54         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y54         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.504     1.166    
    SLICE_X56Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           85  Failing Endpoints,  Worst Slack       -2.752ns,  Total Violation     -146.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.456ns (6.295%)  route 6.788ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.788    12.307    top/i_spi_top_0/clgen/O30
    SLICE_X11Y109        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.512     9.781    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y109        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[12]/C
                         clock pessimism              0.169     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X11Y109        FDPE (Recov_fdpe_C_PRE)     -0.359     9.555    top/i_spi_top_0/clgen/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[13]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.456ns (6.295%)  route 6.788ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.788    12.307    top/i_spi_top_0/clgen/O30
    SLICE_X11Y109        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.512     9.781    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y109        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[13]/C
                         clock pessimism              0.169     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X11Y109        FDPE (Recov_fdpe_C_PRE)     -0.359     9.555    top/i_spi_top_0/clgen/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.456ns (6.295%)  route 6.788ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.788    12.307    top/i_spi_top_0/clgen/O30
    SLICE_X11Y109        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.512     9.781    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y109        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[14]/C
                         clock pessimism              0.169     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X11Y109        FDPE (Recov_fdpe_C_PRE)     -0.359     9.555    top/i_spi_top_0/clgen/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.456ns (6.295%)  route 6.788ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.788    12.307    top/i_spi_top_0/clgen/O30
    SLICE_X11Y109        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.512     9.781    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y109        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[15]/C
                         clock pessimism              0.169     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X11Y109        FDPE (Recov_fdpe_C_PRE)     -0.359     9.555    top/i_spi_top_0/clgen/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/divider_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.658    12.177    top/i_spi_top_0/O30
    SLICE_X10Y108        FDCE                                         f  top/i_spi_top_0/divider_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.513     9.782    top/i_spi_top_0/clk_sys_BUFG
    SLICE_X10Y108        FDCE                                         r  top/i_spi_top_0/divider_reg[9]/C
                         clock pessimism              0.169     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.361     9.554    top/i_spi_top_0/divider_reg[9]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.621ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.658    12.177    top/i_spi_top_0/clgen/O30
    SLICE_X11Y108        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.513     9.782    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y108        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[10]/C
                         clock pessimism              0.169     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X11Y108        FDPE (Recov_fdpe_C_PRE)     -0.359     9.556    top/i_spi_top_0/clgen/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.621    

Slack (VIOLATED) :        -2.621ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.658    12.177    top/i_spi_top_0/clgen/O30
    SLICE_X11Y108        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.513     9.782    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y108        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[11]/C
                         clock pessimism              0.169     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X11Y108        FDPE (Recov_fdpe_C_PRE)     -0.359     9.556    top/i_spi_top_0/clgen/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.621    

Slack (VIOLATED) :        -2.621ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.658    12.177    top/i_spi_top_0/clgen/O30
    SLICE_X11Y108        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.513     9.782    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y108        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[8]/C
                         clock pessimism              0.169     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X11Y108        FDPE (Recov_fdpe_C_PRE)     -0.359     9.556    top/i_spi_top_0/clgen/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.621    

Slack (VIOLATED) :        -2.621ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/clgen/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.658    12.177    top/i_spi_top_0/clgen/O30
    SLICE_X11Y108        FDPE                                         f  top/i_spi_top_0/clgen/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.513     9.782    top/i_spi_top_0/clgen/clk_sys_BUFG
    SLICE_X11Y108        FDPE                                         r  top/i_spi_top_0/clgen/cnt_reg[9]/C
                         clock pessimism              0.169     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X11Y108        FDPE (Recov_fdpe_C_PRE)     -0.359     9.556    top/i_spi_top_0/clgen/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.621    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.456ns (6.387%)  route 6.684ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.625     5.063    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.519 f  top/s2_reg/Q
                         net (fo=478, routed)         6.684    12.203    top/i_spi_top_0/shift/O30
    SLICE_X7Y104         FDCE                                         f  top/i_spi_top_0/shift/data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X7Y104         FDCE                                         r  top/i_spi_top_0/shift/data_reg[29]/C
                         clock pessimism              0.169    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X7Y104         FDCE (Recov_fdce_C_CLR)     -0.405     9.587    top/i_spi_top_0/shift/data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                 -2.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.765%)  route 0.174ns (55.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    trigIn40/ep_clk
    SLICE_X29Y69         FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141     1.967 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.174     2.141    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X30Y68         FDPE                                         f  sync_adc_fifo_rst_0/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.831     2.196    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X30Y68         FDPE                                         r  sync_adc_fifo_rst_0/s1_reg/C
                         clock pessimism             -0.335     1.861    
    SLICE_X30Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.790    sync_adc_fifo_rst_0/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.765%)  route 0.174ns (55.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.562     1.826    trigIn40/ep_clk
    SLICE_X29Y69         FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141     1.967 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.174     2.141    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X30Y68         FDPE                                         f  sync_adc_fifo_rst_0/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.831     2.196    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X30Y68         FDPE                                         r  sync_adc_fifo_rst_0/s2_reg/C
                         clock pessimism             -0.335     1.861    
    SLICE_X30Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.790    sync_adc_fifo_rst_0/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_2/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.697%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.555     1.819    trigIn40/ep_clk
    SLICE_X48Y70         FDCE                                         r  trigIn40/ep_trigger_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDCE (Prop_fdce_C_Q)         0.141     1.960 f  trigIn40/ep_trigger_reg[6]/Q
                         net (fo=2, routed)           0.182     2.142    sync_adc_fifo_rst_2/ep_trigger[0]
    SLICE_X50Y69         FDPE                                         f  sync_adc_fifo_rst_2/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.823     2.188    sync_adc_fifo_rst_2/clk_sys_BUFG
    SLICE_X50Y69         FDPE                                         r  sync_adc_fifo_rst_2/s1_reg/C
                         clock pessimism             -0.335     1.853    
    SLICE_X50Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.782    sync_adc_fifo_rst_2/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_2/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.697%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.555     1.819    trigIn40/ep_clk
    SLICE_X48Y70         FDCE                                         r  trigIn40/ep_trigger_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDCE (Prop_fdce_C_Q)         0.141     1.960 f  trigIn40/ep_trigger_reg[6]/Q
                         net (fo=2, routed)           0.182     2.142    sync_adc_fifo_rst_2/ep_trigger[0]
    SLICE_X50Y69         FDPE                                         f  sync_adc_fifo_rst_2/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.823     2.188    sync_adc_fifo_rst_2/clk_sys_BUFG
    SLICE_X50Y69         FDPE                                         r  sync_adc_fifo_rst_2/s2_reg/C
                         clock pessimism             -0.335     1.853    
    SLICE_X50Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.782    sync_adc_fifo_rst_2/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_3/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.604%)  route 0.173ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.558     1.822    trigIn40/ep_clk
    SLICE_X50Y83         FDCE                                         r  trigIn40/ep_trigger_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDCE (Prop_fdce_C_Q)         0.164     1.986 f  trigIn40/ep_trigger_reg[7]/Q
                         net (fo=2, routed)           0.173     2.159    sync_adc_fifo_rst_3/ep_trigger[0]
    SLICE_X51Y83         FDPE                                         f  sync_adc_fifo_rst_3/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.826     2.191    sync_adc_fifo_rst_3/clk_sys_BUFG
    SLICE_X51Y83         FDPE                                         r  sync_adc_fifo_rst_3/s1_reg/C
                         clock pessimism             -0.356     1.835    
    SLICE_X51Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     1.740    sync_adc_fifo_rst_3/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_3/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.604%)  route 0.173ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.558     1.822    trigIn40/ep_clk
    SLICE_X50Y83         FDCE                                         r  trigIn40/ep_trigger_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDCE (Prop_fdce_C_Q)         0.164     1.986 f  trigIn40/ep_trigger_reg[7]/Q
                         net (fo=2, routed)           0.173     2.159    sync_adc_fifo_rst_3/ep_trigger[0]
    SLICE_X51Y83         FDPE                                         f  sync_adc_fifo_rst_3/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.826     2.191    sync_adc_fifo_rst_3/clk_sys_BUFG
    SLICE_X51Y83         FDPE                                         r  sync_adc_fifo_rst_3/s2_reg/C
                         clock pessimism             -0.356     1.835    
    SLICE_X51Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     1.740    sync_adc_fifo_rst_3/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_1/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.565     1.829    trigIn40/ep_clk
    SLICE_X32Y85         FDCE                                         r  trigIn40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.970 f  trigIn40/ep_trigger_reg[5]/Q
                         net (fo=2, routed)           0.231     2.201    sync_adc_fifo_rst_1/ep_trigger[0]
    SLICE_X32Y87         FDPE                                         f  sync_adc_fifo_rst_1/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.836     2.201    sync_adc_fifo_rst_1/clk_sys_BUFG
    SLICE_X32Y87         FDPE                                         r  sync_adc_fifo_rst_1/s1_reg/C
                         clock pessimism             -0.356     1.845    
    SLICE_X32Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.750    sync_adc_fifo_rst_1/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_1/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.565     1.829    trigIn40/ep_clk
    SLICE_X32Y85         FDCE                                         r  trigIn40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.970 f  trigIn40/ep_trigger_reg[5]/Q
                         net (fo=2, routed)           0.231     2.201    sync_adc_fifo_rst_1/ep_trigger[0]
    SLICE_X32Y87         FDPE                                         f  sync_adc_fifo_rst_1/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.836     2.201    sync_adc_fifo_rst_1/clk_sys_BUFG
    SLICE_X32Y87         FDPE                                         r  sync_adc_fifo_rst_1/s2_reg/C
                         clock pessimism             -0.356     1.845    
    SLICE_X32Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.750    sync_adc_fifo_rst_1/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.168%)  route 0.553ns (74.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.560     1.824    trigIn40/ep_clk
    SLICE_X13Y75         FDCE                                         r  trigIn40/ep_trigger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.141     1.965 f  trigIn40/ep_trigger_reg[1]/Q
                         net (fo=1, routed)           0.380     2.345    top/ep_trigger[1]
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.390 f  top/s1_i_1/O
                         net (fo=2, routed)           0.173     2.563    top/sys_rst
    SLICE_X11Y74         FDPE                                         f  top/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.828     2.193    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s1_reg/C
                         clock pessimism             -0.335     1.858    
    SLICE_X11Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.763    top/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.168%)  route 0.553ns (74.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.560     1.824    trigIn40/ep_clk
    SLICE_X13Y75         FDCE                                         r  trigIn40/ep_trigger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.141     1.965 f  trigIn40/ep_trigger_reg[1]/Q
                         net (fo=1, routed)           0.380     2.345    top/ep_trigger[1]
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.390 f  top/s1_i_1/O
                         net (fo=2, routed)           0.173     2.563    top/sys_rst
    SLICE_X11Y74         FDPE                                         f  top/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1360, routed)        0.828     2.193    top/clk_sys_BUFG
    SLICE_X11Y74         FDPE                                         r  top/s2_reg/C
                         clock pessimism             -0.335     1.858    
    SLICE_X11Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.763    top/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.800    





