--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml LCD1602_Master.twx LCD1602_Master.ncd -o
LCD1602_Master.twr LCD1602_Master.pcf

Design file:              LCD1602_Master.ncd
Physical constraint file: LCD1602_Master.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 760 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.679ns.
--------------------------------------------------------------------------------

Paths for end point count_20 (SLICE_X9Y28.C1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   count<2>
                                                       count_0
    SLICE_X8Y24.A2       net (fanout=3)        0.972   count<0>
    SLICE_X8Y24.COUT     Topcya                0.474   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.AMUX     Tcina                 0.220   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.C1       net (fanout=1)        0.728   Result<20>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_201
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.915ns logic, 1.715ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.DQ      Tcko                  0.476   count<2>
                                                       count_2
    SLICE_X8Y24.C2       net (fanout=3)        1.070   count<2>
    SLICE_X8Y24.COUT     Topcyc                0.328   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.AMUX     Tcina                 0.220   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.C1       net (fanout=1)        0.728   Result<20>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_201
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.769ns logic, 1.813ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.528ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.476   count<2>
                                                       count_1
    SLICE_X8Y24.B4       net (fanout=3)        0.861   count<1>
    SLICE_X8Y24.COUT     Topcyb                0.483   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.AMUX     Tcina                 0.220   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.C1       net (fanout=1)        0.728   Result<20>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_201
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.528ns (1.924ns logic, 1.604ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X9Y28.D3), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   count<2>
                                                       count_0
    SLICE_X8Y24.A2       net (fanout=3)        0.972   count<0>
    SLICE_X8Y24.COUT     Topcya                0.474   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.BMUX     Tcinb                 0.310   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.D3       net (fanout=1)        0.599   Result<21>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.005ns logic, 1.586ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.DQ      Tcko                  0.476   count<2>
                                                       count_2
    SLICE_X8Y24.C2       net (fanout=3)        1.070   count<2>
    SLICE_X8Y24.COUT     Topcyc                0.328   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.BMUX     Tcinb                 0.310   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.D3       net (fanout=1)        0.599   Result<21>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.859ns logic, 1.684ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.476   count<2>
                                                       count_1
    SLICE_X8Y24.B4       net (fanout=3)        0.861   count<1>
    SLICE_X8Y24.COUT     Topcyb                0.483   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.COUT     Tbyp                  0.093   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X8Y29.BMUX     Tcinb                 0.310   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X9Y28.D3       net (fanout=1)        0.599   Result<21>
    SLICE_X9Y28.CLK      Tas                   0.373   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (2.014ns logic, 1.475ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point count_16 (SLICE_X9Y27.C1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.320 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   count<2>
                                                       count_0
    SLICE_X8Y24.A2       net (fanout=3)        0.972   count<0>
    SLICE_X8Y24.COUT     Topcya                0.474   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.AMUX     Tcina                 0.220   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X9Y27.C1       net (fanout=1)        0.728   Result<16>
    SLICE_X9Y27.CLK      Tas                   0.373   count<17>
                                                       Mcount_count_eqn_161
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.822ns logic, 1.712ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.320 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.DQ      Tcko                  0.476   count<2>
                                                       count_2
    SLICE_X8Y24.C2       net (fanout=3)        1.070   count<2>
    SLICE_X8Y24.COUT     Topcyc                0.328   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.AMUX     Tcina                 0.220   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X9Y27.C1       net (fanout=1)        0.728   Result<16>
    SLICE_X9Y27.CLK      Tas                   0.373   count<17>
                                                       Mcount_count_eqn_161
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.676ns logic, 1.810ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.320 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.476   count<2>
                                                       count_1
    SLICE_X8Y24.B4       net (fanout=3)        0.861   count<1>
    SLICE_X8Y24.COUT     Topcyb                0.483   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X8Y25.COUT     Tbyp                  0.093   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X8Y26.COUT     Tbyp                  0.093   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X8Y27.COUT     Tbyp                  0.093   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X8Y28.AMUX     Tcina                 0.220   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X9Y27.C1       net (fanout=1)        0.728   Result<16>
    SLICE_X9Y27.CLK      Tas                   0.373   count<17>
                                                       Mcount_count_eqn_161
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.831ns logic, 1.601ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LCD_CLOCK (SLICE_X10Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LCD_CLOCK (FF)
  Destination:          LCD_CLOCK (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LCD_CLOCK to LCD_CLOCK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.200   LCD_CLOCK
                                                       LCD_CLOCK
    SLICE_X10Y26.A6      net (fanout=3)        0.026   LCD_CLOCK
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.190   LCD_CLOCK
                                                       LCD_CLOCK_rstpot
                                                       LCD_CLOCK
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X10Y27.C4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_17 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.100 - 0.097)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_17 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   count<17>
                                                       count_17
    SLICE_X10Y27.B6      net (fanout=3)        0.132   count<17>
    SLICE_X10Y27.B       Tilo                  0.142   count<2>
                                                       count[21]_PWR_1_o_equal_1_o<21>1
    SLICE_X10Y27.C4      net (fanout=12)       0.121   count[21]_PWR_1_o_equal_1_o<21>
    SLICE_X10Y27.CLK     Tah         (-Th)    -0.190   count<2>
                                                       Mcount_count_eqn_110
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.530ns logic, 0.253ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_13 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_13 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.DQ      Tcko                  0.200   count<13>
                                                       count_13
    SLICE_X10Y27.B5      net (fanout=3)        0.184   count<13>
    SLICE_X10Y27.B       Tilo                  0.142   count<2>
                                                       count[21]_PWR_1_o_equal_1_o<21>1
    SLICE_X10Y27.C4      net (fanout=12)       0.121   count[21]_PWR_1_o_equal_1_o<21>
    SLICE_X10Y27.CLK     Tah         (-Th)    -0.190   count<2>
                                                       Mcount_count_eqn_110
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.532ns logic, 0.305ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_8 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.100 - 0.094)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_8 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.198   count<10>
                                                       count_8
    SLICE_X10Y27.B4      net (fanout=3)        0.339   count<8>
    SLICE_X10Y27.B       Tilo                  0.142   count<2>
                                                       count[21]_PWR_1_o_equal_1_o<21>1
    SLICE_X10Y27.C4      net (fanout=12)       0.121   count[21]_PWR_1_o_equal_1_o<21>
    SLICE_X10Y27.CLK     Tah         (-Th)    -0.190   count<2>
                                                       Mcount_count_eqn_110
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.530ns logic, 0.460ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point count_12 (SLICE_X10Y28.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_13 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_13 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.DQ      Tcko                  0.200   count<13>
                                                       count_13
    SLICE_X10Y28.B3      net (fanout=3)        0.176   count<13>
    SLICE_X10Y28.B       Tilo                  0.142   count<13>
                                                       count[21]_PWR_1_o_equal_1_o<21>1_1
    SLICE_X10Y28.C6      net (fanout=11)       0.122   count[21]_PWR_1_o_equal_1_o<21>11
    SLICE_X10Y28.CLK     Tah         (-Th)    -0.190   count<13>
                                                       Mcount_count_eqn_121
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.532ns logic, 0.298ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_17 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.102 - 0.097)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_17 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   count<17>
                                                       count_17
    SLICE_X10Y28.B4      net (fanout=3)        0.340   count<17>
    SLICE_X10Y28.B       Tilo                  0.142   count<13>
                                                       count[21]_PWR_1_o_equal_1_o<21>1_1
    SLICE_X10Y28.C6      net (fanout=11)       0.122   count[21]_PWR_1_o_equal_1_o<21>11
    SLICE_X10Y28.CLK     Tah         (-Th)    -0.190   count<13>
                                                       Mcount_count_eqn_121
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.530ns logic, 0.462ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_21 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.102 - 0.099)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_21 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.DQ       Tcko                  0.198   count<21>
                                                       count_21
    SLICE_X10Y28.B2      net (fanout=3)        0.360   count<21>
    SLICE_X10Y28.B       Tilo                  0.142   count<13>
                                                       count[21]_PWR_1_o_equal_1_o<21>1_1
    SLICE_X10Y28.C6      net (fanout=11)       0.122   count[21]_PWR_1_o_equal_1_o<21>11
    SLICE_X10Y28.CLK     Tah         (-Th)    -0.190   count<13>
                                                       Mcount_count_eqn_121
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.530ns logic, 0.482ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFGP/BUFG/I0
  Logical resource: sys_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sys_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: LCD_CLOCK/SR
  Logical resource: LCD_CLOCK/SR
  Location pin: SLICE_X10Y26.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: count<2>/SR
  Logical resource: count_0/SR
  Location pin: SLICE_X10Y27.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.679|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 760 paths, 0 nets, and 194 connections

Design statistics:
   Minimum period:   3.679ns{1}   (Maximum frequency: 271.813MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 25 15:43:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



