
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2569.97

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[37] (input port clocked by clk)
Endpoint: result[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.55    0.00    0.00 1000.00 v src[37] (in)
                                         src[37] (net)
                  0.08    0.03 1000.03 v input12/A (BUFx2_ASAP7_75t_R)
     1    0.41    4.47   10.19 1010.22 v input12/Y (BUFx2_ASAP7_75t_R)
                                         net12 (net)
                  4.47    0.03 1010.25 v _547_/A (AND3x1_ASAP7_75t_R)
     1    0.49    5.27   10.71 1020.96 v _547_/Y (AND3x1_ASAP7_75t_R)
                                         net158 (net)
                  5.27    0.04 1021.00 v output158/A (BUFx2_ASAP7_75t_R)
     1    0.19    4.02   11.57 1032.57 v output158/Y (BUFx2_ASAP7_75t_R)
                                         result[5] (net)
                  4.02    0.01 1032.58 v result[5] (out)
                               1032.58   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1032.58   data arrival time
-----------------------------------------------------------------------------
                               2032.58   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src[53] (input port clocked by clk)
Endpoint: result[69] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.72    0.00    0.00 1000.00 v src[53] (in)
                                         src[53] (net)
                  0.43    0.14 1000.14 v input28/A (BUFx12f_ASAP7_75t_R)
     1   21.27    5.74   10.26 1010.40 v input28/Y (BUFx12f_ASAP7_75t_R)
                                         net28 (net)
                142.40   45.12 1055.51 v wire218/A (BUFx16f_ASAP7_75t_R)
     4   23.50   11.43   38.68 1094.19 v wire218/Y (BUFx16f_ASAP7_75t_R)
                                         net218 (net)
                156.88   49.56 1143.75 v _585_/A2 (AO22x1_ASAP7_75t_R)
     1    0.52    9.91   36.34 1180.09 v _585_/Y (AO22x1_ASAP7_75t_R)
                                         _216_ (net)
                  9.91    0.04 1180.13 v _586_/B1 (AO32x1_ASAP7_75t_R)
     1    0.59   10.39   21.27 1201.40 v _586_/Y (AO32x1_ASAP7_75t_R)
                                         _217_ (net)
                 10.40    0.05 1201.45 v _588_/A2 (AO221x2_ASAP7_75t_R)
     1   23.35   69.35   33.26 1234.71 v _588_/Y (AO221x2_ASAP7_75t_R)
                                         net168 (net)
                215.76   67.22 1301.93 v wire203/A (BUFx16f_ASAP7_75t_R)
     1   19.73   13.43   45.87 1347.80 v wire203/Y (BUFx16f_ASAP7_75t_R)
                                         net203 (net)
                150.09   47.23 1395.02 v output168/A (BUFx2_ASAP7_75t_R)
     1    0.10    8.58   35.00 1430.02 v output168/Y (BUFx2_ASAP7_75t_R)
                                         result[69] (net)
                  8.58    0.01 1430.03 v result[69] (out)
                               1430.03   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1430.03   data arrival time
-----------------------------------------------------------------------------
                               2569.97   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src[53] (input port clocked by clk)
Endpoint: result[69] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.72    0.00    0.00 1000.00 v src[53] (in)
                                         src[53] (net)
                  0.43    0.14 1000.14 v input28/A (BUFx12f_ASAP7_75t_R)
     1   21.27    5.74   10.26 1010.40 v input28/Y (BUFx12f_ASAP7_75t_R)
                                         net28 (net)
                142.40   45.12 1055.51 v wire218/A (BUFx16f_ASAP7_75t_R)
     4   23.50   11.43   38.68 1094.19 v wire218/Y (BUFx16f_ASAP7_75t_R)
                                         net218 (net)
                156.88   49.56 1143.75 v _585_/A2 (AO22x1_ASAP7_75t_R)
     1    0.52    9.91   36.34 1180.09 v _585_/Y (AO22x1_ASAP7_75t_R)
                                         _216_ (net)
                  9.91    0.04 1180.13 v _586_/B1 (AO32x1_ASAP7_75t_R)
     1    0.59   10.39   21.27 1201.40 v _586_/Y (AO32x1_ASAP7_75t_R)
                                         _217_ (net)
                 10.40    0.05 1201.45 v _588_/A2 (AO221x2_ASAP7_75t_R)
     1   23.35   69.35   33.26 1234.71 v _588_/Y (AO221x2_ASAP7_75t_R)
                                         net168 (net)
                215.76   67.22 1301.93 v wire203/A (BUFx16f_ASAP7_75t_R)
     1   19.73   13.43   45.87 1347.80 v wire203/Y (BUFx16f_ASAP7_75t_R)
                                         net203 (net)
                150.09   47.23 1395.02 v output168/A (BUFx2_ASAP7_75t_R)
     1    0.10    8.58   35.00 1430.02 v output168/Y (BUFx2_ASAP7_75t_R)
                                         result[69] (net)
                  8.58    0.01 1430.03 v result[69] (out)
                               1430.03   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1430.03   data arrival time
-----------------------------------------------------------------------------
                               2569.97   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
55.80583190917969

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1744

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
42.598392486572266

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9244

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1430.0280

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2569.9717

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
179.714782

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.67e-05   1.65e-05   4.97e-08   3.32e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.67e-05   1.65e-05   4.97e-08   3.32e-05 100.0%
                          50.2%      49.7%       0.1%
