INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/CPEG202/Desktop/zybo-stuff/Lab9Part1/Lab9Part1.srcs/sources_1/new/RET_DFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RET_DFF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/CPEG202/Desktop/zybo-stuff/Lab9Part1/Lab9Part1.srcs/sources_1/new/RET_DFF_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RET_DFF_sim
