Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/tb_control_isim_beh.exe -prj /home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/tb_control_beh.prj work.tb_control 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/control.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/tb_control.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96836 KB
Fuse CPU Usage: 420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavior of entity tb_control
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/tb_control_isim_beh.exe
Fuse Memory Usage: 111528 KB
Fuse CPU Usage: 510 ms
GCC CPU Usage: 120 ms
