<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `&#x2F;home&#x2F;runner&#x2F;.cargo&#x2F;registry&#x2F;src&#x2F;github.com-1ecc6299db9ec823&#x2F;cranelift-codegen-0.77.0&#x2F;src&#x2F;isa&#x2F;x64&#x2F;encoding&#x2F;evex.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>evex.rs - source</title><link rel="stylesheet" type="text/css" href="../../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../../ayu.css" disabled ><script id="default-settings" ></script><script src="../../../../../storage.js"></script><script src="../../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../../favicon.svg"><style type="text/css">#crate-search{background-image:url("../../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../../cranelift_codegen/index.html'><div class='logo-container rust-logo'><img src='../../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../../../wheel.svg"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
</pre><pre class="rust"><code><span class="doccomment">//! Encodes EVEX instructions. These instructions are those added by the AVX-512 extensions. The</span>
<span class="doccomment">//! EVEX encoding requires a 4-byte prefix:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Byte 0:  0x62</span>
<span class="doccomment">//!         ┌───┬───┬───┬───┬───┬───┬───┬───┐</span>
<span class="doccomment">//! Byte 1: │ R │ X │ B │ R&#39;│ 0 │ 0 │ m │ m │</span>
<span class="doccomment">//!         ├───┼───┼───┼───┼───┼───┼───┼───┤</span>
<span class="doccomment">//! Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │</span>
<span class="doccomment">//!         ├───┼───┼───┼───┼───┼───┼───┼───┤</span>
<span class="doccomment">//! Byte 3: │ z │ L&#39;│ L │ b │ V&#39;│ a │ a │ a │</span>
<span class="doccomment">//!         └───┴───┴───┴───┴───┴───┴───┴───┘</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The prefix is then followeded by the opcode byte, the ModR/M byte, and other optional suffixes</span>
<span class="doccomment">//! (e.g. SIB byte, displacements, immediates) based on the instruction (see section 2.6, Intel</span>
<span class="doccomment">//! Software Development Manual, volume 2A).</span>
<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::rex</span>::{<span class="ident">encode_modrm</span>, <span class="ident">LegacyPrefixes</span>, <span class="ident">OpcodeMap</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::ByteSink</span>;
<span class="kw">use</span> <span class="ident">core::ops::RangeInclusive</span>;

<span class="doccomment">/// Constructs an EVEX-encoded instruction using a builder pattern. This approach makes it visually</span>
<span class="doccomment">/// easier to transform something the manual&#39;s syntax, `EVEX.256.66.0F38.W1 1F /r` to code:</span>
<span class="doccomment">/// `EvexInstruction::new().length(...).prefix(...).map(...).w(true).opcode(0x1F).reg(...).rm(...)`.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">EvexInstruction</span> {
    <span class="ident">bits</span>: <span class="ident">u32</span>,
    <span class="ident">opcode</span>: <span class="ident">u8</span>,
    <span class="ident">reg</span>: <span class="ident">Register</span>,
    <span class="ident">rm</span>: <span class="ident">Register</span>,
}

<span class="doccomment">/// Because some of the bit flags in the EVEX prefix are reversed and users of `EvexInstruction` may</span>
<span class="doccomment">/// choose to skip setting fields, here we set some sane defaults. Note that:</span>
<span class="doccomment">/// - the first byte is always `0x62` but you will notice it at the end of the default `bits` value</span>
<span class="doccomment">///   implemented--remember the little-endian order</span>
<span class="doccomment">/// - some bits are always set to certain values: bits 10-11 to 0, bit 18 to 1</span>
<span class="doccomment">/// - the other bits set correspond to reversed bits: R, X, B, R&#39; (byte 1), vvvv (byte 2), V&#39; (byte</span>
<span class="doccomment">///   3).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See the `default_emission` test for what these defaults are equivalent to (e.g. using RAX,</span>
<span class="doccomment">/// unsetting the W bit, etc.)</span>
<span class="kw">impl</span> <span class="ident">Default</span> <span class="kw">for</span> <span class="ident">EvexInstruction</span> {
    <span class="kw">fn</span> <span class="ident">default</span>() -&gt; <span class="self">Self</span> {
        <span class="self">Self</span> {
            <span class="ident">bits</span>: <span class="number">0x08_7C_F0_62</span>,
            <span class="ident">opcode</span>: <span class="number">0</span>,
            <span class="ident">reg</span>: <span class="ident">Register::default</span>(),
            <span class="ident">rm</span>: <span class="ident">Register::default</span>(),
        }
    }
}

<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_upper_case_globals</span>)]</span> <span class="comment">// This makes it easier to match the bit range names to the manual&#39;s names.</span>
<span class="kw">impl</span> <span class="ident">EvexInstruction</span> {
    <span class="doccomment">/// Construct a default EVEX instruction.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>() -&gt; <span class="self">Self</span> {
        <span class="ident"><span class="self">Self</span>::default</span>()
    }

    <span class="doccomment">/// Set the length of the instruction . Note that there are sets of instructions (i.e. rounding,</span>
    <span class="doccomment">/// memory broadcast) that modify the same underlying bits--at some point (TODO) we can add a</span>
    <span class="doccomment">/// way to set those context bits and verify that both are not used (e.g. rounding AND length).</span>
    <span class="doccomment">/// For now, this method is very convenient.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">length</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::LL</span>, <span class="ident">EvexContext::Other</span> { <span class="ident">length</span> }.<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the legacy prefix byte of the instruction: None | 66 | F0 | F2 | F3. EVEX instructions</span>
    <span class="doccomment">/// pack these into the prefix, not as separate bytes.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">prefix</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">prefix</span>: <span class="ident">LegacyPrefixes</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::pp</span>, <span class="ident">prefix</span>.<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the opcode map byte of the instruction: None | 0F | 0F38 | 0F3A. EVEX instructions pack</span>
    <span class="doccomment">/// these into the prefix, not as separate bytes.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">map</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">map</span>: <span class="ident">OpcodeMap</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::mm</span>, <span class="ident">map</span>.<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the W bit, typically used to indicate an instruction using 64 bits of an operand (e.g.</span>
    <span class="doccomment">/// 64 bit lanes). EVEX packs this bit in the EVEX prefix; previous encodings used the REX</span>
    <span class="doccomment">/// prefix.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">w</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">w</span>: <span class="ident">bool</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::W</span>, <span class="ident">w</span> <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the instruction opcode byte.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">opcode</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">u8</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">opcode</span> <span class="op">=</span> <span class="ident">opcode</span>;
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the register to use for the `reg` bits; many instructions use this as the write operand.</span>
    <span class="doccomment">/// Setting this affects both the ModRM byte (`reg` section) and the EVEX prefix (the extension</span>
    <span class="doccomment">/// bits for register encodings &gt; 8).</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reg</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">reg</span>: <span class="kw">impl</span> <span class="ident">Into</span><span class="op">&lt;</span><span class="ident">Register</span><span class="op">&gt;</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span>.<span class="ident">into</span>();
        <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> <span class="op">!</span>(<span class="self">self</span>.<span class="ident">reg</span>.<span class="number">0</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
        <span class="kw">let</span> <span class="ident">r_</span> <span class="op">=</span> <span class="op">!</span>(<span class="self">self</span>.<span class="ident">reg</span>.<span class="number">0</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">1</span>;
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::R</span>, <span class="ident">r</span> <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::R_</span>, <span class="ident">r_</span> <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the mask to use. See section 2.6 in the Intel Software Developer&#39;s Manual, volume 2A for</span>
    <span class="doccomment">/// more details.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">mask</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mask</span>: <span class="ident">EvexMasking</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::aaa</span>, <span class="ident">mask</span>.<span class="ident">aaa_bits</span>() <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::z</span>, <span class="ident">mask</span>.<span class="ident">z_bit</span>() <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the `vvvvv` register; some instructions allow using this as a second, non-destructive</span>
    <span class="doccomment">/// source register in 3-operand instructions (e.g. 2 read, 1 write).</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">vvvvv</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">reg</span>: <span class="kw">impl</span> <span class="ident">Into</span><span class="op">&lt;</span><span class="ident">Register</span><span class="op">&gt;</span>) -&gt; <span class="self">Self</span> {
        <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span>.<span class="ident">into</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::vvvv</span>, <span class="op">!</span>(<span class="ident">reg</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&amp;</span> <span class="number">0b1111</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::V_</span>, <span class="op">!</span>(<span class="ident">reg</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">0b1</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the register to use for the `rm` bits; many instructions use this as the &quot;read from</span>
    <span class="doccomment">/// register/memory&quot; operand. Currently this does not support memory addressing (TODO).Setting</span>
    <span class="doccomment">/// this affects both the ModRM byte (`rm` section) and the EVEX prefix (the extension bits for</span>
    <span class="doccomment">/// register encodings &gt; 8).</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">rm</span>(<span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">reg</span>: <span class="kw">impl</span> <span class="ident">Into</span><span class="op">&lt;</span><span class="ident">Register</span><span class="op">&gt;</span>) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">rm</span> <span class="op">=</span> <span class="ident">reg</span>.<span class="ident">into</span>();
        <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="op">!</span>(<span class="self">self</span>.<span class="ident">rm</span>.<span class="number">0</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
        <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="op">!</span>(<span class="self">self</span>.<span class="ident">rm</span>.<span class="number">0</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">1</span>;
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::X</span>, <span class="ident">x</span> <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident"><span class="self">Self</span>::B</span>, <span class="ident">b</span> <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Emit the EVEX-encoded instruction to the code sink:</span>
    <span class="doccomment">/// - first, the 4-byte EVEX prefix;</span>
    <span class="doccomment">/// - then, the opcode byte;</span>
    <span class="doccomment">/// - finally, the ModR/M byte.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Eventually this method should support encodings of more than just the reg-reg addressing mode (TODO).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">encode</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">ByteSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
        <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="self">self</span>.<span class="ident">bits</span>);
        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="self">self</span>.<span class="ident">opcode</span>);
        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">encode_modrm</span>(<span class="number">3</span>, <span class="self">self</span>.<span class="ident">reg</span>.<span class="number">0</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="self">self</span>.<span class="ident">rm</span>.<span class="number">0</span> <span class="op">&amp;</span> <span class="number">7</span>));
    }

    <span class="comment">// In order to simplify the encoding of the various bit ranges in the prefix, we specify those</span>
    <span class="comment">// ranges according to the table below (extracted from the Intel Software Development Manual,</span>
    <span class="comment">// volume 2A). Remember that, because we pack the 4-byte prefix into a little-endian `u32`, this</span>
    <span class="comment">// chart should be read from right-to-left, top-to-bottom. Note also that we start ranges at bit</span>
    <span class="comment">// 8, leaving bits 0-7 for the mandatory `0x62`.</span>
    <span class="comment">//         ┌───┬───┬───┬───┬───┬───┬───┬───┐</span>
    <span class="comment">// Byte 1: │ R │ X │ B │ R&#39;│ 0 │ 0 │ m │ m │</span>
    <span class="comment">//         ├───┼───┼───┼───┼───┼───┼───┼───┤</span>
    <span class="comment">// Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │</span>
    <span class="comment">//         ├───┼───┼───┼───┼───┼───┼───┼───┤</span>
    <span class="comment">// Byte 3: │ z │ L&#39;│ L │ b │ V&#39;│ a │ a │ a │</span>
    <span class="comment">//         └───┴───┴───┴───┴───┴───┴───┴───┘</span>

    <span class="comment">// Byte 1:</span>
    <span class="kw">const</span> <span class="ident">mm</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">8</span>..<span class="op">=</span><span class="number">9</span>;
    <span class="kw">const</span> <span class="ident">R_</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">12</span>..<span class="op">=</span><span class="number">12</span>;
    <span class="kw">const</span> <span class="ident">B</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">13</span>..<span class="op">=</span><span class="number">13</span>;
    <span class="kw">const</span> <span class="ident">X</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">14</span>..<span class="op">=</span><span class="number">14</span>;
    <span class="kw">const</span> <span class="ident">R</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">15</span>..<span class="op">=</span><span class="number">15</span>;

    <span class="comment">// Byte 2:</span>
    <span class="kw">const</span> <span class="ident">pp</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">16</span>..<span class="op">=</span><span class="number">17</span>;
    <span class="kw">const</span> <span class="ident">vvvv</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">19</span>..<span class="op">=</span><span class="number">22</span>;
    <span class="kw">const</span> <span class="ident">W</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">23</span>..<span class="op">=</span><span class="number">23</span>;

    <span class="comment">// Byte 3:</span>
    <span class="kw">const</span> <span class="ident">aaa</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">24</span>..<span class="op">=</span><span class="number">26</span>;
    <span class="kw">const</span> <span class="ident">V_</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">27</span>..<span class="op">=</span><span class="number">27</span>;
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span> <span class="comment">// Will be used once broadcast and rounding controls are exposed.</span>
    <span class="kw">const</span> <span class="ident">b</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">28</span>..<span class="op">=</span><span class="number">28</span>;
    <span class="kw">const</span> <span class="ident">LL</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">29</span>..<span class="op">=</span><span class="number">30</span>;
    <span class="kw">const</span> <span class="ident">z</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="number">31</span>..<span class="op">=</span><span class="number">31</span>;

    <span class="comment">// A convenience method for writing the `value` bits to the given range in `self.bits`.</span>
    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">range</span>: <span class="ident">RangeInclusive</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">u32</span>) {
        <span class="macro">assert!</span>(<span class="ident">ExactSizeIterator::len</span>(<span class="kw-2">&amp;</span><span class="ident">range</span>) <span class="op">&gt;</span> <span class="number">0</span>);
        <span class="kw">let</span> <span class="ident">size</span> <span class="op">=</span> <span class="ident">range</span>.<span class="ident">end</span>() <span class="op">-</span> <span class="ident">range</span>.<span class="ident">start</span>() <span class="op">+</span> <span class="number">1</span>; <span class="comment">// Calculate the number of bits in the range.</span>
        <span class="kw">let</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">size</span>) <span class="op">-</span> <span class="number">1</span>; <span class="comment">// Generate a bit mask.</span>
        <span class="macro">debug_assert!</span>(
            <span class="ident">value</span> <span class="op">&lt;</span><span class="op">=</span> <span class="ident">mask</span>,
            <span class="string">&quot;The written value should have fewer than {} bits.&quot;</span>,
            <span class="ident">size</span>
        );
        <span class="kw">let</span> <span class="ident">mask_complement</span> <span class="op">=</span> <span class="op">!</span>(<span class="ident">mask</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="kw-2">*</span><span class="ident">range</span>.<span class="ident">start</span>()); <span class="comment">// Create the bitwise complement for the clear mask.</span>
        <span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;=</span> <span class="ident">mask_complement</span>; <span class="comment">// Clear the bits in `range`; otherwise the OR below may allow previously-set bits to slip through.</span>
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">value</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="kw-2">*</span><span class="ident">range</span>.<span class="ident">start</span>(); <span class="comment">// Place the value in the correct location (assumes `value &lt;= mask`).</span>
        <span class="self">self</span>.<span class="ident">bits</span> <span class="op">|</span><span class="op">=</span> <span class="ident">value</span>; <span class="comment">// Modify the bits in `range`.</span>
    }
}

<span class="doccomment">/// Describe the register index to use. This wrapper is a type-safe way to pass</span>
<span class="doccomment">/// around the registers defined in `inst/regs.rs`.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>, <span class="ident">Default</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Register</span>(<span class="ident">u8</span>);
<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Register</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">reg</span>: <span class="ident">u8</span>) -&gt; <span class="self">Self</span> {
        <span class="macro">debug_assert!</span>(<span class="ident">reg</span> <span class="op">&lt;</span> <span class="number">16</span>);
        <span class="self">Self</span>(<span class="ident">reg</span>)
    }
}
<span class="kw">impl</span> <span class="ident">Into</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Register</span> {
    <span class="kw">fn</span> <span class="ident">into</span>(<span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="doccomment">/// Defines the EVEX context for the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte). Table 2-36 in</span>
<span class="doccomment">/// section 2.6.10 (Intel Software Development Manual, volume 2A) describes how these bits can be</span>
<span class="doccomment">/// used together for certain classes of instructions; i.e., special care should be taken to ensure</span>
<span class="doccomment">/// that instructions use an applicable correct `EvexContext`. Table 2-39 contains cases where</span>
<span class="doccomment">/// opcodes can result in an #UD.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>, <span class="ident">missing_docs</span>)]</span> <span class="comment">// Rounding and broadcast modes are not yet used.</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">EvexContext</span> {
    <span class="ident">RoundingRegToRegFP</span> {
        <span class="ident">rc</span>: <span class="ident">EvexRoundingControl</span>,
    },
    <span class="ident">NoRoundingFP</span> {
        <span class="ident">sae</span>: <span class="ident">bool</span>,
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
    <span class="ident">MemoryOp</span> {
        <span class="ident">broadcast</span>: <span class="ident">bool</span>,
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
    <span class="ident">Other</span> {
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
}

<span class="kw">impl</span> <span class="ident">Default</span> <span class="kw">for</span> <span class="ident">EvexContext</span> {
    <span class="kw">fn</span> <span class="ident">default</span>() -&gt; <span class="self">Self</span> {
        <span class="ident"><span class="self">Self</span>::Other</span> {
            <span class="ident">length</span>: <span class="ident">EvexVectorLength::default</span>(),
        }
    }
}

<span class="kw">impl</span> <span class="ident">EvexContext</span> {
    <span class="doccomment">/// Encode the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte) for merging with the P2 byte.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::RoundingRegToRegFP</span> { <span class="ident">rc</span> } =&gt; <span class="number">0b001</span> <span class="op">|</span> <span class="ident">rc</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="ident"><span class="self">Self</span>::NoRoundingFP</span> { <span class="ident">sae</span>, <span class="ident">length</span> } =&gt; (<span class="kw-2">*</span><span class="ident">sae</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">|</span> <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="ident"><span class="self">Self</span>::MemoryOp</span> { <span class="ident">broadcast</span>, <span class="ident">length</span> } =&gt; (<span class="kw-2">*</span><span class="ident">broadcast</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">|</span> <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="ident"><span class="self">Self</span>::Other</span> { <span class="ident">length</span> } =&gt; <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
        }
    }
}

<span class="doccomment">/// The EVEX format allows choosing a vector length in the `L&#39;` and `L` bits; see `EvexContext`.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>, <span class="ident">missing_docs</span>)]</span> <span class="comment">// Wider-length vectors are not yet used.</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">EvexVectorLength</span> {
    <span class="ident">V128</span>,
    <span class="ident">V256</span>,
    <span class="ident">V512</span>,
}

<span class="kw">impl</span> <span class="ident">EvexVectorLength</span> {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::V128</span> =&gt; <span class="number">0b00</span>,
            <span class="ident"><span class="self">Self</span>::V256</span> =&gt; <span class="number">0b01</span>,
            <span class="ident"><span class="self">Self</span>::V512</span> =&gt; <span class="number">0b10</span>,
            <span class="comment">// 0b11 is reserved (#UD).</span>
        }
    }
}

<span class="kw">impl</span> <span class="ident">Default</span> <span class="kw">for</span> <span class="ident">EvexVectorLength</span> {
    <span class="kw">fn</span> <span class="ident">default</span>() -&gt; <span class="self">Self</span> {
        <span class="ident"><span class="self">Self</span>::V128</span>
    }
}

<span class="doccomment">/// The EVEX format allows defining rounding control in the `L&#39;` and `L` bits; see `EvexContext`.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>, <span class="ident">missing_docs</span>)]</span> <span class="comment">// Rounding controls are not yet used.</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">EvexRoundingControl</span> {
    <span class="ident">RNE</span>,
    <span class="ident">RD</span>,
    <span class="ident">RU</span>,
    <span class="ident">RZ</span>,
}

<span class="kw">impl</span> <span class="ident">EvexRoundingControl</span> {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::RNE</span> =&gt; <span class="number">0b00</span>,
            <span class="ident"><span class="self">Self</span>::RD</span> =&gt; <span class="number">0b01</span>,
            <span class="ident"><span class="self">Self</span>::RU</span> =&gt; <span class="number">0b10</span>,
            <span class="ident"><span class="self">Self</span>::RZ</span> =&gt; <span class="number">0b11</span>,
        }
    }
}

<span class="doccomment">/// Defines the EVEX masking behavior; masking support is described in section 2.6.4 of the Intel</span>
<span class="doccomment">/// Software Development Manual, volume 2A.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>, <span class="ident">missing_docs</span>)]</span> <span class="comment">// Masking is not yet used.</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">EvexMasking</span> {
    <span class="prelude-val">None</span>,
    <span class="ident">Merging</span> { <span class="ident">k</span>: <span class="ident">u8</span> },
    <span class="ident">Zeroing</span> { <span class="ident">k</span>: <span class="ident">u8</span> },
}

<span class="kw">impl</span> <span class="ident">Default</span> <span class="kw">for</span> <span class="ident">EvexMasking</span> {
    <span class="kw">fn</span> <span class="ident">default</span>() -&gt; <span class="self">Self</span> {
        <span class="ident">EvexMasking::None</span>
    }
}

<span class="kw">impl</span> <span class="ident">EvexMasking</span> {
    <span class="doccomment">/// Encode the `z` bit for merging with the P2 byte.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">z_bit</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::None</span> <span class="op">|</span> <span class="ident"><span class="self">Self</span>::Merging</span> { .. } =&gt; <span class="number">0</span>,
            <span class="ident"><span class="self">Self</span>::Zeroing</span> { .. } =&gt; <span class="number">1</span>,
        }
    }

    <span class="doccomment">/// Encode the `aaa` bits for merging with the P2 byte.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">aaa_bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::None</span> =&gt; <span class="number">0b000</span>,
            <span class="ident"><span class="self">Self</span>::Merging</span> { <span class="ident">k</span> } <span class="op">|</span> <span class="ident"><span class="self">Self</span>::Zeroing</span> { <span class="ident">k</span> } =&gt; {
                <span class="macro">debug_assert!</span>(<span class="kw-2">*</span><span class="ident">k</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">7</span>);
                <span class="kw-2">*</span><span class="ident">k</span>
            }
        }
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">test</span>)]</span>
<span class="kw">mod</span> <span class="ident">tests</span> {
    <span class="kw">use</span> <span class="kw">super</span>::<span class="kw-2">*</span>;
    <span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::inst::regs</span>;
    <span class="kw">use</span> <span class="ident">std::vec::Vec</span>;

    <span class="comment">// As a sanity test, we verify that the output of `xed-asmparse-main &#39;vpabsq xmm0{k0},</span>
    <span class="comment">// xmm1&#39;` matches this EVEX encoding machinery.</span>
    <span class="attribute">#[<span class="ident">test</span>]</span>
    <span class="kw">fn</span> <span class="ident">vpabsq</span>() {
        <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">regs::xmm0</span>();
        <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">regs::xmm1</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">sink0</span> <span class="op">=</span> <span class="ident">Vec::new</span>();

        <span class="ident">EvexInstruction::new</span>()
            .<span class="ident">prefix</span>(<span class="ident">LegacyPrefixes::_66</span>)
            .<span class="ident">map</span>(<span class="ident">OpcodeMap::_0F38</span>)
            .<span class="ident">w</span>(<span class="bool-val">true</span>)
            .<span class="ident">opcode</span>(<span class="number">0x1F</span>)
            .<span class="ident">reg</span>(<span class="ident">dst</span>.<span class="ident">get_hw_encoding</span>())
            .<span class="ident">rm</span>(<span class="ident">src</span>.<span class="ident">get_hw_encoding</span>())
            .<span class="ident">length</span>(<span class="ident">EvexVectorLength::V128</span>)
            .<span class="ident">encode</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">sink0</span>);

        <span class="macro">assert_eq!</span>(<span class="ident">sink0</span>, <span class="macro">vec!</span>[<span class="number">0x62</span>, <span class="number">0xf2</span>, <span class="number">0xfd</span>, <span class="number">0x08</span>, <span class="number">0x1f</span>, <span class="number">0xc1</span>]);
    }

    <span class="doccomment">/// Verify that the defaults are equivalent to an instruction with a `0x00` opcode using the</span>
    <span class="doccomment">/// &quot;0&quot; register (i.e. `rax`), with sane defaults for the various configurable parameters. This</span>
    <span class="doccomment">/// test is more interesting than it may appear because some of the parameters have flipped-bit</span>
    <span class="doccomment">/// representations (e.g. `vvvvv`) so emitting 0s as a default will not work.</span>
    <span class="attribute">#[<span class="ident">test</span>]</span>
    <span class="kw">fn</span> <span class="ident">default_emission</span>() {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">sink0</span> <span class="op">=</span> <span class="ident">Vec::new</span>();
        <span class="ident">EvexInstruction::new</span>().<span class="ident">encode</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">sink0</span>);

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">sink1</span> <span class="op">=</span> <span class="ident">Vec::new</span>();
        <span class="ident">EvexInstruction::new</span>()
            .<span class="ident">length</span>(<span class="ident">EvexVectorLength::V128</span>)
            .<span class="ident">prefix</span>(<span class="ident">LegacyPrefixes::None</span>)
            .<span class="ident">map</span>(<span class="ident">OpcodeMap::None</span>)
            .<span class="ident">w</span>(<span class="bool-val">false</span>)
            .<span class="ident">opcode</span>(<span class="number">0x00</span>)
            .<span class="ident">reg</span>(<span class="ident">regs::rax</span>().<span class="ident">get_hw_encoding</span>())
            .<span class="ident">rm</span>(<span class="ident">regs::rax</span>().<span class="ident">get_hw_encoding</span>())
            .<span class="ident">mask</span>(<span class="ident">EvexMasking::None</span>)
            .<span class="ident">encode</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">sink1</span>);

        <span class="macro">assert_eq!</span>(<span class="ident">sink0</span>, <span class="ident">sink1</span>);
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../../" data-current-crate="cranelift_codegen" data-search-index-js="../../../../../search-index.js" data-search-js="../../../../../search.js"></div>
    <script src="../../../../../main.js"></script><script src="../../../../../source-script.js"></script><script src="../../../../../source-files.js"></script>
</body></html>