# Reading pref.tcl
# do design3_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/314/regular/Experiment5 {C:/314/regular/Experiment5/design3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:24 on Jun 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/314/regular/Experiment5" C:/314/regular/Experiment5/design3.v 
# -- Compiling module design3
# ** Warning: C:/314/regular/Experiment5/design3.v(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	design3
# End time: 22:51:24 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/314/regular/Experiment5/design3/.. {C:/314/regular/Experiment5/design3/../design3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:24 on Jun 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/314/regular/Experiment5/design3/.." C:/314/regular/Experiment5/design3/../design3_tb.v 
# -- Compiling module design3_tb
# 
# Top level modules:
# 	design3_tb
# End time: 22:51:25 on Jun 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  design3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" design3_tb 
# Start time: 22:51:25 on Jun 17,2021
# Loading work.design3_tb
# Loading work.design3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/design3_tb/dut/*
add wave -position insertpoint sim:/design3_tb/dut/*
restart
run
run
# End time: 22:56:36 on Jun 17,2021, Elapsed time: 0:05:11
# Errors: 0, Warnings: 0
