Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Tue Mar 31 23:32:09 2020
| Host             : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.653        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.530        |
| Device Static (W)        | 0.123        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        6 |       --- |             --- |
| Slice Logic             |     0.002 |     5317 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1856 |     17600 |           10.55 |
|   CARRY4                |    <0.001 |      192 |      4400 |            4.36 |
|   Register              |    <0.001 |     2381 |     35200 |            6.76 |
|   LUT as Shift Register |    <0.001 |       62 |      6000 |            1.03 |
|   Others                |     0.000 |      291 |       --- |             --- |
| Signals                 |     0.003 |     5383 |       --- |             --- |
| Block RAM               |     0.001 |        4 |        60 |            6.67 |
| DSPs                    |     0.001 |       24 |        80 |           30.00 |
| I/O                     |     0.010 |       21 |       100 |           21.00 |
| PS7                     |     1.508 |        1 |       --- |             --- |
| Static Power            |     0.123 |          |           |                 |
| Total                   |     1.653 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.012 |      0.007 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccpint   |       1.000 |     0.733 |       0.703 |      0.030 | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            16.0 |
| clk_fpga_2 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            50.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.530 |
|   design_1_i             |     1.520 |
|     FIR_0                |     0.001 |
|       inst               |     0.001 |
|     FIR_1                |     0.001 |
|       inst               |     0.001 |
|     FIR_2                |     0.001 |
|       inst               |     0.001 |
|     FIR_3                |     0.001 |
|       inst               |     0.001 |
|     processing_system7_0 |     1.509 |
|       inst               |     1.509 |
|     ps7_0_axi_periph     |     0.003 |
|       s00_couplers       |     0.002 |
+--------------------------+-----------+


