[2025-09-15 16:18:55] START suite=spec trace=401.bzip2-277B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-277B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2183950 heartbeat IPC: 4.579 cumulative IPC: 4.579 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4277608 heartbeat IPC: 4.776 cumulative IPC: 4.676 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4277608 cumulative IPC: 4.676 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4277608 cumulative IPC: 4.676 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 11374081 heartbeat IPC: 1.409 cumulative IPC: 1.409 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 18549079 heartbeat IPC: 1.394 cumulative IPC: 1.401 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 25270799 heartbeat IPC: 1.488 cumulative IPC: 1.429 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 32512252 heartbeat IPC: 1.381 cumulative IPC: 1.417 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 39552092 heartbeat IPC: 1.42 cumulative IPC: 1.417 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 43461301 heartbeat IPC: 2.558 cumulative IPC: 1.531 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 47467267 heartbeat IPC: 2.496 cumulative IPC: 1.621 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 54413333 heartbeat IPC: 1.44 cumulative IPC: 1.596 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 61475102 heartbeat IPC: 1.416 cumulative IPC: 1.573 (Simulation time: 00 hr 08 min 33 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 63802497 cumulative IPC: 1.567 (Simulation time: 00 hr 09 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 63802497 cumulative IPC: 1.567 (Simulation time: 00 hr 09 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-277B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.567 instructions: 100000001 cycles: 63802497
CPU 0 Branch Prediction Accuracy: 89.47% MPKI: 16.97 Average ROB Occupancy at Mispredict: 23.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.03262
BRANCH_INDIRECT: 0.00031
BRANCH_CONDITIONAL: 16.94
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5344812
LQ_STALL: 1147
SQ_STALL: 1241970


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 63.7319

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5344812

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 83864

cpu0->cpu0_STLB TOTAL        ACCESS:     355153 HIT:     354914 MISS:        239 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     355153 HIT:     354914 MISS:        239 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 578.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     695913 HIT:     400735 MISS:     295178 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     454927 HIT:     241985 MISS:     212942 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      94224 HIT:      12334 MISS:      81890 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     146323 HIT:     146248 MISS:         75 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        439 HIT:        168 MISS:        271 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.63 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3556572 HIT:    3556564 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    3556572 HIT:    3556564 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 142.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27502895 HIT:   26034712 MISS:    1468183 MSHR_MERGE:     918594
cpu0->cpu0_L1D LOAD         ACCESS:   16497269 HIT:   15757704 MISS:     739565 MSHR_MERGE:     284646
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11005148 HIT:   10276969 MISS:     728179 MSHR_MERGE:     633948
cpu0->cpu0_L1D TRANSLATION  ACCESS:        478 HIT:         39 MISS:        439 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3254638 HIT:    3254638 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3254638 HIT:    3254638 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26388798 HIT:   26025872 MISS:     362926 MSHR_MERGE:       7773
cpu0->cpu0_DTLB LOAD         ACCESS:   26388798 HIT:   26025872 MISS:     362926 MSHR_MERGE:       7773
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.39 cycles
cpu0->LLC TOTAL        ACCESS:     415395 HIT:     278628 MISS:     136767 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     212942 HIT:     133060 MISS:      79882 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      81890 HIT:      25597 MISS:      56293 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120292 HIT:     119971 MISS:        321 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        271 HIT:          0 MISS:        271 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4472
  ROW_BUFFER_MISS:     131944
  AVG DBUS CONGESTED CYCLE: 5.694
Channel 0 WQ ROW_BUFFER_HIT:      14197
  ROW_BUFFER_MISS:      76032
  FULL:          0
Channel 0 REFRESHES ISSUED:       5317
[2025-09-15 16:28:18] END   suite=spec trace=401.bzip2-277B (rc=0)
