<stg><name>batch_norm</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="2">
<condition id="27">
<or_exp><and_exp><literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %B_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  %empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %A_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2  %A_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %A_V)

]]></Node>
<StgValue><ssdm name="A_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:3  %p_Val2_s = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %B_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="37" op_0_bw="18">
<![CDATA[
entry:4  %OP2_V_i = sext i18 %A_V_read to i37

]]></Node>
<StgValue><ssdm name="OP2_V_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="34" op_0_bw="34" op_1_bw="18" op_2_bw="16">
<![CDATA[
entry:5  %tmp_56_i = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %p_Val2_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="37" op_0_bw="34">
<![CDATA[
entry:6  %tmp_56_cast_i = sext i34 %tmp_56_i to i37

]]></Node>
<StgValue><ssdm name="tmp_56_cast_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:7  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_i = phi i5 [ 0, %entry ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_i = icmp eq i5 %j_i, -4

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j = add i5 %j_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)

]]></Node>
<StgValue><ssdm name="tmp_i_72"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %j_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="10">
<![CDATA[
:3  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:4  %tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="7">
<![CDATA[
:5  %p_shl3_cast = zext i7 %tmp_77 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_78 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %arrayNo_i = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j_i, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="arrayNo_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="3">
<![CDATA[
:8  %arrayNo_cast_i = zext i3 %arrayNo_i to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="5">
<![CDATA[
:9  %tmp_20 = trunc i5 %j_i to i2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:10  %tmp_79 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_20, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
:11  %p_shl_cast = zext i7 %tmp_79 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:12  %tmp_80 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_20, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:13  %p_shl1_cast = zext i4 %tmp_80 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_81 = sub i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_i = phi i5 [ 0, %1 ], [ %k, %3 ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_53_i = icmp eq i5 %k_i, -4

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k = add i5 %k_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_53_i, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="5">
<![CDATA[
:1  %tmp_54_i_cast1 = zext i5 %k_i to i11

]]></Node>
<StgValue><ssdm name="tmp_54_i_cast1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:2  %tmp_54_i_cast = zext i5 %k_i to i8

]]></Node>
<StgValue><ssdm name="tmp_54_i_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_82 = add i8 %tmp_54_i_cast, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_99_cast = sext i8 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in_image_0_V_addr = getelementptr [112 x i25]* %in_image_0_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %in_image_1_V_addr = getelementptr [112 x i25]* %in_image_1_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_1_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %in_image_2_V_addr = getelementptr [112 x i25]* %in_image_2_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_2_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in_image_3_V_addr = getelementptr [112 x i25]* %in_image_3_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_3_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %in_image_4_V_addr = getelementptr [112 x i25]* %in_image_4_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_4_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %in_image_5_V_addr = getelementptr [112 x i25]* %in_image_5_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_5_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %in_image_6_V_addr = getelementptr [112 x i25]* %in_image_6_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="in_image_6_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_83 = add i11 %tmp_54_i_cast1, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="7">
<![CDATA[
:15  %in_image_0_V_load = load i25* %in_image_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="7">
<![CDATA[
:16  %in_image_1_V_load = load i25* %in_image_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="7">
<![CDATA[
:17  %in_image_2_V_load = load i25* %in_image_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_V_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="7">
<![CDATA[
:18  %in_image_3_V_load = load i25* %in_image_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_3_V_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="7">
<![CDATA[
:19  %in_image_4_V_load = load i25* %in_image_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_4_V_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="7">
<![CDATA[
:20  %in_image_5_V_load = load i25* %in_image_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_5_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_53_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="7">
<![CDATA[
:21  %in_image_6_V_load = load i25* %in_image_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_6_V_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_i_72)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="7">
<![CDATA[
:15  %in_image_0_V_load = load i25* %in_image_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="7">
<![CDATA[
:16  %in_image_1_V_load = load i25* %in_image_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="7">
<![CDATA[
:17  %in_image_2_V_load = load i25* %in_image_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_V_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="7">
<![CDATA[
:18  %in_image_3_V_load = load i25* %in_image_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_3_V_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="7">
<![CDATA[
:19  %in_image_4_V_load = load i25* %in_image_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_4_V_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="7">
<![CDATA[
:20  %in_image_5_V_load = load i25* %in_image_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_5_V_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="7">
<![CDATA[
:21  %in_image_6_V_load = load i25* %in_image_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_6_V_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="32">
<![CDATA[
:22  %tmp = call i25 @_ssdm_op_Mux.ap_auto.7i25.i32(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i32 %arrayNo_cast_i)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="32">
<![CDATA[
:22  %tmp = call i25 @_ssdm_op_Mux.ap_auto.7i25.i32(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i32 %arrayNo_cast_i)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="37" op_0_bw="25">
<![CDATA[
:23  %OP1_V_i = sext i25 %tmp to i37

]]></Node>
<StgValue><ssdm name="OP1_V_i"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:24  %p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:24  %p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:25  %p_Val2_i_74 = add i37 %p_Val2_i, %tmp_56_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_i_74"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="11">
<![CDATA[
:13  %tmp_100_cast = sext i11 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %out_image_V_addr = getelementptr [784 x i48]* %out_image_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="out_image_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="48" op_1_bw="37" op_2_bw="11">
<![CDATA[
:26  %tmp_57_i = call i48 @_ssdm_op_BitConcatenate.i48.i37.i11(i37 %p_Val2_i_74, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="48" op_1_bw="10">
<![CDATA[
:27  store i48 %tmp_57_i, i48* %out_image_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
