<stg><name>VertexRouterR2</name>


<trans_list>

<trans id="371" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
:0  %pe_out_ready_0_0 = alloca i1

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32">
<![CDATA[
:1  %pe_out_ready_1_0 = alloca i1

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32">
<![CDATA[
:2  %pe_out_ready_2_0 = alloca i1

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
:3  %pe_out_ready_3_0 = alloca i1

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_out_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_out_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  %empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_out_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_out_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  %empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_in_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  %empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_in_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  %empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_in_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %pe_in_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  %empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %pe_req_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  %empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %pe_req_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  %empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %pe_req_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  %empty_35 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %pe_req_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  %empty_36 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %mm_out_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  %empty_37 = call i32 (...)* @_ssdm_op_SpecInterface(i1025* %mm_in_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  %empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %mm_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_out_q_fifo_V_3), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_out_q_fifo_V_2), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_out_q_fifo_V_1), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_out_q_fifo_V_0), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_fifo_V_3), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_fifo_V_2), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_fifo_V_1), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_fifo_V_0), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_fifo_V_3), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_fifo_V_2), !map !164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_fifo_V_1), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_fifo_V_0), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_peek_val_3), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_peek_val_2), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_peek_val_1), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %pe_in_q_peek_val_0), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_peek_val_3), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_peek_val_2), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_peek_val_1), !map !242

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i65* %pe_req_q_peek_val_0), !map !252

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %mm_out_q_fifo_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %mm_in_q_fifo_V), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap(i65* %mm_req_q_fifo_V), !map !276

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %mm_in_q_peek_val_val_data_V), !map !286

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mm_in_q_peek_val_eos), !map !290

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @VertexRouterR2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln37 = phi i2 [ 0, %0 ], [ %add_ln37, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln37"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1">
<![CDATA[
meminst.i:1  %pe_out_ready_0_0_load = load i1* %pe_out_ready_0_0

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1">
<![CDATA[
meminst.i:2  %pe_out_ready_1_0_load = load i1* %pe_out_ready_1_0

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_0_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1">
<![CDATA[
meminst.i:3  %pe_out_ready_2_0_load = load i1* %pe_out_ready_2_0

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_0_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1">
<![CDATA[
meminst.i:4  %pe_out_ready_3_0_load = load i1* %pe_out_ready_3_0

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.i:5  %add_ln37 = add i2 %phi_ln37, 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
meminst.i:6  %pe_out_ready_0_s = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 %pe_out_ready_0_0_load, i1 %pe_out_ready_0_0_load, i1 %pe_out_ready_0_0_load, i2 %phi_ln37)

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
meminst.i:7  %pe_out_ready_1_s = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 %pe_out_ready_1_0_load, i1 false, i1 %pe_out_ready_1_0_load, i1 %pe_out_ready_1_0_load, i2 %phi_ln37)

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
meminst.i:8  %pe_out_ready_2_s = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 %pe_out_ready_2_0_load, i1 %pe_out_ready_2_0_load, i1 false, i1 %pe_out_ready_2_0_load, i2 %phi_ln37)

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
meminst.i:9  %pe_out_ready_3_s = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 %pe_out_ready_3_0_load, i1 %pe_out_ready_3_0_load, i1 %pe_out_ready_3_0_load, i1 false, i2 %phi_ln37)

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.i:10  %icmp_ln37 = icmp eq i2 %phi_ln37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:11  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_pe_out_ready_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:12  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst.i:13  store i1 %pe_out_ready_3_s, i1* %pe_out_ready_3_0

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst.i:14  store i1 %pe_out_ready_2_s, i1* %pe_out_ready_2_0

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst.i:15  store i1 %pe_out_ready_1_s, i1* %pe_out_ready_1_0

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst.i:16  store i1 %pe_out_ready_0_s, i1* %pe_out_ready_0_0

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:17  br i1 %icmp_ln37, label %vertex_router_begin.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:0  %pe_0_i = alloca i3

]]></Node>
<StgValue><ssdm name="pe_0_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:1  %pe_in_valid = alloca i1

]]></Node>
<StgValue><ssdm name="pe_in_valid"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:2  %tmp_val_offset = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_offset"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:3  %tmp_val_length = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_length"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1024" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:4  %tmp_val_data_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="tmp_val_data_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32">
<![CDATA[
vertex_router_begin.preheader:5  %pe_req_valid_0_i = alloca i1

]]></Node>
<StgValue><ssdm name="pe_req_valid_0_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_router_begin.preheader:6  store i1 false, i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_router_begin.preheader:7  store i1 false, i1* %pe_in_valid

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_router_begin.preheader:8  store i3 0, i3* %pe_0_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
vertex_router_begin.preheader:9  br label %vertex_router_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
vertex_router_begin:0  %pe_out_ready_3_2 = phi i1 [ %pe_out_ready_3_10, %vertex_router_end ], [ %pe_out_ready_3_s, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
vertex_router_begin:1  %pe_out_ready_2_2 = phi i1 [ %pe_out_ready_2_10, %vertex_router_end ], [ %pe_out_ready_2_s, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
vertex_router_begin:2  %pe_out_ready_1_2 = phi i1 [ %pe_out_ready_1_10, %vertex_router_end ], [ %pe_out_ready_1_s, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
vertex_router_begin:3  %pe_out_ready_0_2 = phi i1 [ %pe_out_ready_0_10, %vertex_router_end ], [ %pe_out_ready_0_s, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0">
<![CDATA[
vertex_router_begin:4  %mm_in_0 = phi i1024 [ %mm_in_5, %vertex_router_end ], [ undef, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="mm_in_0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
vertex_router_begin:5  %mm_in_valid_0_i = phi i1 [ %mm_in_valid_7_i, %vertex_router_end ], [ false, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_0_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
vertex_router_begin:6  %mm2pe_count_0_i = phi i32 [ %mm2pe_count_5_i, %vertex_router_end ], [ 0, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_0_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
vertex_router_begin:7  %pe2mm_count_0_i = phi i32 [ %pe2mm_count_5_i, %vertex_router_end ], [ 0, %vertex_router_begin.preheader ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_0_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
vertex_router_begin:8  %pe_0_i_load = load i3* %pe_0_i

]]></Node>
<StgValue><ssdm name="pe_0_i_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
vertex_router_begin:9  %pe_in_valid_load = load i1* %pe_in_valid

]]></Node>
<StgValue><ssdm name="pe_in_valid_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
vertex_router_begin:10  %tmp_val_offset_1 = load i32* %tmp_val_offset

]]></Node>
<StgValue><ssdm name="tmp_val_offset_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
vertex_router_begin:11  %tmp_val_length_1 = load i32* %tmp_val_length

]]></Node>
<StgValue><ssdm name="tmp_val_length_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
vertex_router_begin:12  %pe_req_valid_0_i_load = load i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="pe_req_valid_0_i_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
vertex_router_begin:13  %loop_begin_i = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></Node>
<StgValue><ssdm name="loop_begin_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertex_router_begin:14  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_router_begin:15  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertex_router_begin:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_router_begin:17  %icmp_ln50 = icmp eq i32 %pe2mm_count_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vertex_router_begin:18  br i1 %icmp_ln50, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %pe_in_valid_load, label %._crit_edge6.i, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_begin:0  %rbegin26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_begin:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_begin:2  %trunc_ln165 = trunc i3 %pe_0_i_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_begin:3  switch i2 %trunc_ln165, label %branch359 [
    i2 0, label %branch053
    i2 1, label %branch155
    i2 -2, label %branch257
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
branch257:0  %pe_in_q_fifo_V_2_read = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %pe_in_q_fifo_V_2)

]]></Node>
<StgValue><ssdm name="pe_in_q_fifo_V_2_read"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1026">
<![CDATA[
branch257:1  %p_vld3 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_2_read, 0

]]></Node>
<StgValue><ssdm name="p_vld3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1025" op_0_bw="1026">
<![CDATA[
branch257:2  %tmp_3_3 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_2_read, 1

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch257:3  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end"

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
branch155:0  %pe_in_q_fifo_V_1_read = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %pe_in_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="pe_in_q_fifo_V_1_read"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1026">
<![CDATA[
branch155:1  %p_vld2 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_1_read, 0

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1025" op_0_bw="1026">
<![CDATA[
branch155:2  %tmp_3_2 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_1_read, 1

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch155:3  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end"

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
branch053:0  %pe_in_q_fifo_V_0_read = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %pe_in_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="pe_in_q_fifo_V_0_read"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1026">
<![CDATA[
branch053:1  %p_vld1 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_0_read, 0

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1025" op_0_bw="1026">
<![CDATA[
branch053:2  %tmp_3_1 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_0_read, 1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch053:3  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end"

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
branch359:0  %pe_in_q_fifo_V_3_read = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %pe_in_q_fifo_V_3)

]]></Node>
<StgValue><ssdm name="pe_in_q_fifo_V_3_read"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1026">
<![CDATA[
branch359:1  %p_vld = extractvalue { i1, i1025 } %pe_in_q_fifo_V_3_read, 0

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1025" op_0_bw="1026">
<![CDATA[
branch359:2  %tmp_3 = extractvalue { i1, i1025 } %pe_in_q_fifo_V_3_read, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
<literal name="trunc_ln165" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch359:3  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end"

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1025" op_0_bw="1025" op_1_bw="0" op_2_bw="1025" op_3_bw="0" op_4_bw="1025" op_5_bw="0" op_6_bw="1025" op_7_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:0  %tmp_3_0 = phi i1025 [ %tmp_3, %branch359 ], [ %tmp_3_3, %branch257 ], [ %tmp_3_2, %branch155 ], [ %tmp_3_1, %branch053 ]

]]></Node>
<StgValue><ssdm name="tmp_3_0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:1  %empty_n_1 = phi i1 [ %p_vld, %branch359 ], [ %p_vld3, %branch257 ], [ %p_vld2, %branch155 ], [ %p_vld1, %branch053 ]

]]></Node>
<StgValue><ssdm name="empty_n_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1024" op_0_bw="1024">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:2  %tmp_val_data_V_1_load = load i1024* %tmp_val_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_data_V_1_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1024" op_0_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:3  %pe_in_data_V = trunc i1025 %tmp_3_0 to i1024

]]></Node>
<StgValue><ssdm name="pe_in_data_V"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:4  %select_ln75_1 = select i1 %empty_n_1, i1024 %pe_in_data_V, i1024 %tmp_val_data_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:5  %rend27_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin26_i) nounwind

]]></Node>
<StgValue><ssdm name="rend27_i"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:6  store i1024 %select_ln75_1, i1024* %tmp_val_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end:7  br label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.i:2  br i1 %mm_in_valid_0_i, label %._crit_edge10.i, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:0  %rbegin24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:2  %mm_in_q_fifo_V_read_1 = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %mm_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="mm_in_q_fifo_V_read_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1026">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:3  %empty_n_2 = extractvalue { i1, i1025 } %mm_in_q_fifo_V_read_1, 0

]]></Node>
<StgValue><ssdm name="empty_n_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1025" op_0_bw="1026">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:4  %tmp_5 = extractvalue { i1, i1025 } %mm_in_q_fifo_V_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1024" op_0_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:5  %mm_in_data_V_1 = trunc i1025 %tmp_5 to i1024

]]></Node>
<StgValue><ssdm name="mm_in_data_V_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:6  %select_ln75_2 = select i1 %empty_n_2, i1024 %mm_in_data_V_1, i1024 %mm_in_0

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:7  %rend25_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin24_i) nounwind

]]></Node>
<StgValue><ssdm name="rend25_i"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1:8  br label %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0">
<![CDATA[
._crit_edge10.i:0  %tmp_val_data_V_2 = phi i1024 [ %mm_in_0, %._crit_edge7.i ], [ %select_ln75_2, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="tmp_val_data_V_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge10.i:1  %phi_ln96 = phi i1 [ %mm_in_valid_0_i, %._crit_edge7.i ], [ %empty_n_2, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="phi_ln96"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.i:2  %icmp_ln96 = icmp ne i32 %mm2pe_count_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.i:3  %and_ln96 = and i1 %phi_ln96, %icmp_ln96

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln97 = trunc i3 %pe_0_i_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
:1  %tmp_2 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 %pe_out_ready_0_2, i1 %pe_out_ready_1_2, i1 %pe_out_ready_2_2, i1 %pe_out_ready_3_2, i2 %trunc_ln97)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_2, label %._crit_edge12.i, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_begin:0  %rbegin38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin38_i"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_begin:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_begin:2  %tmp_6 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V_2)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_begin:3  switch i2 %trunc_ln97, label %branch383 [
    i2 0, label %branch077
    i2 1, label %branch179
    i2 -2, label %branch281
  ]

]]></Node>
<StgValue><ssdm name="switch_ln138"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
branch281:0  %full_n_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_2, i1025 %tmp_6)

]]></Node>
<StgValue><ssdm name="full_n_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
branch179:0  %full_n_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_1, i1025 %tmp_6)

]]></Node>
<StgValue><ssdm name="full_n_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
branch077:0  %full_n_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_0, i1025 %tmp_6)

]]></Node>
<StgValue><ssdm name="full_n_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch077:1  br label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
branch383:0  %full_n_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_3, i1025 %tmp_6)

]]></Node>
<StgValue><ssdm name="full_n_s"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end:0  %pe_out_ready_0_5 = phi i1 [ %full_n_1, %branch077 ], [ %full_n_2, %branch179 ], [ %full_n_3, %branch281 ], [ %full_n_s, %branch383 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_5"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end:1  %rend39_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin38_i) nounwind

]]></Node>
<StgValue><ssdm name="rend39_i"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:0  %rbegin55_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin55_i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:2  %tmp_7_2 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32(i1 false, i32 %tmp_val_length_1, i32 %tmp_val_offset_1)

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:3  %full_n_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P(i65* %mm_req_q_fifo_V, i65 %tmp_7_2)

]]></Node>
<StgValue><ssdm name="full_n_4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:4  %rend56_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin55_i) nounwind

]]></Node>
<StgValue><ssdm name="rend56_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:5  %xor_ln109 = xor i1 %full_n_4, true

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:6  store i1 %xor_ln109, i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %mm_in_valid_0_i, label %._crit_edge.i, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:0  %rbegin32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin32_i"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1026" op_0_bw="1026" op_1_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:2  %mm_in_q_fifo_V_read = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %mm_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="mm_in_q_fifo_V_read"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1026">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:3  %empty_n = extractvalue { i1, i1025 } %mm_in_q_fifo_V_read, 0

]]></Node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1025" op_0_bw="1026">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:4  %tmp = extractvalue { i1, i1025 } %mm_in_q_fifo_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1024" op_0_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:5  %mm_in_data_V = trunc i1025 %tmp to i1024

]]></Node>
<StgValue><ssdm name="mm_in_data_V"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:6  %select_ln75 = select i1 %empty_n, i1024 %mm_in_data_V, i1024 %mm_in_0

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:7  %rend33_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin32_i) nounwind

]]></Node>
<StgValue><ssdm name="rend33_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region:8  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0">
<![CDATA[
._crit_edge.i:0  %tmp_val_data_V = phi i1024 [ %mm_in_0, %1 ], [ %select_ln75, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="tmp_val_data_V"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:1  %mm_in_valid_1_i = phi i1 [ %mm_in_valid_0_i, %1 ], [ %empty_n, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_1_i"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:2  br i1 %mm_in_valid_1_i, label %hls_label_0_begin, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln56"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:2  br i1 %pe_out_ready_0_2, label %._crit_edge2.i.0, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region"

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:0  %rbegin46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin46_i"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:2  %tmp_1 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:3  %pe_out_ready_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_0, i1025 %tmp_1)

]]></Node>
<StgValue><ssdm name="pe_out_ready_0"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:4  %rend47_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin46_i) nounwind

]]></Node>
<StgValue><ssdm name="rend47_i_0"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:5  br label %._crit_edge2.i.0

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.0:1  br i1 %pe_out_ready_1_2, label %._crit_edge2.i.1, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1"

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:0  %rbegin46_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin46_i_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:2  %tmp_1_1 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V)

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:3  %pe_out_ready_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_1, i1025 %tmp_1_1)

]]></Node>
<StgValue><ssdm name="pe_out_ready_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:4  %rend47_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin46_i_1) nounwind

]]></Node>
<StgValue><ssdm name="rend47_i_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:5  br label %._crit_edge2.i.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.1:1  br i1 %pe_out_ready_2_2, label %._crit_edge2.i.2, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2"

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:0  %rbegin46_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin46_i_2"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:2  %tmp_1_2 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V)

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:3  %pe_out_ready_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_2, i1025 %tmp_1_2)

]]></Node>
<StgValue><ssdm name="pe_out_ready_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:4  %rend47_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin46_i_2) nounwind

]]></Node>
<StgValue><ssdm name="rend47_i_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:5  br label %._crit_edge2.i.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.2:1  br i1 %pe_out_ready_3_2, label %._crit_edge2.i.3, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3"

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:0  %rbegin46_i_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin46_i_3"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:2  %tmp_1_3 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V)

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:3  %pe_out_ready_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %pe_out_q_fifo_V_3, i1025 %tmp_1_3)

]]></Node>
<StgValue><ssdm name="pe_out_ready_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:4  %rend47_i_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin46_i_3) nounwind

]]></Node>
<StgValue><ssdm name="rend47_i_3"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:5  br label %._crit_edge2.i.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i:5  br i1 %pe_req_valid_0_i_load, label %._crit_edge4.i.0, label %"tlp::istream<VertexReq>::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:0  %rbegin51_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin51_i"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:2  %pe_req_q_fifo_V_0_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %pe_req_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="pe_req_q_fifo_V_0_read"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:3  %p_vld5 = extractvalue { i1, i65 } %pe_req_q_fifo_V_0_read, 0

]]></Node>
<StgValue><ssdm name="p_vld5"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:4  %tmp_2_1 = extractvalue { i1, i65 } %pe_req_q_fifo_V_0_read, 1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:5  %trunc_ln166 = trunc i65 %tmp_2_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:6  %elem_val_length_new = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_2_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_new"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:7  %rend52_i_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin51_i) nounwind

]]></Node>
<StgValue><ssdm name="rend52_i_c_0"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:8  br i1 %p_vld5, label %.critedge.0, label %._crit_edge4.i.0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.0:0  %lshr_ln = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %tmp_2_1, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="28">
<![CDATA[
.critedge.0:1  %zext_ln75 = zext i28 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_0_i_load" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0:2  br label %._crit_edge4.i.0

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:0  %pe_req_1_2_0 = phi i32 [ %tmp_val_length_1, %._crit_edge1.i ], [ %elem_val_length_new, %.critedge.0 ], [ %tmp_val_length_1, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pe_req_1_2_0"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:1  %pe_req_0_2_0 = phi i32 [ %tmp_val_offset_1, %._crit_edge1.i ], [ %trunc_ln166, %.critedge.0 ], [ %tmp_val_offset_1, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pe_req_0_2_0"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:2  %pe_req_valid_2_i_0 = phi i1 [ %pe_req_valid_0_i_load, %._crit_edge1.i ], [ true, %.critedge.0 ], [ false, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pe_req_valid_2_i_0"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:3  %pe_2_i_0 = phi i3 [ %pe_0_i_load, %._crit_edge1.i ], [ 0, %.critedge.0 ], [ %pe_0_i_load, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pe_2_i_0"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:4  %mm2pe_count_2_i_0 = phi i32 [ %mm2pe_count_0_i, %._crit_edge1.i ], [ %zext_ln75, %.critedge.0 ], [ %mm2pe_count_0_i, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_2_i_0"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0">
<![CDATA[
._crit_edge4.i.0:5  %pe2mm_count_2_i_0 = phi i28 [ 0, %._crit_edge1.i ], [ %lshr_ln, %.critedge.0 ], [ 0, %"tlp::istream<VertexReq>::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_2_i_0"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i.0:6  br i1 %pe_req_valid_2_i_0, label %._crit_edge4.i.1, label %"tlp::istream<VertexReq>::try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:0  %rbegin51_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin51_i_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:2  %pe_req_q_fifo_V_1_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %pe_req_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="pe_req_q_fifo_V_1_read"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:3  %p_vld6 = extractvalue { i1, i65 } %pe_req_q_fifo_V_1_read, 0

]]></Node>
<StgValue><ssdm name="p_vld6"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:4  %tmp_2_2 = extractvalue { i1, i65 } %pe_req_q_fifo_V_1_read, 1

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:5  %trunc_ln166_1 = trunc i65 %tmp_2_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:6  %elem_val_length_new24_1 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_2_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_new24_1"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:7  %rend52_i_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin51_i_1) nounwind

]]></Node>
<StgValue><ssdm name="rend52_i_c_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:8  br i1 %p_vld6, label %.critedge.1, label %._crit_edge4.i.1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.1:0  %lshr_ln75_1 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %tmp_2_2, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln75_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="28">
<![CDATA[
.critedge.1:1  %zext_ln75_1 = zext i28 %lshr_ln75_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_0" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
.critedge.1:2  br label %._crit_edge4.i.1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:0  %pe_req_1_2_1 = phi i32 [ %pe_req_1_2_0, %._crit_edge4.i.0 ], [ %elem_val_length_new24_1, %.critedge.1 ], [ %pe_req_1_2_0, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pe_req_1_2_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:1  %pe_req_0_2_1 = phi i32 [ %pe_req_0_2_0, %._crit_edge4.i.0 ], [ %trunc_ln166_1, %.critedge.1 ], [ %pe_req_0_2_0, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pe_req_0_2_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:2  %pe_req_valid_2_i_1 = phi i1 [ %pe_req_valid_2_i_0, %._crit_edge4.i.0 ], [ true, %.critedge.1 ], [ false, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pe_req_valid_2_i_1"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:3  %pe_2_i_1 = phi i3 [ %pe_2_i_0, %._crit_edge4.i.0 ], [ 1, %.critedge.1 ], [ %pe_2_i_0, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pe_2_i_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:4  %mm2pe_count_2_i_1 = phi i32 [ %mm2pe_count_2_i_0, %._crit_edge4.i.0 ], [ %zext_ln75_1, %.critedge.1 ], [ %mm2pe_count_2_i_0, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_2_i_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0">
<![CDATA[
._crit_edge4.i.1:5  %pe2mm_count_2_i_1 = phi i28 [ %pe2mm_count_2_i_0, %._crit_edge4.i.0 ], [ %lshr_ln75_1, %.critedge.1 ], [ %pe2mm_count_2_i_0, %"tlp::istream<VertexReq>::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_2_i_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i.1:6  br i1 %pe_req_valid_2_i_1, label %._crit_edge4.i.2, label %"tlp::istream<VertexReq>::try_read.region2"

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:0  %rbegin51_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin51_i_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:2  %pe_req_q_fifo_V_2_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %pe_req_q_fifo_V_2)

]]></Node>
<StgValue><ssdm name="pe_req_q_fifo_V_2_read"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:3  %p_vld8 = extractvalue { i1, i65 } %pe_req_q_fifo_V_2_read, 0

]]></Node>
<StgValue><ssdm name="p_vld8"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:4  %tmp_2_3 = extractvalue { i1, i65 } %pe_req_q_fifo_V_2_read, 1

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:5  %trunc_ln166_2 = trunc i65 %tmp_2_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:6  %elem_val_length_new24_2 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_2_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_new24_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:7  %rend52_i_c_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin51_i_2) nounwind

]]></Node>
<StgValue><ssdm name="rend52_i_c_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region2:8  br i1 %p_vld8, label %.critedge.2, label %._crit_edge4.i.2

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.2:0  %lshr_ln75_2 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %tmp_2_3, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln75_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="28">
<![CDATA[
.critedge.2:1  %zext_ln75_2 = zext i28 %lshr_ln75_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_1" val="0"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
.critedge.2:2  br label %._crit_edge4.i.2

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:0  %pe_req_1_2_2 = phi i32 [ %pe_req_1_2_1, %._crit_edge4.i.1 ], [ %elem_val_length_new24_2, %.critedge.2 ], [ %pe_req_1_2_1, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pe_req_1_2_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:1  %pe_req_0_2_2 = phi i32 [ %pe_req_0_2_1, %._crit_edge4.i.1 ], [ %trunc_ln166_2, %.critedge.2 ], [ %pe_req_0_2_1, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pe_req_0_2_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:2  %pe_req_valid_2_i_2 = phi i1 [ %pe_req_valid_2_i_1, %._crit_edge4.i.1 ], [ true, %.critedge.2 ], [ false, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pe_req_valid_2_i_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:3  %pe_2_i_2 = phi i3 [ %pe_2_i_1, %._crit_edge4.i.1 ], [ 2, %.critedge.2 ], [ %pe_2_i_1, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pe_2_i_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i.2:7  br i1 %pe_req_valid_2_i_2, label %._crit_edge4.i.2.vertex_router_end_crit_edge, label %"tlp::istream<VertexReq>::try_read.region3"

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:0  %rbegin51_i_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin51_i_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:2  %pe_req_q_fifo_V_3_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %pe_req_q_fifo_V_3)

]]></Node>
<StgValue><ssdm name="pe_req_q_fifo_V_3_read"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:3  %p_vld4 = extractvalue { i1, i65 } %pe_req_q_fifo_V_3_read, 0

]]></Node>
<StgValue><ssdm name="p_vld4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:4  %tmp_2_4 = extractvalue { i1, i65 } %pe_req_q_fifo_V_3_read, 1

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:5  %trunc_ln166_3 = trunc i65 %tmp_2_4 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166_3"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:6  %elem_val_length_new24_3 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_2_4, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_new24_3"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:7  %rend52_i_c_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin51_i_3) nounwind

]]></Node>
<StgValue><ssdm name="rend52_i_c_3"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region3:8  br i1 %p_vld4, label %.critedge.3, label %try_read.region3.vertex_router_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
try_read.region3.vertex_router_end_crit_edge:0  store i1 false, i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
try_read.region3.vertex_router_end_crit_edge:1  store i32 %pe_req_1_2_2, i32* %tmp_val_length

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
try_read.region3.vertex_router_end_crit_edge:2  store i32 %pe_req_0_2_2, i32* %tmp_val_offset

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="3">
<![CDATA[
try_read.region3.vertex_router_end_crit_edge:3  store i3 %pe_2_i_2, i3* %pe_0_i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.3:0  %lshr_ln75_3 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %tmp_2_4, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln75_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
.critedge.3:2  store i1 true, i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.3:3  store i32 %elem_val_length_new24_3, i32* %tmp_val_length

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.3:4  store i32 %trunc_ln166_3, i32* %tmp_val_offset

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="3">
<![CDATA[
.critedge.3:5  store i3 3, i3* %pe_0_i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge4.i.2.vertex_router_end_crit_edge:0  store i1 %pe_req_valid_2_i_2, i1* %pe_req_valid_0_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4.i.2.vertex_router_end_crit_edge:1  store i32 %pe_req_1_2_2, i32* %tmp_val_length

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4.i.2.vertex_router_end_crit_edge:2  store i32 %pe_req_0_2_2, i32* %tmp_val_offset

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="3">
<![CDATA[
._crit_edge4.i.2.vertex_router_end_crit_edge:3  store i3 %pe_2_i_2, i3* %pe_0_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge6.i:0  %pe_in_valid_1_i = phi i1 [ %pe_in_valid_load, %3 ], [ %empty_n_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_read.region_end" ]

]]></Node>
<StgValue><ssdm name="pe_in_valid_1_i"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.i:1  br i1 %pe_in_valid_1_i, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4", label %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:0  %tmp_val_data_V_1_load_1 = load i1024* %tmp_val_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_data_V_1_load_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:1  %rbegin41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin41_i"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="1024">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:3  %tmp_4 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i1024(i1 false, i1024 %tmp_val_data_V_1_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:4  %full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %mm_out_q_fifo_V, i1025 %tmp_4)

]]></Node>
<StgValue><ssdm name="full_n"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:5  %rend42_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin41_i) nounwind

]]></Node>
<StgValue><ssdm name="rend42_i"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:6  %pe2mm_count = add i32 %pe2mm_count_0_i, -1

]]></Node>
<StgValue><ssdm name="pe2mm_count"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:7  %xor_ln85 = xor i1 %full_n, true

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:8  %select_ln85 = select i1 %full_n, i32 %pe2mm_count, i32 %pe2mm_count_0_i

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4:9  br label %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge7.i:0  %pe_in_valid_3_i = phi i1 [ %pe_in_valid_1_i, %._crit_edge6.i ], [ %xor_ln85, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4" ]

]]></Node>
<StgValue><ssdm name="pe_in_valid_3_i"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge7.i:1  %pe2mm_count_4_i = phi i32 [ %pe2mm_count_0_i, %._crit_edge6.i ], [ %select_ln85, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region4" ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_4_i"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.i:4  br i1 %and_ln96, label %4, label %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end:2  switch i2 %trunc_ln97, label %branch7 [
    i2 0, label %._crit_edge12.i
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln97"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln97" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
._crit_edge12.i:0  %pe_out_ready_3_6 = phi i1 [ %pe_out_ready_3_2, %4 ], [ %pe_out_ready_0_5, %branch7 ], [ %pe_out_ready_3_2, %branch6 ], [ %pe_out_ready_3_2, %branch5 ], [ %pe_out_ready_3_2, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_6"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
._crit_edge12.i:1  %pe_out_ready_2_6 = phi i1 [ %pe_out_ready_2_2, %4 ], [ %pe_out_ready_2_2, %branch7 ], [ %pe_out_ready_0_5, %branch6 ], [ %pe_out_ready_2_2, %branch5 ], [ %pe_out_ready_2_2, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_6"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
._crit_edge12.i:2  %pe_out_ready_1_6 = phi i1 [ %pe_out_ready_1_2, %4 ], [ %pe_out_ready_1_2, %branch7 ], [ %pe_out_ready_1_2, %branch6 ], [ %pe_out_ready_0_5, %branch5 ], [ %pe_out_ready_1_2, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_6"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
._crit_edge12.i:3  %pe_out_ready_0_6 = phi i1 [ %pe_out_ready_0_2, %4 ], [ %pe_out_ready_0_2, %branch7 ], [ %pe_out_ready_0_2, %branch6 ], [ %pe_out_ready_0_2, %branch5 ], [ %pe_out_ready_0_5, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region_end" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_6"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
._crit_edge12.i:4  %tmp_7 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 %pe_out_ready_0_6, i1 %pe_out_ready_1_6, i1 %pe_out_ready_2_6, i1 %pe_out_ready_3_6, i2 %trunc_ln97)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12.i:5  br i1 %tmp_7, label %5, label %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %trunc_ln97, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="trunc_ln97" val="-2"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="trunc_ln97" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="trunc_ln97" val="-1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
branch0:0  %pe_out_ready_3_7 = phi i1 [ false, %branch3 ], [ %pe_out_ready_3_6, %branch2 ], [ %pe_out_ready_3_6, %branch1 ], [ %pe_out_ready_3_6, %5 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_7"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
branch0:1  %pe_out_ready_2_7 = phi i1 [ %pe_out_ready_2_6, %branch3 ], [ false, %branch2 ], [ %pe_out_ready_2_6, %branch1 ], [ %pe_out_ready_2_6, %5 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_7"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
branch0:2  %pe_out_ready_1_7 = phi i1 [ %pe_out_ready_1_6, %branch3 ], [ %pe_out_ready_1_6, %branch2 ], [ false, %branch1 ], [ %pe_out_ready_1_6, %5 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_7"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
branch0:3  %pe_out_ready_0_7 = phi i1 [ %pe_out_ready_0_6, %branch3 ], [ %pe_out_ready_0_6, %branch2 ], [ %pe_out_ready_0_6, %branch1 ], [ false, %5 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_7"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:4  %mm2pe_count = add i32 %mm2pe_count_0_i, -1

]]></Node>
<StgValue><ssdm name="mm2pe_count"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln96" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch0:5  br label %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge11.i:0  %pe_out_ready_3_8 = phi i1 [ %pe_out_ready_3_2, %._crit_edge10.i ], [ %pe_out_ready_3_7, %branch0 ], [ %pe_out_ready_3_6, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_8"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge11.i:1  %pe_out_ready_2_8 = phi i1 [ %pe_out_ready_2_2, %._crit_edge10.i ], [ %pe_out_ready_2_7, %branch0 ], [ %pe_out_ready_2_6, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_8"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge11.i:2  %pe_out_ready_1_8 = phi i1 [ %pe_out_ready_1_2, %._crit_edge10.i ], [ %pe_out_ready_1_7, %branch0 ], [ %pe_out_ready_1_6, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_8"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge11.i:3  %pe_out_ready_0_8 = phi i1 [ %pe_out_ready_0_2, %._crit_edge10.i ], [ %pe_out_ready_0_7, %branch0 ], [ %pe_out_ready_0_6, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_8"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge11.i:4  %mm_in_valid_6_i = phi i1 [ %phi_ln96, %._crit_edge10.i ], [ false, %branch0 ], [ true, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_6_i"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge11.i:5  %mm2pe_count_4_i = phi i32 [ %mm2pe_count_0_i, %._crit_edge10.i ], [ %mm2pe_count, %branch0 ], [ %mm2pe_count_0_i, %._crit_edge12.i ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_4_i"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge11.i:6  store i1 %pe_in_valid_3_i, i1* %pe_in_valid

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.i:7  br i1 %pe_req_valid_0_i_load, label %"tlp::ostream<VertexReq>::try_write.region", label %vertex_router_end

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="pe_req_valid_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::try_write.region:7  br label %vertex_router_end

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge2.i.0:0  %pe_out_ready_0_3 = phi i1 [ %pe_out_ready_0_2, %hls_label_0_begin ], [ %pe_out_ready_0, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_3"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge2.i.1:0  %pe_out_ready_1_3 = phi i1 [ %pe_out_ready_1_2, %._crit_edge2.i.0 ], [ %pe_out_ready_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_3"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge2.i.2:0  %pe_out_ready_2_3 = phi i1 [ %pe_out_ready_2_2, %._crit_edge2.i.1 ], [ %pe_out_ready_2, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_3"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge2.i.3:0  %pe_out_ready_3_3 = phi i1 [ %pe_out_ready_3_2, %._crit_edge2.i.2 ], [ %pe_out_ready_3, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3" ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_3"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.3:1  br i1 %pe_out_ready_0_3, label %"All<2>.exit1.i.i", label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
All<2>.exit1.i.i:0  br i1 %pe_out_ready_1_3, label %2, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %pe_out_ready_2_3, label %"All<4>.exit.i", label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
<literal name="pe_out_ready_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
All<4>.exit.i:0  br i1 %pe_out_ready_3_3, label %hls_label_2, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
<literal name="pe_out_ready_2_3" val="1"/>
<literal name="pe_out_ready_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
<literal name="pe_out_ready_2_3" val="1"/>
<literal name="pe_out_ready_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln62"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
<literal name="pe_out_ready_2_3" val="1"/>
<literal name="pe_out_ready_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
<literal name="pe_out_ready_0_3" val="1"/>
<literal name="pe_out_ready_1_3" val="1"/>
<literal name="pe_out_ready_2_3" val="1"/>
<literal name="pe_out_ready_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:3  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
hls_label_0_end:0  %pe_out_ready_3_4 = phi i1 [ false, %hls_label_2 ], [ %pe_out_ready_3_3, %"All<4>.exit.i" ], [ %pe_out_ready_3_3, %2 ], [ %pe_out_ready_3_3, %"All<2>.exit1.i.i" ], [ %pe_out_ready_3_3, %._crit_edge2.i.3 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_4"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
hls_label_0_end:1  %pe_out_ready_2_4 = phi i1 [ false, %hls_label_2 ], [ true, %"All<4>.exit.i" ], [ %pe_out_ready_2_3, %2 ], [ %pe_out_ready_2_3, %"All<2>.exit1.i.i" ], [ %pe_out_ready_2_3, %._crit_edge2.i.3 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_4"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
hls_label_0_end:2  %pe_out_ready_1_4 = phi i1 [ false, %hls_label_2 ], [ true, %"All<4>.exit.i" ], [ true, %2 ], [ %pe_out_ready_1_3, %"All<2>.exit1.i.i" ], [ %pe_out_ready_1_3, %._crit_edge2.i.3 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_4"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
hls_label_0_end:3  %pe_out_ready_0_4 = phi i1 [ false, %hls_label_2 ], [ true, %"All<4>.exit.i" ], [ true, %2 ], [ true, %"All<2>.exit1.i.i" ], [ %pe_out_ready_0_3, %._crit_edge2.i.3 ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_4"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
hls_label_0_end:4  %mm_in_valid_2_i = phi i1 [ false, %hls_label_2 ], [ true, %"All<4>.exit.i" ], [ true, %2 ], [ true, %"All<2>.exit1.i.i" ], [ true, %._crit_edge2.i.3 ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_2_i"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:5  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="mm_in_valid_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:6  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:0  %pe_out_ready_3_9 = phi i1 [ %pe_out_ready_3_4, %hls_label_0_end ], [ %pe_out_ready_3_2, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_9"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:1  %pe_out_ready_2_9 = phi i1 [ %pe_out_ready_2_4, %hls_label_0_end ], [ %pe_out_ready_2_2, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_9"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:2  %pe_out_ready_1_9 = phi i1 [ %pe_out_ready_1_4, %hls_label_0_end ], [ %pe_out_ready_1_2, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_9"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:3  %pe_out_ready_0_9 = phi i1 [ %pe_out_ready_0_4, %hls_label_0_end ], [ %pe_out_ready_0_2, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_9"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:4  %mm_in_valid_3_i = phi i1 [ %mm_in_valid_2_i, %hls_label_0_end ], [ %mm_in_valid_1_i, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_3_i"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:4  %mm2pe_count_2_i_2 = phi i32 [ %mm2pe_count_2_i_1, %._crit_edge4.i.1 ], [ %zext_ln75_2, %.critedge.2 ], [ %mm2pe_count_2_i_1, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_2_i_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0">
<![CDATA[
._crit_edge4.i.2:5  %pe2mm_count_2_i_2 = phi i28 [ %pe2mm_count_2_i_1, %._crit_edge4.i.1 ], [ %lshr_ln75_2, %.critedge.2 ], [ %pe2mm_count_2_i_1, %"tlp::istream<VertexReq>::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_2_i_2"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="28">
<![CDATA[
._crit_edge4.i.2:6  %zext_ln72 = zext i28 %pe2mm_count_2_i_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
try_read.region3.vertex_router_end_crit_edge:4  br label %vertex_router_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="28">
<![CDATA[
.critedge.3:1  %zext_ln75_3 = zext i28 %lshr_ln75_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
.critedge.3:6  br label %vertex_router_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
<literal name="pe_req_valid_2_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i.2.vertex_router_end_crit_edge:4  br label %vertex_router_end

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
vertex_router_end:0  %pe_out_ready_3_10 = phi i1 [ %pe_out_ready_3_9, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %pe_out_ready_3_9, %.critedge.3 ], [ %pe_out_ready_3_9, %try_read.region3.vertex_router_end_crit_edge ], [ %pe_out_ready_3_8, %"tlp::ostream<VertexReq>::try_write.region" ], [ %pe_out_ready_3_8, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_3_10"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
vertex_router_end:1  %pe_out_ready_2_10 = phi i1 [ %pe_out_ready_2_9, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %pe_out_ready_2_9, %.critedge.3 ], [ %pe_out_ready_2_9, %try_read.region3.vertex_router_end_crit_edge ], [ %pe_out_ready_2_8, %"tlp::ostream<VertexReq>::try_write.region" ], [ %pe_out_ready_2_8, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_2_10"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
vertex_router_end:2  %pe_out_ready_1_10 = phi i1 [ %pe_out_ready_1_9, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %pe_out_ready_1_9, %.critedge.3 ], [ %pe_out_ready_1_9, %try_read.region3.vertex_router_end_crit_edge ], [ %pe_out_ready_1_8, %"tlp::ostream<VertexReq>::try_write.region" ], [ %pe_out_ready_1_8, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_1_10"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
vertex_router_end:3  %pe_out_ready_0_10 = phi i1 [ %pe_out_ready_0_9, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %pe_out_ready_0_9, %.critedge.3 ], [ %pe_out_ready_0_9, %try_read.region3.vertex_router_end_crit_edge ], [ %pe_out_ready_0_8, %"tlp::ostream<VertexReq>::try_write.region" ], [ %pe_out_ready_0_8, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="pe_out_ready_0_10"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0" op_4_bw="1024" op_5_bw="0" op_6_bw="1024" op_7_bw="0" op_8_bw="1024" op_9_bw="0">
<![CDATA[
vertex_router_end:4  %mm_in_5 = phi i1024 [ %tmp_val_data_V, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %tmp_val_data_V, %.critedge.3 ], [ %tmp_val_data_V, %try_read.region3.vertex_router_end_crit_edge ], [ %tmp_val_data_V_2, %"tlp::ostream<VertexReq>::try_write.region" ], [ %tmp_val_data_V_2, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="mm_in_5"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
vertex_router_end:5  %mm_in_valid_7_i = phi i1 [ %mm_in_valid_3_i, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %mm_in_valid_3_i, %.critedge.3 ], [ %mm_in_valid_3_i, %try_read.region3.vertex_router_end_crit_edge ], [ %mm_in_valid_6_i, %"tlp::ostream<VertexReq>::try_write.region" ], [ %mm_in_valid_6_i, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="mm_in_valid_7_i"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
vertex_router_end:6  %mm2pe_count_5_i = phi i32 [ %mm2pe_count_2_i_2, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %zext_ln75_3, %.critedge.3 ], [ %mm2pe_count_2_i_2, %try_read.region3.vertex_router_end_crit_edge ], [ %mm2pe_count_4_i, %"tlp::ostream<VertexReq>::try_write.region" ], [ %mm2pe_count_4_i, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="mm2pe_count_5_i"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
vertex_router_end:7  %pe2mm_count_5_i = phi i32 [ %zext_ln72, %._crit_edge4.i.2.vertex_router_end_crit_edge ], [ %zext_ln75_3, %.critedge.3 ], [ %zext_ln72, %try_read.region3.vertex_router_end_crit_edge ], [ %pe2mm_count_4_i, %"tlp::ostream<VertexReq>::try_write.region" ], [ %pe2mm_count_4_i, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="pe2mm_count_5_i"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_router_end:8  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
vertex_router_end:9  br label %vertex_router_begin

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
