work => D:/sandbox/book_examples/synplify/project_1_impl_1//rtlc_libs/work
IEEE => $RTLC_HOME/IEEE
IEEE_PROPOSED => $RTLC_HOME/IEEE_PROPOSED
STD => $RTLC_HOME/STD
SYNOPSYS => $RTLC_HOME/SYNOPSYS
VMW => $RTLC_HOME/VMW
DW => $RTLC_HOME/DW
PreciseIP => $RTLC_HOME/PreciseIP
DW01 => $RTLC_HOME/DW
DW02 => $RTLC_HOME/DW
DW03 => $RTLC_HOME/DW
DW04 => $RTLC_HOME/DW
DW06 => $RTLC_HOME/DW
GTECH => $RTLC_HOME/GTECH
ARITHMETIC => $RTLC_HOME/ARITHMETIC
EXEMPLAR => $RTLC_HOME/EXEMPLAR
EX_1164 => $RTLC_HOME/EXEMPLAR
EXEMPLAR_1164 => $RTLC_HOME/EXEMPLAR
LPM => $RTLC_HOME/LPM
ALTERA_MF => $RTLC_HOME/ALTERA_MF
ALTERA => $RTLC_HOME/ALTERA
ARRIAGX => $RTLC_HOME/ALTERA
ARRIAII => $RTLC_HOME/ALTERA
ARRIAIIGZ => $RTLC_HOME/ALTERA
CYCLONE => $RTLC_HOME/ALTERA
CYCLONEII => $RTLC_HOME/ALTERA
CYCLONEIII => $RTLC_HOME/ALTERA
CYCLONEIIILs => $RTLC_HOME/ALTERA
CYCLONEIV => $RTLC_HOME/ALTERA
CYCLONEIVE => $RTLC_HOME/ALTERA
HARDCOPYII => $RTLC_HOME/ALTERA
HARDCOPYIII => $RTLC_HOME/ALTERA
HARDCOPYIV => $RTLC_HOME/ALTERA
MAX => $RTLC_HOME/ALTERA
MAXII => $RTLC_HOME/ALTERA
MAXV => $RTLC_HOME/ALTERA
STRATIX => $RTLC_HOME/ALTERA
STRATIXGX => $RTLC_HOME/ALTERA
STRATIXII => $RTLC_HOME/ALTERA
STRATIXIIGX => $RTLC_HOME/ALTERA
STRATIXIII => $RTLC_HOME/ALTERA
STRATIXIV => $RTLC_HOME/ALTERA
STRATIXV => $RTLC_HOME/ALTERA
SYNPLIFY => $RTLC_HOME/SYNPLIFY
rtlcMetaLib => $RTLC_HOME/TargetMetaLib
rtlcVmwLib => $RTLC_HOME/TargetVmwLib
rtlcBlpLib => $RTLC_HOME/MetaLutLib
rtlcLutLib => $RTLC_HOME/VmwLutLib
UNISIM => $RTLC_HOME/UNISIM
UNIMACRO => $RTLC_HOME/UNIMACRO
