CAPI=2:
name: midimaster21b:cdc:bit:0.1.0
description: A basic clock domain crossing module for a single bit

filesets:
  rtl:
    files:
      - src/rtl/cdc_bit.vhd
    file_type: vhdlSource

  tb:
    files:
      - src/tb/cdc_bit_tb.vhd
    file_type: vhdlSource

targets:
  # Special FuseSoC target
  default: &default
    default_tool: xsim
    filesets:
      - rtl
    toplevel: cdc_bit

  sim:
    <<: *default
    description: Simulate the design
    default_tool: xsim
    filesets_append:
      - tb
    toplevel: cdc_bit_tb

provider:
  name    : github
  user    : midimaster21b
  repo    : clock-domain-crossing
  version : master
