Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:10:08 MST 2014
| Date             : Sun Jun 28 16:19:30 2015
| Host             : Ji_Dongdong running 32-bit Service Pack 1  (build 7601)
| Command          : report_power -file MPC_PWM_TOP_power_routed.rpt -pb MPC_PWM_TOP_power_summary_routed.pb
| Design           : MPC_PWM_TOP
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.213 |
| Dynamic (W)              | 0.108 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.5  |
| Junction Temperature (C) | 27.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        3 |       --- |             --- |
| Slice Logic              |     0.019 |    15470 |       --- |             --- |
|   LUT as Logic           |     0.013 |     4530 |     17600 |           25.73 |
|   CARRY4                 |     0.003 |      762 |      4400 |           17.31 |
|   Register               |     0.002 |     8046 |     35200 |           22.85 |
|   LUT as Shift Register  |    <0.001 |      245 |      6000 |            4.08 |
|   Others                 |     0.000 |      448 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      176 |      6000 |            2.93 |
| Signals                  |     0.028 |    14180 |       --- |             --- |
| Block RAM                |     0.000 |      2.5 |        60 |            4.16 |
| DSPs                     |     0.036 |       71 |        80 |           88.75 |
| I/O                      |    <0.001 |       14 |       100 |           14.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.213 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.110 |       0.106 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| MPC_PWM_TOP                                        |     0.108 |
|   my_controlller                                   |     0.104 |
|     Compult_mul_30s_26ns_55_6_U60                  |     0.002 |
|       Compult_mul_30s_26ns_55_6_MulnS_7_U          |     0.002 |
|     Compult_mul_31s_10ns_41_3_U59                  |    <0.001 |
|       Compult_mul_31s_10ns_41_3_Mul3S_6_U          |    <0.001 |
|     grp_Compult_mpc_pso_fu_161                     |     0.101 |
|       Compult_mul_22ns_30s_52_3_U47                |     0.001 |
|         Compult_mul_22ns_30s_52_3_Mul3S_5_U        |     0.001 |
|       Compult_mul_32s_29ns_61_6_U46                |     0.003 |
|         Compult_mul_32s_29ns_61_6_MulnS_5_U        |     0.003 |
|       Compult_mul_36s_29ns_65_6_U48                |     0.002 |
|         Compult_mul_36s_29ns_65_6_MulnS_6_U        |     0.002 |
|       Ep_V_U                                       |    <0.001 |
|         Compult_mpc_pso_Ep_V_ram_U                 |    <0.001 |
|           ram_reg_0_15_0_0                         |    <0.001 |
|           ram_reg_0_15_0_0__0                      |    <0.001 |
|           ram_reg_0_15_0_0__1                      |    <0.001 |
|           ram_reg_0_15_0_0__10                     |    <0.001 |
|           ram_reg_0_15_0_0__11                     |    <0.001 |
|           ram_reg_0_15_0_0__12                     |    <0.001 |
|           ram_reg_0_15_0_0__13                     |    <0.001 |
|           ram_reg_0_15_0_0__14                     |    <0.001 |
|           ram_reg_0_15_0_0__15                     |    <0.001 |
|           ram_reg_0_15_0_0__16                     |    <0.001 |
|           ram_reg_0_15_0_0__17                     |    <0.001 |
|           ram_reg_0_15_0_0__18                     |    <0.001 |
|           ram_reg_0_15_0_0__19                     |    <0.001 |
|           ram_reg_0_15_0_0__2                      |    <0.001 |
|           ram_reg_0_15_0_0__20                     |    <0.001 |
|           ram_reg_0_15_0_0__21                     |    <0.001 |
|           ram_reg_0_15_0_0__22                     |    <0.001 |
|           ram_reg_0_15_0_0__23                     |    <0.001 |
|           ram_reg_0_15_0_0__24                     |    <0.001 |
|           ram_reg_0_15_0_0__25                     |    <0.001 |
|           ram_reg_0_15_0_0__26                     |    <0.001 |
|           ram_reg_0_15_0_0__27                     |    <0.001 |
|           ram_reg_0_15_0_0__28                     |    <0.001 |
|           ram_reg_0_15_0_0__29                     |    <0.001 |
|           ram_reg_0_15_0_0__3                      |    <0.001 |
|           ram_reg_0_15_0_0__30                     |    <0.001 |
|           ram_reg_0_15_0_0__31                     |    <0.001 |
|           ram_reg_0_15_0_0__32                     |    <0.001 |
|           ram_reg_0_15_0_0__33                     |    <0.001 |
|           ram_reg_0_15_0_0__34                     |    <0.001 |
|           ram_reg_0_15_0_0__35                     |    <0.001 |
|           ram_reg_0_15_0_0__36                     |    <0.001 |
|           ram_reg_0_15_0_0__37                     |    <0.001 |
|           ram_reg_0_15_0_0__38                     |    <0.001 |
|           ram_reg_0_15_0_0__39                     |    <0.001 |
|           ram_reg_0_15_0_0__4                      |    <0.001 |
|           ram_reg_0_15_0_0__40                     |    <0.001 |
|           ram_reg_0_15_0_0__41                     |    <0.001 |
|           ram_reg_0_15_0_0__42                     |    <0.001 |
|           ram_reg_0_15_0_0__43                     |    <0.001 |
|           ram_reg_0_15_0_0__44                     |    <0.001 |
|           ram_reg_0_15_0_0__45                     |    <0.001 |
|           ram_reg_0_15_0_0__46                     |    <0.001 |
|           ram_reg_0_15_0_0__47                     |    <0.001 |
|           ram_reg_0_15_0_0__48                     |    <0.001 |
|           ram_reg_0_15_0_0__49                     |    <0.001 |
|           ram_reg_0_15_0_0__5                      |    <0.001 |
|           ram_reg_0_15_0_0__50                     |    <0.001 |
|           ram_reg_0_15_0_0__51                     |    <0.001 |
|           ram_reg_0_15_0_0__52                     |    <0.001 |
|           ram_reg_0_15_0_0__53                     |    <0.001 |
|           ram_reg_0_15_0_0__54                     |    <0.001 |
|           ram_reg_0_15_0_0__55                     |    <0.001 |
|           ram_reg_0_15_0_0__56                     |    <0.001 |
|           ram_reg_0_15_0_0__57                     |    <0.001 |
|           ram_reg_0_15_0_0__58                     |    <0.001 |
|           ram_reg_0_15_0_0__59                     |    <0.001 |
|           ram_reg_0_15_0_0__6                      |    <0.001 |
|           ram_reg_0_15_0_0__60                     |    <0.001 |
|           ram_reg_0_15_0_0__7                      |    <0.001 |
|           ram_reg_0_15_0_0__8                      |    <0.001 |
|           ram_reg_0_15_0_0__9                      |    <0.001 |
|       SxDx_V_U                                     |    <0.001 |
|         Compult_mpc_pso_SxDx_V_ram_U               |    <0.001 |
|           ram_reg_0_15_0_0                         |    <0.001 |
|           ram_reg_0_15_0_0__0                      |    <0.001 |
|           ram_reg_0_15_0_0__1                      |    <0.001 |
|           ram_reg_0_15_0_0__10                     |    <0.001 |
|           ram_reg_0_15_0_0__11                     |    <0.001 |
|           ram_reg_0_15_0_0__12                     |    <0.001 |
|           ram_reg_0_15_0_0__13                     |    <0.001 |
|           ram_reg_0_15_0_0__14                     |    <0.001 |
|           ram_reg_0_15_0_0__15                     |    <0.001 |
|           ram_reg_0_15_0_0__16                     |    <0.001 |
|           ram_reg_0_15_0_0__17                     |    <0.001 |
|           ram_reg_0_15_0_0__18                     |    <0.001 |
|           ram_reg_0_15_0_0__19                     |    <0.001 |
|           ram_reg_0_15_0_0__2                      |    <0.001 |
|           ram_reg_0_15_0_0__20                     |    <0.001 |
|           ram_reg_0_15_0_0__21                     |    <0.001 |
|           ram_reg_0_15_0_0__22                     |    <0.001 |
|           ram_reg_0_15_0_0__23                     |    <0.001 |
|           ram_reg_0_15_0_0__24                     |    <0.001 |
|           ram_reg_0_15_0_0__25                     |    <0.001 |
|           ram_reg_0_15_0_0__26                     |    <0.001 |
|           ram_reg_0_15_0_0__27                     |    <0.001 |
|           ram_reg_0_15_0_0__28                     |    <0.001 |
|           ram_reg_0_15_0_0__29                     |    <0.001 |
|           ram_reg_0_15_0_0__3                      |    <0.001 |
|           ram_reg_0_15_0_0__30                     |    <0.001 |
|           ram_reg_0_15_0_0__31                     |    <0.001 |
|           ram_reg_0_15_0_0__32                     |    <0.001 |
|           ram_reg_0_15_0_0__33                     |    <0.001 |
|           ram_reg_0_15_0_0__34                     |    <0.001 |
|           ram_reg_0_15_0_0__35                     |    <0.001 |
|           ram_reg_0_15_0_0__36                     |    <0.001 |
|           ram_reg_0_15_0_0__37                     |    <0.001 |
|           ram_reg_0_15_0_0__38                     |    <0.001 |
|           ram_reg_0_15_0_0__39                     |    <0.001 |
|           ram_reg_0_15_0_0__4                      |    <0.001 |
|           ram_reg_0_15_0_0__40                     |    <0.001 |
|           ram_reg_0_15_0_0__41                     |    <0.001 |
|           ram_reg_0_15_0_0__42                     |    <0.001 |
|           ram_reg_0_15_0_0__43                     |    <0.001 |
|           ram_reg_0_15_0_0__44                     |    <0.001 |
|           ram_reg_0_15_0_0__45                     |    <0.001 |
|           ram_reg_0_15_0_0__46                     |    <0.001 |
|           ram_reg_0_15_0_0__47                     |    <0.001 |
|           ram_reg_0_15_0_0__48                     |    <0.001 |
|           ram_reg_0_15_0_0__5                      |    <0.001 |
|           ram_reg_0_15_0_0__6                      |    <0.001 |
|           ram_reg_0_15_0_0__7                      |    <0.001 |
|           ram_reg_0_15_0_0__8                      |    <0.001 |
|           ram_reg_0_15_0_0__9                      |    <0.001 |
|       Sx_0_U                                       |    <0.001 |
|         Compult_mpc_pso_Sx_0_rom_U                 |    <0.001 |
|       Sx_1_U                                       |    <0.001 |
|         Compult_mpc_pso_Sx_1_rom_U                 |    <0.001 |
|       g_V_U                                        |    <0.001 |
|         Compult_mpc_pso_g_V_rom_U                  |    <0.001 |
|       grp_Compult_pso_fu_348                       |     0.090 |
|         Compult_mul_20s_20ns_40_3_U30              |     0.001 |
|           Compult_mul_20s_20ns_40_3_Mul3S_3_U      |     0.001 |
|         Compult_mul_20s_20ns_40_3_U31              |     0.003 |
|           Compult_mul_20s_20ns_40_3_Mul3S_3_U      |     0.003 |
|         Compult_mul_20s_21ns_41_3_U29              |     0.001 |
|           Compult_mul_20s_21ns_41_3_Mul3S_2_U      |     0.001 |
|         Compult_mul_30s_18ns_48_3_U34              |    <0.001 |
|           Compult_mul_30s_18ns_48_3_Mul3S_4_U      |    <0.001 |
|         Compult_mul_40s_30s_68_6_U32               |     0.002 |
|           Compult_mul_40s_30s_68_6_MulnS_4_U       |     0.002 |
|         Compult_mul_40s_30s_68_6_U33               |     0.004 |
|           Compult_mul_40s_30s_68_6_MulnS_4_U       |     0.004 |
|         grp_Compult_fitness_1_fu_573               |     0.029 |
|           Compult_mul_19s_57s_75_6_U2              |     0.004 |
|             Compult_mul_19s_57s_75_6_MulnS_1_U     |     0.004 |
|           Compult_mul_19s_57s_75_6_U3              |     0.004 |
|             Compult_mul_19s_57s_75_6_MulnS_1_U     |     0.004 |
|           Compult_mul_27s_27s_54_6_U1              |     0.008 |
|             Compult_mul_27s_27s_54_6_MulnS_0_U     |     0.008 |
|           Compult_mul_29s_16ns_44_3_U4             |     0.002 |
|             Compult_mul_29s_16ns_44_3_Mul3S_1_U    |     0.002 |
|           Compult_mul_29s_29s_56_6_U6              |     0.002 |
|             Compult_mul_29s_29s_56_6_MulnS_3_U     |     0.002 |
|           Compult_mul_32s_29s_61_6_U5              |     0.002 |
|             Compult_mul_32s_29s_61_6_MulnS_2_U     |     0.002 |
|         grp_Compult_fitness_fu_588                 |     0.039 |
|           Compult_mul_19s_57s_75_6_U16             |     0.004 |
|             Compult_mul_19s_57s_75_6_MulnS_1_U     |     0.004 |
|           Compult_mul_19s_57s_75_6_U17             |     0.004 |
|             Compult_mul_19s_57s_75_6_MulnS_1_U     |     0.004 |
|           Compult_mul_27s_27s_54_6_U15             |     0.008 |
|             Compult_mul_27s_27s_54_6_MulnS_0_U     |     0.008 |
|           Compult_mul_29s_16ns_44_3_U18            |     0.002 |
|             Compult_mul_29s_16ns_44_3_Mul3S_1_U    |     0.002 |
|           Compult_mul_29s_29s_56_6_U20             |     0.005 |
|             Compult_mul_29s_29s_56_6_MulnS_3_U     |     0.005 |
|           Compult_mul_32s_29s_61_6_U19             |     0.005 |
|             Compult_mul_32s_29s_61_6_MulnS_2_U     |     0.005 |
|         grp_Compult_randac_fu_600                  |    <0.001 |
|           Compult_mul_31s_7ns_38_3_U0              |    <0.001 |
|             Compult_mul_31s_7ns_38_3_Mul3S_0_U     |    <0.001 |
|         p_V_U                                      |    <0.001 |
|           Compult_pso_p_V_ram_U                    |    <0.001 |
|         v_V_U                                      |    <0.001 |
|           Compult_pso_v_V_ram_U                    |    <0.001 |
|         ww_U                                       |    <0.001 |
|           Compult_pso_ww_rom_U                     |    <0.001 |
|         x_V_U                                      |     0.004 |
|           Compult_pso_x_V_ram_U                    |     0.004 |
|         y_V_U                                      |    <0.001 |
|           Compult_pso_y_V_ram_U                    |    <0.001 |
|   my_test_pwm                                      |    <0.001 |
|   mytest                                           |     0.004 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0     |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__0  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__1  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__10 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__11 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__12 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__13 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__14 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__15 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__16 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__17 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__18 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__19 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__2  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__20 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__21 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__22 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__23 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__24 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__25 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__26 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__27 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__28 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__29 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__3  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__30 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__31 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__32 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__33 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__34 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__35 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__36 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__37 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__38 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__39 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__4  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__40 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__41 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__42 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__43 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__44 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__45 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__46 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__47 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__48 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__49 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__5  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__50 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__51 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__52 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__53 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__54 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__55 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__56 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__57 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__58 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__59 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__6  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__60 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__61 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__62 |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__7  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__8  |    <0.001 |
|   p_V_U/Compult_pso_p_V_ram_U/ram_reg_0_15_0_0__9  |    <0.001 |
+----------------------------------------------------+-----------+


