// Seed: 700014350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_8;
  wire id_17;
  assign id_8 = id_9;
endmodule
module module_1 (
    input  tri  id_0,
    input  wire id_1,
    input  tri  id_2,
    output wand id_3,
    input  wire id_4,
    output tri1 id_5
);
  tri0 id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7, id_7, id_7, id_8, id_7, id_8, id_7, id_8
  );
  uwire id_9, id_10 = 1;
  wire  id_11;
  assign id_9 = 1;
  wire id_12;
  wire id_13;
  assign id_7 = 1;
  and (id_5, id_8, id_7, id_4, id_0, id_1);
endmodule
