###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 17:55:09 2014
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46570
= Slack Time                  0.43430
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43430 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84550 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19060 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59580 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.81920 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86670 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99220 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04690 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15200 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20350 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33120 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38320 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50540 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55680 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66420 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72760 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.82900 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87700 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.95840 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24260 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41280 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46240 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56610 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.61810 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72420 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77680 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88520 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.93870 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04680 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11280 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20050 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24550 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35170 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40320 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51000 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56170 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.66990 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72190 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83130 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88410 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.98920 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04090 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14580 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19660 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30730 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.35940 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46670 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62390 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68450 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77420 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82070 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91040 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96250 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.03950 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08740 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19320 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.24970 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37560 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42760 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50080 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54740 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60680 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75220 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84510 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00350 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28560 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49370 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54050 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64430 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81410 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.88920 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21670 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33270 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75190 | 
     | U5117                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09180 | 0.14680 | 8.46440 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[31] v |          | 0.09180 | 0.00130 | 8.46570 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46360
= Slack Time                  0.43640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43640 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84760 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19270 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59790 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82130 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86880 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99430 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04900 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15410 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20560 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33330 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38530 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50750 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66630 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72970 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83110 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87910 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96050 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24470 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41490 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46450 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56820 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62020 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72630 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77890 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88730 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94080 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04890 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11490 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20260 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24760 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35380 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40530 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51210 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56380 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67200 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72400 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83340 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88620 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99130 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04300 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14790 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19870 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30940 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36150 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46880 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51940 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62600 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68660 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77630 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82280 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91250 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96460 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04160 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08950 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19530 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25180 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37770 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42970 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50290 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54950 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60890 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75430 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84720 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00560 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28770 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49580 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54260 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64640 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81620 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89130 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21880 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33480 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75400 | 
     | U5120                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09130 | 0.14480 | 8.46240 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[30] v |          | 0.09130 | 0.00120 | 8.46360 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46340
= Slack Time                  0.43660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43660 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84780 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19290 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59810 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82150 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86900 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99450 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04920 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15430 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20580 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33350 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38550 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50770 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55910 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66650 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72990 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83130 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87930 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41510 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46470 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56840 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62040 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72650 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77910 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88750 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94100 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04910 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11510 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20280 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24780 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35400 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40550 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51230 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56400 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67220 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72420 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83360 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88640 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99150 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04320 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14810 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19890 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30960 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36170 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51960 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62620 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68680 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77650 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82300 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91270 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96480 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04180 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08970 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19550 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25200 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37790 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42990 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50310 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54970 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60910 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75450 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84740 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00580 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28790 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49600 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54280 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64660 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81640 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89150 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21900 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33500 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75420 | 
     | U5124                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09120 | 0.14460 | 8.46220 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[29] v |          | 0.09120 | 0.00120 | 8.46340 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45970
= Slack Time                  0.44030
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44030 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85150 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19660 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60180 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82520 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87270 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99820 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05290 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15800 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20950 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33720 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38920 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51140 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56280 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67020 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73360 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83500 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88300 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24860 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41880 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46840 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57210 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62410 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73020 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78280 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89120 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94470 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05280 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11880 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20650 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25150 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35770 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40920 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51600 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56770 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67590 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72790 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83730 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89010 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99520 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04690 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20260 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31330 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36540 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47270 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52330 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62990 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69050 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78020 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82670 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91640 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96850 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04550 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09340 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19920 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25570 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38160 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43360 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50680 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55340 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61280 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75820 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85110 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00950 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29160 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49970 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54650 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65030 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82010 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89520 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22270 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33870 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75790 | 
     | U5127                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09010 | 0.14100 | 8.45860 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[28] v |          | 0.09010 | 0.00110 | 8.45970 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45910
= Slack Time                  0.44090
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44090 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85210 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19720 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60240 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82580 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87330 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99880 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05350 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15860 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21010 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33780 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38980 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51200 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56340 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67080 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73420 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83560 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88360 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96500 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11030 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24920 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41940 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46900 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57270 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62470 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73080 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78340 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89180 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94530 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05340 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11940 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20710 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25210 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35830 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40980 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51660 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56830 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67650 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72850 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83790 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89070 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99580 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04750 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15240 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20320 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31390 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36600 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47330 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52390 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63050 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69110 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78080 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82730 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91700 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96910 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04610 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09400 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19980 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25630 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38220 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43420 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50740 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55400 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61340 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75880 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85170 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01010 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29220 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50030 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54710 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65090 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82070 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89580 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22330 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33930 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75850 | 
     | U5130                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08990 | 0.14050 | 8.45810 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[27] v |          | 0.08990 | 0.00100 | 8.45910 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45460
= Slack Time                  0.44540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44540 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85660 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20170 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60690 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83030 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87780 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00330 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05800 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16310 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21460 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39430 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51650 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56790 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67530 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73870 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84010 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88810 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96950 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42390 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47350 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57720 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73530 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78790 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89630 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94980 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05790 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12390 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21160 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25660 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36280 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41430 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52110 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57280 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68100 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73300 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84240 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89520 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00030 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05200 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15690 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20770 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31840 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37050 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47780 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52840 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63500 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69560 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78530 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83180 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92150 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97360 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05060 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09850 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20430 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26080 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38670 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43870 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51190 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55850 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61790 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76330 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85620 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01460 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29670 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50480 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55160 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65540 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82520 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90030 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22780 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34380 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76300 | 
     | U5133                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08850 | 0.13620 | 8.45380 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[26] v |          | 0.08850 | 0.00080 | 8.45460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45380
= Slack Time                  0.44620
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44620 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85740 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20250 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60770 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83110 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87860 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00410 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05880 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21540 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34310 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39510 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56870 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67610 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73950 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84090 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88890 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97030 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11560 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42470 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47430 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57800 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63000 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73610 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78870 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89710 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95060 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05870 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12470 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21240 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25740 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36360 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41510 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52190 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57360 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68180 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73380 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84320 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89600 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00110 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05280 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15770 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20850 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31920 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37130 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47860 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52920 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63580 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69640 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78610 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83260 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92230 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97440 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05140 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09930 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20510 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26160 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38750 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43950 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51270 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55930 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61870 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76410 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85700 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01540 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29750 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50560 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55240 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65620 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82600 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90110 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22860 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34460 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76380 | 
     | U5136                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08820 | 0.13540 | 8.45300 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[25] v |          | 0.08820 | 0.00080 | 8.45380 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45230
= Slack Time                  0.44770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60920 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83260 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00560 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34460 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39660 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57020 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74100 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84240 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89040 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11710 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63150 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73760 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79020 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89860 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25890 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36510 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41660 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52340 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73530 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84470 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32070 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37280 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48010 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78760 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92380 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38900 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51420 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56080 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62020 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76560 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85850 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01690 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29900 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50710 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55390 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65770 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82750 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90260 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23010 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34610 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76530 | 
     | U5139                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08790 | 0.13390 | 8.45150 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[24] v |          | 0.08790 | 0.00080 | 8.45230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45170
= Slack Time                  0.44830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44830 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85950 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20460 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60980 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83320 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88070 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00620 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06090 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16600 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21750 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34520 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39720 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51940 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57080 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67820 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74160 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84300 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89100 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11770 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42680 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47640 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58010 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63210 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73820 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79080 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89920 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95270 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06080 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12680 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21450 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25950 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36570 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41720 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52400 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57570 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68390 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73590 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84530 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89810 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00320 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05490 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15980 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21060 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32130 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37340 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48070 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53130 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63790 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69850 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78820 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83470 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92440 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97650 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05350 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10140 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20720 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26370 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38960 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44160 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51480 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56140 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62080 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76620 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85910 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01750 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29960 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50770 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55450 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65830 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82810 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90320 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23070 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34670 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76590 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08760 | 0.13340 | 8.45100 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |          | 0.08760 | 0.00070 | 8.45170 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44920
= Slack Time                  0.45080
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45080 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86200 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20710 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.61230 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83570 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88320 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00870 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06340 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16850 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22000 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34770 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39970 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52190 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57330 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68070 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74410 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84550 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89350 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25910 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42930 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47890 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58260 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63460 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74070 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79330 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90170 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95520 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06330 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12930 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21700 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26200 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36820 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41970 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52650 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57820 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68640 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73840 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84780 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90060 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00570 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05740 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.16230 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21310 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32380 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37590 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48320 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53380 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64040 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70100 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79070 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83720 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92690 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97900 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05600 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10390 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20970 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26620 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39210 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44410 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56390 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62330 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76870 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86160 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02000 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30210 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51020 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55700 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66080 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83060 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90570 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23320 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34920 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76840 | 
     | U5147                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08690 | 0.13110 | 8.44870 |  8.89950 | 
     |                                  | BUS_DATA_OUTBUS[21] v |          | 0.08690 | 0.00050 | 8.44920 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[22]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44810
= Slack Time                  0.45190
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45190 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86310 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20820 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.61340 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83680 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88430 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00980 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06450 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16960 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22110 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34880 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.40080 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52300 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57440 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68180 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74520 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84660 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89460 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12130 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.26020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.43040 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48000 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58370 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63570 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74180 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79440 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90280 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95630 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06440 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.13040 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21810 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26310 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36930 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.42080 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52760 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57930 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68750 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73950 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84890 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90170 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00680 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05850 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.16340 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21420 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32490 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37700 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48430 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53490 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64150 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70210 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83830 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92800 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.98010 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05710 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10500 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.21080 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26730 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39320 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44520 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51840 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56500 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62440 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76980 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86270 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02110 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30320 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51130 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55810 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66190 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83170 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90680 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23430 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.35030 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76950 | 
     | U5145                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08650 | 0.12990 | 8.44750 |  8.89940 | 
     |                                  | BUS_DATA_OUTBUS[22] v |          | 0.08650 | 0.00060 | 8.44810 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[20]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44790
= Slack Time                  0.45210
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45210 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86330 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20840 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.61360 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83700 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88450 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.01000 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06470 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16980 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22130 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34900 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.40100 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52320 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57460 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68200 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74540 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84680 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89480 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97620 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12150 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.26040 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.43060 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58390 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63590 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74200 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79460 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90300 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95650 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06460 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.13060 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21830 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26330 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36950 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.42100 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52780 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57950 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68770 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73970 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84910 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90190 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00700 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05870 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.16360 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21440 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32510 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37720 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48450 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53510 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64170 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70230 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79200 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83850 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92820 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.98030 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05730 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10520 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.21100 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26750 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39340 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44540 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51860 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56520 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62460 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.77000 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86290 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02130 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30340 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51150 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55830 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66210 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83190 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90700 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23450 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.35050 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76970 | 
     | U5149                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08650 | 0.12970 | 8.44730 |  8.89940 | 
     |                                  | BUS_DATA_OUTBUS[20] v |          | 0.08650 | 0.00060 | 8.44790 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[18]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44160
= Slack Time                  0.45840
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45840 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86960 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.21470 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.61990 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84330 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89080 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.01630 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07100 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.17610 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22760 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.35530 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.40730 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52950 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58090 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68830 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75170 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85310 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90110 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98250 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12780 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.26670 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.43690 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48650 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59020 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64220 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74830 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80090 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90930 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96280 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07090 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.13690 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.22460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.37580 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.42730 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.53410 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.58580 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.69400 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.74600 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.85540 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90820 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01330 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.06500 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.16990 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22070 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33140 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38350 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49080 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54140 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64800 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70860 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79830 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.84480 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.93450 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.98660 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06360 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11150 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.21730 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.27380 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39970 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45170 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.52490 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57150 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63090 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.77630 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86920 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02760 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30970 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51780 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.56460 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66840 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83820 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91330 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24080 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.35680 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.77600 | 
     | U5154                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08460 | 0.12360 | 8.44120 |  8.89960 | 
     |                                  | BUS_DATA_OUTBUS[18] v |          | 0.08460 | 0.00040 | 8.44160 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[19]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44150
= Slack Time                  0.45850
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45850 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86970 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.21480 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62000 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84340 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89090 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.01640 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07110 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.17620 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22770 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.35540 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.40740 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52960 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68840 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75180 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85320 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90120 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98260 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12790 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.26680 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.43700 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48660 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64230 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74840 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80100 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90940 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96290 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07100 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.13700 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.22470 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26970 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.37590 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.42740 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.53420 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.58590 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.69410 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.74610 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.85550 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90830 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01340 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.06510 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17000 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22080 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33150 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38360 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49090 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54150 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64810 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70870 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79840 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.84490 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.93460 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.98670 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06370 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11160 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.21740 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.27390 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39980 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45180 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.52500 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57160 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.77640 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86930 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02770 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30980 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51790 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.56470 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66850 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83830 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91340 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24090 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.35690 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.77610 | 
     | U5152                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08460 | 0.12350 | 8.44110 |  8.89960 | 
     |                                  | BUS_DATA_OUTBUS[19] v |          | 0.08460 | 0.00040 | 8.44150 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[14]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43830
= Slack Time                  0.46170
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46170 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87290 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.21800 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62320 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84660 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89410 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.01960 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07430 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.17940 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23090 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.35860 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41060 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53280 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58420 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69160 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75500 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85640 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90440 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27000 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44020 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48980 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59350 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64550 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75160 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80420 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91260 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96610 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07420 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14020 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.22790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27290 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.37910 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43060 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.53740 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.58910 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.69730 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.74930 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.85870 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91150 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01660 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.06830 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17320 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22400 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33470 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38680 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49410 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54470 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65130 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71190 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80160 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.84810 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.93780 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.98990 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06690 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11480 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22060 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.27710 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40300 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45500 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.52820 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57480 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63420 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.77960 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87250 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03090 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31300 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52110 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.56790 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67170 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84150 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91660 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24410 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36010 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.77930 | 
     | U5165                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08350 | 0.12040 | 8.43800 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[14] v |          | 0.08350 | 0.00030 | 8.43830 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[17]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43820
= Slack Time                  0.46180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46180 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87300 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.21810 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62330 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84670 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89420 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.01970 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07440 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.17950 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23100 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.35870 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41070 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53290 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58430 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69170 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75510 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85650 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90450 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98590 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13120 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44030 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.48990 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59360 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64560 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75170 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80430 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91270 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96620 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07430 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14030 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.22800 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27300 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.37920 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43070 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.53750 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.58920 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.69740 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.74940 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.85880 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91160 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01670 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.06840 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17330 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22410 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33480 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38690 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49420 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54480 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65140 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71200 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80170 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.84820 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.93790 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99000 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06700 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11490 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22070 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.27720 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40310 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45510 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.52830 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57490 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63430 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.77970 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87260 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03100 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31310 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52120 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.56800 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67180 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84160 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91670 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24420 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36020 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.77940 | 
     | U5156                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08360 | 0.12030 | 8.43790 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[17] v |          | 0.08360 | 0.00030 | 8.43820 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[16]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43560
= Slack Time                  0.46440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46440 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87560 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22070 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62590 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84930 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89680 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02230 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07700 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18210 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23360 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36130 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41330 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53550 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58690 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69430 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75770 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85910 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90710 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98850 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13380 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27270 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44290 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49250 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59620 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64820 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75430 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80690 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91530 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96880 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07690 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14290 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23060 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27560 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38180 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43330 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54010 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59180 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70000 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75200 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86140 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91420 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01930 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07100 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17590 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22670 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33740 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38950 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49680 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54740 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65400 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71460 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80430 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85080 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94050 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99260 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06960 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11750 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.27980 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40570 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45770 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53090 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57750 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63690 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78230 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87520 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03360 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31570 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52380 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57060 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67440 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84420 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91930 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24680 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36280 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78200 | 
     | U5158                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08280 | 0.11770 | 8.43530 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[16] v |          | 0.08280 | 0.00030 | 8.43560 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[15]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43540
= Slack Time                  0.46460
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46460 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87580 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22090 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62610 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.84950 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89700 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02250 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.07720 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18230 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23380 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36150 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41350 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53570 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.58710 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69450 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.75790 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.85930 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.90730 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.98870 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13400 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27290 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44310 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49270 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59640 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.64840 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75450 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.80710 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91550 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.96900 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.07710 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14310 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23080 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27580 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38200 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43350 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54030 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59200 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70020 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75220 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86160 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91440 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.01950 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07120 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17610 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22690 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.33760 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.38970 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49700 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65420 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71480 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80450 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85100 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94070 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99280 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.06980 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.11770 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22350 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28000 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40590 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.45790 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53110 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.57770 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.63710 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78250 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87540 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03380 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31590 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52400 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57080 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67460 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84440 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.91950 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24700 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36300 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78220 | 
     | U5163                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08260 | 0.11750 | 8.43510 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[15] v |          | 0.08260 | 0.00030 | 8.43540 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[9]                 (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43250
= Slack Time                  0.46750
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.46750 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87870 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22380 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62900 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85240 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.89990 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02540 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08010 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18520 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23670 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36440 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41640 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53860 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59000 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69740 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76080 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86220 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91020 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99160 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44600 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49560 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59930 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65130 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75740 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81000 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91840 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97190 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08000 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14600 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23370 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27870 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38490 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43640 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54320 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59490 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70310 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75510 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86450 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91730 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02240 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07410 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17900 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.22980 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34050 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39260 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.49990 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55050 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65710 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71770 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80740 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85390 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94360 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99570 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07270 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12060 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22640 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28290 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40880 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46080 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53400 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58060 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64000 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78540 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87830 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03670 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31880 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52690 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57370 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67750 | 
     | U5949                            | A1 v -> ZN v         | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84730 | 
     | U5950                            | A1 v -> ZN ^         | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92240 | 
     | \localbus/C756                   | A2 ^ -> ZN ^         | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.24990 | 
     | \localbus/I_7                    | A ^ -> ZN v          | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36590 | 
     | U5174                            | A v -> ZN ^          | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78510 | 
     | U5108                            | A2 ^ -> ZN v         | NOR2_X1  | 0.08210 | 0.11470 | 8.43230 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[9] v |          | 0.08210 | 0.00020 | 8.43250 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[12]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43230
= Slack Time                  0.46770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85260 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.90010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02560 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36460 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41660 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59020 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76100 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86240 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91040 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13710 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65150 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75760 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81020 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91860 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27890 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38510 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43660 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54340 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75530 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86470 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.23000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34070 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39280 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.50010 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80760 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94380 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40900 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53420 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58080 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64020 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78560 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87850 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03690 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31900 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52710 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57390 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67770 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84750 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92260 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.25010 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36610 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78530 | 
     | U5169                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08170 | 0.11450 | 8.43210 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[12] v |          | 0.08170 | 0.00020 | 8.43230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[13]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43230
= Slack Time                  0.46770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85260 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.90010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02560 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36460 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41660 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59020 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76100 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86240 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91040 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13710 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65150 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75760 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81020 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91860 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27890 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38510 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43660 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54340 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75530 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86470 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.23000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34070 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39280 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.50010 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80760 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94380 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40900 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53420 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58080 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64020 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78560 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87850 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03690 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31900 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52710 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57390 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67770 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84750 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92260 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.25010 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36610 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78530 | 
     | U5167                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08180 | 0.11450 | 8.43210 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[13] v |          | 0.08180 | 0.00020 | 8.43230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[10]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43220
= Slack Time                  0.46780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46780 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87900 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22410 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62930 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85270 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.90020 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02570 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08040 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18550 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23700 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36470 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41670 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53890 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59030 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69770 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76110 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86250 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91050 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99190 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13720 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44630 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49590 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59960 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65160 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75770 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81030 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91870 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97220 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08030 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14630 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23400 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27900 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38520 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43670 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54350 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59520 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70340 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75540 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86480 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91760 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02270 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07440 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17930 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.23010 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34080 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39290 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.50020 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55080 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65740 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71800 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80770 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85420 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94390 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99600 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07300 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12090 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22670 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28320 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40910 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46110 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53430 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58090 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64030 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78570 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87860 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03700 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31910 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52720 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57400 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67780 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84760 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92270 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.25020 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36620 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78540 | 
     | U5173                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08190 | 0.11440 | 8.43200 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[10] v |          | 0.08190 | 0.00020 | 8.43220 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[11]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43210
= Slack Time                  0.46790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.46790 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87910 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22420 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.62940 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85280 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.90030 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02580 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08050 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18560 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23710 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36480 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41680 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53900 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59040 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69780 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76120 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86260 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91060 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99200 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13730 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27620 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44640 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49600 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.59970 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65170 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75780 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81040 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91880 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97230 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08040 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14640 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23410 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27910 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38530 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43680 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54360 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59530 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70350 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75550 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86490 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91770 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02280 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07450 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.17940 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.23020 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34090 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39300 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.50030 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55090 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71810 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80780 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85430 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94400 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99610 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07310 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12100 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22680 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28330 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40920 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46120 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53440 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58100 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64040 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78580 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87870 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03710 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31920 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52730 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57410 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67790 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84770 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92280 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.25030 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36630 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78550 | 
     | U5171                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08180 | 0.11430 | 8.43190 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[11] v |          | 0.08180 | 0.00020 | 8.43210 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[8]                 (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.43150
= Slack Time                  0.46850
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.46850 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.87970 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.22480 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.63000 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.85340 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.90090 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.02640 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.08110 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.18620 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.23770 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.36540 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.41740 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.53960 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.59100 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.69840 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.76180 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.86320 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.91120 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.99260 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.13790 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.27680 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.44700 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.49660 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.60030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.65230 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.75840 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.81100 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.91940 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.97290 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.08100 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.14700 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.23470 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.27970 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.38590 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.43740 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.54420 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.59590 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.70410 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.75610 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.86550 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.91830 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.02340 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.07510 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.18000 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.23080 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.34150 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.39360 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.50090 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.55150 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.65810 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.71870 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.80840 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.85490 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.94460 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.99670 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.07370 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.12160 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.22740 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.28390 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.40980 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.46180 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.53500 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.58160 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.64100 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.78640 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.87930 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.03770 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.31980 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.52790 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.57470 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.67850 | 
     | U5949                            | A1 v -> ZN v         | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.84830 | 
     | U5950                            | A1 v -> ZN ^         | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.92340 | 
     | \localbus/C756                   | A2 ^ -> ZN ^         | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.25090 | 
     | \localbus/I_7                    | A ^ -> ZN v          | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.36690 | 
     | U5174                            | A v -> ZN ^          | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.78610 | 
     | U5110                            | A2 ^ -> ZN v         | NOR2_X1  | 0.08190 | 0.11370 | 8.43130 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[8] v |          | 0.08190 | 0.00020 | 8.43150 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[7]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.25110
= Slack Time                  0.64890
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.64890 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06010 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40520 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81040 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03380 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08130 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20680 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26150 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36660 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.41810 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54580 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.59780 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72000 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77140 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.87880 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94220 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04360 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09160 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17300 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.31830 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.45720 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.62740 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67700 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78070 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83270 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.93880 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99140 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.09980 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15330 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26140 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.32740 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41510 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46010 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56630 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.61780 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72460 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77630 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88450 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93650 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04590 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.09870 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20380 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25550 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36040 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41120 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52190 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57400 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68130 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73190 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.83850 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.89910 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.98880 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03530 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12500 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17710 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25410 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30200 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.40780 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46430 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59020 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64220 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71540 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76200 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82140 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96680 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.05970 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.21810 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50020 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.70830 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75510 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.85890 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.13760 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41640 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56410 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69190 | 
     | U5112                            | A2 v -> ZN ^         | NOR2_X1  | 0.13000 | 0.20790 | 8.25090 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[7] ^ |          | 0.13000 | 0.00020 | 8.25110 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[5]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.25050
= Slack Time                  0.64950
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.64950 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06070 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40580 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81100 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03440 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08190 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20740 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26210 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36720 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.41870 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54640 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.59840 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72060 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77200 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.87940 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94280 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04420 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09220 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17360 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.31890 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.45780 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.62800 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67760 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78130 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83330 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.93940 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99200 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10040 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15390 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26200 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.32800 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41570 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46070 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56690 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.61840 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72520 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77690 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88510 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93710 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04650 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.09930 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20440 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25610 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36100 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41180 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52250 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57460 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68190 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73250 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.83910 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.89970 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.98940 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03590 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12560 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17770 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25470 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30260 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.40840 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46490 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59080 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64280 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71600 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76260 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82200 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96740 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06030 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.21870 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50080 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.70890 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75570 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.85950 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.13820 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41700 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56470 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69250 | 
     | U5114                            | A2 v -> ZN ^         | NOR2_X1  | 0.12940 | 0.20730 | 8.25030 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[5] ^ |          | 0.12940 | 0.00020 | 8.25050 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[0]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24930
= Slack Time                  0.65070
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65070 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06190 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40700 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81220 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03560 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08310 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20860 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26330 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36840 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.41990 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.59960 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72180 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77320 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88060 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94400 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04540 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09340 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.45900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67880 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78250 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83450 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94060 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99320 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10160 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15510 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26320 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.32920 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41690 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46190 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56810 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.61960 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72640 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77810 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88630 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93830 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04770 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10050 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20560 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25730 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36220 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41300 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52370 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57580 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68310 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73370 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90090 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99060 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03710 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12680 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17890 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25590 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30380 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.40960 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46610 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59200 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64400 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71720 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76380 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82320 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96860 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06150 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.21990 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50200 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71010 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75690 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86070 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.13940 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41820 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56590 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69370 | 
     | U5179                            | A2 v -> ZN ^         | NOR2_X1  | 0.12860 | 0.20620 | 8.24920 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[0] ^ |          | 0.12860 | 0.00010 | 8.24930 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[6]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24930
= Slack Time                  0.65070
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65070 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06190 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40700 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81220 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03560 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08310 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20860 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26330 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36840 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.41990 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.59960 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72180 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77320 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88060 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94400 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04540 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09340 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.45900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67880 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78250 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83450 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94060 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99320 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10160 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15510 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26320 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.32920 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41690 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46190 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56810 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.61960 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72640 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77810 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88630 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93830 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04770 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10050 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20560 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25730 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36220 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41300 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52370 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57580 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68310 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73370 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90090 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99060 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03710 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12680 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17890 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25590 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30380 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.40960 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46610 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59200 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64400 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71720 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76380 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82320 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96860 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06150 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.21990 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50200 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71010 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75690 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86070 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.13940 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41820 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56590 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69370 | 
     | U5113                            | A2 v -> ZN ^         | NOR2_X1  | 0.12830 | 0.20610 | 8.24910 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[6] ^ |          | 0.12830 | 0.00020 | 8.24930 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[2]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24870
= Slack Time                  0.65130
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65130 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06250 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40760 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81280 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03620 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08370 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20920 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26390 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36900 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.42050 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54820 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.60020 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72240 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77380 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88120 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94460 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04600 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09400 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.45960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.62980 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67940 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78310 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83510 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94120 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99380 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10220 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15570 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26380 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.32980 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41750 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46250 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56870 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.62020 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72700 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77870 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88690 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93890 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04830 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10110 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20620 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25790 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36280 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41360 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52430 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57640 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68370 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73430 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84090 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90150 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99120 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03770 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12740 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17950 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25650 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30440 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.41020 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46670 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59260 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64460 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71780 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76440 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82380 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96920 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06210 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.22050 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50260 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71070 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75750 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86130 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.14000 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41880 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56650 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69430 | 
     | U5123                            | A2 v -> ZN ^         | NOR2_X1  | 0.12800 | 0.20550 | 8.24850 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[2] ^ |          | 0.12800 | 0.00020 | 8.24870 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[3]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24830
= Slack Time                  0.65170
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65170 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06290 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40800 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81320 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03660 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08410 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20960 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26430 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36940 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.42090 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54860 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.60060 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72280 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77420 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88160 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94500 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04640 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09440 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.46000 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.63020 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67980 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78350 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83550 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94160 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99420 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10260 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15610 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26420 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.33020 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46290 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56910 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.62060 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72740 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77910 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88730 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93930 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04870 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10150 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20660 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25830 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36320 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41400 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52470 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57680 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68410 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73470 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84130 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90190 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99160 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03810 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12780 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.17990 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25690 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30480 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.41060 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46710 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59300 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64500 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71820 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76480 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82420 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96960 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06250 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.22090 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50300 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71110 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75790 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86170 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.14040 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41920 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56690 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69470 | 
     | U5116                            | A2 v -> ZN ^         | NOR2_X1  | 0.12760 | 0.20520 | 8.24820 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[3] ^ |          | 0.12760 | 0.00010 | 8.24830 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[4]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24820
= Slack Time                  0.65180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65180 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06300 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40810 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81330 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03670 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08420 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20970 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26440 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36950 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.42100 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54870 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.60070 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72290 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77430 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88170 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94510 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04650 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09450 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17590 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32120 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.46010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.63030 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.67990 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78360 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83560 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94170 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99430 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10270 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15620 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26430 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.33030 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41800 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46300 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56920 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.62070 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72750 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77920 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88740 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93940 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04880 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10160 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20670 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25840 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36330 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41410 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52480 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57690 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68420 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73480 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84140 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90200 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99170 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03820 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12790 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.18000 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25700 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30490 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.41070 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46720 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59310 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64510 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71830 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76490 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82430 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96970 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06260 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.22100 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50310 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71120 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75800 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86180 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.14050 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41930 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56700 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69480 | 
     | U5115                            | A2 v -> ZN ^         | NOR2_X1  | 0.12750 | 0.20510 | 8.24810 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[4] ^ |          | 0.12750 | 0.00010 | 8.24820 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[1]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.24810
= Slack Time                  0.65190
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.65190 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.06310 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.40820 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.81340 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.03680 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.08430 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.20980 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.26450 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.36960 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.42110 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.54880 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.60080 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.72300 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.77440 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.88180 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.94520 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.04660 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.09460 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.17600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.32130 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.46020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.63040 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.68000 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.78370 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.83570 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.94180 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.99440 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.10280 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.15630 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.26440 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.33040 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.41810 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.46310 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.56930 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.62080 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.72760 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.77930 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.88750 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.93950 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.04890 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.10170 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.20680 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.25850 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.36340 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.41420 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.52490 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.57700 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.68430 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.73490 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.84150 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.90210 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.03830 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.12800 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.18010 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.25710 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.30500 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.41080 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.46730 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.59320 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.64520 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.71840 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.76500 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.82440 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.96980 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.06270 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.22110 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.50320 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.71130 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.75810 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.86190 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.14060 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.41940 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08530 | 0.14770 | 7.91520 |  8.56710 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12780 | 8.04300 |  8.69490 | 
     | U5151                            | A2 v -> ZN ^         | NOR2_X1  | 0.12750 | 0.20500 | 8.24800 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[1] ^ |          | 0.12750 | 0.00010 | 8.24810 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   BUS_MR                             (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.13160
= Slack Time                  0.76840
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |              |          |         |         |  Time   |   Time   | 
     |----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^        |          | 0.00000 |         | 0.00000 |  0.76840 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^  | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.17960 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.52470 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.92990 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^ | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.15330 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.20080 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.32630 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.38100 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^ | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.48610 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.53760 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.66530 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.71730 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^ | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.83950 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.89090 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^ | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.99830 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.06170 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^ | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.16310 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.21110 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^ | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.29250 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^ | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.43780 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^ | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.57670 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^ | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.74690 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.79650 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^ | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.90020 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.95220 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^ | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.05830 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.11090 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^ | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.21930 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.27280 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^ | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.38090 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.44690 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^ | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.53460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.57960 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^ | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.73730 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^ | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.84410 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.89580 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^ | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.00400 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.05600 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^ | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.16540 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.21820 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^ | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.32330 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.37500 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.47990 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^ | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.64140 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.69350 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^ | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.80080 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.85140 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.95800 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.01860 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^ | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.10830 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.15480 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^ | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.24450 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.29660 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^ | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.37360 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.42150 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^ | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.52730 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.58380 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^ | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.70970 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.76170 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^ | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.83490 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v  | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.88150 | 
     | U5824                            | A1 v -> ZN ^ | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.94090 | 
     | U5723                            | A2 ^ -> ZN ^ | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.08630 | 
     | U6012                            | A1 ^ -> ZN v | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.17920 | 
     | U5632                            | A2 v -> ZN v | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.33760 | 
     | U5638                            | A3 v -> ZN ^ | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.61970 | 
     | U5637                            | A1 ^ -> ZN ^ | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.82780 | 
     | U6308                            | A1 ^ -> ZN v | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.87460 | 
     | \localbus/C964                   | A1 v -> ZN v | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.97840 | 
     | U5949                            | A1 v -> ZN v | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  8.14820 | 
     | U5950                            | A1 v -> ZN ^ | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  8.22330 | 
     | \localbus/C756                   | A2 ^ -> ZN ^ | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.55080 | 
     | \localbus/I_7                    | A ^ -> ZN v  | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.66680 | 
     | \localbus/C984                   | A2 v -> ZN v | AND2_X1  | 0.02000 | 0.13790 | 8.03630 |  8.80470 | 
     | U5107                            | A v -> ZN ^  | INV_X1   | 0.07330 | 0.09450 | 8.13080 |  8.89920 | 
     |                                  | BUS_MR ^     |          | 0.07330 | 0.00080 | 8.13160 |  8.90000 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   BUS_MW                             (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.13140
= Slack Time                  0.76860
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |              |          |         |         |  Time   |   Time   | 
     |----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^        |          | 0.00000 |         | 0.00000 |  0.76860 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^  | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.17980 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.52490 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.93010 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^ | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.15350 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.20100 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.32650 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.38120 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^ | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.48630 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.53780 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.66550 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.71750 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^ | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.83970 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.89110 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^ | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.99850 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.06190 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^ | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.16330 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.21130 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^ | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.29270 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^ | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.43800 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^ | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.57690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^ | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.74710 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.79670 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^ | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.90040 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.95240 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^ | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.05850 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.11110 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^ | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.21950 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.27300 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^ | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.38110 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.44710 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^ | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.53480 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.57980 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^ | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.68600 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.73750 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^ | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.84430 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.89600 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^ | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.00420 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.05620 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^ | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.16560 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.21840 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^ | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.32350 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.37520 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.48010 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.53090 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^ | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.64160 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.69370 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^ | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.80100 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.85160 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.95820 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.01880 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^ | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.10850 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.15500 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^ | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.24470 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.29680 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^ | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.37380 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.42170 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^ | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.52750 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.58400 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^ | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.70990 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.76190 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^ | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.83510 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v  | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.88170 | 
     | U5824                            | A1 v -> ZN ^ | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.94110 | 
     | U5723                            | A2 ^ -> ZN ^ | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.08650 | 
     | U6012                            | A1 ^ -> ZN v | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.17940 | 
     | U5632                            | A2 v -> ZN v | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.33780 | 
     | U5638                            | A3 v -> ZN ^ | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.61990 | 
     | U5637                            | A1 ^ -> ZN ^ | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.82800 | 
     | U6308                            | A1 ^ -> ZN v | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.87480 | 
     | \localbus/C964                   | A1 v -> ZN v | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.97860 | 
     | U5949                            | A1 v -> ZN v | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  8.14840 | 
     | U5950                            | A1 v -> ZN ^ | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  8.22350 | 
     | \localbus/C756                   | A2 ^ -> ZN ^ | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.55100 | 
     | \localbus/I_7                    | A ^ -> ZN v  | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.66700 | 
     | \localbus/C988                   | A2 v -> ZN v | AND2_X1  | 0.01980 | 0.13750 | 8.03590 |  8.80450 | 
     | U5106                            | A v -> ZN ^  | INV_X1   | 0.07360 | 0.09470 | 8.13060 |  8.89920 | 
     |                                  | BUS_MW ^     |          | 0.07360 | 0.00080 | 8.13140 |  8.90000 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[2]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.01060
= Slack Time                  0.88940
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.88940 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.30060 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.64570 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.05090 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.27430 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.32180 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.44730 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.50200 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.60710 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.65860 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.78630 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.83830 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.96050 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.01190 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.11930 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.18270 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.28410 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.33210 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.41350 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.55880 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.69770 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.86790 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.91750 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.02120 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.07320 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.17930 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.23190 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.34030 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.39380 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.50190 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.56790 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.65560 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.70060 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.80680 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.85830 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.96510 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.01680 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.12500 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.17700 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.28640 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.33920 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.44430 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.49600 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.60090 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.65170 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.76240 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.81450 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.92180 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.97240 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.07900 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.13960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.22930 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.27580 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.36550 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.41760 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.49460 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.54250 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.64830 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.70480 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.83070 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.88270 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.95590 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.00250 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.06190 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.20730 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.30020 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.45860 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.74070 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.94880 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.99560 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.09940 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.37810 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.65690 | 
     | U5199                            | A2 v -> ZN ^         | NOR2_X1  | 0.15090 | 0.24260 | 8.01010 |  8.89950 | 
     |                                  | BUS_ADDR_OUTBUS[2] ^ |          | 0.15090 | 0.00050 | 8.01060 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[4]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.00780
= Slack Time                  0.89220
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.89220 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.30340 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.64850 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.05370 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.27710 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.32460 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.45010 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.50480 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.60990 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.66140 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.78910 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.84110 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.96330 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.01470 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.12210 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.18550 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.28690 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.33490 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.41630 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.56160 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.70050 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.87070 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.92030 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.02400 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.07600 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.18210 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.23470 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.34310 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.39660 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.50470 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.57070 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.65840 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.70340 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.80960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.86110 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.01960 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.12780 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.17980 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.28920 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.34200 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.44710 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.49880 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.60370 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.65450 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.76520 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.81730 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.92460 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.97520 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.08180 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.14240 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.23210 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.27860 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.36830 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.42040 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.49740 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.54530 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.65110 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.70760 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.83350 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.88550 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.95870 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.00530 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.06470 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.21010 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.30300 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.46140 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.74350 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.95160 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.99840 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.10220 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.38090 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.65970 | 
     | U5191                            | A2 v -> ZN ^         | NOR2_X1  | 0.14850 | 0.23990 | 8.00740 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[4] ^ |          | 0.14850 | 0.00040 | 8.00780 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[3]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.00390
= Slack Time                  0.89610
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.89610 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.30730 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.65240 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.05760 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.28100 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.32850 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.45400 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.50870 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.61380 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.66530 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.79300 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.84500 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.96720 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.01860 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.12600 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.18940 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.29080 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.33880 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.42020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.56550 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.70440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.87460 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.92420 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.02790 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.07990 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.18600 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.23860 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.34700 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.40050 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.50860 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.57460 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.66230 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.70730 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.81350 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.86500 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.97180 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.02350 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.13170 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.18370 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.29310 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.34590 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.45100 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.50270 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.60760 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.65840 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.76910 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.82120 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.92850 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.97910 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.08570 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.14630 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.23600 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.28250 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.37220 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.42430 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.50130 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.54920 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.65500 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.71150 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.83740 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.88940 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.96260 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.00920 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.06860 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.21400 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.30690 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.46530 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.74740 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.95550 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.00230 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.10610 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.38480 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.66360 | 
     | U5193                            | A2 v -> ZN ^         | NOR2_X1  | 0.14500 | 0.23600 | 8.00350 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[3] ^ |          | 0.14500 | 0.00040 | 8.00390 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[0]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.00230
= Slack Time                  0.89770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.89770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.30890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.65400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.05920 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.28260 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.33010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.45560 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.51030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.61540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.66690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.79460 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.84660 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.96880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.02020 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.12760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.19100 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.29240 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.34040 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.42180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.56710 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.70600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.87620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.92580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.02950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.08150 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.18760 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.24020 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.34860 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.40210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.51020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.57620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.66390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.70890 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.81510 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.86660 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.97340 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.02510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.13330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.18530 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.29470 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.34750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.45260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.50430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.60920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.66000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.77070 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.82280 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.93010 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.98070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.08730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.14790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.23760 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.28410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.37380 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.42590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.50290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.55080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.65660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.71310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.83900 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.89100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.96420 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.01080 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.07020 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.21560 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.30850 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.46690 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.74900 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.95710 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.00390 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.10770 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.38640 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.66520 | 
     | U5247                            | A1 v -> ZN ^         | NOR2_X1  | 0.16080 | 0.23420 | 8.00170 |  8.89940 | 
     |                                  | BUS_ADDR_OUTBUS[0] ^ |          | 0.16080 | 0.00060 | 8.00230 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[1]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.00140
= Slack Time                  0.89860
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.89860 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.30980 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.65490 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.06010 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.28350 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.33100 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.45650 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.51120 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.61630 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.66780 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.79550 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.84750 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.96970 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.02110 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.12850 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.19190 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.29330 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.34130 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.42270 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.56800 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.70690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.87710 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.92670 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.03040 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.08240 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.18850 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.24110 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.34950 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.40300 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.51110 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.57710 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.66480 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.70980 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.81600 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.86750 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.97430 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.02600 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.13420 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.18620 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.29560 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.34840 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.45350 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.50520 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.61010 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.66090 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.77160 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.82370 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.93100 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.98160 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.08820 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.14880 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.23850 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.28500 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.37470 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.42680 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.50380 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.55170 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.65750 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.71400 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.83990 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.89190 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.96510 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.01170 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.07110 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.21650 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.30940 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.46780 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.74990 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.95800 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.00480 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.10860 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.38730 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.66610 | 
     | U5221                            | A1 v -> ZN ^         | NOR2_X1  | 0.16000 | 0.23330 | 8.00080 |  8.89940 | 
     |                                  | BUS_ADDR_OUTBUS[1] ^ |          | 0.16000 | 0.00060 | 8.00140 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[5]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.99720
= Slack Time                  0.90280
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.90280 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.31400 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.65910 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.06430 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.28770 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.33520 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.46070 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.51540 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.62050 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.67200 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.79970 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.85170 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.97390 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.02530 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.13270 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.19610 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.29750 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.34550 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.42690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.57220 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.71110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.88130 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.93090 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.03460 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.08660 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.19270 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.24530 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.35370 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.40720 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.51530 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.58130 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.66900 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.71400 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.82020 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.87170 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.97850 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.03020 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.13840 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.19040 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.29980 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.35260 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.45770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.50940 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.61430 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.66510 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.77580 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.82790 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.93520 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.98580 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.09240 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.15300 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.24270 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.28920 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.37890 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.43100 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.50800 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.55590 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.66170 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.71820 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.84410 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.89610 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.96930 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.01590 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.07530 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.22070 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.31360 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.47200 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.75410 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.96220 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.00900 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.11280 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.39150 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.67030 | 
     | U5189                            | A2 v -> ZN ^         | NOR2_X1  | 0.13910 | 0.22940 | 7.99690 |  8.89970 | 
     |                                  | BUS_ADDR_OUTBUS[5] ^ |          | 0.13910 | 0.00030 | 7.99720 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[6]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.99020
= Slack Time                  0.90980
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.90980 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32100 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.66610 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07130 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.29470 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34220 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.46770 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52240 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.62750 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.67900 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.80670 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.85870 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98090 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03230 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.13970 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20310 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.30450 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35250 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43390 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.57920 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.71810 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.88830 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.93790 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04160 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09360 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.19970 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25230 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36070 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.41420 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52230 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.58830 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.67600 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72100 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.82720 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.87870 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.98550 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.03720 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.14540 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.19740 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.30680 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.35960 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.46470 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.51640 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62130 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67210 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78280 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.83490 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94220 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99280 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.09940 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16000 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.24970 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.29620 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.38590 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.43800 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.51500 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56290 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.66870 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.72520 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85110 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90310 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.97630 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02290 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08230 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.22770 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32060 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.47900 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76110 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.96920 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.01600 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.11980 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.39850 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.67730 | 
     | U5187                            | A2 v -> ZN ^         | NOR2_X1  | 0.13290 | 0.22250 | 7.99000 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[6] ^ |          | 0.13290 | 0.00020 | 7.99020 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[7]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98960
= Slack Time                  0.91040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.91040 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32160 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.66670 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07190 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.29530 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34280 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.46830 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52300 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.62810 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.67960 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.80730 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.85930 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98150 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03290 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14030 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20370 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.30510 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35310 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.57980 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.71870 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.88890 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.93850 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04220 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09420 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20030 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25290 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36130 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.41480 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52290 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.58890 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.67660 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72160 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.82780 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.87930 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.98610 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.03780 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.14600 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.19800 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.30740 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.46530 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.51700 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62190 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67270 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78340 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.83550 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94280 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99340 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10000 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16060 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25030 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.29680 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.38650 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.43860 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.51560 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56350 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.66930 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.72580 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85170 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90370 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.97690 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02350 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08290 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.22830 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32120 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.47960 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76170 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.96980 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.01660 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12040 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.39910 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.67790 | 
     | U5185                            | A2 v -> ZN ^         | NOR2_X1  | 0.13230 | 0.22190 | 7.98940 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[7] ^ |          | 0.13230 | 0.00020 | 7.98960 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[8]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98650
= Slack Time                  0.91350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.91350 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32470 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.66980 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07500 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.29840 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34590 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47140 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52610 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63120 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68270 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81040 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86240 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98460 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03600 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14340 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20680 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.30820 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35620 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43760 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58290 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89200 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94160 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04530 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09730 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20340 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25600 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36440 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.41790 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52600 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59200 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.67970 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72470 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83090 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88240 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.98920 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04090 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.14910 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20110 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31050 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36330 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.46840 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52010 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62500 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67580 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78650 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.83860 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94590 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99650 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10310 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16370 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25340 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.29990 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.38960 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44170 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.51870 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56660 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67240 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.72890 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85480 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98000 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02660 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08600 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23140 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32430 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48270 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76480 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97290 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.01970 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12350 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40220 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68100 | 
     | U5183                            | A2 v -> ZN ^         | NOR2_X1  | 0.12970 | 0.21880 | 7.98630 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[8] ^ |          | 0.12970 | 0.00020 | 7.98650 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[10]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98480
= Slack Time                  0.91520
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.91520 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32640 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67150 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07670 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30010 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34760 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47310 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52780 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63290 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68440 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81210 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86410 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98630 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03770 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14510 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20850 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.30990 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35790 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43930 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58460 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72350 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89370 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94330 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04700 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09900 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20510 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25770 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36610 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.41960 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52770 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59370 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68140 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72640 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83260 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88410 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99090 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04260 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15080 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20280 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31220 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36500 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47010 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52180 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62670 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67750 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78820 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94760 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99820 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10480 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16540 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25510 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30160 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39130 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44340 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52040 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56830 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67410 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73060 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85650 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90850 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98170 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02830 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08770 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23310 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32600 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48440 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76650 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97460 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02140 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12520 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40390 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68270 | 
     | U5242                            | A2 v -> ZN ^          | NOR2_X1  | 0.12830 | 0.21720 | 7.98470 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[10] ^ |          | 0.12830 | 0.00010 | 7.98480 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[9]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98450
= Slack Time                  0.91550
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.91550 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32670 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67180 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07700 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30040 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34790 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47340 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v         | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52810 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63320 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68470 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81240 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86440 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98660 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03800 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14540 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20880 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31020 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35820 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72380 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89400 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94360 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04730 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09930 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20540 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25800 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36640 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.41990 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52800 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59400 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68170 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72670 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83290 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88440 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99120 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04290 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15110 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20310 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31250 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36530 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47040 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52210 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62700 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67780 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78850 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84060 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94790 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99850 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10510 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16570 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25540 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30190 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39160 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44370 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52070 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56860 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67440 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73090 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85680 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90880 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98200 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02860 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08800 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23340 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32630 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48470 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76680 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97490 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02170 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12550 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40420 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68300 | 
     | U5181                            | A2 v -> ZN ^         | NOR2_X1  | 0.12800 | 0.21690 | 7.98440 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[9] ^ |          | 0.12800 | 0.00010 | 7.98450 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[31]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98430
= Slack Time                  0.91570
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.91570 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32690 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67200 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07720 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30060 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34810 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47360 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52830 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63340 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68490 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81260 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86460 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98680 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03820 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14560 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20900 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31040 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35840 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43980 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58510 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72400 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89420 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94380 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04750 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09950 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20560 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25820 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36660 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.42010 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52820 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59420 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68190 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72690 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83310 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88460 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99140 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04310 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15130 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20330 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31270 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36550 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47060 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52230 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62720 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67800 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78870 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84080 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94810 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99870 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10530 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16590 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25560 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30210 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39180 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44390 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52090 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56880 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67460 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73110 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85700 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90900 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98220 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02880 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08820 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23360 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32650 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48490 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76700 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97510 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02190 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12570 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40440 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68320 | 
     | U5195                            | A1 v -> ZN ^          | NOR2_X1  | 0.14570 | 0.21640 | 7.98390 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[31] ^ |          | 0.14570 | 0.00040 | 7.98430 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[12]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98420
= Slack Time                  0.91580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.91580 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32700 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67210 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07730 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30070 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34820 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47370 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52840 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63350 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68500 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81270 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86470 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98690 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03830 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14570 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20910 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31050 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35850 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.43990 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58520 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72410 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89430 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94390 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04760 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20570 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25830 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36670 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.42020 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52830 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59430 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68200 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72700 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83320 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88470 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99150 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04320 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15140 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20340 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31280 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36560 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47070 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52240 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62730 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67810 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78880 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84090 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94820 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99880 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10540 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16600 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25570 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30220 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39190 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44400 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52100 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56890 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67470 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73120 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85710 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90910 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98230 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02890 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08830 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23370 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32660 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48500 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76710 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97520 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02200 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12580 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40450 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68330 | 
     | U5238                            | A2 v -> ZN ^          | NOR2_X1  | 0.12800 | 0.21660 | 7.98410 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[12] ^ |          | 0.12800 | 0.00010 | 7.98420 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[11]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98390
= Slack Time                  0.91610
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.91610 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.32730 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67240 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.07760 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30100 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.34850 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47400 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.52870 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63380 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68530 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81300 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86500 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.98720 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.03860 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14600 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.20940 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31080 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.35880 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.44020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58550 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89460 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94420 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.04790 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.09990 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20600 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.25860 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.36700 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.42050 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.52860 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59460 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68230 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.72730 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83350 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88500 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04350 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15170 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20370 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31310 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36590 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47100 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52270 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.62760 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.67840 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.78910 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84120 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.94850 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.99910 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10570 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.16630 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25600 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30250 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39220 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44430 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52130 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.56920 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67500 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73150 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.85740 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.90940 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98260 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.02920 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.08860 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23400 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.32690 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48530 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.76740 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97550 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02230 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.12610 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40480 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68360 | 
     | U5240                            | A2 v -> ZN ^          | NOR2_X1  | 0.12770 | 0.21630 | 7.98380 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[11] ^ |          | 0.12770 | 0.00010 | 7.98390 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[30]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.98000
= Slack Time                  0.92000
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.92000 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.33120 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.67630 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.08150 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30490 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.35240 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.47790 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.53260 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.63770 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.68920 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.81690 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.86890 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.99110 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.04250 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.14990 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.21330 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31470 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.36270 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.44410 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.58940 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.72830 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.89850 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.94810 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.05180 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.10380 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.20990 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.26250 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.37090 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.42440 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.53250 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.59850 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.68620 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.73120 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.83740 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.88890 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.99570 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.04740 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.15560 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.20760 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.31700 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.36980 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47490 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.52660 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.63150 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.68230 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.79300 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.84510 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.95240 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  6.00300 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.10960 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.17020 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.25990 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.30640 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.39610 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.44820 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.52520 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.57310 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.67890 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.73540 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.86130 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.91330 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.98650 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.03310 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.09250 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.23790 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.33080 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.48920 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.77130 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.97940 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.02620 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.13000 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.40870 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.68750 | 
     | U5197                            | A1 v -> ZN ^          | NOR2_X1  | 0.14160 | 0.21210 | 7.97960 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[30] ^ |          | 0.14160 | 0.00040 | 7.98000 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[29]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.97510
= Slack Time                  0.92490
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.92490 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.33610 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.68120 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  2.08640 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  2.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  2.35730 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.48280 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.53750 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.64260 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.69410 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.82180 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.87380 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.99600 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  3.04740 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  3.15480 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  3.21820 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  3.31960 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  3.36760 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  3.44900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.59430 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.73320 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.90340 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.95300 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  4.05670 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  4.10870 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  4.21480 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  4.26740 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  4.37580 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  4.42930 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.53740 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.60340 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.69110 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.73610 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.84230 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.89380 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  5.00060 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  5.05230 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  5.16050 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  5.21250 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  5.32190 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  5.37470 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.47980 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.53150 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.63640 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.68720 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.79790 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.85000 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.95730 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  6.00790 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  6.11450 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  6.17510 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  6.26480 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  6.31130 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  6.40100 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  6.45310 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.53010 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.57800 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.68380 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.74030 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.86620 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.91820 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.99140 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  7.03800 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  7.09740 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  7.24280 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  7.33570 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.49410 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.77620 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.98430 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  8.03110 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  8.13490 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.48870 |  8.41360 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08600 | 0.27880 | 7.76750 |  8.69240 | 
     | U5201                            | A1 v -> ZN ^          | NOR2_X1  | 0.13730 | 0.20730 | 7.97480 |  8.89970 | 
     |                                  | BUS_ADDR_OUTBUS[29] ^ |          | 0.13730 | 0.00030 | 7.97510 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

