set a(0-16943) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-32 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-17978 {}}} SUCCS {{66 0 0 0-16946 {}} {258 0 0 0-16925 {}} {256 0 0 0-17978 {}}} CYCLES {}}
set a(0-16944) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-33 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-17975 {}}} SUCCS {{66 0 0 0-16946 {}} {130 0 0 0-16925 {}} {256 0 0 0-17975 {}}} CYCLES {}}
set a(0-16945) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-34 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-16925 {}}} CYCLES {}}
set a(0-16946) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-35 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-16944 {}} {66 0 0 0-16943 {}}} SUCCS {{66 0 0 0-17969 {}} {66 0 0 0-17972 {}} {66 0 0 0-17975 {}} {66 0 0 0-17978 {}} {66 0 0 0-17981 {}}} CYCLES {}}
set a(0-16947) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-36 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-16948 {}} {130 0 0 0-16925 {}}} CYCLES {}}
set a(0-16948) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-37 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-16947 {}}} SUCCS {{131 0 0 0-16949 {}} {130 0 0 0-16925 {}} {130 0 0 0-17965 {}} {130 0 0 0-17966 {}} {146 0 0 0-17967 {}}} CYCLES {}}
set a(0-16949) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-38 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-16948 {}} {772 0 0 0-16925 {}}} SUCCS {{259 0 0 0-16925 {}}} CYCLES {}}
set a(0-16950) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-39 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-17964 {}}} SUCCS {{259 0 0 0-16951 {}} {130 0 0 0-16926 {}} {256 0 0 0-17964 {}}} CYCLES {}}
set a(0-16951) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-40 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-16950 {}}} SUCCS {{258 0 0 0-16926 {}}} CYCLES {}}
set a(0-16952) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-16926 {}}} SUCCS {{258 0 0 0-16926 {}}} CYCLES {}}
set a(0-16953) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-42 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-16926 {}}} SUCCS {{259 0 0 0-16926 {}}} CYCLES {}}
set a(0-16954) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-43 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-17956 {}}} SUCCS {{259 0 0 0-16955 {}} {256 0 0 0-17956 {}}} CYCLES {}}
set a(0-16955) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-44 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-16954 {}}} SUCCS {{128 0 0 0-16967 {}} {64 0 0 0-16927 {}}} CYCLES {}}
set a(0-16956) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-45 LOC {0 1.0 1 0.005309449999999999 1 0.005309449999999999 1 0.005309449999999999 1 0.0201419} PREDS {} SUCCS {{259 0 0 0-16957 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16957) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-46 LOC {0 1.0 1 0.005309449999999999 1 0.005309449999999999 1 0.0201419} PREDS {{259 0 0 0-16956 {}}} SUCCS {{259 0 0 0-16958 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16958) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-47 LOC {1 0.0 1 0.005309449999999999 1 0.005309449999999999 1 0.123434325 1 0.138266775} PREDS {{259 0 0 0-16957 {}}} SUCCS {{259 0 0 0-16959 {}} {130 0 0 0-16927 {}} {258 0 0 0-17026 {}} {258 0 0 0-17085 {}} {258 0 0 0-17210 {}} {258 0 0 0-17459 {}}} CYCLES {}}
set a(0-16959) {AREA_SCORE 5.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,6) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-48 LOC {1 0.118125 1 0.1382669 1 0.1382669 1 0.207016775 1 0.207016775} PREDS {{259 0 0 0-16958 {}}} SUCCS {{258 0 0 0-16962 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16960) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.2070169} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-16961 {}} {130 0 0 0-16927 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-16961) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-50 LOC {0 1.0 1 0.0 1 0.0 1 0.2070169} PREDS {{259 0 0 0-16960 {}}} SUCCS {{259 0 0 0-16962 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16962) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.59 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-51 LOC {1 0.18687499999999999 1 0.2070169 1 0.2070169 1 0.656249953 1 0.656249953} PREDS {{259 0 0 0-16961 {}} {258 0 0 0-16959 {}}} SUCCS {{259 0 0 0-16963 {}} {258 0 0 0-16965 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16963) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-52 LOC {1 0.63610815 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-16962 {}}} SUCCS {{259 0 2.250 0-16964 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-16963 {}}} SUCCS {{258 0 0 0-16927 {}}} CYCLES {}}
set a(0-16965) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-54 LOC {1 0.63610815 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{258 0 0 0-16962 {}}} SUCCS {{259 0 2.250 0-16966 {}} {130 0 0 0-16927 {}}} CYCLES {}}
set a(0-16966) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-55 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-16965 {}}} SUCCS {{258 0 0 0-16927 {}}} CYCLES {}}
set a(0-16967) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-56 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-16955 {}} {772 0 0 0-16927 {}}} SUCCS {{259 0 0 0-16927 {}}} CYCLES {}}
set a(0-16968) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{774 0 0 0-17015 {}}} SUCCS {{259 0 0 0-16969 {}} {130 0 0 0-17014 {}} {256 0 0 0-17015 {}}} CYCLES {}}
set a(0-16969) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(9-4) TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-58 LOC {0 1.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{259 0 0 0-16968 {}}} SUCCS {{258 0 0 0-16972 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16970) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {} SUCCS {{259 0 0 0-16971 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16971) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#1 TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-60 LOC {0 1.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{259 0 0 0-16970 {}}} SUCCS {{259 0 0 0-16972 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16972) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.97 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-61 LOC {1 0.0 1 0.44062504999999996 1 0.44062504999999996 1 0.5624999249999999 5 0.5624999249999999} PREDS {{259 0 0 0-16971 {}} {258 0 0 0-16969 {}}} SUCCS {{258 0 0 0-16975 {}} {258 0 0 0-16999 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16973) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-62 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17015 {}}} SUCCS {{259 0 0 0-16974 {}} {130 0 0 0-17014 {}} {256 0 0 0-17015 {}}} CYCLES {}}
set a(0-16974) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(3-0)#1 TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-63 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-16973 {}}} SUCCS {{259 0 0 0-16975 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16975) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-64 LOC {1 0.12187495 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-16974 {}} {258 0 0 0-16972 {}}} SUCCS {{259 0 3.000 0-16976 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16976) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-65 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-16975 {}} {774 0 3.000 0-17007 {}} {774 0 3.000 0-17000 {}}} SUCCS {{258 0 0 0-16992 {}} {256 0 0 0-17000 {}} {258 0 0 0-17002 {}} {256 0 0 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16977) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-66 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-16978 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16978) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#2 TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-67 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-16977 {}}} SUCCS {{259 0 0 0-16979 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16979) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-68 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-16978 {}}} SUCCS {{258 0 0 0-16981 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16980) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-69 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-16981 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16981) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-70 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-16980 {}} {258 0 0 0-16979 {}}} SUCCS {{258 0 0 0-16984 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16982) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17015 {}}} SUCCS {{259 0 0 0-16983 {}} {130 0 0 0-17014 {}} {256 0 0 0-17015 {}}} CYCLES {}}
set a(0-16983) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(9-0)#5 TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-72 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-16982 {}}} SUCCS {{259 0 0 0-16984 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16984) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-73 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-16983 {}} {258 0 0 0-16981 {}}} SUCCS {{259 0 3.000 0-16985 {}} {258 0 3.000 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-74 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-16984 {}} {774 0 3.000 0-17007 {}} {774 0 3.000 0-17000 {}}} SUCCS {{259 0 0 0-16986 {}} {256 0 0 0-17000 {}} {256 0 0 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16986) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-75 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-16985 {}} {128 0 0 0-16990 {}}} SUCCS {{258 0 0 0-16990 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16987) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-76 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16990 {}}} SUCCS {{258 0 0 0-16990 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16988) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-77 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16990 {}}} SUCCS {{258 0 0 0-16990 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16989) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-78 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16990 {}}} SUCCS {{259 0 0 0-16990 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16990) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-79 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-16989 {}} {258 0 0 0-16988 {}} {258 0 0 0-16987 {}} {258 0 0 0-16986 {}}} SUCCS {{128 0 0 0-16986 {}} {128 0 0 0-16987 {}} {128 0 0 0-16988 {}} {128 0 0 0-16989 {}} {259 0 0 0-16991 {}}} CYCLES {}}
set a(0-16991) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-80 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-16990 {}}} SUCCS {{259 0 0 0-16992 {}} {258 0 0 0-17001 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16992) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-81 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-16991 {}} {258 0 0 0-16976 {}}} SUCCS {{259 0 0 0-16993 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16993) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-82 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-16992 {}} {128 0 0 0-16995 {}}} SUCCS {{258 0 0 0-16995 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16994) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-83 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-16995 {}}} SUCCS {{259 0 0 0-16995 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16995) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-84 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-16994 {}} {258 0 0 0-16993 {}}} SUCCS {{128 0 0 0-16993 {}} {128 0 0 0-16994 {}} {259 0 0 0-16996 {}}} CYCLES {}}
set a(0-16996) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-85 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-16995 {}}} SUCCS {{258 0 3.000 0-17000 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16997) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-86 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17015 {}}} SUCCS {{259 0 0 0-16998 {}} {130 0 0 0-17014 {}} {256 0 0 0-17015 {}}} CYCLES {}}
set a(0-16998) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(3-0) TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-87 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-16997 {}}} SUCCS {{259 0 0 0-16999 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-16999) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-88 LOC {1 0.12187495 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-16998 {}} {258 0 0 0-16972 {}}} SUCCS {{259 0 3.000 0-17000 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-89 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17000 {}} {259 0 3.000 0-16999 {}} {258 0 3.000 0-16996 {}} {256 0 0 0-16985 {}} {256 0 0 0-16976 {}} {774 0 0 0-17007 {}}} SUCCS {{774 0 3.000 0-16976 {}} {774 0 3.000 0-16985 {}} {774 0 0 0-17000 {}} {258 0 0 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17001) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-90 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-16991 {}}} SUCCS {{259 0 0 0-17002 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17002) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-91 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17001 {}} {258 0 0 0-16976 {}}} SUCCS {{259 0 0 0-17003 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17003) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-92 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17002 {}} {128 0 0 0-17005 {}}} SUCCS {{258 0 0 0-17005 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17004) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-93 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17005 {}}} SUCCS {{259 0 0 0-17005 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17005) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-94 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17004 {}} {258 0 0 0-17003 {}}} SUCCS {{128 0 0 0-17003 {}} {128 0 0 0-17004 {}} {259 0 0 0-17006 {}}} CYCLES {}}
set a(0-17006) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-95 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17005 {}}} SUCCS {{259 0 3.000 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-96 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17007 {}} {259 0 3.000 0-17006 {}} {258 0 0 0-17000 {}} {256 0 0 0-16985 {}} {258 0 3.000 0-16984 {}} {256 0 0 0-16976 {}}} SUCCS {{774 0 3.000 0-16976 {}} {774 0 3.000 0-16985 {}} {774 0 0 0-17000 {}} {774 0 0 0-17007 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17008) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-97 LOC {0 1.0 1 0.6775 1 0.6775 1 0.6775 9 0.6775} PREDS {{774 0 0 0-17015 {}}} SUCCS {{259 0 0 0-17009 {}} {130 0 0 0-17014 {}} {256 0 0 0-17015 {}}} CYCLES {}}
set a(0-17009) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-98 LOC {1 0.0 1 0.6775 1 0.6775 1 0.848124875 9 0.848124875} PREDS {{259 0 0 0-17008 {}}} SUCCS {{259 0 0 0-17010 {}} {130 0 0 0-17014 {}} {258 0 0 0-17015 {}}} CYCLES {}}
set a(0-17010) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-99 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 9 0.8481249999999999} PREDS {{259 0 0 0-17009 {}}} SUCCS {{259 0 0 0-17011 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17011) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-100 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17010 {}}} SUCCS {{259 0 0 0-17012 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17012) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-101 LOC {1 0.3225 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-17011 {}}} SUCCS {{259 0 0 0-17013 {}} {130 0 0 0-17014 {}}} CYCLES {}}
set a(0-17013) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-102 LOC {1 0.3225 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17012 {}}} SUCCS {{259 0 0 0-17014 {}}} CYCLES {}}
set a(0-17014) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16927 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-103 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17013 {}} {130 0 0 0-17012 {}} {130 0 0 0-17011 {}} {130 0 0 0-17010 {}} {130 0 0 0-17009 {}} {130 0 0 0-17008 {}} {130 0 0 0-17007 {}} {130 0 0 0-17006 {}} {130 0 0 0-17004 {}} {130 0 0 0-17003 {}} {130 0 0 0-17002 {}} {130 0 0 0-17001 {}} {130 0 0 0-17000 {}} {130 0 0 0-16999 {}} {130 0 0 0-16998 {}} {130 0 0 0-16997 {}} {130 0 0 0-16996 {}} {130 0 0 0-16994 {}} {130 0 0 0-16993 {}} {130 0 0 0-16992 {}} {130 0 0 0-16991 {}} {130 0 0 0-16989 {}} {130 0 0 0-16988 {}} {130 0 0 0-16987 {}} {130 0 0 0-16986 {}} {130 0 0 0-16985 {}} {130 0 0 0-16984 {}} {130 0 0 0-16983 {}} {130 0 0 0-16982 {}} {130 0 0 0-16981 {}} {130 0 0 0-16980 {}} {130 0 0 0-16979 {}} {130 0 0 0-16978 {}} {130 0 0 0-16977 {}} {130 0 0 0-16976 {}} {130 0 0 0-16975 {}} {130 0 0 0-16974 {}} {130 0 0 0-16973 {}} {130 0 0 0-16972 {}} {130 0 0 0-16971 {}} {130 0 0 0-16970 {}} {130 0 0 0-16969 {}} {130 0 0 0-16968 {}}} SUCCS {{129 0 0 0-17015 {}}} CYCLES {}}
set a(0-17015) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16927 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17015 {}} {129 0 0 0-17014 {}} {258 0 0 0-17009 {}} {256 0 0 0-17008 {}} {256 0 0 0-16997 {}} {256 0 0 0-16982 {}} {256 0 0 0-16973 {}} {256 0 0 0-16968 {}}} SUCCS {{774 0 0 0-16968 {}} {774 0 0 0-16973 {}} {774 0 0 0-16982 {}} {774 0 0 0-16997 {}} {774 0 0 0-17008 {}} {772 0 0 0-17015 {}}} CYCLES {}}
set a(0-16927) {CHI {0-16968 0-16969 0-16970 0-16971 0-16972 0-16973 0-16974 0-16975 0-16976 0-16977 0-16978 0-16979 0-16980 0-16981 0-16982 0-16983 0-16984 0-16985 0-16986 0-16987 0-16988 0-16989 0-16990 0-16991 0-16992 0-16993 0-16994 0-16995 0-16996 0-16997 0-16998 0-16999 0-17000 0-17001 0-17002 0-17003 0-17004 0-17005 0-17006 0-17007 0-17008 0-17009 0-17010 0-17011 0-17012 0-17013 0-17014 0-17015} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-104 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-16967 {}} {258 0 0 0-16966 {}} {130 0 0 0-16965 {}} {258 0 0 0-16964 {}} {130 0 0 0-16963 {}} {130 0 0 0-16962 {}} {130 0 0 0-16961 {}} {130 0 0 0-16960 {}} {130 0 0 0-16959 {}} {130 0 0 0-16958 {}} {130 0 0 0-16957 {}} {130 0 0 0-16956 {}} {64 0 0 0-16955 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-16967 {}} {131 0 0 0-17016 {}} {130 0 0 0-17017 {}} {130 0 0 0-17018 {}} {130 0 0 0-17019 {}} {130 0 0 0-17020 {}} {130 0 0 0-17021 {}} {130 0 0 0-17022 {}} {130 0 0 0-17023 {}} {130 0 0 0-17024 {}} {130 0 0 0-17025 {}} {64 0 0 0-16928 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17016) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-105 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17017 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17017) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-106 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-17016 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17018 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17018) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-107 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-17017 {}} {130 0 0 0-16927 {}}} SUCCS {{258 0 0 0-17022 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17019) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-108 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-16927 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17020 {}} {130 0 0 0-17025 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17020) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#4 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-109 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-17019 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17021 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17021) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-110 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-17020 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17022 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17022) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-111 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-17021 {}} {258 0 0 0-17018 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17023 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17023) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-112 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17022 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17024 {}} {130 0 0 0-17025 {}}} CYCLES {}}
set a(0-17024) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-113 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17023 {}} {130 0 0 0-16927 {}}} SUCCS {{259 0 0 0-17025 {}}} CYCLES {}}
set a(0-17025) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-114 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17024 {}} {130 0 0 0-17023 {}} {130 0 0 0-17022 {}} {130 0 0 0-17021 {}} {130 0 0 0-17020 {}} {130 0 0 0-17019 {}} {130 0 0 0-17018 {}} {130 0 0 0-17017 {}} {130 0 0 0-17016 {}} {130 0 0 0-16927 {}}} SUCCS {{128 0 0 0-17033 {}} {64 0 0 0-16928 {}}} CYCLES {}}
set a(0-17026) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-115 LOC {1 0.118125 1 0.12343445 1 0.12343445 1 0.192184325 2 0.192184325} PREDS {{258 0 0 0-16958 {}}} SUCCS {{258 0 0 0-17030 {}} {130 0 0 0-16928 {}} {258 0 0 0-17155 {}} {258 0 0 0-17280 {}} {258 0 0 0-17404 {}} {258 0 0 0-17529 {}} {258 0 0 0-17653 {}} {258 0 0 0-17777 {}} {258 0 0 0-17900 {}}} CYCLES {}}
set a(0-17027) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17028 {}} {130 0 0 0-16928 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17028) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#5 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-117 LOC {0 1.0 1 0.0 1 0.0 2 0.19218444999999998} PREDS {{259 0 0 0-17027 {}}} SUCCS {{259 0 0 0-17029 {}} {130 0 0 0-16928 {}}} CYCLES {}}
set a(0-17029) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-118 LOC {0 1.0 1 0.19218444999999998 1 0.19218444999999998 2 0.19218444999999998} PREDS {{259 0 0 0-17028 {}}} SUCCS {{259 0 0 0-17030 {}} {130 0 0 0-16928 {}}} CYCLES {}}
set a(0-17030) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-119 LOC {1 0.18687499999999999 1 0.19218444999999998 1 0.19218444999999998 1 0.6562499275 2 0.6562499275} PREDS {{259 0 0 0-17029 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17031 {}} {258 0 2.250 0-17032 {}} {130 0 0 0-16928 {}}} CYCLES {}}
set a(0-17031) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-120 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-17030 {}}} SUCCS {{258 0 0 0-16928 {}}} CYCLES {}}
set a(0-17032) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-121 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 2.250 0-17030 {}}} SUCCS {{258 0 0 0-16928 {}}} CYCLES {}}
set a(0-17033) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-122 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-17025 {}} {772 0 0 0-16928 {}}} SUCCS {{259 0 0 0-16928 {}}} CYCLES {}}
set a(0-17034) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-123 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17074 {}}} SUCCS {{259 0 0 0-17035 {}} {130 0 0 0-17073 {}} {256 0 0 0-17074 {}}} CYCLES {}}
set a(0-17035) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0) TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-124 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17034 {}}} SUCCS {{258 0 0 0-17039 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17036) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17037 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17037) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#6 TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-126 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17036 {}}} SUCCS {{259 0 0 0-17038 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17038) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-127 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17037 {}}} SUCCS {{259 0 0 0-17039 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17039) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-128 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17038 {}} {258 0 0 0-17035 {}}} SUCCS {{259 0 3.000 0-17040 {}} {258 0 3.000 0-17061 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-129 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17039 {}} {774 0 3.000 0-17068 {}} {774 0 3.000 0-17061 {}}} SUCCS {{258 0 0 0-17056 {}} {256 0 0 0-17061 {}} {258 0 0 0-17063 {}} {256 0 0 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17041) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-130 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17042 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17042) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#7 TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-131 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17041 {}}} SUCCS {{259 0 0 0-17043 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17043) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-132 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17042 {}}} SUCCS {{258 0 0 0-17045 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17044) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-133 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17045 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17045) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-134 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17044 {}} {258 0 0 0-17043 {}}} SUCCS {{258 0 0 0-17048 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17046) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17074 {}}} SUCCS {{259 0 0 0-17047 {}} {130 0 0 0-17073 {}} {256 0 0 0-17074 {}}} CYCLES {}}
set a(0-17047) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#1 TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-136 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17046 {}}} SUCCS {{259 0 0 0-17048 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17048) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-137 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17047 {}} {258 0 0 0-17045 {}}} SUCCS {{259 0 3.000 0-17049 {}} {258 0 3.000 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-138 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17048 {}} {774 0 3.000 0-17068 {}} {774 0 3.000 0-17061 {}}} SUCCS {{259 0 0 0-17050 {}} {256 0 0 0-17061 {}} {256 0 0 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17050) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-139 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17049 {}} {128 0 0 0-17054 {}}} SUCCS {{258 0 0 0-17054 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17051) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-140 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17054 {}}} SUCCS {{258 0 0 0-17054 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17052) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-141 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17054 {}}} SUCCS {{258 0 0 0-17054 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17053) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17054 {}}} SUCCS {{259 0 0 0-17054 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17054) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-143 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17053 {}} {258 0 0 0-17052 {}} {258 0 0 0-17051 {}} {258 0 0 0-17050 {}}} SUCCS {{128 0 0 0-17050 {}} {128 0 0 0-17051 {}} {128 0 0 0-17052 {}} {128 0 0 0-17053 {}} {259 0 0 0-17055 {}}} CYCLES {}}
set a(0-17055) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-144 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17054 {}}} SUCCS {{259 0 0 0-17056 {}} {258 0 0 0-17062 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17056) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-145 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17055 {}} {258 0 0 0-17040 {}}} SUCCS {{259 0 0 0-17057 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17057) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-146 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17056 {}} {128 0 0 0-17059 {}}} SUCCS {{258 0 0 0-17059 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17058) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-147 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17059 {}}} SUCCS {{259 0 0 0-17059 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17059) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-148 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17058 {}} {258 0 0 0-17057 {}}} SUCCS {{128 0 0 0-17057 {}} {128 0 0 0-17058 {}} {259 0 0 0-17060 {}}} CYCLES {}}
set a(0-17060) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-149 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17059 {}}} SUCCS {{259 0 3.000 0-17061 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-150 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17061 {}} {259 0 3.000 0-17060 {}} {256 0 0 0-17049 {}} {256 0 0 0-17040 {}} {258 0 3.000 0-17039 {}} {774 0 0 0-17068 {}}} SUCCS {{774 0 3.000 0-17040 {}} {774 0 3.000 0-17049 {}} {774 0 0 0-17061 {}} {258 0 0 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17062) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-151 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17055 {}}} SUCCS {{259 0 0 0-17063 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17063) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-152 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17062 {}} {258 0 0 0-17040 {}}} SUCCS {{259 0 0 0-17064 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17064) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-153 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17063 {}} {128 0 0 0-17066 {}}} SUCCS {{258 0 0 0-17066 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17065) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-154 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17066 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17066) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-155 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17065 {}} {258 0 0 0-17064 {}}} SUCCS {{128 0 0 0-17064 {}} {128 0 0 0-17065 {}} {259 0 0 0-17067 {}}} CYCLES {}}
set a(0-17067) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-156 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17066 {}}} SUCCS {{259 0 3.000 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17068) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-157 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17068 {}} {259 0 3.000 0-17067 {}} {258 0 0 0-17061 {}} {256 0 0 0-17049 {}} {258 0 3.000 0-17048 {}} {256 0 0 0-17040 {}}} SUCCS {{774 0 3.000 0-17040 {}} {774 0 3.000 0-17049 {}} {774 0 0 0-17061 {}} {774 0 0 0-17068 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17069) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17074 {}}} SUCCS {{259 0 0 0-17070 {}} {130 0 0 0-17073 {}} {256 0 0 0-17074 {}}} CYCLES {}}
set a(0-17070) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#2 TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-159 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17069 {}}} SUCCS {{259 0 0 0-17071 {}} {130 0 0 0-17073 {}}} CYCLES {}}
set a(0-17071) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-160 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17070 {}}} SUCCS {{259 0 0 0-17072 {}} {130 0 0 0-17073 {}} {258 0 0 0-17074 {}}} CYCLES {}}
set a(0-17072) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(10) TYPE READSLICE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-161 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17071 {}}} SUCCS {{259 0 0 0-17073 {}}} CYCLES {}}
set a(0-17073) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16928 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-162 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17072 {}} {130 0 0 0-17071 {}} {130 0 0 0-17070 {}} {130 0 0 0-17069 {}} {130 0 0 0-17068 {}} {130 0 0 0-17067 {}} {130 0 0 0-17065 {}} {130 0 0 0-17064 {}} {130 0 0 0-17063 {}} {130 0 0 0-17062 {}} {130 0 0 0-17061 {}} {130 0 0 0-17060 {}} {130 0 0 0-17058 {}} {130 0 0 0-17057 {}} {130 0 0 0-17056 {}} {130 0 0 0-17055 {}} {130 0 0 0-17053 {}} {130 0 0 0-17052 {}} {130 0 0 0-17051 {}} {130 0 0 0-17050 {}} {130 0 0 0-17049 {}} {130 0 0 0-17048 {}} {130 0 0 0-17047 {}} {130 0 0 0-17046 {}} {130 0 0 0-17045 {}} {130 0 0 0-17044 {}} {130 0 0 0-17043 {}} {130 0 0 0-17042 {}} {130 0 0 0-17041 {}} {130 0 0 0-17040 {}} {130 0 0 0-17039 {}} {130 0 0 0-17038 {}} {130 0 0 0-17037 {}} {130 0 0 0-17036 {}} {130 0 0 0-17035 {}} {130 0 0 0-17034 {}}} SUCCS {{129 0 0 0-17074 {}}} CYCLES {}}
set a(0-17074) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16928 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17074 {}} {129 0 0 0-17073 {}} {258 0 0 0-17071 {}} {256 0 0 0-17069 {}} {256 0 0 0-17046 {}} {256 0 0 0-17034 {}}} SUCCS {{774 0 0 0-17034 {}} {774 0 0 0-17046 {}} {774 0 0 0-17069 {}} {772 0 0 0-17074 {}}} CYCLES {}}
set a(0-16928) {CHI {0-17034 0-17035 0-17036 0-17037 0-17038 0-17039 0-17040 0-17041 0-17042 0-17043 0-17044 0-17045 0-17046 0-17047 0-17048 0-17049 0-17050 0-17051 0-17052 0-17053 0-17054 0-17055 0-17056 0-17057 0-17058 0-17059 0-17060 0-17061 0-17062 0-17063 0-17064 0-17065 0-17066 0-17067 0-17068 0-17069 0-17070 0-17071 0-17072 0-17073 0-17074} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-163 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17033 {}} {258 0 0 0-17032 {}} {258 0 0 0-17031 {}} {130 0 0 0-17030 {}} {130 0 0 0-17029 {}} {130 0 0 0-17028 {}} {130 0 0 0-17027 {}} {130 0 0 0-17026 {}} {64 0 0 0-17025 {}} {64 0 0 0-16927 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17033 {}} {131 0 0 0-17075 {}} {130 0 0 0-17076 {}} {130 0 0 0-17077 {}} {130 0 0 0-17078 {}} {130 0 0 0-17079 {}} {130 0 0 0-17080 {}} {130 0 0 0-17081 {}} {130 0 0 0-17082 {}} {130 0 0 0-17083 {}} {130 0 0 0-17084 {}} {64 0 0 0-16929 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17075) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-164 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17076 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17076) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-165 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-17075 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17077 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17077) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-166 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-17076 {}} {130 0 0 0-16928 {}}} SUCCS {{258 0 0 0-17081 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17078) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-167 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-16928 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17079 {}} {130 0 0 0-17084 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17079) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#8 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-168 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-17078 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17080 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17080) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-169 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-17079 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17081 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17081) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-170 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-17080 {}} {258 0 0 0-17077 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17082 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17082) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-171 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-17081 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17083 {}} {130 0 0 0-17084 {}}} CYCLES {}}
set a(0-17083) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-172 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-17082 {}} {130 0 0 0-16928 {}}} SUCCS {{259 0 0 0-17084 {}}} CYCLES {}}
set a(0-17084) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-173 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-17083 {}} {130 0 0 0-17082 {}} {130 0 0 0-17081 {}} {130 0 0 0-17080 {}} {130 0 0 0-17079 {}} {130 0 0 0-17078 {}} {130 0 0 0-17077 {}} {130 0 0 0-17076 {}} {130 0 0 0-17075 {}} {130 0 0 0-16928 {}}} SUCCS {{128 0 0 0-17094 {}} {64 0 0 0-16929 {}}} CYCLES {}}
set a(0-17085) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-174 LOC {1 0.118125 2 0.12343445 2 0.12343445 2 0.192184325 3 0.192184325} PREDS {{258 0 0 0-16958 {}}} SUCCS {{258 0 0 0-17089 {}} {130 0 0 0-16929 {}} {258 0 0 0-17338 {}} {258 0 0 0-17587 {}} {258 0 0 0-17835 {}}} CYCLES {}}
set a(0-17086) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-175 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17087 {}} {130 0 0 0-16929 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17087) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#9 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-176 LOC {0 1.0 2 0.0 2 0.0 3 0.19218444999999998} PREDS {{259 0 0 0-17086 {}}} SUCCS {{259 0 0 0-17088 {}} {130 0 0 0-16929 {}}} CYCLES {}}
set a(0-17088) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-177 LOC {0 1.0 2 0.19218444999999998 2 0.19218444999999998 3 0.19218444999999998} PREDS {{259 0 0 0-17087 {}}} SUCCS {{259 0 0 0-17089 {}} {130 0 0 0-16929 {}}} CYCLES {}}
set a(0-17089) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-178 LOC {1 0.18687499999999999 2 0.19218444999999998 2 0.19218444999999998 2 0.6562499275 3 0.6562499275} PREDS {{259 0 0 0-17088 {}} {258 0 0 0-17085 {}}} SUCCS {{259 0 0 0-17090 {}} {258 0 0 0-17092 {}} {130 0 0 0-16929 {}}} CYCLES {}}
set a(0-17090) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-179 LOC {1 0.6509406 2 0.6562500499999999 2 0.6562500499999999 3 0.6562500499999999} PREDS {{259 0 0 0-17089 {}}} SUCCS {{259 0 2.250 0-17091 {}} {130 0 0 0-16929 {}}} CYCLES {}}
set a(0-17091) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-180 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-17090 {}}} SUCCS {{258 0 0 0-16929 {}}} CYCLES {}}
set a(0-17092) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-181 LOC {1 0.6509406 2 0.6562500499999999 2 0.6562500499999999 3 0.6562500499999999} PREDS {{258 0 0 0-17089 {}}} SUCCS {{259 0 2.250 0-17093 {}} {130 0 0 0-16929 {}}} CYCLES {}}
set a(0-17093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-182 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-17092 {}}} SUCCS {{258 0 0 0-16929 {}}} CYCLES {}}
set a(0-17094) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-183 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-17084 {}} {772 0 0 0-16929 {}}} SUCCS {{259 0 0 0-16929 {}}} CYCLES {}}
set a(0-17095) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-17141 {}}} SUCCS {{259 0 0 0-17096 {}} {130 0 0 0-17140 {}} {256 0 0 0-17141 {}}} CYCLES {}}
set a(0-17096) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-1) TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-185 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17095 {}}} SUCCS {{258 0 0 0-17100 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17097) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-186 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-17098 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17098) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#10 TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-187 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17097 {}}} SUCCS {{259 0 0 0-17099 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17099) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-188 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-17098 {}}} SUCCS {{259 0 0 0-17100 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17100) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.02 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-189 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17099 {}} {258 0 0 0-17096 {}}} SUCCS {{258 0 0 0-17103 {}} {258 0 0 0-17127 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17101) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-190 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17141 {}}} SUCCS {{259 0 0 0-17102 {}} {130 0 0 0-17140 {}} {256 0 0 0-17141 {}}} CYCLES {}}
set a(0-17102) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0)#1 TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-191 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17101 {}}} SUCCS {{259 0 0 0-17103 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17103) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-192 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17102 {}} {258 0 0 0-17100 {}}} SUCCS {{259 0 3.000 0-17104 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17104) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-193 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17103 {}} {774 0 3.000 0-17135 {}} {774 0 3.000 0-17128 {}}} SUCCS {{258 0 0 0-17120 {}} {256 0 0 0-17128 {}} {258 0 0 0-17130 {}} {256 0 0 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17105) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17106 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17106) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#11 TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-195 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17105 {}}} SUCCS {{259 0 0 0-17107 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17107) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-196 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17106 {}}} SUCCS {{258 0 0 0-17109 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17108) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-197 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17109 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17109) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-198 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17108 {}} {258 0 0 0-17107 {}}} SUCCS {{258 0 0 0-17112 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17110) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17141 {}}} SUCCS {{259 0 0 0-17111 {}} {130 0 0 0-17140 {}} {256 0 0 0-17141 {}}} CYCLES {}}
set a(0-17111) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0) TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-200 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17110 {}}} SUCCS {{259 0 0 0-17112 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17112) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-201 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17111 {}} {258 0 0 0-17109 {}}} SUCCS {{259 0 3.000 0-17113 {}} {258 0 3.000 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-202 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17112 {}} {774 0 3.000 0-17135 {}} {774 0 3.000 0-17128 {}}} SUCCS {{259 0 0 0-17114 {}} {256 0 0 0-17128 {}} {256 0 0 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17114) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-203 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17113 {}} {128 0 0 0-17118 {}}} SUCCS {{258 0 0 0-17118 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17115) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-204 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17118 {}}} SUCCS {{258 0 0 0-17118 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17116) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-205 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17118 {}}} SUCCS {{258 0 0 0-17118 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17117) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-206 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17118 {}}} SUCCS {{259 0 0 0-17118 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17118) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-207 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17117 {}} {258 0 0 0-17116 {}} {258 0 0 0-17115 {}} {258 0 0 0-17114 {}}} SUCCS {{128 0 0 0-17114 {}} {128 0 0 0-17115 {}} {128 0 0 0-17116 {}} {128 0 0 0-17117 {}} {259 0 0 0-17119 {}}} CYCLES {}}
set a(0-17119) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-208 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17118 {}}} SUCCS {{259 0 0 0-17120 {}} {258 0 0 0-17129 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17120) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-209 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17119 {}} {258 0 0 0-17104 {}}} SUCCS {{259 0 0 0-17121 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17121) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-210 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17120 {}} {128 0 0 0-17123 {}}} SUCCS {{258 0 0 0-17123 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17122) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-211 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17123 {}}} SUCCS {{259 0 0 0-17123 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17123) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-212 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17122 {}} {258 0 0 0-17121 {}}} SUCCS {{128 0 0 0-17121 {}} {128 0 0 0-17122 {}} {259 0 0 0-17124 {}}} CYCLES {}}
set a(0-17124) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-213 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17123 {}}} SUCCS {{258 0 3.000 0-17128 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17125) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-214 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17141 {}}} SUCCS {{259 0 0 0-17126 {}} {130 0 0 0-17140 {}} {256 0 0 0-17141 {}}} CYCLES {}}
set a(0-17126) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0) TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-215 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17125 {}}} SUCCS {{259 0 0 0-17127 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17127) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-216 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17126 {}} {258 0 0 0-17100 {}}} SUCCS {{259 0 3.000 0-17128 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-217 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17128 {}} {259 0 3.000 0-17127 {}} {258 0 3.000 0-17124 {}} {256 0 0 0-17113 {}} {256 0 0 0-17104 {}} {774 0 0 0-17135 {}}} SUCCS {{774 0 3.000 0-17104 {}} {774 0 3.000 0-17113 {}} {774 0 0 0-17128 {}} {258 0 0 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17129) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-218 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17119 {}}} SUCCS {{259 0 0 0-17130 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17130) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-219 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17129 {}} {258 0 0 0-17104 {}}} SUCCS {{259 0 0 0-17131 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17131) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-220 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17130 {}} {128 0 0 0-17133 {}}} SUCCS {{258 0 0 0-17133 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17132) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-221 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17133 {}}} SUCCS {{259 0 0 0-17133 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17133) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-222 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17132 {}} {258 0 0 0-17131 {}}} SUCCS {{128 0 0 0-17131 {}} {128 0 0 0-17132 {}} {259 0 0 0-17134 {}}} CYCLES {}}
set a(0-17134) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-223 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17133 {}}} SUCCS {{259 0 3.000 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17135) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-224 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17135 {}} {259 0 3.000 0-17134 {}} {258 0 0 0-17128 {}} {256 0 0 0-17113 {}} {258 0 3.000 0-17112 {}} {256 0 0 0-17104 {}}} SUCCS {{774 0 3.000 0-17104 {}} {774 0 3.000 0-17113 {}} {774 0 0 0-17128 {}} {774 0 0 0-17135 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17136) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-225 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17141 {}}} SUCCS {{259 0 0 0-17137 {}} {130 0 0 0-17140 {}} {256 0 0 0-17141 {}}} CYCLES {}}
set a(0-17137) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0)#1 TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-226 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17136 {}}} SUCCS {{259 0 0 0-17138 {}} {130 0 0 0-17140 {}}} CYCLES {}}
set a(0-17138) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-227 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17137 {}}} SUCCS {{259 0 0 0-17139 {}} {130 0 0 0-17140 {}} {258 0 0 0-17141 {}}} CYCLES {}}
set a(0-17139) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(10) TYPE READSLICE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-228 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17138 {}}} SUCCS {{259 0 0 0-17140 {}}} CYCLES {}}
set a(0-17140) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16929 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-229 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17139 {}} {130 0 0 0-17138 {}} {130 0 0 0-17137 {}} {130 0 0 0-17136 {}} {130 0 0 0-17135 {}} {130 0 0 0-17134 {}} {130 0 0 0-17132 {}} {130 0 0 0-17131 {}} {130 0 0 0-17130 {}} {130 0 0 0-17129 {}} {130 0 0 0-17128 {}} {130 0 0 0-17127 {}} {130 0 0 0-17126 {}} {130 0 0 0-17125 {}} {130 0 0 0-17124 {}} {130 0 0 0-17122 {}} {130 0 0 0-17121 {}} {130 0 0 0-17120 {}} {130 0 0 0-17119 {}} {130 0 0 0-17117 {}} {130 0 0 0-17116 {}} {130 0 0 0-17115 {}} {130 0 0 0-17114 {}} {130 0 0 0-17113 {}} {130 0 0 0-17112 {}} {130 0 0 0-17111 {}} {130 0 0 0-17110 {}} {130 0 0 0-17109 {}} {130 0 0 0-17108 {}} {130 0 0 0-17107 {}} {130 0 0 0-17106 {}} {130 0 0 0-17105 {}} {130 0 0 0-17104 {}} {130 0 0 0-17103 {}} {130 0 0 0-17102 {}} {130 0 0 0-17101 {}} {130 0 0 0-17100 {}} {130 0 0 0-17099 {}} {130 0 0 0-17098 {}} {130 0 0 0-17097 {}} {130 0 0 0-17096 {}} {130 0 0 0-17095 {}}} SUCCS {{129 0 0 0-17141 {}}} CYCLES {}}
set a(0-17141) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16929 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17141 {}} {129 0 0 0-17140 {}} {258 0 0 0-17138 {}} {256 0 0 0-17136 {}} {256 0 0 0-17125 {}} {256 0 0 0-17110 {}} {256 0 0 0-17101 {}} {256 0 0 0-17095 {}}} SUCCS {{774 0 0 0-17095 {}} {774 0 0 0-17101 {}} {774 0 0 0-17110 {}} {774 0 0 0-17125 {}} {774 0 0 0-17136 {}} {772 0 0 0-17141 {}}} CYCLES {}}
set a(0-16929) {CHI {0-17095 0-17096 0-17097 0-17098 0-17099 0-17100 0-17101 0-17102 0-17103 0-17104 0-17105 0-17106 0-17107 0-17108 0-17109 0-17110 0-17111 0-17112 0-17113 0-17114 0-17115 0-17116 0-17117 0-17118 0-17119 0-17120 0-17121 0-17122 0-17123 0-17124 0-17125 0-17126 0-17127 0-17128 0-17129 0-17130 0-17131 0-17132 0-17133 0-17134 0-17135 0-17136 0-17137 0-17138 0-17139 0-17140 0-17141} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-230 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-17094 {}} {258 0 0 0-17093 {}} {130 0 0 0-17092 {}} {258 0 0 0-17091 {}} {130 0 0 0-17090 {}} {130 0 0 0-17089 {}} {130 0 0 0-17088 {}} {130 0 0 0-17087 {}} {130 0 0 0-17086 {}} {130 0 0 0-17085 {}} {64 0 0 0-17084 {}} {64 0 0 0-16928 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17094 {}} {131 0 0 0-17142 {}} {130 0 0 0-17143 {}} {130 0 0 0-17144 {}} {130 0 0 0-17145 {}} {130 0 0 0-17146 {}} {130 0 0 0-17147 {}} {130 0 0 0-17148 {}} {130 0 0 0-17149 {}} {130 0 0 0-17150 {}} {130 0 0 0-17151 {}} {64 0 0 0-16930 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17142) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-231 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17143 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17143) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-232 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-17142 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17144 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17144) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-233 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-17143 {}} {130 0 0 0-16929 {}}} SUCCS {{258 0 0 0-17148 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17145) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-234 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-16929 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17146 {}} {130 0 0 0-17151 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17146) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#13 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-235 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-17145 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17147 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17147) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-236 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-17146 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17148 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17148) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-237 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-17147 {}} {258 0 0 0-17144 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17149 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17149) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-238 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17148 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17150 {}} {130 0 0 0-17151 {}}} CYCLES {}}
set a(0-17150) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-239 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17149 {}} {130 0 0 0-16929 {}}} SUCCS {{259 0 0 0-17151 {}}} CYCLES {}}
set a(0-17151) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-240 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17150 {}} {130 0 0 0-17149 {}} {130 0 0 0-17148 {}} {130 0 0 0-17147 {}} {130 0 0 0-17146 {}} {130 0 0 0-17145 {}} {130 0 0 0-17144 {}} {130 0 0 0-17143 {}} {130 0 0 0-17142 {}} {130 0 0 0-16929 {}}} SUCCS {{128 0 0 0-17158 {}} {64 0 0 0-16930 {}}} CYCLES {}}
set a(0-17152) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-241 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17153 {}} {130 0 0 0-16930 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17153) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#3 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-242 LOC {0 1.0 3 0.0 3 0.0 4 0.19218444999999998} PREDS {{259 0 0 0-17152 {}}} SUCCS {{259 0 0 0-17154 {}} {130 0 0 0-16930 {}}} CYCLES {}}
set a(0-17154) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-243 LOC {0 1.0 3 0.19218444999999998 3 0.19218444999999998 4 0.19218444999999998} PREDS {{259 0 0 0-17153 {}}} SUCCS {{259 0 0 0-17155 {}} {130 0 0 0-16930 {}}} CYCLES {}}
set a(0-17155) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-244 LOC {1 0.18687499999999999 3 0.19218444999999998 3 0.19218444999999998 3 0.6562499275 4 0.6562499275} PREDS {{259 0 0 0-17154 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17156 {}} {258 0 2.250 0-17157 {}} {130 0 0 0-16930 {}}} CYCLES {}}
set a(0-17156) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-245 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 2.250 0-17155 {}}} SUCCS {{258 0 0 0-16930 {}}} CYCLES {}}
set a(0-17157) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-246 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 2.250 0-17155 {}}} SUCCS {{258 0 0 0-16930 {}}} CYCLES {}}
set a(0-17158) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-247 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-17151 {}} {772 0 0 0-16930 {}}} SUCCS {{259 0 0 0-16930 {}}} CYCLES {}}
set a(0-17159) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-248 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17199 {}}} SUCCS {{259 0 0 0-17160 {}} {130 0 0 0-17198 {}} {256 0 0 0-17199 {}}} CYCLES {}}
set a(0-17160) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0) TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-249 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17159 {}}} SUCCS {{258 0 0 0-17164 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17161) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17162 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17162) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#14 TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-251 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17161 {}}} SUCCS {{259 0 0 0-17163 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17163) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-252 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17162 {}}} SUCCS {{259 0 0 0-17164 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17164) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-253 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17163 {}} {258 0 0 0-17160 {}}} SUCCS {{259 0 3.000 0-17165 {}} {258 0 3.000 0-17186 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17165) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-254 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17164 {}} {774 0 3.000 0-17193 {}} {774 0 3.000 0-17186 {}}} SUCCS {{258 0 0 0-17181 {}} {256 0 0 0-17186 {}} {258 0 0 0-17188 {}} {256 0 0 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17166) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-255 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17167 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17167) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#15 TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-256 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17166 {}}} SUCCS {{259 0 0 0-17168 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17168) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-257 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17167 {}}} SUCCS {{258 0 0 0-17170 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17169) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-258 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17170 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17170) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.03 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-259 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17169 {}} {258 0 0 0-17168 {}}} SUCCS {{258 0 0 0-17173 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17171) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-260 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17199 {}}} SUCCS {{259 0 0 0-17172 {}} {130 0 0 0-17198 {}} {256 0 0 0-17199 {}}} CYCLES {}}
set a(0-17172) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#1 TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-261 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17171 {}}} SUCCS {{259 0 0 0-17173 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17173) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-262 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17172 {}} {258 0 0 0-17170 {}}} SUCCS {{259 0 3.000 0-17174 {}} {258 0 3.000 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17174) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-263 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17173 {}} {774 0 3.000 0-17193 {}} {774 0 3.000 0-17186 {}}} SUCCS {{259 0 0 0-17175 {}} {256 0 0 0-17186 {}} {256 0 0 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17175) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-264 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17174 {}} {128 0 0 0-17179 {}}} SUCCS {{258 0 0 0-17179 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17176) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-265 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17179 {}}} SUCCS {{258 0 0 0-17179 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17177) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-266 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17179 {}}} SUCCS {{258 0 0 0-17179 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17178) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-267 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17179 {}}} SUCCS {{259 0 0 0-17179 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17179) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-268 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17178 {}} {258 0 0 0-17177 {}} {258 0 0 0-17176 {}} {258 0 0 0-17175 {}}} SUCCS {{128 0 0 0-17175 {}} {128 0 0 0-17176 {}} {128 0 0 0-17177 {}} {128 0 0 0-17178 {}} {259 0 0 0-17180 {}}} CYCLES {}}
set a(0-17180) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-269 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17179 {}}} SUCCS {{259 0 0 0-17181 {}} {258 0 0 0-17187 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17181) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-270 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17180 {}} {258 0 0 0-17165 {}}} SUCCS {{259 0 0 0-17182 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17182) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-271 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17181 {}} {128 0 0 0-17184 {}}} SUCCS {{258 0 0 0-17184 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17183) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-272 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17184 {}}} SUCCS {{259 0 0 0-17184 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17184) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-273 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17183 {}} {258 0 0 0-17182 {}}} SUCCS {{128 0 0 0-17182 {}} {128 0 0 0-17183 {}} {259 0 0 0-17185 {}}} CYCLES {}}
set a(0-17185) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-274 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17184 {}}} SUCCS {{259 0 3.000 0-17186 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17186) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-275 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17186 {}} {259 0 3.000 0-17185 {}} {256 0 0 0-17174 {}} {256 0 0 0-17165 {}} {258 0 3.000 0-17164 {}} {774 0 0 0-17193 {}}} SUCCS {{774 0 3.000 0-17165 {}} {774 0 3.000 0-17174 {}} {774 0 0 0-17186 {}} {258 0 0 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17187) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-276 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17180 {}}} SUCCS {{259 0 0 0-17188 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17188) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-277 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17187 {}} {258 0 0 0-17165 {}}} SUCCS {{259 0 0 0-17189 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17189) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-278 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17188 {}} {128 0 0 0-17191 {}}} SUCCS {{258 0 0 0-17191 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17190) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-279 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17191 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17191) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-280 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17190 {}} {258 0 0 0-17189 {}}} SUCCS {{128 0 0 0-17189 {}} {128 0 0 0-17190 {}} {259 0 0 0-17192 {}}} CYCLES {}}
set a(0-17192) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-281 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17191 {}}} SUCCS {{259 0 3.000 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17193) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-282 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17193 {}} {259 0 3.000 0-17192 {}} {258 0 0 0-17186 {}} {256 0 0 0-17174 {}} {258 0 3.000 0-17173 {}} {256 0 0 0-17165 {}}} SUCCS {{774 0 3.000 0-17165 {}} {774 0 3.000 0-17174 {}} {774 0 0 0-17186 {}} {774 0 0 0-17193 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17194) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-283 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17199 {}}} SUCCS {{259 0 0 0-17195 {}} {130 0 0 0-17198 {}} {256 0 0 0-17199 {}}} CYCLES {}}
set a(0-17195) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#2 TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-284 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17194 {}}} SUCCS {{259 0 0 0-17196 {}} {130 0 0 0-17198 {}}} CYCLES {}}
set a(0-17196) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-285 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17195 {}}} SUCCS {{259 0 0 0-17197 {}} {130 0 0 0-17198 {}} {258 0 0 0-17199 {}}} CYCLES {}}
set a(0-17197) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(10) TYPE READSLICE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-286 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17196 {}}} SUCCS {{259 0 0 0-17198 {}}} CYCLES {}}
set a(0-17198) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16930 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-287 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17197 {}} {130 0 0 0-17196 {}} {130 0 0 0-17195 {}} {130 0 0 0-17194 {}} {130 0 0 0-17193 {}} {130 0 0 0-17192 {}} {130 0 0 0-17190 {}} {130 0 0 0-17189 {}} {130 0 0 0-17188 {}} {130 0 0 0-17187 {}} {130 0 0 0-17186 {}} {130 0 0 0-17185 {}} {130 0 0 0-17183 {}} {130 0 0 0-17182 {}} {130 0 0 0-17181 {}} {130 0 0 0-17180 {}} {130 0 0 0-17178 {}} {130 0 0 0-17177 {}} {130 0 0 0-17176 {}} {130 0 0 0-17175 {}} {130 0 0 0-17174 {}} {130 0 0 0-17173 {}} {130 0 0 0-17172 {}} {130 0 0 0-17171 {}} {130 0 0 0-17170 {}} {130 0 0 0-17169 {}} {130 0 0 0-17168 {}} {130 0 0 0-17167 {}} {130 0 0 0-17166 {}} {130 0 0 0-17165 {}} {130 0 0 0-17164 {}} {130 0 0 0-17163 {}} {130 0 0 0-17162 {}} {130 0 0 0-17161 {}} {130 0 0 0-17160 {}} {130 0 0 0-17159 {}}} SUCCS {{129 0 0 0-17199 {}}} CYCLES {}}
set a(0-17199) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16930 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17199 {}} {129 0 0 0-17198 {}} {258 0 0 0-17196 {}} {256 0 0 0-17194 {}} {256 0 0 0-17171 {}} {256 0 0 0-17159 {}}} SUCCS {{774 0 0 0-17159 {}} {774 0 0 0-17171 {}} {774 0 0 0-17194 {}} {772 0 0 0-17199 {}}} CYCLES {}}
set a(0-16930) {CHI {0-17159 0-17160 0-17161 0-17162 0-17163 0-17164 0-17165 0-17166 0-17167 0-17168 0-17169 0-17170 0-17171 0-17172 0-17173 0-17174 0-17175 0-17176 0-17177 0-17178 0-17179 0-17180 0-17181 0-17182 0-17183 0-17184 0-17185 0-17186 0-17187 0-17188 0-17189 0-17190 0-17191 0-17192 0-17193 0-17194 0-17195 0-17196 0-17197 0-17198 0-17199} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-288 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17158 {}} {258 0 0 0-17157 {}} {258 0 0 0-17156 {}} {130 0 0 0-17155 {}} {130 0 0 0-17154 {}} {130 0 0 0-17153 {}} {130 0 0 0-17152 {}} {64 0 0 0-17151 {}} {64 0 0 0-16929 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17158 {}} {131 0 0 0-17200 {}} {130 0 0 0-17201 {}} {130 0 0 0-17202 {}} {130 0 0 0-17203 {}} {130 0 0 0-17204 {}} {130 0 0 0-17205 {}} {130 0 0 0-17206 {}} {130 0 0 0-17207 {}} {130 0 0 0-17208 {}} {130 0 0 0-17209 {}} {64 0 0 0-16931 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17200) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-289 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17201 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17201) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-290 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-17200 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17202 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17202) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-291 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-17201 {}} {130 0 0 0-16930 {}}} SUCCS {{258 0 0 0-17206 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17203) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-292 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-16930 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17204 {}} {130 0 0 0-17209 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17204) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#16 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-293 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-17203 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17205 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17205) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-294 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-17204 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17206 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17206) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-295 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-17205 {}} {258 0 0 0-17202 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17207 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17207) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-296 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17206 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17208 {}} {130 0 0 0-17209 {}}} CYCLES {}}
set a(0-17208) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-297 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17207 {}} {130 0 0 0-16930 {}}} SUCCS {{259 0 0 0-17209 {}}} CYCLES {}}
set a(0-17209) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-298 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17208 {}} {130 0 0 0-17207 {}} {130 0 0 0-17206 {}} {130 0 0 0-17205 {}} {130 0 0 0-17204 {}} {130 0 0 0-17203 {}} {130 0 0 0-17202 {}} {130 0 0 0-17201 {}} {130 0 0 0-17200 {}} {130 0 0 0-16930 {}}} SUCCS {{128 0 0 0-17219 {}} {64 0 0 0-16931 {}}} CYCLES {}}
set a(0-17210) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-299 LOC {1 0.118125 3 0.9312499999999999 3 0.9312499999999999 3 0.9999998749999999 5 0.192184325} PREDS {{258 0 0 0-16958 {}}} SUCCS {{258 0 0 0-17214 {}} {130 0 0 0-16931 {}} {258 0 0 0-17711 {}}} CYCLES {}}
set a(0-17211) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-300 LOC {0 1.0 4 0.0 4 0.0 4 0.0 5 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17212 {}} {130 0 0 0-16931 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17212) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#17 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-301 LOC {0 1.0 4 0.0 4 0.0 5 0.19218444999999998} PREDS {{259 0 0 0-17211 {}}} SUCCS {{259 0 0 0-17213 {}} {130 0 0 0-16931 {}}} CYCLES {}}
set a(0-17213) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-302 LOC {0 1.0 4 0.19218444999999998 4 0.19218444999999998 5 0.19218444999999998} PREDS {{259 0 0 0-17212 {}}} SUCCS {{259 0 0 0-17214 {}} {130 0 0 0-16931 {}}} CYCLES {}}
set a(0-17214) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-303 LOC {1 0.18687499999999999 4 0.19218444999999998 4 0.19218444999999998 4 0.6562499275 5 0.6562499275} PREDS {{259 0 0 0-17213 {}} {258 0 0 0-17210 {}}} SUCCS {{259 0 0 0-17215 {}} {258 0 0 0-17217 {}} {130 0 0 0-16931 {}}} CYCLES {}}
set a(0-17215) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#32 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-304 LOC {1 0.6509406 4 0.6562500499999999 4 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-17214 {}}} SUCCS {{259 0 2.250 0-17216 {}} {130 0 0 0-16931 {}}} CYCLES {}}
set a(0-17216) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-305 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-17215 {}}} SUCCS {{258 0 0 0-16931 {}}} CYCLES {}}
set a(0-17217) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-306 LOC {1 0.6509406 4 0.6562500499999999 4 0.6562500499999999 5 0.6562500499999999} PREDS {{258 0 0 0-17214 {}}} SUCCS {{259 0 2.250 0-17218 {}} {130 0 0 0-16931 {}}} CYCLES {}}
set a(0-17218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-307 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-17217 {}}} SUCCS {{258 0 0 0-16931 {}}} CYCLES {}}
set a(0-17219) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-308 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-17209 {}} {772 0 0 0-16931 {}}} SUCCS {{259 0 0 0-16931 {}}} CYCLES {}}
set a(0-17220) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{774 0 0 0-17266 {}}} SUCCS {{259 0 0 0-17221 {}} {130 0 0 0-17265 {}} {256 0 0 0-17266 {}}} CYCLES {}}
set a(0-17221) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-2) TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-310 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-17220 {}}} SUCCS {{258 0 0 0-17225 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17222) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-17223 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17223) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#18 TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-312 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-17222 {}}} SUCCS {{259 0 0 0-17224 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17224) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-313 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 5 0.43687499999999996} PREDS {{259 0 0 0-17223 {}}} SUCCS {{259 0 0 0-17225 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17225) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.01 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-314 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17224 {}} {258 0 0 0-17221 {}}} SUCCS {{258 0 0 0-17228 {}} {258 0 0 0-17252 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17226) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-315 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17266 {}}} SUCCS {{259 0 0 0-17227 {}} {130 0 0 0-17265 {}} {256 0 0 0-17266 {}}} CYCLES {}}
set a(0-17227) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0)#1 TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-316 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17226 {}}} SUCCS {{259 0 0 0-17228 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17228) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-317 LOC {1 0.125625 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17227 {}} {258 0 0 0-17225 {}}} SUCCS {{259 0 3.000 0-17229 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17229) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-318 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17228 {}} {774 0 3.000 0-17260 {}} {774 0 3.000 0-17253 {}}} SUCCS {{258 0 0 0-17245 {}} {256 0 0 0-17253 {}} {258 0 0 0-17255 {}} {256 0 0 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17230) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17231 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17231) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#19 TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-320 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17230 {}}} SUCCS {{259 0 0 0-17232 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17232) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-321 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17231 {}}} SUCCS {{258 0 0 0-17234 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17233) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-322 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17234 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17234) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.03 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-323 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17233 {}} {258 0 0 0-17232 {}}} SUCCS {{258 0 0 0-17237 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17235) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-324 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17266 {}}} SUCCS {{259 0 0 0-17236 {}} {130 0 0 0-17265 {}} {256 0 0 0-17266 {}}} CYCLES {}}
set a(0-17236) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0) TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-325 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17235 {}}} SUCCS {{259 0 0 0-17237 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17237) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-326 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17236 {}} {258 0 0 0-17234 {}}} SUCCS {{259 0 3.000 0-17238 {}} {258 0 3.000 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-327 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17237 {}} {774 0 3.000 0-17260 {}} {774 0 3.000 0-17253 {}}} SUCCS {{259 0 0 0-17239 {}} {256 0 0 0-17253 {}} {256 0 0 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17239) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-328 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17238 {}} {128 0 0 0-17243 {}}} SUCCS {{258 0 0 0-17243 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17240) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-329 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17243 {}}} SUCCS {{258 0 0 0-17243 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17241) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-330 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17243 {}}} SUCCS {{258 0 0 0-17243 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17242) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-331 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17243 {}}} SUCCS {{259 0 0 0-17243 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17243) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-332 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17242 {}} {258 0 0 0-17241 {}} {258 0 0 0-17240 {}} {258 0 0 0-17239 {}}} SUCCS {{128 0 0 0-17239 {}} {128 0 0 0-17240 {}} {128 0 0 0-17241 {}} {128 0 0 0-17242 {}} {259 0 0 0-17244 {}}} CYCLES {}}
set a(0-17244) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-333 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17243 {}}} SUCCS {{259 0 0 0-17245 {}} {258 0 0 0-17254 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17245) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-334 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17244 {}} {258 0 0 0-17229 {}}} SUCCS {{259 0 0 0-17246 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17246) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-335 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17245 {}} {128 0 0 0-17248 {}}} SUCCS {{258 0 0 0-17248 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17247) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-336 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17248 {}}} SUCCS {{259 0 0 0-17248 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17248) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-337 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17247 {}} {258 0 0 0-17246 {}}} SUCCS {{128 0 0 0-17246 {}} {128 0 0 0-17247 {}} {259 0 0 0-17249 {}}} CYCLES {}}
set a(0-17249) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-338 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17248 {}}} SUCCS {{258 0 3.000 0-17253 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17250) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-339 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17266 {}}} SUCCS {{259 0 0 0-17251 {}} {130 0 0 0-17265 {}} {256 0 0 0-17266 {}}} CYCLES {}}
set a(0-17251) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0) TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-340 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17250 {}}} SUCCS {{259 0 0 0-17252 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17252) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-341 LOC {1 0.125625 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17251 {}} {258 0 0 0-17225 {}}} SUCCS {{259 0 3.000 0-17253 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-342 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17253 {}} {259 0 3.000 0-17252 {}} {258 0 3.000 0-17249 {}} {256 0 0 0-17238 {}} {256 0 0 0-17229 {}} {774 0 0 0-17260 {}}} SUCCS {{774 0 3.000 0-17229 {}} {774 0 3.000 0-17238 {}} {774 0 0 0-17253 {}} {258 0 0 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17254) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-343 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17244 {}}} SUCCS {{259 0 0 0-17255 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17255) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-344 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17254 {}} {258 0 0 0-17229 {}}} SUCCS {{259 0 0 0-17256 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17256) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-345 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17255 {}} {128 0 0 0-17258 {}}} SUCCS {{258 0 0 0-17258 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17257) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-346 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17258 {}}} SUCCS {{259 0 0 0-17258 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17258) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-347 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17257 {}} {258 0 0 0-17256 {}}} SUCCS {{128 0 0 0-17256 {}} {128 0 0 0-17257 {}} {259 0 0 0-17259 {}}} CYCLES {}}
set a(0-17259) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-348 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17258 {}}} SUCCS {{259 0 3.000 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-349 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17260 {}} {259 0 3.000 0-17259 {}} {258 0 0 0-17253 {}} {256 0 0 0-17238 {}} {258 0 3.000 0-17237 {}} {256 0 0 0-17229 {}}} SUCCS {{774 0 3.000 0-17229 {}} {774 0 3.000 0-17238 {}} {774 0 0 0-17253 {}} {774 0 0 0-17260 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17261) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-350 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17266 {}}} SUCCS {{259 0 0 0-17262 {}} {130 0 0 0-17265 {}} {256 0 0 0-17266 {}}} CYCLES {}}
set a(0-17262) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0)#1 TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-351 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17261 {}}} SUCCS {{259 0 0 0-17263 {}} {130 0 0 0-17265 {}}} CYCLES {}}
set a(0-17263) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-352 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17262 {}}} SUCCS {{259 0 0 0-17264 {}} {130 0 0 0-17265 {}} {258 0 0 0-17266 {}}} CYCLES {}}
set a(0-17264) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(10) TYPE READSLICE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-353 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17263 {}}} SUCCS {{259 0 0 0-17265 {}}} CYCLES {}}
set a(0-17265) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16931 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-354 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17264 {}} {130 0 0 0-17263 {}} {130 0 0 0-17262 {}} {130 0 0 0-17261 {}} {130 0 0 0-17260 {}} {130 0 0 0-17259 {}} {130 0 0 0-17257 {}} {130 0 0 0-17256 {}} {130 0 0 0-17255 {}} {130 0 0 0-17254 {}} {130 0 0 0-17253 {}} {130 0 0 0-17252 {}} {130 0 0 0-17251 {}} {130 0 0 0-17250 {}} {130 0 0 0-17249 {}} {130 0 0 0-17247 {}} {130 0 0 0-17246 {}} {130 0 0 0-17245 {}} {130 0 0 0-17244 {}} {130 0 0 0-17242 {}} {130 0 0 0-17241 {}} {130 0 0 0-17240 {}} {130 0 0 0-17239 {}} {130 0 0 0-17238 {}} {130 0 0 0-17237 {}} {130 0 0 0-17236 {}} {130 0 0 0-17235 {}} {130 0 0 0-17234 {}} {130 0 0 0-17233 {}} {130 0 0 0-17232 {}} {130 0 0 0-17231 {}} {130 0 0 0-17230 {}} {130 0 0 0-17229 {}} {130 0 0 0-17228 {}} {130 0 0 0-17227 {}} {130 0 0 0-17226 {}} {130 0 0 0-17225 {}} {130 0 0 0-17224 {}} {130 0 0 0-17223 {}} {130 0 0 0-17222 {}} {130 0 0 0-17221 {}} {130 0 0 0-17220 {}}} SUCCS {{129 0 0 0-17266 {}}} CYCLES {}}
set a(0-17266) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16931 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17266 {}} {129 0 0 0-17265 {}} {258 0 0 0-17263 {}} {256 0 0 0-17261 {}} {256 0 0 0-17250 {}} {256 0 0 0-17235 {}} {256 0 0 0-17226 {}} {256 0 0 0-17220 {}}} SUCCS {{774 0 0 0-17220 {}} {774 0 0 0-17226 {}} {774 0 0 0-17235 {}} {774 0 0 0-17250 {}} {774 0 0 0-17261 {}} {772 0 0 0-17266 {}}} CYCLES {}}
set a(0-16931) {CHI {0-17220 0-17221 0-17222 0-17223 0-17224 0-17225 0-17226 0-17227 0-17228 0-17229 0-17230 0-17231 0-17232 0-17233 0-17234 0-17235 0-17236 0-17237 0-17238 0-17239 0-17240 0-17241 0-17242 0-17243 0-17244 0-17245 0-17246 0-17247 0-17248 0-17249 0-17250 0-17251 0-17252 0-17253 0-17254 0-17255 0-17256 0-17257 0-17258 0-17259 0-17260 0-17261 0-17262 0-17263 0-17264 0-17265 0-17266} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-355 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17219 {}} {258 0 0 0-17218 {}} {130 0 0 0-17217 {}} {258 0 0 0-17216 {}} {130 0 0 0-17215 {}} {130 0 0 0-17214 {}} {130 0 0 0-17213 {}} {130 0 0 0-17212 {}} {130 0 0 0-17211 {}} {130 0 0 0-17210 {}} {64 0 0 0-17209 {}} {64 0 0 0-16930 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17219 {}} {131 0 0 0-17267 {}} {130 0 0 0-17268 {}} {130 0 0 0-17269 {}} {130 0 0 0-17270 {}} {130 0 0 0-17271 {}} {130 0 0 0-17272 {}} {130 0 0 0-17273 {}} {130 0 0 0-17274 {}} {130 0 0 0-17275 {}} {130 0 0 0-17276 {}} {64 0 0 0-16932 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17267) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-356 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17268 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17268) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-357 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17267 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17269 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17269) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-358 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17268 {}} {130 0 0 0-16931 {}}} SUCCS {{258 0 0 0-17273 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17270) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-359 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-16931 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17271 {}} {130 0 0 0-17276 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17271) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#20 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-360 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17270 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17272 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17272) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-361 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17271 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17273 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17273) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-362 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17272 {}} {258 0 0 0-17269 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17274 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17274) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-363 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17273 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17275 {}} {130 0 0 0-17276 {}}} CYCLES {}}
set a(0-17275) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-364 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17274 {}} {130 0 0 0-16931 {}}} SUCCS {{259 0 0 0-17276 {}}} CYCLES {}}
set a(0-17276) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-365 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17275 {}} {130 0 0 0-17274 {}} {130 0 0 0-17273 {}} {130 0 0 0-17272 {}} {130 0 0 0-17271 {}} {130 0 0 0-17270 {}} {130 0 0 0-17269 {}} {130 0 0 0-17268 {}} {130 0 0 0-17267 {}} {130 0 0 0-16931 {}}} SUCCS {{128 0 0 0-17283 {}} {64 0 0 0-16932 {}}} CYCLES {}}
set a(0-17277) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-366 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17278 {}} {130 0 0 0-16932 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17278) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#21 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-367 LOC {0 1.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{259 0 0 0-17277 {}}} SUCCS {{259 0 0 0-17279 {}} {130 0 0 0-16932 {}}} CYCLES {}}
set a(0-17279) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-368 LOC {0 1.0 5 0.19218444999999998 5 0.19218444999999998 6 0.19218444999999998} PREDS {{259 0 0 0-17278 {}}} SUCCS {{259 0 0 0-17280 {}} {130 0 0 0-16932 {}}} CYCLES {}}
set a(0-17280) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-369 LOC {1 0.18687499999999999 5 0.19218444999999998 5 0.19218444999999998 5 0.6562499275 6 0.6562499275} PREDS {{259 0 0 0-17279 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17281 {}} {258 0 2.250 0-17282 {}} {130 0 0 0-16932 {}}} CYCLES {}}
set a(0-17281) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-370 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 2.250 0-17280 {}}} SUCCS {{258 0 0 0-16932 {}}} CYCLES {}}
set a(0-17282) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-371 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 2.250 0-17280 {}}} SUCCS {{258 0 0 0-16932 {}}} CYCLES {}}
set a(0-17283) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-372 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-17276 {}} {772 0 0 0-16932 {}}} SUCCS {{259 0 0 0-16932 {}}} CYCLES {}}
set a(0-17284) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17324 {}}} SUCCS {{259 0 0 0-17285 {}} {130 0 0 0-17323 {}} {256 0 0 0-17324 {}}} CYCLES {}}
set a(0-17285) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0) TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-374 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17284 {}}} SUCCS {{258 0 0 0-17289 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17286) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-375 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17287 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17287) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#22 TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-376 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17286 {}}} SUCCS {{259 0 0 0-17288 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17288) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-377 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17287 {}}} SUCCS {{259 0 0 0-17289 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17289) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-378 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17288 {}} {258 0 0 0-17285 {}}} SUCCS {{259 0 3.000 0-17290 {}} {258 0 3.000 0-17311 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-379 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17289 {}} {774 0 3.000 0-17318 {}} {774 0 3.000 0-17311 {}}} SUCCS {{258 0 0 0-17306 {}} {256 0 0 0-17311 {}} {258 0 0 0-17313 {}} {256 0 0 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17291) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-380 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17292 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17292) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#23 TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-381 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17291 {}}} SUCCS {{259 0 0 0-17293 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17293) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-382 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17292 {}}} SUCCS {{258 0 0 0-17295 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17294) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-383 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17295 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17295) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.03 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-384 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17294 {}} {258 0 0 0-17293 {}}} SUCCS {{258 0 0 0-17298 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17296) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17324 {}}} SUCCS {{259 0 0 0-17297 {}} {130 0 0 0-17323 {}} {256 0 0 0-17324 {}}} CYCLES {}}
set a(0-17297) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#1 TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-386 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17296 {}}} SUCCS {{259 0 0 0-17298 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17298) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-387 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17297 {}} {258 0 0 0-17295 {}}} SUCCS {{259 0 3.000 0-17299 {}} {258 0 3.000 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-388 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17298 {}} {774 0 3.000 0-17318 {}} {774 0 3.000 0-17311 {}}} SUCCS {{259 0 0 0-17300 {}} {256 0 0 0-17311 {}} {256 0 0 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17300) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-389 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17299 {}} {128 0 0 0-17304 {}}} SUCCS {{258 0 0 0-17304 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17301) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-390 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17304 {}}} SUCCS {{258 0 0 0-17304 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17302) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-391 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17304 {}}} SUCCS {{258 0 0 0-17304 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17303) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-392 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17304 {}}} SUCCS {{259 0 0 0-17304 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17304) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-393 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17303 {}} {258 0 0 0-17302 {}} {258 0 0 0-17301 {}} {258 0 0 0-17300 {}}} SUCCS {{128 0 0 0-17300 {}} {128 0 0 0-17301 {}} {128 0 0 0-17302 {}} {128 0 0 0-17303 {}} {259 0 0 0-17305 {}}} CYCLES {}}
set a(0-17305) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-394 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17304 {}}} SUCCS {{259 0 0 0-17306 {}} {258 0 0 0-17312 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17306) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-395 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17305 {}} {258 0 0 0-17290 {}}} SUCCS {{259 0 0 0-17307 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17307) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-396 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17306 {}} {128 0 0 0-17309 {}}} SUCCS {{258 0 0 0-17309 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17308) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-397 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17309 {}}} SUCCS {{259 0 0 0-17309 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17309) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-398 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17308 {}} {258 0 0 0-17307 {}}} SUCCS {{128 0 0 0-17307 {}} {128 0 0 0-17308 {}} {259 0 0 0-17310 {}}} CYCLES {}}
set a(0-17310) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-399 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17309 {}}} SUCCS {{259 0 3.000 0-17311 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17311) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-400 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17311 {}} {259 0 3.000 0-17310 {}} {256 0 0 0-17299 {}} {256 0 0 0-17290 {}} {258 0 3.000 0-17289 {}} {774 0 0 0-17318 {}}} SUCCS {{774 0 3.000 0-17290 {}} {774 0 3.000 0-17299 {}} {774 0 0 0-17311 {}} {258 0 0 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17312) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-401 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17305 {}}} SUCCS {{259 0 0 0-17313 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17313) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-402 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17312 {}} {258 0 0 0-17290 {}}} SUCCS {{259 0 0 0-17314 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17314) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-403 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17313 {}} {128 0 0 0-17316 {}}} SUCCS {{258 0 0 0-17316 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17315) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-404 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17316 {}}} SUCCS {{259 0 0 0-17316 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17316) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-405 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17315 {}} {258 0 0 0-17314 {}}} SUCCS {{128 0 0 0-17314 {}} {128 0 0 0-17315 {}} {259 0 0 0-17317 {}}} CYCLES {}}
set a(0-17317) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-406 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17316 {}}} SUCCS {{259 0 3.000 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-407 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17318 {}} {259 0 3.000 0-17317 {}} {258 0 0 0-17311 {}} {256 0 0 0-17299 {}} {258 0 3.000 0-17298 {}} {256 0 0 0-17290 {}}} SUCCS {{774 0 3.000 0-17290 {}} {774 0 3.000 0-17299 {}} {774 0 0 0-17311 {}} {774 0 0 0-17318 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17319) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-408 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17324 {}}} SUCCS {{259 0 0 0-17320 {}} {130 0 0 0-17323 {}} {256 0 0 0-17324 {}}} CYCLES {}}
set a(0-17320) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#2 TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-409 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17319 {}}} SUCCS {{259 0 0 0-17321 {}} {130 0 0 0-17323 {}}} CYCLES {}}
set a(0-17321) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-410 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17320 {}}} SUCCS {{259 0 0 0-17322 {}} {130 0 0 0-17323 {}} {258 0 0 0-17324 {}}} CYCLES {}}
set a(0-17322) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(10) TYPE READSLICE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-411 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17321 {}}} SUCCS {{259 0 0 0-17323 {}}} CYCLES {}}
set a(0-17323) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16932 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-412 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17322 {}} {130 0 0 0-17321 {}} {130 0 0 0-17320 {}} {130 0 0 0-17319 {}} {130 0 0 0-17318 {}} {130 0 0 0-17317 {}} {130 0 0 0-17315 {}} {130 0 0 0-17314 {}} {130 0 0 0-17313 {}} {130 0 0 0-17312 {}} {130 0 0 0-17311 {}} {130 0 0 0-17310 {}} {130 0 0 0-17308 {}} {130 0 0 0-17307 {}} {130 0 0 0-17306 {}} {130 0 0 0-17305 {}} {130 0 0 0-17303 {}} {130 0 0 0-17302 {}} {130 0 0 0-17301 {}} {130 0 0 0-17300 {}} {130 0 0 0-17299 {}} {130 0 0 0-17298 {}} {130 0 0 0-17297 {}} {130 0 0 0-17296 {}} {130 0 0 0-17295 {}} {130 0 0 0-17294 {}} {130 0 0 0-17293 {}} {130 0 0 0-17292 {}} {130 0 0 0-17291 {}} {130 0 0 0-17290 {}} {130 0 0 0-17289 {}} {130 0 0 0-17288 {}} {130 0 0 0-17287 {}} {130 0 0 0-17286 {}} {130 0 0 0-17285 {}} {130 0 0 0-17284 {}}} SUCCS {{129 0 0 0-17324 {}}} CYCLES {}}
set a(0-17324) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16932 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17324 {}} {129 0 0 0-17323 {}} {258 0 0 0-17321 {}} {256 0 0 0-17319 {}} {256 0 0 0-17296 {}} {256 0 0 0-17284 {}}} SUCCS {{774 0 0 0-17284 {}} {774 0 0 0-17296 {}} {774 0 0 0-17319 {}} {772 0 0 0-17324 {}}} CYCLES {}}
set a(0-16932) {CHI {0-17284 0-17285 0-17286 0-17287 0-17288 0-17289 0-17290 0-17291 0-17292 0-17293 0-17294 0-17295 0-17296 0-17297 0-17298 0-17299 0-17300 0-17301 0-17302 0-17303 0-17304 0-17305 0-17306 0-17307 0-17308 0-17309 0-17310 0-17311 0-17312 0-17313 0-17314 0-17315 0-17316 0-17317 0-17318 0-17319 0-17320 0-17321 0-17322 0-17323 0-17324} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-413 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17283 {}} {258 0 0 0-17282 {}} {258 0 0 0-17281 {}} {130 0 0 0-17280 {}} {130 0 0 0-17279 {}} {130 0 0 0-17278 {}} {130 0 0 0-17277 {}} {64 0 0 0-17276 {}} {64 0 0 0-16931 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17283 {}} {131 0 0 0-17325 {}} {130 0 0 0-17326 {}} {130 0 0 0-17327 {}} {130 0 0 0-17328 {}} {130 0 0 0-17329 {}} {130 0 0 0-17330 {}} {130 0 0 0-17331 {}} {130 0 0 0-17332 {}} {130 0 0 0-17333 {}} {130 0 0 0-17334 {}} {64 0 0 0-16933 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17325) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-414 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17326 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17326) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-415 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17325 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17327 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17327) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-416 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17326 {}} {130 0 0 0-16932 {}}} SUCCS {{258 0 0 0-17331 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17328) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-417 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-16932 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17329 {}} {130 0 0 0-17334 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17329) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#25 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-418 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-17328 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17330 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17330) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-419 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17329 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17331 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17331) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-420 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-17330 {}} {258 0 0 0-17327 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17332 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17332) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-421 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17331 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17333 {}} {130 0 0 0-17334 {}}} CYCLES {}}
set a(0-17333) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-422 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17332 {}} {130 0 0 0-16932 {}}} SUCCS {{259 0 0 0-17334 {}}} CYCLES {}}
set a(0-17334) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-423 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17333 {}} {130 0 0 0-17332 {}} {130 0 0 0-17331 {}} {130 0 0 0-17330 {}} {130 0 0 0-17329 {}} {130 0 0 0-17328 {}} {130 0 0 0-17327 {}} {130 0 0 0-17326 {}} {130 0 0 0-17325 {}} {130 0 0 0-16932 {}}} SUCCS {{128 0 0 0-17343 {}} {64 0 0 0-16933 {}}} CYCLES {}}
set a(0-17335) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-424 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17336 {}} {130 0 0 0-16933 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17336) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#12 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-425 LOC {0 1.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{259 0 0 0-17335 {}}} SUCCS {{259 0 0 0-17337 {}} {130 0 0 0-16933 {}}} CYCLES {}}
set a(0-17337) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-426 LOC {0 1.0 6 0.19218444999999998 6 0.19218444999999998 7 0.19218444999999998} PREDS {{259 0 0 0-17336 {}}} SUCCS {{259 0 0 0-17338 {}} {130 0 0 0-16933 {}}} CYCLES {}}
set a(0-17338) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-427 LOC {1 0.18687499999999999 6 0.19218444999999998 6 0.19218444999999998 6 0.6562499275 7 0.6562499275} PREDS {{259 0 0 0-17337 {}} {258 0 0 0-17085 {}}} SUCCS {{259 0 0 0-17339 {}} {258 0 0 0-17341 {}} {130 0 0 0-16933 {}}} CYCLES {}}
set a(0-17339) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#33 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-428 LOC {1 0.6509406 6 0.6562500499999999 6 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-17338 {}}} SUCCS {{259 0 2.250 0-17340 {}} {130 0 0 0-16933 {}}} CYCLES {}}
set a(0-17340) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-429 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-17339 {}}} SUCCS {{258 0 0 0-16933 {}}} CYCLES {}}
set a(0-17341) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-430 LOC {1 0.6509406 6 0.6562500499999999 6 0.6562500499999999 7 0.6562500499999999} PREDS {{258 0 0 0-17338 {}}} SUCCS {{259 0 2.250 0-17342 {}} {130 0 0 0-16933 {}}} CYCLES {}}
set a(0-17342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-431 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-17341 {}}} SUCCS {{258 0 0 0-16933 {}}} CYCLES {}}
set a(0-17343) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-432 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-17334 {}} {772 0 0 0-16933 {}}} SUCCS {{259 0 0 0-16933 {}}} CYCLES {}}
set a(0-17344) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-17390 {}}} SUCCS {{259 0 0 0-17345 {}} {130 0 0 0-17389 {}} {256 0 0 0-17390 {}}} CYCLES {}}
set a(0-17345) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-1) TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-434 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17344 {}}} SUCCS {{258 0 0 0-17349 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-435 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-17347 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#26 TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-436 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17346 {}}} SUCCS {{259 0 0 0-17348 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17348) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-437 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-17347 {}}} SUCCS {{259 0 0 0-17349 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17349) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.02 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-438 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17348 {}} {258 0 0 0-17345 {}}} SUCCS {{258 0 0 0-17352 {}} {258 0 0 0-17376 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17350) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-439 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17390 {}}} SUCCS {{259 0 0 0-17351 {}} {130 0 0 0-17389 {}} {256 0 0 0-17390 {}}} CYCLES {}}
set a(0-17351) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0)#1 TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-440 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17350 {}}} SUCCS {{259 0 0 0-17352 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17352) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-441 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17351 {}} {258 0 0 0-17349 {}}} SUCCS {{259 0 3.000 0-17353 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17353) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-442 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17352 {}} {774 0 3.000 0-17384 {}} {774 0 3.000 0-17377 {}}} SUCCS {{258 0 0 0-17369 {}} {256 0 0 0-17377 {}} {258 0 0 0-17379 {}} {256 0 0 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17355 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#27 TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-444 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17354 {}}} SUCCS {{259 0 0 0-17356 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17356) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-445 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17355 {}}} SUCCS {{258 0 0 0-17358 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17357) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-446 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17358 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17358) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.03 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-447 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17357 {}} {258 0 0 0-17356 {}}} SUCCS {{258 0 0 0-17361 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17359) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-448 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17390 {}}} SUCCS {{259 0 0 0-17360 {}} {130 0 0 0-17389 {}} {256 0 0 0-17390 {}}} CYCLES {}}
set a(0-17360) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0) TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-449 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17359 {}}} SUCCS {{259 0 0 0-17361 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17361) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-450 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17360 {}} {258 0 0 0-17358 {}}} SUCCS {{259 0 3.000 0-17362 {}} {258 0 3.000 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17362) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-451 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17361 {}} {774 0 3.000 0-17384 {}} {774 0 3.000 0-17377 {}}} SUCCS {{259 0 0 0-17363 {}} {256 0 0 0-17377 {}} {256 0 0 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17363) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-452 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17362 {}} {128 0 0 0-17367 {}}} SUCCS {{258 0 0 0-17367 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17364) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-453 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17367 {}}} SUCCS {{258 0 0 0-17367 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17365) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-454 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17367 {}}} SUCCS {{258 0 0 0-17367 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17366) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-455 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17367 {}}} SUCCS {{259 0 0 0-17367 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17367) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-456 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17366 {}} {258 0 0 0-17365 {}} {258 0 0 0-17364 {}} {258 0 0 0-17363 {}}} SUCCS {{128 0 0 0-17363 {}} {128 0 0 0-17364 {}} {128 0 0 0-17365 {}} {128 0 0 0-17366 {}} {259 0 0 0-17368 {}}} CYCLES {}}
set a(0-17368) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-457 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17367 {}}} SUCCS {{259 0 0 0-17369 {}} {258 0 0 0-17378 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17369) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-458 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17368 {}} {258 0 0 0-17353 {}}} SUCCS {{259 0 0 0-17370 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17370) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-459 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17369 {}} {128 0 0 0-17372 {}}} SUCCS {{258 0 0 0-17372 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17371) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-460 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17372 {}}} SUCCS {{259 0 0 0-17372 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17372) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-461 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17371 {}} {258 0 0 0-17370 {}}} SUCCS {{128 0 0 0-17370 {}} {128 0 0 0-17371 {}} {259 0 0 0-17373 {}}} CYCLES {}}
set a(0-17373) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-462 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17372 {}}} SUCCS {{258 0 3.000 0-17377 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17374) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-463 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17390 {}}} SUCCS {{259 0 0 0-17375 {}} {130 0 0 0-17389 {}} {256 0 0 0-17390 {}}} CYCLES {}}
set a(0-17375) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0) TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-464 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17374 {}}} SUCCS {{259 0 0 0-17376 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17376) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-465 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17375 {}} {258 0 0 0-17349 {}}} SUCCS {{259 0 3.000 0-17377 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17377) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-466 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17377 {}} {259 0 3.000 0-17376 {}} {258 0 3.000 0-17373 {}} {256 0 0 0-17362 {}} {256 0 0 0-17353 {}} {774 0 0 0-17384 {}}} SUCCS {{774 0 3.000 0-17353 {}} {774 0 3.000 0-17362 {}} {774 0 0 0-17377 {}} {258 0 0 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17378) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-467 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17368 {}}} SUCCS {{259 0 0 0-17379 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17379) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-468 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17378 {}} {258 0 0 0-17353 {}}} SUCCS {{259 0 0 0-17380 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17380) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-469 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17379 {}} {128 0 0 0-17382 {}}} SUCCS {{258 0 0 0-17382 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17381) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-470 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17382 {}}} SUCCS {{259 0 0 0-17382 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17382) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-471 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17381 {}} {258 0 0 0-17380 {}}} SUCCS {{128 0 0 0-17380 {}} {128 0 0 0-17381 {}} {259 0 0 0-17383 {}}} CYCLES {}}
set a(0-17383) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-472 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17382 {}}} SUCCS {{259 0 3.000 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-473 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17384 {}} {259 0 3.000 0-17383 {}} {258 0 0 0-17377 {}} {256 0 0 0-17362 {}} {258 0 3.000 0-17361 {}} {256 0 0 0-17353 {}}} SUCCS {{774 0 3.000 0-17353 {}} {774 0 3.000 0-17362 {}} {774 0 0 0-17377 {}} {774 0 0 0-17384 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17385) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-474 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17390 {}}} SUCCS {{259 0 0 0-17386 {}} {130 0 0 0-17389 {}} {256 0 0 0-17390 {}}} CYCLES {}}
set a(0-17386) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0)#1 TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-475 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17385 {}}} SUCCS {{259 0 0 0-17387 {}} {130 0 0 0-17389 {}}} CYCLES {}}
set a(0-17387) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-476 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17386 {}}} SUCCS {{259 0 0 0-17388 {}} {130 0 0 0-17389 {}} {258 0 0 0-17390 {}}} CYCLES {}}
set a(0-17388) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(10) TYPE READSLICE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-477 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17387 {}}} SUCCS {{259 0 0 0-17389 {}}} CYCLES {}}
set a(0-17389) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16933 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-478 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17388 {}} {130 0 0 0-17387 {}} {130 0 0 0-17386 {}} {130 0 0 0-17385 {}} {130 0 0 0-17384 {}} {130 0 0 0-17383 {}} {130 0 0 0-17381 {}} {130 0 0 0-17380 {}} {130 0 0 0-17379 {}} {130 0 0 0-17378 {}} {130 0 0 0-17377 {}} {130 0 0 0-17376 {}} {130 0 0 0-17375 {}} {130 0 0 0-17374 {}} {130 0 0 0-17373 {}} {130 0 0 0-17371 {}} {130 0 0 0-17370 {}} {130 0 0 0-17369 {}} {130 0 0 0-17368 {}} {130 0 0 0-17366 {}} {130 0 0 0-17365 {}} {130 0 0 0-17364 {}} {130 0 0 0-17363 {}} {130 0 0 0-17362 {}} {130 0 0 0-17361 {}} {130 0 0 0-17360 {}} {130 0 0 0-17359 {}} {130 0 0 0-17358 {}} {130 0 0 0-17357 {}} {130 0 0 0-17356 {}} {130 0 0 0-17355 {}} {130 0 0 0-17354 {}} {130 0 0 0-17353 {}} {130 0 0 0-17352 {}} {130 0 0 0-17351 {}} {130 0 0 0-17350 {}} {130 0 0 0-17349 {}} {130 0 0 0-17348 {}} {130 0 0 0-17347 {}} {130 0 0 0-17346 {}} {130 0 0 0-17345 {}} {130 0 0 0-17344 {}}} SUCCS {{129 0 0 0-17390 {}}} CYCLES {}}
set a(0-17390) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16933 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17390 {}} {129 0 0 0-17389 {}} {258 0 0 0-17387 {}} {256 0 0 0-17385 {}} {256 0 0 0-17374 {}} {256 0 0 0-17359 {}} {256 0 0 0-17350 {}} {256 0 0 0-17344 {}}} SUCCS {{774 0 0 0-17344 {}} {774 0 0 0-17350 {}} {774 0 0 0-17359 {}} {774 0 0 0-17374 {}} {774 0 0 0-17385 {}} {772 0 0 0-17390 {}}} CYCLES {}}
set a(0-16933) {CHI {0-17344 0-17345 0-17346 0-17347 0-17348 0-17349 0-17350 0-17351 0-17352 0-17353 0-17354 0-17355 0-17356 0-17357 0-17358 0-17359 0-17360 0-17361 0-17362 0-17363 0-17364 0-17365 0-17366 0-17367 0-17368 0-17369 0-17370 0-17371 0-17372 0-17373 0-17374 0-17375 0-17376 0-17377 0-17378 0-17379 0-17380 0-17381 0-17382 0-17383 0-17384 0-17385 0-17386 0-17387 0-17388 0-17389 0-17390} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-479 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17343 {}} {258 0 0 0-17342 {}} {130 0 0 0-17341 {}} {258 0 0 0-17340 {}} {130 0 0 0-17339 {}} {130 0 0 0-17338 {}} {130 0 0 0-17337 {}} {130 0 0 0-17336 {}} {130 0 0 0-17335 {}} {64 0 0 0-17334 {}} {64 0 0 0-16932 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17343 {}} {131 0 0 0-17391 {}} {130 0 0 0-17392 {}} {130 0 0 0-17393 {}} {130 0 0 0-17394 {}} {130 0 0 0-17395 {}} {130 0 0 0-17396 {}} {130 0 0 0-17397 {}} {130 0 0 0-17398 {}} {130 0 0 0-17399 {}} {130 0 0 0-17400 {}} {64 0 0 0-16934 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17391) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-480 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17392 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17392) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-481 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-17391 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17393 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17393) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-482 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-17392 {}} {130 0 0 0-16933 {}}} SUCCS {{258 0 0 0-17397 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17394) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-483 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-16933 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17395 {}} {130 0 0 0-17400 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17395) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#28 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-484 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-17394 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17396 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17396) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-485 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-17395 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17397 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17397) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-486 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-17396 {}} {258 0 0 0-17393 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17398 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17398) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-487 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17397 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17399 {}} {130 0 0 0-17400 {}}} CYCLES {}}
set a(0-17399) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-488 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17398 {}} {130 0 0 0-16933 {}}} SUCCS {{259 0 0 0-17400 {}}} CYCLES {}}
set a(0-17400) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-489 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17399 {}} {130 0 0 0-17398 {}} {130 0 0 0-17397 {}} {130 0 0 0-17396 {}} {130 0 0 0-17395 {}} {130 0 0 0-17394 {}} {130 0 0 0-17393 {}} {130 0 0 0-17392 {}} {130 0 0 0-17391 {}} {130 0 0 0-16933 {}}} SUCCS {{128 0 0 0-17407 {}} {64 0 0 0-16934 {}}} CYCLES {}}
set a(0-17401) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-490 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17402 {}} {130 0 0 0-16934 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17402) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#29 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-491 LOC {0 1.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{259 0 0 0-17401 {}}} SUCCS {{259 0 0 0-17403 {}} {130 0 0 0-16934 {}}} CYCLES {}}
set a(0-17403) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-492 LOC {0 1.0 7 0.19218444999999998 7 0.19218444999999998 8 0.19218444999999998} PREDS {{259 0 0 0-17402 {}}} SUCCS {{259 0 0 0-17404 {}} {130 0 0 0-16934 {}}} CYCLES {}}
set a(0-17404) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-493 LOC {1 0.18687499999999999 7 0.19218444999999998 7 0.19218444999999998 7 0.6562499275 8 0.6562499275} PREDS {{259 0 0 0-17403 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17405 {}} {258 0 2.250 0-17406 {}} {130 0 0 0-16934 {}}} CYCLES {}}
set a(0-17405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-494 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 2.250 0-17404 {}}} SUCCS {{258 0 0 0-16934 {}}} CYCLES {}}
set a(0-17406) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-495 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 2.250 0-17404 {}}} SUCCS {{258 0 0 0-16934 {}}} CYCLES {}}
set a(0-17407) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#8(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-496 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-17400 {}} {772 0 0 0-16934 {}}} SUCCS {{259 0 0 0-16934 {}}} CYCLES {}}
set a(0-17408) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-497 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17448 {}}} SUCCS {{259 0 0 0-17409 {}} {130 0 0 0-17447 {}} {256 0 0 0-17448 {}}} CYCLES {}}
set a(0-17409) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0) TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-498 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17408 {}}} SUCCS {{258 0 0 0-17413 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17410) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-499 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17411 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17411) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#30 TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-500 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17410 {}}} SUCCS {{259 0 0 0-17412 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17412) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-501 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17411 {}}} SUCCS {{259 0 0 0-17413 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17413) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-502 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17412 {}} {258 0 0 0-17409 {}}} SUCCS {{259 0 3.000 0-17414 {}} {258 0 3.000 0-17435 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-503 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17413 {}} {774 0 3.000 0-17442 {}} {774 0 3.000 0-17435 {}}} SUCCS {{258 0 0 0-17430 {}} {256 0 0 0-17435 {}} {258 0 0 0-17437 {}} {256 0 0 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17415) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-504 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17416 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17416) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#31 TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-505 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17415 {}}} SUCCS {{259 0 0 0-17417 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17417) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-506 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17416 {}}} SUCCS {{258 0 0 0-17419 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17418) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-507 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17419 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17419) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.03 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-508 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17418 {}} {258 0 0 0-17417 {}}} SUCCS {{258 0 0 0-17422 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17420) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-509 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17448 {}}} SUCCS {{259 0 0 0-17421 {}} {130 0 0 0-17447 {}} {256 0 0 0-17448 {}}} CYCLES {}}
set a(0-17421) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#1 TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-510 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17420 {}}} SUCCS {{259 0 0 0-17422 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17422) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-511 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17421 {}} {258 0 0 0-17419 {}}} SUCCS {{259 0 3.000 0-17423 {}} {258 0 3.000 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-512 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17422 {}} {774 0 3.000 0-17442 {}} {774 0 3.000 0-17435 {}}} SUCCS {{259 0 0 0-17424 {}} {256 0 0 0-17435 {}} {256 0 0 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17424) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-513 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17423 {}} {128 0 0 0-17428 {}}} SUCCS {{258 0 0 0-17428 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17425) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-514 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17428 {}}} SUCCS {{258 0 0 0-17428 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17426) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-515 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17428 {}}} SUCCS {{258 0 0 0-17428 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17427) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-516 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17428 {}}} SUCCS {{259 0 0 0-17428 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17428) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-517 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17427 {}} {258 0 0 0-17426 {}} {258 0 0 0-17425 {}} {258 0 0 0-17424 {}}} SUCCS {{128 0 0 0-17424 {}} {128 0 0 0-17425 {}} {128 0 0 0-17426 {}} {128 0 0 0-17427 {}} {259 0 0 0-17429 {}}} CYCLES {}}
set a(0-17429) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-518 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17428 {}}} SUCCS {{259 0 0 0-17430 {}} {258 0 0 0-17436 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17430) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-519 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17429 {}} {258 0 0 0-17414 {}}} SUCCS {{259 0 0 0-17431 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17431) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-520 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17430 {}} {128 0 0 0-17433 {}}} SUCCS {{258 0 0 0-17433 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17432) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-521 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17433 {}}} SUCCS {{259 0 0 0-17433 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17433) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-522 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17432 {}} {258 0 0 0-17431 {}}} SUCCS {{128 0 0 0-17431 {}} {128 0 0 0-17432 {}} {259 0 0 0-17434 {}}} CYCLES {}}
set a(0-17434) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-523 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17433 {}}} SUCCS {{259 0 3.000 0-17435 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-524 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17435 {}} {259 0 3.000 0-17434 {}} {256 0 0 0-17423 {}} {256 0 0 0-17414 {}} {258 0 3.000 0-17413 {}} {774 0 0 0-17442 {}}} SUCCS {{774 0 3.000 0-17414 {}} {774 0 3.000 0-17423 {}} {774 0 0 0-17435 {}} {258 0 0 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17436) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-525 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17429 {}}} SUCCS {{259 0 0 0-17437 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17437) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-526 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17436 {}} {258 0 0 0-17414 {}}} SUCCS {{259 0 0 0-17438 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17438) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-527 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17437 {}} {128 0 0 0-17440 {}}} SUCCS {{258 0 0 0-17440 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17439) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-528 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17440 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17440) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-529 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17439 {}} {258 0 0 0-17438 {}}} SUCCS {{128 0 0 0-17438 {}} {128 0 0 0-17439 {}} {259 0 0 0-17441 {}}} CYCLES {}}
set a(0-17441) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-530 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17440 {}}} SUCCS {{259 0 3.000 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-531 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17442 {}} {259 0 3.000 0-17441 {}} {258 0 0 0-17435 {}} {256 0 0 0-17423 {}} {258 0 3.000 0-17422 {}} {256 0 0 0-17414 {}}} SUCCS {{774 0 3.000 0-17414 {}} {774 0 3.000 0-17423 {}} {774 0 0 0-17435 {}} {774 0 0 0-17442 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17443) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-532 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17448 {}}} SUCCS {{259 0 0 0-17444 {}} {130 0 0 0-17447 {}} {256 0 0 0-17448 {}}} CYCLES {}}
set a(0-17444) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#2 TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-533 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17443 {}}} SUCCS {{259 0 0 0-17445 {}} {130 0 0 0-17447 {}}} CYCLES {}}
set a(0-17445) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-534 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17444 {}}} SUCCS {{259 0 0 0-17446 {}} {130 0 0 0-17447 {}} {258 0 0 0-17448 {}}} CYCLES {}}
set a(0-17446) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(10) TYPE READSLICE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-535 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17445 {}}} SUCCS {{259 0 0 0-17447 {}}} CYCLES {}}
set a(0-17447) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16934 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-536 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17446 {}} {130 0 0 0-17445 {}} {130 0 0 0-17444 {}} {130 0 0 0-17443 {}} {130 0 0 0-17442 {}} {130 0 0 0-17441 {}} {130 0 0 0-17439 {}} {130 0 0 0-17438 {}} {130 0 0 0-17437 {}} {130 0 0 0-17436 {}} {130 0 0 0-17435 {}} {130 0 0 0-17434 {}} {130 0 0 0-17432 {}} {130 0 0 0-17431 {}} {130 0 0 0-17430 {}} {130 0 0 0-17429 {}} {130 0 0 0-17427 {}} {130 0 0 0-17426 {}} {130 0 0 0-17425 {}} {130 0 0 0-17424 {}} {130 0 0 0-17423 {}} {130 0 0 0-17422 {}} {130 0 0 0-17421 {}} {130 0 0 0-17420 {}} {130 0 0 0-17419 {}} {130 0 0 0-17418 {}} {130 0 0 0-17417 {}} {130 0 0 0-17416 {}} {130 0 0 0-17415 {}} {130 0 0 0-17414 {}} {130 0 0 0-17413 {}} {130 0 0 0-17412 {}} {130 0 0 0-17411 {}} {130 0 0 0-17410 {}} {130 0 0 0-17409 {}} {130 0 0 0-17408 {}}} SUCCS {{129 0 0 0-17448 {}}} CYCLES {}}
set a(0-17448) {AREA_SCORE {} NAME asn(VEC_LOOP:j#8(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16934 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17448 {}} {129 0 0 0-17447 {}} {258 0 0 0-17445 {}} {256 0 0 0-17443 {}} {256 0 0 0-17420 {}} {256 0 0 0-17408 {}}} SUCCS {{774 0 0 0-17408 {}} {774 0 0 0-17420 {}} {774 0 0 0-17443 {}} {772 0 0 0-17448 {}}} CYCLES {}}
set a(0-16934) {CHI {0-17408 0-17409 0-17410 0-17411 0-17412 0-17413 0-17414 0-17415 0-17416 0-17417 0-17418 0-17419 0-17420 0-17421 0-17422 0-17423 0-17424 0-17425 0-17426 0-17427 0-17428 0-17429 0-17430 0-17431 0-17432 0-17433 0-17434 0-17435 0-17436 0-17437 0-17438 0-17439 0-17440 0-17441 0-17442 0-17443 0-17444 0-17445 0-17446 0-17447 0-17448} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-537 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17407 {}} {258 0 0 0-17406 {}} {258 0 0 0-17405 {}} {130 0 0 0-17404 {}} {130 0 0 0-17403 {}} {130 0 0 0-17402 {}} {130 0 0 0-17401 {}} {64 0 0 0-17400 {}} {64 0 0 0-16933 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17407 {}} {131 0 0 0-17449 {}} {130 0 0 0-17450 {}} {130 0 0 0-17451 {}} {130 0 0 0-17452 {}} {130 0 0 0-17453 {}} {130 0 0 0-17454 {}} {130 0 0 0-17455 {}} {130 0 0 0-17456 {}} {130 0 0 0-17457 {}} {130 0 0 0-17458 {}} {64 0 0 0-16935 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17449) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-538 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{131 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17450 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17450) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-539 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-17449 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17451 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17451) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-540 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-17450 {}} {130 0 0 0-16934 {}}} SUCCS {{258 0 0 0-17455 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17452) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-541 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.8687499999999999} PREDS {{130 0 0 0-16934 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17453 {}} {130 0 0 0-17458 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17453) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#32 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-542 LOC {9 1.0 10 0.0 10 0.0 10 0.8687499999999999} PREDS {{259 0 0 0-17452 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17454 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17454) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-543 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-17453 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17455 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17455) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-544 LOC {10 0.0 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-17454 {}} {258 0 0 0-17451 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17456 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17456) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-545 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17455 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17457 {}} {130 0 0 0-17458 {}}} CYCLES {}}
set a(0-17457) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-546 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17456 {}} {130 0 0 0-16934 {}}} SUCCS {{259 0 0 0-17458 {}}} CYCLES {}}
set a(0-17458) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-547 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17457 {}} {130 0 0 0-17456 {}} {130 0 0 0-17455 {}} {130 0 0 0-17454 {}} {130 0 0 0-17453 {}} {130 0 0 0-17452 {}} {130 0 0 0-17451 {}} {130 0 0 0-17450 {}} {130 0 0 0-17449 {}} {130 0 0 0-16934 {}}} SUCCS {{128 0 0 0-17468 {}} {64 0 0 0-16935 {}}} CYCLES {}}
set a(0-17459) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-548 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 9 0.192184325} PREDS {{258 0 0 0-16958 {}}} SUCCS {{258 0 0 0-17463 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17460) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-549 LOC {0 1.0 8 0.0 8 0.0 8 0.0 9 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17461 {}} {130 0 0 0-16935 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17461) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#33 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-550 LOC {0 1.0 8 0.0 8 0.0 9 0.19218444999999998} PREDS {{259 0 0 0-17460 {}}} SUCCS {{259 0 0 0-17462 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17462) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-551 LOC {0 1.0 8 0.19218444999999998 8 0.19218444999999998 9 0.19218444999999998} PREDS {{259 0 0 0-17461 {}}} SUCCS {{259 0 0 0-17463 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17463) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-552 LOC {1 0.18687499999999999 8 0.19218444999999998 8 0.19218444999999998 8 0.6562499275 9 0.6562499275} PREDS {{259 0 0 0-17462 {}} {258 0 0 0-17459 {}}} SUCCS {{259 0 0 0-17464 {}} {258 0 0 0-17466 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17464) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#34 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-553 LOC {1 0.6509406 8 0.6562500499999999 8 0.6562500499999999 9 0.6562500499999999} PREDS {{259 0 0 0-17463 {}}} SUCCS {{259 0 2.250 0-17465 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17465) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-554 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-17464 {}}} SUCCS {{258 0 0 0-16935 {}}} CYCLES {}}
set a(0-17466) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-555 LOC {1 0.6509406 8 0.6562500499999999 8 0.6562500499999999 9 0.6562500499999999} PREDS {{258 0 0 0-17463 {}}} SUCCS {{259 0 2.250 0-17467 {}} {130 0 0 0-16935 {}}} CYCLES {}}
set a(0-17467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-556 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-17466 {}}} SUCCS {{258 0 0 0-16935 {}}} CYCLES {}}
set a(0-17468) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#9(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-557 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-17458 {}} {772 0 0 0-16935 {}}} SUCCS {{259 0 0 0-16935 {}}} CYCLES {}}
set a(0-17469) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-558 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43875} PREDS {{774 0 0 0-17515 {}}} SUCCS {{259 0 0 0-17470 {}} {130 0 0 0-17514 {}} {256 0 0 0-17515 {}}} CYCLES {}}
set a(0-17470) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-3) TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-559 LOC {0 1.0 1 0.0 1 0.0 5 0.43875} PREDS {{259 0 0 0-17469 {}}} SUCCS {{258 0 0 0-17474 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17471) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-560 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43875} PREDS {} SUCCS {{259 0 0 0-17472 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17472) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#34 TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-561 LOC {0 1.0 1 0.0 1 0.0 5 0.43875} PREDS {{259 0 0 0-17471 {}}} SUCCS {{259 0 0 0-17473 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17473) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-562 LOC {0 1.0 1 0.43875 1 0.43875 5 0.43875} PREDS {{259 0 0 0-17472 {}}} SUCCS {{259 0 0 0-17474 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17474) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {0.99 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-563 LOC {1 0.0 1 0.43875 1 0.43875 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17473 {}} {258 0 0 0-17470 {}}} SUCCS {{258 0 0 0-17477 {}} {258 0 0 0-17501 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17475) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-564 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17515 {}}} SUCCS {{259 0 0 0-17476 {}} {130 0 0 0-17514 {}} {256 0 0 0-17515 {}}} CYCLES {}}
set a(0-17476) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0)#1 TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-565 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17475 {}}} SUCCS {{259 0 0 0-17477 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17477) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-566 LOC {1 0.12375 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17476 {}} {258 0 0 0-17474 {}}} SUCCS {{259 0 3.000 0-17478 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17478) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-567 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17477 {}} {774 0 3.000 0-17509 {}} {774 0 3.000 0-17502 {}}} SUCCS {{258 0 0 0-17494 {}} {256 0 0 0-17502 {}} {258 0 0 0-17504 {}} {256 0 0 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17479) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-568 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17480 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17480) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#35 TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-569 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17479 {}}} SUCCS {{259 0 0 0-17481 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17481) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-570 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17480 {}}} SUCCS {{258 0 0 0-17483 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17482) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-571 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17483 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17483) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.03 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-572 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17482 {}} {258 0 0 0-17481 {}}} SUCCS {{258 0 0 0-17486 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17484) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-573 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17515 {}}} SUCCS {{259 0 0 0-17485 {}} {130 0 0 0-17514 {}} {256 0 0 0-17515 {}}} CYCLES {}}
set a(0-17485) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0) TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-574 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17484 {}}} SUCCS {{259 0 0 0-17486 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17486) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-575 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17485 {}} {258 0 0 0-17483 {}}} SUCCS {{259 0 3.000 0-17487 {}} {258 0 3.000 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-576 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17486 {}} {774 0 3.000 0-17509 {}} {774 0 3.000 0-17502 {}}} SUCCS {{259 0 0 0-17488 {}} {256 0 0 0-17502 {}} {256 0 0 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17488) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-577 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17487 {}} {128 0 0 0-17492 {}}} SUCCS {{258 0 0 0-17492 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17489) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-578 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17492 {}}} SUCCS {{258 0 0 0-17492 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17490) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-579 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17492 {}}} SUCCS {{258 0 0 0-17492 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17491) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-580 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17492 {}}} SUCCS {{259 0 0 0-17492 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17492) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-581 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17491 {}} {258 0 0 0-17490 {}} {258 0 0 0-17489 {}} {258 0 0 0-17488 {}}} SUCCS {{128 0 0 0-17488 {}} {128 0 0 0-17489 {}} {128 0 0 0-17490 {}} {128 0 0 0-17491 {}} {259 0 0 0-17493 {}}} CYCLES {}}
set a(0-17493) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-582 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17492 {}}} SUCCS {{259 0 0 0-17494 {}} {258 0 0 0-17503 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17494) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-583 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17493 {}} {258 0 0 0-17478 {}}} SUCCS {{259 0 0 0-17495 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17495) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-584 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17494 {}} {128 0 0 0-17497 {}}} SUCCS {{258 0 0 0-17497 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17496) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-585 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17497 {}}} SUCCS {{259 0 0 0-17497 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17497) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-586 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17496 {}} {258 0 0 0-17495 {}}} SUCCS {{128 0 0 0-17495 {}} {128 0 0 0-17496 {}} {259 0 0 0-17498 {}}} CYCLES {}}
set a(0-17498) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-587 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17497 {}}} SUCCS {{258 0 3.000 0-17502 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17499) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-588 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17515 {}}} SUCCS {{259 0 0 0-17500 {}} {130 0 0 0-17514 {}} {256 0 0 0-17515 {}}} CYCLES {}}
set a(0-17500) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0) TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-589 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17499 {}}} SUCCS {{259 0 0 0-17501 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17501) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-590 LOC {1 0.12375 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17500 {}} {258 0 0 0-17474 {}}} SUCCS {{259 0 3.000 0-17502 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-591 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17502 {}} {259 0 3.000 0-17501 {}} {258 0 3.000 0-17498 {}} {256 0 0 0-17487 {}} {256 0 0 0-17478 {}} {774 0 0 0-17509 {}}} SUCCS {{774 0 3.000 0-17478 {}} {774 0 3.000 0-17487 {}} {774 0 0 0-17502 {}} {258 0 0 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17503) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-592 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17493 {}}} SUCCS {{259 0 0 0-17504 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17504) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-593 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17503 {}} {258 0 0 0-17478 {}}} SUCCS {{259 0 0 0-17505 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17505) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-594 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17504 {}} {128 0 0 0-17507 {}}} SUCCS {{258 0 0 0-17507 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17506) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-595 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17507 {}}} SUCCS {{259 0 0 0-17507 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17507) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-596 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17506 {}} {258 0 0 0-17505 {}}} SUCCS {{128 0 0 0-17505 {}} {128 0 0 0-17506 {}} {259 0 0 0-17508 {}}} CYCLES {}}
set a(0-17508) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-597 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17507 {}}} SUCCS {{259 0 3.000 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-598 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17509 {}} {259 0 3.000 0-17508 {}} {258 0 0 0-17502 {}} {256 0 0 0-17487 {}} {258 0 3.000 0-17486 {}} {256 0 0 0-17478 {}}} SUCCS {{774 0 3.000 0-17478 {}} {774 0 3.000 0-17487 {}} {774 0 0 0-17502 {}} {774 0 0 0-17509 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17510) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-599 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17515 {}}} SUCCS {{259 0 0 0-17511 {}} {130 0 0 0-17514 {}} {256 0 0 0-17515 {}}} CYCLES {}}
set a(0-17511) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0)#1 TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-600 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17510 {}}} SUCCS {{259 0 0 0-17512 {}} {130 0 0 0-17514 {}}} CYCLES {}}
set a(0-17512) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-601 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17511 {}}} SUCCS {{259 0 0 0-17513 {}} {130 0 0 0-17514 {}} {258 0 0 0-17515 {}}} CYCLES {}}
set a(0-17513) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(10) TYPE READSLICE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-602 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17512 {}}} SUCCS {{259 0 0 0-17514 {}}} CYCLES {}}
set a(0-17514) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16935 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-603 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17513 {}} {130 0 0 0-17512 {}} {130 0 0 0-17511 {}} {130 0 0 0-17510 {}} {130 0 0 0-17509 {}} {130 0 0 0-17508 {}} {130 0 0 0-17506 {}} {130 0 0 0-17505 {}} {130 0 0 0-17504 {}} {130 0 0 0-17503 {}} {130 0 0 0-17502 {}} {130 0 0 0-17501 {}} {130 0 0 0-17500 {}} {130 0 0 0-17499 {}} {130 0 0 0-17498 {}} {130 0 0 0-17496 {}} {130 0 0 0-17495 {}} {130 0 0 0-17494 {}} {130 0 0 0-17493 {}} {130 0 0 0-17491 {}} {130 0 0 0-17490 {}} {130 0 0 0-17489 {}} {130 0 0 0-17488 {}} {130 0 0 0-17487 {}} {130 0 0 0-17486 {}} {130 0 0 0-17485 {}} {130 0 0 0-17484 {}} {130 0 0 0-17483 {}} {130 0 0 0-17482 {}} {130 0 0 0-17481 {}} {130 0 0 0-17480 {}} {130 0 0 0-17479 {}} {130 0 0 0-17478 {}} {130 0 0 0-17477 {}} {130 0 0 0-17476 {}} {130 0 0 0-17475 {}} {130 0 0 0-17474 {}} {130 0 0 0-17473 {}} {130 0 0 0-17472 {}} {130 0 0 0-17471 {}} {130 0 0 0-17470 {}} {130 0 0 0-17469 {}}} SUCCS {{129 0 0 0-17515 {}}} CYCLES {}}
set a(0-17515) {AREA_SCORE {} NAME asn(VEC_LOOP:j#9(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16935 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17515 {}} {129 0 0 0-17514 {}} {258 0 0 0-17512 {}} {256 0 0 0-17510 {}} {256 0 0 0-17499 {}} {256 0 0 0-17484 {}} {256 0 0 0-17475 {}} {256 0 0 0-17469 {}}} SUCCS {{774 0 0 0-17469 {}} {774 0 0 0-17475 {}} {774 0 0 0-17484 {}} {774 0 0 0-17499 {}} {774 0 0 0-17510 {}} {772 0 0 0-17515 {}}} CYCLES {}}
set a(0-16935) {CHI {0-17469 0-17470 0-17471 0-17472 0-17473 0-17474 0-17475 0-17476 0-17477 0-17478 0-17479 0-17480 0-17481 0-17482 0-17483 0-17484 0-17485 0-17486 0-17487 0-17488 0-17489 0-17490 0-17491 0-17492 0-17493 0-17494 0-17495 0-17496 0-17497 0-17498 0-17499 0-17500 0-17501 0-17502 0-17503 0-17504 0-17505 0-17506 0-17507 0-17508 0-17509 0-17510 0-17511 0-17512 0-17513 0-17514 0-17515} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-604 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17468 {}} {258 0 0 0-17467 {}} {130 0 0 0-17466 {}} {258 0 0 0-17465 {}} {130 0 0 0-17464 {}} {130 0 0 0-17463 {}} {130 0 0 0-17462 {}} {130 0 0 0-17461 {}} {130 0 0 0-17460 {}} {130 0 0 0-17459 {}} {64 0 0 0-17458 {}} {64 0 0 0-16934 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17468 {}} {131 0 0 0-17516 {}} {130 0 0 0-17517 {}} {130 0 0 0-17518 {}} {130 0 0 0-17519 {}} {130 0 0 0-17520 {}} {130 0 0 0-17521 {}} {130 0 0 0-17522 {}} {130 0 0 0-17523 {}} {130 0 0 0-17524 {}} {130 0 0 0-17525 {}} {64 0 0 0-16936 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17516) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-605 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{131 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17517 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17517) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-606 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17516 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17518 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17518) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-607 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17517 {}} {130 0 0 0-16935 {}}} SUCCS {{258 0 0 0-17522 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17519) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-608 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{130 0 0 0-16935 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17520 {}} {130 0 0 0-17525 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17520) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#36 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-609 LOC {10 1.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{259 0 0 0-17519 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17521 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17521) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-610 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17520 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17522 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17522) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-611 LOC {11 0.0 11 0.8687499999999999 11 0.8687499999999999 11 0.9999998749999999 11 0.9999998749999999} PREDS {{259 0 0 0-17521 {}} {258 0 0 0-17518 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17523 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17523) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-612 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17522 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17524 {}} {130 0 0 0-17525 {}}} CYCLES {}}
set a(0-17524) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-613 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17523 {}} {130 0 0 0-16935 {}}} SUCCS {{259 0 0 0-17525 {}}} CYCLES {}}
set a(0-17525) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-614 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17524 {}} {130 0 0 0-17523 {}} {130 0 0 0-17522 {}} {130 0 0 0-17521 {}} {130 0 0 0-17520 {}} {130 0 0 0-17519 {}} {130 0 0 0-17518 {}} {130 0 0 0-17517 {}} {130 0 0 0-17516 {}} {130 0 0 0-16935 {}}} SUCCS {{128 0 0 0-17532 {}} {64 0 0 0-16936 {}}} CYCLES {}}
set a(0-17526) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-615 LOC {0 1.0 9 0.0 9 0.0 9 0.0 10 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17527 {}} {130 0 0 0-16936 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17527) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#37 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-616 LOC {0 1.0 9 0.0 9 0.0 10 0.19218444999999998} PREDS {{259 0 0 0-17526 {}}} SUCCS {{259 0 0 0-17528 {}} {130 0 0 0-16936 {}}} CYCLES {}}
set a(0-17528) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-617 LOC {0 1.0 9 0.19218444999999998 9 0.19218444999999998 10 0.19218444999999998} PREDS {{259 0 0 0-17527 {}}} SUCCS {{259 0 0 0-17529 {}} {130 0 0 0-16936 {}}} CYCLES {}}
set a(0-17529) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-618 LOC {1 0.18687499999999999 9 0.19218444999999998 9 0.19218444999999998 9 0.6562499275 10 0.6562499275} PREDS {{259 0 0 0-17528 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17530 {}} {258 0 2.250 0-17531 {}} {130 0 0 0-16936 {}}} CYCLES {}}
set a(0-17530) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-619 LOC {1 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 2.250 0-17529 {}}} SUCCS {{258 0 0 0-16936 {}}} CYCLES {}}
set a(0-17531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-620 LOC {1 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{258 0 2.250 0-17529 {}}} SUCCS {{258 0 0 0-16936 {}}} CYCLES {}}
set a(0-17532) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#10(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-621 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-17525 {}} {772 0 0 0-16936 {}}} SUCCS {{259 0 0 0-16936 {}}} CYCLES {}}
set a(0-17533) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-622 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17573 {}}} SUCCS {{259 0 0 0-17534 {}} {130 0 0 0-17572 {}} {256 0 0 0-17573 {}}} CYCLES {}}
set a(0-17534) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0) TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-623 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17533 {}}} SUCCS {{258 0 0 0-17538 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17535) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-624 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17536 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17536) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#38 TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-625 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17535 {}}} SUCCS {{259 0 0 0-17537 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17537) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-626 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17536 {}}} SUCCS {{259 0 0 0-17538 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17538) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-627 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17537 {}} {258 0 0 0-17534 {}}} SUCCS {{259 0 3.000 0-17539 {}} {258 0 3.000 0-17560 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-628 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17538 {}} {774 0 3.000 0-17567 {}} {774 0 3.000 0-17560 {}}} SUCCS {{258 0 0 0-17555 {}} {256 0 0 0-17560 {}} {258 0 0 0-17562 {}} {256 0 0 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17540) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17541 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17541) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#39 TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-630 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17540 {}}} SUCCS {{259 0 0 0-17542 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17542) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-631 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17541 {}}} SUCCS {{258 0 0 0-17544 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17543) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-632 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17544 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17544) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.03 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-633 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17543 {}} {258 0 0 0-17542 {}}} SUCCS {{258 0 0 0-17547 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17545) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-634 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17573 {}}} SUCCS {{259 0 0 0-17546 {}} {130 0 0 0-17572 {}} {256 0 0 0-17573 {}}} CYCLES {}}
set a(0-17546) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#1 TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-635 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17545 {}}} SUCCS {{259 0 0 0-17547 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17547) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-636 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17546 {}} {258 0 0 0-17544 {}}} SUCCS {{259 0 3.000 0-17548 {}} {258 0 3.000 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17548) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-637 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17547 {}} {774 0 3.000 0-17567 {}} {774 0 3.000 0-17560 {}}} SUCCS {{259 0 0 0-17549 {}} {256 0 0 0-17560 {}} {256 0 0 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17549) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-638 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17548 {}} {128 0 0 0-17553 {}}} SUCCS {{258 0 0 0-17553 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17550) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-639 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17553 {}}} SUCCS {{258 0 0 0-17553 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17551) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-640 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17553 {}}} SUCCS {{258 0 0 0-17553 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17552) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-641 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17553 {}}} SUCCS {{259 0 0 0-17553 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17553) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-642 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17552 {}} {258 0 0 0-17551 {}} {258 0 0 0-17550 {}} {258 0 0 0-17549 {}}} SUCCS {{128 0 0 0-17549 {}} {128 0 0 0-17550 {}} {128 0 0 0-17551 {}} {128 0 0 0-17552 {}} {259 0 0 0-17554 {}}} CYCLES {}}
set a(0-17554) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-643 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17553 {}}} SUCCS {{259 0 0 0-17555 {}} {258 0 0 0-17561 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17555) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-644 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17554 {}} {258 0 0 0-17539 {}}} SUCCS {{259 0 0 0-17556 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17556) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-645 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17555 {}} {128 0 0 0-17558 {}}} SUCCS {{258 0 0 0-17558 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17557) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-646 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17558 {}}} SUCCS {{259 0 0 0-17558 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17558) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-647 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17557 {}} {258 0 0 0-17556 {}}} SUCCS {{128 0 0 0-17556 {}} {128 0 0 0-17557 {}} {259 0 0 0-17559 {}}} CYCLES {}}
set a(0-17559) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-648 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17558 {}}} SUCCS {{259 0 3.000 0-17560 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-649 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17560 {}} {259 0 3.000 0-17559 {}} {256 0 0 0-17548 {}} {256 0 0 0-17539 {}} {258 0 3.000 0-17538 {}} {774 0 0 0-17567 {}}} SUCCS {{774 0 3.000 0-17539 {}} {774 0 3.000 0-17548 {}} {774 0 0 0-17560 {}} {258 0 0 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17561) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-650 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17554 {}}} SUCCS {{259 0 0 0-17562 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17562) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-651 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17561 {}} {258 0 0 0-17539 {}}} SUCCS {{259 0 0 0-17563 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17563) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-652 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17562 {}} {128 0 0 0-17565 {}}} SUCCS {{258 0 0 0-17565 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17564) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-653 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17565 {}}} SUCCS {{259 0 0 0-17565 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17565) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-654 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17564 {}} {258 0 0 0-17563 {}}} SUCCS {{128 0 0 0-17563 {}} {128 0 0 0-17564 {}} {259 0 0 0-17566 {}}} CYCLES {}}
set a(0-17566) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-655 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17565 {}}} SUCCS {{259 0 3.000 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17567) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-656 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17567 {}} {259 0 3.000 0-17566 {}} {258 0 0 0-17560 {}} {256 0 0 0-17548 {}} {258 0 3.000 0-17547 {}} {256 0 0 0-17539 {}}} SUCCS {{774 0 3.000 0-17539 {}} {774 0 3.000 0-17548 {}} {774 0 0 0-17560 {}} {774 0 0 0-17567 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17568) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-657 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17573 {}}} SUCCS {{259 0 0 0-17569 {}} {130 0 0 0-17572 {}} {256 0 0 0-17573 {}}} CYCLES {}}
set a(0-17569) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#2 TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-658 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17568 {}}} SUCCS {{259 0 0 0-17570 {}} {130 0 0 0-17572 {}}} CYCLES {}}
set a(0-17570) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-659 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17569 {}}} SUCCS {{259 0 0 0-17571 {}} {130 0 0 0-17572 {}} {258 0 0 0-17573 {}}} CYCLES {}}
set a(0-17571) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(10) TYPE READSLICE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-660 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17570 {}}} SUCCS {{259 0 0 0-17572 {}}} CYCLES {}}
set a(0-17572) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16936 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-661 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17571 {}} {130 0 0 0-17570 {}} {130 0 0 0-17569 {}} {130 0 0 0-17568 {}} {130 0 0 0-17567 {}} {130 0 0 0-17566 {}} {130 0 0 0-17564 {}} {130 0 0 0-17563 {}} {130 0 0 0-17562 {}} {130 0 0 0-17561 {}} {130 0 0 0-17560 {}} {130 0 0 0-17559 {}} {130 0 0 0-17557 {}} {130 0 0 0-17556 {}} {130 0 0 0-17555 {}} {130 0 0 0-17554 {}} {130 0 0 0-17552 {}} {130 0 0 0-17551 {}} {130 0 0 0-17550 {}} {130 0 0 0-17549 {}} {130 0 0 0-17548 {}} {130 0 0 0-17547 {}} {130 0 0 0-17546 {}} {130 0 0 0-17545 {}} {130 0 0 0-17544 {}} {130 0 0 0-17543 {}} {130 0 0 0-17542 {}} {130 0 0 0-17541 {}} {130 0 0 0-17540 {}} {130 0 0 0-17539 {}} {130 0 0 0-17538 {}} {130 0 0 0-17537 {}} {130 0 0 0-17536 {}} {130 0 0 0-17535 {}} {130 0 0 0-17534 {}} {130 0 0 0-17533 {}}} SUCCS {{129 0 0 0-17573 {}}} CYCLES {}}
set a(0-17573) {AREA_SCORE {} NAME asn(VEC_LOOP:j#10(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16936 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17573 {}} {129 0 0 0-17572 {}} {258 0 0 0-17570 {}} {256 0 0 0-17568 {}} {256 0 0 0-17545 {}} {256 0 0 0-17533 {}}} SUCCS {{774 0 0 0-17533 {}} {774 0 0 0-17545 {}} {774 0 0 0-17568 {}} {772 0 0 0-17573 {}}} CYCLES {}}
set a(0-16936) {CHI {0-17533 0-17534 0-17535 0-17536 0-17537 0-17538 0-17539 0-17540 0-17541 0-17542 0-17543 0-17544 0-17545 0-17546 0-17547 0-17548 0-17549 0-17550 0-17551 0-17552 0-17553 0-17554 0-17555 0-17556 0-17557 0-17558 0-17559 0-17560 0-17561 0-17562 0-17563 0-17564 0-17565 0-17566 0-17567 0-17568 0-17569 0-17570 0-17571 0-17572 0-17573} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-662 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17532 {}} {258 0 0 0-17531 {}} {258 0 0 0-17530 {}} {130 0 0 0-17529 {}} {130 0 0 0-17528 {}} {130 0 0 0-17527 {}} {130 0 0 0-17526 {}} {64 0 0 0-17525 {}} {64 0 0 0-16935 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17532 {}} {131 0 0 0-17574 {}} {130 0 0 0-17575 {}} {130 0 0 0-17576 {}} {130 0 0 0-17577 {}} {130 0 0 0-17578 {}} {130 0 0 0-17579 {}} {130 0 0 0-17580 {}} {130 0 0 0-17581 {}} {130 0 0 0-17582 {}} {130 0 0 0-17583 {}} {64 0 0 0-16937 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17574) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-663 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{131 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17575 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17575) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-664 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17574 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17576 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17576) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-665 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17575 {}} {130 0 0 0-16936 {}}} SUCCS {{258 0 0 0-17580 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17577) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-666 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{130 0 0 0-16936 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17578 {}} {130 0 0 0-17583 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17578) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#40 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-667 LOC {11 1.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{259 0 0 0-17577 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17579 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17579) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-668 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17578 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17580 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17580) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-669 LOC {12 0.0 12 0.8687499999999999 12 0.8687499999999999 12 0.9999998749999999 12 0.9999998749999999} PREDS {{259 0 0 0-17579 {}} {258 0 0 0-17576 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17581 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17581) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-670 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17580 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17582 {}} {130 0 0 0-17583 {}}} CYCLES {}}
set a(0-17582) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-671 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17581 {}} {130 0 0 0-16936 {}}} SUCCS {{259 0 0 0-17583 {}}} CYCLES {}}
set a(0-17583) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-672 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17582 {}} {130 0 0 0-17581 {}} {130 0 0 0-17580 {}} {130 0 0 0-17579 {}} {130 0 0 0-17578 {}} {130 0 0 0-17577 {}} {130 0 0 0-17576 {}} {130 0 0 0-17575 {}} {130 0 0 0-17574 {}} {130 0 0 0-16936 {}}} SUCCS {{128 0 0 0-17592 {}} {64 0 0 0-16937 {}}} CYCLES {}}
set a(0-17584) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-673 LOC {0 1.0 10 0.0 10 0.0 10 0.0 11 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17585 {}} {130 0 0 0-16937 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17585) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#41 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-674 LOC {0 1.0 10 0.0 10 0.0 11 0.19218444999999998} PREDS {{259 0 0 0-17584 {}}} SUCCS {{259 0 0 0-17586 {}} {130 0 0 0-16937 {}}} CYCLES {}}
set a(0-17586) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-675 LOC {0 1.0 10 0.19218444999999998 10 0.19218444999999998 11 0.19218444999999998} PREDS {{259 0 0 0-17585 {}}} SUCCS {{259 0 0 0-17587 {}} {130 0 0 0-16937 {}}} CYCLES {}}
set a(0-17587) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-676 LOC {1 0.18687499999999999 10 0.19218444999999998 10 0.19218444999999998 10 0.6562499275 11 0.6562499275} PREDS {{259 0 0 0-17586 {}} {258 0 0 0-17085 {}}} SUCCS {{259 0 0 0-17588 {}} {258 0 0 0-17590 {}} {130 0 0 0-16937 {}}} CYCLES {}}
set a(0-17588) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#35 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-677 LOC {1 0.6509406 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{259 0 0 0-17587 {}}} SUCCS {{259 0 2.250 0-17589 {}} {130 0 0 0-16937 {}}} CYCLES {}}
set a(0-17589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-678 LOC {1 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-17588 {}}} SUCCS {{258 0 0 0-16937 {}}} CYCLES {}}
set a(0-17590) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-679 LOC {1 0.6509406 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{258 0 0 0-17587 {}}} SUCCS {{259 0 2.250 0-17591 {}} {130 0 0 0-16937 {}}} CYCLES {}}
set a(0-17591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-680 LOC {1 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-17590 {}}} SUCCS {{258 0 0 0-16937 {}}} CYCLES {}}
set a(0-17592) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#11(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-681 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-17583 {}} {772 0 0 0-16937 {}}} SUCCS {{259 0 0 0-16937 {}}} CYCLES {}}
set a(0-17593) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-682 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-17639 {}}} SUCCS {{259 0 0 0-17594 {}} {130 0 0 0-17638 {}} {256 0 0 0-17639 {}}} CYCLES {}}
set a(0-17594) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-1) TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-683 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17593 {}}} SUCCS {{258 0 0 0-17598 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17595) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-684 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-17596 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17596) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#42 TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-685 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17595 {}}} SUCCS {{259 0 0 0-17597 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17597) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-686 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-17596 {}}} SUCCS {{259 0 0 0-17598 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17598) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.02 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-687 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17597 {}} {258 0 0 0-17594 {}}} SUCCS {{258 0 0 0-17601 {}} {258 0 0 0-17625 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17599) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-688 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17639 {}}} SUCCS {{259 0 0 0-17600 {}} {130 0 0 0-17638 {}} {256 0 0 0-17639 {}}} CYCLES {}}
set a(0-17600) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0)#1 TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-689 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17599 {}}} SUCCS {{259 0 0 0-17601 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17601) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-690 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17600 {}} {258 0 0 0-17598 {}}} SUCCS {{259 0 3.000 0-17602 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17602) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-691 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17601 {}} {774 0 3.000 0-17633 {}} {774 0 3.000 0-17626 {}}} SUCCS {{258 0 0 0-17618 {}} {256 0 0 0-17626 {}} {258 0 0 0-17628 {}} {256 0 0 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17603) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-692 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17604 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17604) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#43 TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-693 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17603 {}}} SUCCS {{259 0 0 0-17605 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17605) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-694 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17604 {}}} SUCCS {{258 0 0 0-17607 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17606) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-695 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17607 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17607) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.03 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-696 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17606 {}} {258 0 0 0-17605 {}}} SUCCS {{258 0 0 0-17610 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17608) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-697 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17639 {}}} SUCCS {{259 0 0 0-17609 {}} {130 0 0 0-17638 {}} {256 0 0 0-17639 {}}} CYCLES {}}
set a(0-17609) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0) TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-698 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17608 {}}} SUCCS {{259 0 0 0-17610 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17610) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-699 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17609 {}} {258 0 0 0-17607 {}}} SUCCS {{259 0 3.000 0-17611 {}} {258 0 3.000 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-700 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17610 {}} {774 0 3.000 0-17633 {}} {774 0 3.000 0-17626 {}}} SUCCS {{259 0 0 0-17612 {}} {256 0 0 0-17626 {}} {256 0 0 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17612) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-701 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17611 {}} {128 0 0 0-17616 {}}} SUCCS {{258 0 0 0-17616 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17613) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-702 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17616 {}}} SUCCS {{258 0 0 0-17616 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17614) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-703 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17616 {}}} SUCCS {{258 0 0 0-17616 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17615) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-704 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17616 {}}} SUCCS {{259 0 0 0-17616 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17616) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-705 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17615 {}} {258 0 0 0-17614 {}} {258 0 0 0-17613 {}} {258 0 0 0-17612 {}}} SUCCS {{128 0 0 0-17612 {}} {128 0 0 0-17613 {}} {128 0 0 0-17614 {}} {128 0 0 0-17615 {}} {259 0 0 0-17617 {}}} CYCLES {}}
set a(0-17617) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-706 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17616 {}}} SUCCS {{259 0 0 0-17618 {}} {258 0 0 0-17627 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17618) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-707 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17617 {}} {258 0 0 0-17602 {}}} SUCCS {{259 0 0 0-17619 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17619) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-708 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17618 {}} {128 0 0 0-17621 {}}} SUCCS {{258 0 0 0-17621 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17620) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-709 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17621 {}}} SUCCS {{259 0 0 0-17621 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17621) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-710 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17620 {}} {258 0 0 0-17619 {}}} SUCCS {{128 0 0 0-17619 {}} {128 0 0 0-17620 {}} {259 0 0 0-17622 {}}} CYCLES {}}
set a(0-17622) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-711 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17621 {}}} SUCCS {{258 0 3.000 0-17626 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17623) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-712 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17639 {}}} SUCCS {{259 0 0 0-17624 {}} {130 0 0 0-17638 {}} {256 0 0 0-17639 {}}} CYCLES {}}
set a(0-17624) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0) TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-713 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17623 {}}} SUCCS {{259 0 0 0-17625 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17625) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-714 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17624 {}} {258 0 0 0-17598 {}}} SUCCS {{259 0 3.000 0-17626 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-715 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17626 {}} {259 0 3.000 0-17625 {}} {258 0 3.000 0-17622 {}} {256 0 0 0-17611 {}} {256 0 0 0-17602 {}} {774 0 0 0-17633 {}}} SUCCS {{774 0 3.000 0-17602 {}} {774 0 3.000 0-17611 {}} {774 0 0 0-17626 {}} {258 0 0 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17627) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-716 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17617 {}}} SUCCS {{259 0 0 0-17628 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17628) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-717 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17627 {}} {258 0 0 0-17602 {}}} SUCCS {{259 0 0 0-17629 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17629) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-718 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17628 {}} {128 0 0 0-17631 {}}} SUCCS {{258 0 0 0-17631 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17630) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-719 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17631 {}}} SUCCS {{259 0 0 0-17631 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17631) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-720 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17630 {}} {258 0 0 0-17629 {}}} SUCCS {{128 0 0 0-17629 {}} {128 0 0 0-17630 {}} {259 0 0 0-17632 {}}} CYCLES {}}
set a(0-17632) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-721 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17631 {}}} SUCCS {{259 0 3.000 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17633) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-722 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17633 {}} {259 0 3.000 0-17632 {}} {258 0 0 0-17626 {}} {256 0 0 0-17611 {}} {258 0 3.000 0-17610 {}} {256 0 0 0-17602 {}}} SUCCS {{774 0 3.000 0-17602 {}} {774 0 3.000 0-17611 {}} {774 0 0 0-17626 {}} {774 0 0 0-17633 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17634) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-723 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17639 {}}} SUCCS {{259 0 0 0-17635 {}} {130 0 0 0-17638 {}} {256 0 0 0-17639 {}}} CYCLES {}}
set a(0-17635) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0)#1 TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-724 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17634 {}}} SUCCS {{259 0 0 0-17636 {}} {130 0 0 0-17638 {}}} CYCLES {}}
set a(0-17636) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-725 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17635 {}}} SUCCS {{259 0 0 0-17637 {}} {130 0 0 0-17638 {}} {258 0 0 0-17639 {}}} CYCLES {}}
set a(0-17637) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(10) TYPE READSLICE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-726 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17636 {}}} SUCCS {{259 0 0 0-17638 {}}} CYCLES {}}
set a(0-17638) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16937 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-727 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17637 {}} {130 0 0 0-17636 {}} {130 0 0 0-17635 {}} {130 0 0 0-17634 {}} {130 0 0 0-17633 {}} {130 0 0 0-17632 {}} {130 0 0 0-17630 {}} {130 0 0 0-17629 {}} {130 0 0 0-17628 {}} {130 0 0 0-17627 {}} {130 0 0 0-17626 {}} {130 0 0 0-17625 {}} {130 0 0 0-17624 {}} {130 0 0 0-17623 {}} {130 0 0 0-17622 {}} {130 0 0 0-17620 {}} {130 0 0 0-17619 {}} {130 0 0 0-17618 {}} {130 0 0 0-17617 {}} {130 0 0 0-17615 {}} {130 0 0 0-17614 {}} {130 0 0 0-17613 {}} {130 0 0 0-17612 {}} {130 0 0 0-17611 {}} {130 0 0 0-17610 {}} {130 0 0 0-17609 {}} {130 0 0 0-17608 {}} {130 0 0 0-17607 {}} {130 0 0 0-17606 {}} {130 0 0 0-17605 {}} {130 0 0 0-17604 {}} {130 0 0 0-17603 {}} {130 0 0 0-17602 {}} {130 0 0 0-17601 {}} {130 0 0 0-17600 {}} {130 0 0 0-17599 {}} {130 0 0 0-17598 {}} {130 0 0 0-17597 {}} {130 0 0 0-17596 {}} {130 0 0 0-17595 {}} {130 0 0 0-17594 {}} {130 0 0 0-17593 {}}} SUCCS {{129 0 0 0-17639 {}}} CYCLES {}}
set a(0-17639) {AREA_SCORE {} NAME asn(VEC_LOOP:j#11(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16937 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17639 {}} {129 0 0 0-17638 {}} {258 0 0 0-17636 {}} {256 0 0 0-17634 {}} {256 0 0 0-17623 {}} {256 0 0 0-17608 {}} {256 0 0 0-17599 {}} {256 0 0 0-17593 {}}} SUCCS {{774 0 0 0-17593 {}} {774 0 0 0-17599 {}} {774 0 0 0-17608 {}} {774 0 0 0-17623 {}} {774 0 0 0-17634 {}} {772 0 0 0-17639 {}}} CYCLES {}}
set a(0-16937) {CHI {0-17593 0-17594 0-17595 0-17596 0-17597 0-17598 0-17599 0-17600 0-17601 0-17602 0-17603 0-17604 0-17605 0-17606 0-17607 0-17608 0-17609 0-17610 0-17611 0-17612 0-17613 0-17614 0-17615 0-17616 0-17617 0-17618 0-17619 0-17620 0-17621 0-17622 0-17623 0-17624 0-17625 0-17626 0-17627 0-17628 0-17629 0-17630 0-17631 0-17632 0-17633 0-17634 0-17635 0-17636 0-17637 0-17638 0-17639} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-728 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17592 {}} {258 0 0 0-17591 {}} {130 0 0 0-17590 {}} {258 0 0 0-17589 {}} {130 0 0 0-17588 {}} {130 0 0 0-17587 {}} {130 0 0 0-17586 {}} {130 0 0 0-17585 {}} {130 0 0 0-17584 {}} {64 0 0 0-17583 {}} {64 0 0 0-16936 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17592 {}} {131 0 0 0-17640 {}} {130 0 0 0-17641 {}} {130 0 0 0-17642 {}} {130 0 0 0-17643 {}} {130 0 0 0-17644 {}} {130 0 0 0-17645 {}} {130 0 0 0-17646 {}} {130 0 0 0-17647 {}} {130 0 0 0-17648 {}} {130 0 0 0-17649 {}} {64 0 0 0-16938 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17640) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#1 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-729 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{131 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17641 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17641) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-730 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-17640 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17642 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17642) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-731 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-17641 {}} {130 0 0 0-16937 {}}} SUCCS {{258 0 0 0-17646 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17643) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-732 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8724999999999999} PREDS {{130 0 0 0-16937 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17644 {}} {130 0 0 0-17649 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17644) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#45 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-733 LOC {12 1.0 13 0.0 13 0.0 13 0.8724999999999999} PREDS {{259 0 0 0-17643 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17645 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17645) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-734 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-17644 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17646 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17646) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-735 LOC {13 0.0 13 0.8724999999999999 13 0.8724999999999999 13 0.999999875 13 0.999999875} PREDS {{259 0 0 0-17645 {}} {258 0 0 0-17642 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17647 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17647) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(8) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-736 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17646 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17648 {}} {130 0 0 0-17649 {}}} CYCLES {}}
set a(0-17648) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-737 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17647 {}} {130 0 0 0-16937 {}}} SUCCS {{259 0 0 0-17649 {}}} CYCLES {}}
set a(0-17649) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-738 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17648 {}} {130 0 0 0-17647 {}} {130 0 0 0-17646 {}} {130 0 0 0-17645 {}} {130 0 0 0-17644 {}} {130 0 0 0-17643 {}} {130 0 0 0-17642 {}} {130 0 0 0-17641 {}} {130 0 0 0-17640 {}} {130 0 0 0-16937 {}}} SUCCS {{128 0 0 0-17656 {}} {64 0 0 0-16938 {}}} CYCLES {}}
set a(0-17650) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-739 LOC {0 1.0 11 0.0 11 0.0 11 0.0 12 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17651 {}} {130 0 0 0-16938 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17651) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#24 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-740 LOC {0 1.0 11 0.0 11 0.0 12 0.19218444999999998} PREDS {{259 0 0 0-17650 {}}} SUCCS {{259 0 0 0-17652 {}} {130 0 0 0-16938 {}}} CYCLES {}}
set a(0-17652) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-741 LOC {0 1.0 11 0.19218444999999998 11 0.19218444999999998 12 0.19218444999999998} PREDS {{259 0 0 0-17651 {}}} SUCCS {{259 0 0 0-17653 {}} {130 0 0 0-16938 {}}} CYCLES {}}
set a(0-17653) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-742 LOC {1 0.18687499999999999 11 0.19218444999999998 11 0.19218444999999998 11 0.6562499275 12 0.6562499275} PREDS {{259 0 0 0-17652 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17654 {}} {258 0 2.250 0-17655 {}} {130 0 0 0-16938 {}}} CYCLES {}}
set a(0-17654) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-743 LOC {1 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 2.250 0-17653 {}}} SUCCS {{258 0 0 0-16938 {}}} CYCLES {}}
set a(0-17655) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-744 LOC {1 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{258 0 2.250 0-17653 {}}} SUCCS {{258 0 0 0-16938 {}}} CYCLES {}}
set a(0-17656) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#12(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-745 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-17649 {}} {772 0 0 0-16938 {}}} SUCCS {{259 0 0 0-16938 {}}} CYCLES {}}
set a(0-17657) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-746 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17697 {}}} SUCCS {{259 0 0 0-17658 {}} {130 0 0 0-17696 {}} {256 0 0 0-17697 {}}} CYCLES {}}
set a(0-17658) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0) TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-747 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17657 {}}} SUCCS {{258 0 0 0-17662 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17659) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-748 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17660 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17660) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#46 TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-749 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17659 {}}} SUCCS {{259 0 0 0-17661 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17661) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-750 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17660 {}}} SUCCS {{259 0 0 0-17662 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17662) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-751 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17661 {}} {258 0 0 0-17658 {}}} SUCCS {{259 0 3.000 0-17663 {}} {258 0 3.000 0-17684 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17663) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-752 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17662 {}} {774 0 3.000 0-17691 {}} {774 0 3.000 0-17684 {}}} SUCCS {{258 0 0 0-17679 {}} {256 0 0 0-17684 {}} {258 0 0 0-17686 {}} {256 0 0 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17664) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17665 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17665) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#47 TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-754 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17664 {}}} SUCCS {{259 0 0 0-17666 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17666) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-755 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17665 {}}} SUCCS {{258 0 0 0-17668 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17667) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-756 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17668 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17668) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.03 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-757 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17667 {}} {258 0 0 0-17666 {}}} SUCCS {{258 0 0 0-17671 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17669) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-758 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17697 {}}} SUCCS {{259 0 0 0-17670 {}} {130 0 0 0-17696 {}} {256 0 0 0-17697 {}}} CYCLES {}}
set a(0-17670) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#1 TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-759 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17669 {}}} SUCCS {{259 0 0 0-17671 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17671) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-760 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17670 {}} {258 0 0 0-17668 {}}} SUCCS {{259 0 3.000 0-17672 {}} {258 0 3.000 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17672) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-761 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17671 {}} {774 0 3.000 0-17691 {}} {774 0 3.000 0-17684 {}}} SUCCS {{259 0 0 0-17673 {}} {256 0 0 0-17684 {}} {256 0 0 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17673) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-762 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17672 {}} {128 0 0 0-17677 {}}} SUCCS {{258 0 0 0-17677 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17674) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-763 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17677 {}}} SUCCS {{258 0 0 0-17677 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17675) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-764 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17677 {}}} SUCCS {{258 0 0 0-17677 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17676) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-765 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17677 {}}} SUCCS {{259 0 0 0-17677 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17677) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-766 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17676 {}} {258 0 0 0-17675 {}} {258 0 0 0-17674 {}} {258 0 0 0-17673 {}}} SUCCS {{128 0 0 0-17673 {}} {128 0 0 0-17674 {}} {128 0 0 0-17675 {}} {128 0 0 0-17676 {}} {259 0 0 0-17678 {}}} CYCLES {}}
set a(0-17678) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-767 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17677 {}}} SUCCS {{259 0 0 0-17679 {}} {258 0 0 0-17685 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17679) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-768 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17678 {}} {258 0 0 0-17663 {}}} SUCCS {{259 0 0 0-17680 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17680) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-769 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17679 {}} {128 0 0 0-17682 {}}} SUCCS {{258 0 0 0-17682 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17681) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-770 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17682 {}}} SUCCS {{259 0 0 0-17682 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17682) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-771 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17681 {}} {258 0 0 0-17680 {}}} SUCCS {{128 0 0 0-17680 {}} {128 0 0 0-17681 {}} {259 0 0 0-17683 {}}} CYCLES {}}
set a(0-17683) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-772 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17682 {}}} SUCCS {{259 0 3.000 0-17684 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17684) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-773 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17684 {}} {259 0 3.000 0-17683 {}} {256 0 0 0-17672 {}} {256 0 0 0-17663 {}} {258 0 3.000 0-17662 {}} {774 0 0 0-17691 {}}} SUCCS {{774 0 3.000 0-17663 {}} {774 0 3.000 0-17672 {}} {774 0 0 0-17684 {}} {258 0 0 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17685) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-774 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17678 {}}} SUCCS {{259 0 0 0-17686 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17686) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-775 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17685 {}} {258 0 0 0-17663 {}}} SUCCS {{259 0 0 0-17687 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17687) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-776 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17686 {}} {128 0 0 0-17689 {}}} SUCCS {{258 0 0 0-17689 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17688) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-777 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17689 {}}} SUCCS {{259 0 0 0-17689 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17689) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-778 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17688 {}} {258 0 0 0-17687 {}}} SUCCS {{128 0 0 0-17687 {}} {128 0 0 0-17688 {}} {259 0 0 0-17690 {}}} CYCLES {}}
set a(0-17690) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-779 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17689 {}}} SUCCS {{259 0 3.000 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17691) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-780 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17691 {}} {259 0 3.000 0-17690 {}} {258 0 0 0-17684 {}} {256 0 0 0-17672 {}} {258 0 3.000 0-17671 {}} {256 0 0 0-17663 {}}} SUCCS {{774 0 3.000 0-17663 {}} {774 0 3.000 0-17672 {}} {774 0 0 0-17684 {}} {774 0 0 0-17691 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17692) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-781 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17697 {}}} SUCCS {{259 0 0 0-17693 {}} {130 0 0 0-17696 {}} {256 0 0 0-17697 {}}} CYCLES {}}
set a(0-17693) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#2 TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-782 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17692 {}}} SUCCS {{259 0 0 0-17694 {}} {130 0 0 0-17696 {}}} CYCLES {}}
set a(0-17694) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-783 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17693 {}}} SUCCS {{259 0 0 0-17695 {}} {130 0 0 0-17696 {}} {258 0 0 0-17697 {}}} CYCLES {}}
set a(0-17695) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(10) TYPE READSLICE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-784 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17694 {}}} SUCCS {{259 0 0 0-17696 {}}} CYCLES {}}
set a(0-17696) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16938 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-785 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17695 {}} {130 0 0 0-17694 {}} {130 0 0 0-17693 {}} {130 0 0 0-17692 {}} {130 0 0 0-17691 {}} {130 0 0 0-17690 {}} {130 0 0 0-17688 {}} {130 0 0 0-17687 {}} {130 0 0 0-17686 {}} {130 0 0 0-17685 {}} {130 0 0 0-17684 {}} {130 0 0 0-17683 {}} {130 0 0 0-17681 {}} {130 0 0 0-17680 {}} {130 0 0 0-17679 {}} {130 0 0 0-17678 {}} {130 0 0 0-17676 {}} {130 0 0 0-17675 {}} {130 0 0 0-17674 {}} {130 0 0 0-17673 {}} {130 0 0 0-17672 {}} {130 0 0 0-17671 {}} {130 0 0 0-17670 {}} {130 0 0 0-17669 {}} {130 0 0 0-17668 {}} {130 0 0 0-17667 {}} {130 0 0 0-17666 {}} {130 0 0 0-17665 {}} {130 0 0 0-17664 {}} {130 0 0 0-17663 {}} {130 0 0 0-17662 {}} {130 0 0 0-17661 {}} {130 0 0 0-17660 {}} {130 0 0 0-17659 {}} {130 0 0 0-17658 {}} {130 0 0 0-17657 {}}} SUCCS {{129 0 0 0-17697 {}}} CYCLES {}}
set a(0-17697) {AREA_SCORE {} NAME asn(VEC_LOOP:j#12(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16938 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17697 {}} {129 0 0 0-17696 {}} {258 0 0 0-17694 {}} {256 0 0 0-17692 {}} {256 0 0 0-17669 {}} {256 0 0 0-17657 {}}} SUCCS {{774 0 0 0-17657 {}} {774 0 0 0-17669 {}} {774 0 0 0-17692 {}} {772 0 0 0-17697 {}}} CYCLES {}}
set a(0-16938) {CHI {0-17657 0-17658 0-17659 0-17660 0-17661 0-17662 0-17663 0-17664 0-17665 0-17666 0-17667 0-17668 0-17669 0-17670 0-17671 0-17672 0-17673 0-17674 0-17675 0-17676 0-17677 0-17678 0-17679 0-17680 0-17681 0-17682 0-17683 0-17684 0-17685 0-17686 0-17687 0-17688 0-17689 0-17690 0-17691 0-17692 0-17693 0-17694 0-17695 0-17696 0-17697} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-786 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17656 {}} {258 0 0 0-17655 {}} {258 0 0 0-17654 {}} {130 0 0 0-17653 {}} {130 0 0 0-17652 {}} {130 0 0 0-17651 {}} {130 0 0 0-17650 {}} {64 0 0 0-17649 {}} {64 0 0 0-16937 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17656 {}} {131 0 0 0-17698 {}} {130 0 0 0-17699 {}} {130 0 0 0-17700 {}} {130 0 0 0-17701 {}} {130 0 0 0-17702 {}} {130 0 0 0-17703 {}} {130 0 0 0-17704 {}} {130 0 0 0-17705 {}} {130 0 0 0-17706 {}} {130 0 0 0-17707 {}} {64 0 0 0-16939 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17698) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-787 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{131 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17699 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17699) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-788 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-17698 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17700 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17700) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-789 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-17699 {}} {130 0 0 0-16938 {}}} SUCCS {{258 0 0 0-17704 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17701) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-790 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{130 0 0 0-16938 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17702 {}} {130 0 0 0-17707 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17702) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#48 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-791 LOC {13 1.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{259 0 0 0-17701 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17703 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17703) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-792 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-17702 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17704 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17704) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-793 LOC {14 0.0 14 0.8687499999999999 14 0.8687499999999999 14 0.9999998749999999 14 0.9999998749999999} PREDS {{259 0 0 0-17703 {}} {258 0 0 0-17700 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17705 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17705) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-794 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17704 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17706 {}} {130 0 0 0-17707 {}}} CYCLES {}}
set a(0-17706) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-795 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17705 {}} {130 0 0 0-16938 {}}} SUCCS {{259 0 0 0-17707 {}}} CYCLES {}}
set a(0-17707) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-796 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17706 {}} {130 0 0 0-17705 {}} {130 0 0 0-17704 {}} {130 0 0 0-17703 {}} {130 0 0 0-17702 {}} {130 0 0 0-17701 {}} {130 0 0 0-17700 {}} {130 0 0 0-17699 {}} {130 0 0 0-17698 {}} {130 0 0 0-16938 {}}} SUCCS {{128 0 0 0-17716 {}} {64 0 0 0-16939 {}}} CYCLES {}}
set a(0-17708) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-797 LOC {0 1.0 12 0.0 12 0.0 12 0.0 13 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17709 {}} {130 0 0 0-16939 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17709) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#49 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-798 LOC {0 1.0 12 0.0 12 0.0 13 0.19218444999999998} PREDS {{259 0 0 0-17708 {}}} SUCCS {{259 0 0 0-17710 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-17710) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-799 LOC {0 1.0 12 0.19218444999999998 12 0.19218444999999998 13 0.19218444999999998} PREDS {{259 0 0 0-17709 {}}} SUCCS {{259 0 0 0-17711 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-17711) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-800 LOC {1 0.18687499999999999 12 0.19218444999999998 12 0.19218444999999998 12 0.6562499275 13 0.6562499275} PREDS {{259 0 0 0-17710 {}} {258 0 0 0-17210 {}}} SUCCS {{259 0 0 0-17712 {}} {258 0 0 0-17714 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-17712) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#36 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-801 LOC {1 0.6509406 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{259 0 0 0-17711 {}}} SUCCS {{259 0 2.250 0-17713 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-17713) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-802 LOC {1 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-17712 {}}} SUCCS {{258 0 0 0-16939 {}}} CYCLES {}}
set a(0-17714) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-803 LOC {1 0.6509406 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{258 0 0 0-17711 {}}} SUCCS {{259 0 2.250 0-17715 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-17715) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-804 LOC {1 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-17714 {}}} SUCCS {{258 0 0 0-16939 {}}} CYCLES {}}
set a(0-17716) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#13(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-805 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-17707 {}} {772 0 0 0-16939 {}}} SUCCS {{259 0 0 0-16939 {}}} CYCLES {}}
set a(0-17717) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-806 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{774 0 0 0-17763 {}}} SUCCS {{259 0 0 0-17718 {}} {130 0 0 0-17762 {}} {256 0 0 0-17763 {}}} CYCLES {}}
set a(0-17718) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-2) TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-807 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-17717 {}}} SUCCS {{258 0 0 0-17722 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17719) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-808 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-17720 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17720) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#50 TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-809 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-17719 {}}} SUCCS {{259 0 0 0-17721 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17721) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-810 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 5 0.43687499999999996} PREDS {{259 0 0 0-17720 {}}} SUCCS {{259 0 0 0-17722 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17722) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.01 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-811 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17721 {}} {258 0 0 0-17718 {}}} SUCCS {{258 0 0 0-17725 {}} {258 0 0 0-17749 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17723) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-812 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17763 {}}} SUCCS {{259 0 0 0-17724 {}} {130 0 0 0-17762 {}} {256 0 0 0-17763 {}}} CYCLES {}}
set a(0-17724) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0)#1 TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-813 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17723 {}}} SUCCS {{259 0 0 0-17725 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17725) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-814 LOC {1 0.125625 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17724 {}} {258 0 0 0-17722 {}}} SUCCS {{259 0 3.000 0-17726 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17726) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-815 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17725 {}} {774 0 3.000 0-17757 {}} {774 0 3.000 0-17750 {}}} SUCCS {{258 0 0 0-17742 {}} {256 0 0 0-17750 {}} {258 0 0 0-17752 {}} {256 0 0 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17727) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-816 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17728 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17728) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#51 TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-817 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17727 {}}} SUCCS {{259 0 0 0-17729 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17729) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-818 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17728 {}}} SUCCS {{258 0 0 0-17731 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17730) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-819 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17731 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17731) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.03 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-820 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17730 {}} {258 0 0 0-17729 {}}} SUCCS {{258 0 0 0-17734 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17732) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-821 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17763 {}}} SUCCS {{259 0 0 0-17733 {}} {130 0 0 0-17762 {}} {256 0 0 0-17763 {}}} CYCLES {}}
set a(0-17733) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0) TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-822 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17732 {}}} SUCCS {{259 0 0 0-17734 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17734) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-823 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17733 {}} {258 0 0 0-17731 {}}} SUCCS {{259 0 3.000 0-17735 {}} {258 0 3.000 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17735) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-824 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17734 {}} {774 0 3.000 0-17757 {}} {774 0 3.000 0-17750 {}}} SUCCS {{259 0 0 0-17736 {}} {256 0 0 0-17750 {}} {256 0 0 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17736) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-825 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17735 {}} {128 0 0 0-17740 {}}} SUCCS {{258 0 0 0-17740 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17737) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-826 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17740 {}}} SUCCS {{258 0 0 0-17740 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17738) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-827 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17740 {}}} SUCCS {{258 0 0 0-17740 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17739) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-828 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17740 {}}} SUCCS {{259 0 0 0-17740 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17740) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-829 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17739 {}} {258 0 0 0-17738 {}} {258 0 0 0-17737 {}} {258 0 0 0-17736 {}}} SUCCS {{128 0 0 0-17736 {}} {128 0 0 0-17737 {}} {128 0 0 0-17738 {}} {128 0 0 0-17739 {}} {259 0 0 0-17741 {}}} CYCLES {}}
set a(0-17741) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-830 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17740 {}}} SUCCS {{259 0 0 0-17742 {}} {258 0 0 0-17751 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17742) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-831 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17741 {}} {258 0 0 0-17726 {}}} SUCCS {{259 0 0 0-17743 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17743) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-832 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17742 {}} {128 0 0 0-17745 {}}} SUCCS {{258 0 0 0-17745 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17744) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-833 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17745 {}}} SUCCS {{259 0 0 0-17745 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17745) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-834 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17744 {}} {258 0 0 0-17743 {}}} SUCCS {{128 0 0 0-17743 {}} {128 0 0 0-17744 {}} {259 0 0 0-17746 {}}} CYCLES {}}
set a(0-17746) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-835 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17745 {}}} SUCCS {{258 0 3.000 0-17750 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17747) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-836 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17763 {}}} SUCCS {{259 0 0 0-17748 {}} {130 0 0 0-17762 {}} {256 0 0 0-17763 {}}} CYCLES {}}
set a(0-17748) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0) TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-837 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17747 {}}} SUCCS {{259 0 0 0-17749 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17749) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-838 LOC {1 0.125625 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17748 {}} {258 0 0 0-17722 {}}} SUCCS {{259 0 3.000 0-17750 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17750) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-839 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17750 {}} {259 0 3.000 0-17749 {}} {258 0 3.000 0-17746 {}} {256 0 0 0-17735 {}} {256 0 0 0-17726 {}} {774 0 0 0-17757 {}}} SUCCS {{774 0 3.000 0-17726 {}} {774 0 3.000 0-17735 {}} {774 0 0 0-17750 {}} {258 0 0 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17751) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-840 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17741 {}}} SUCCS {{259 0 0 0-17752 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17752) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-841 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17751 {}} {258 0 0 0-17726 {}}} SUCCS {{259 0 0 0-17753 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17753) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-842 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17752 {}} {128 0 0 0-17755 {}}} SUCCS {{258 0 0 0-17755 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17754) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-843 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17755 {}}} SUCCS {{259 0 0 0-17755 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17755) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-844 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17754 {}} {258 0 0 0-17753 {}}} SUCCS {{128 0 0 0-17753 {}} {128 0 0 0-17754 {}} {259 0 0 0-17756 {}}} CYCLES {}}
set a(0-17756) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-845 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17755 {}}} SUCCS {{259 0 3.000 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17757) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-846 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17757 {}} {259 0 3.000 0-17756 {}} {258 0 0 0-17750 {}} {256 0 0 0-17735 {}} {258 0 3.000 0-17734 {}} {256 0 0 0-17726 {}}} SUCCS {{774 0 3.000 0-17726 {}} {774 0 3.000 0-17735 {}} {774 0 0 0-17750 {}} {774 0 0 0-17757 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17758) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-847 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17763 {}}} SUCCS {{259 0 0 0-17759 {}} {130 0 0 0-17762 {}} {256 0 0 0-17763 {}}} CYCLES {}}
set a(0-17759) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0)#1 TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-848 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17758 {}}} SUCCS {{259 0 0 0-17760 {}} {130 0 0 0-17762 {}}} CYCLES {}}
set a(0-17760) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-849 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17759 {}}} SUCCS {{259 0 0 0-17761 {}} {130 0 0 0-17762 {}} {258 0 0 0-17763 {}}} CYCLES {}}
set a(0-17761) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(10) TYPE READSLICE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-850 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17760 {}}} SUCCS {{259 0 0 0-17762 {}}} CYCLES {}}
set a(0-17762) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16939 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-851 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17761 {}} {130 0 0 0-17760 {}} {130 0 0 0-17759 {}} {130 0 0 0-17758 {}} {130 0 0 0-17757 {}} {130 0 0 0-17756 {}} {130 0 0 0-17754 {}} {130 0 0 0-17753 {}} {130 0 0 0-17752 {}} {130 0 0 0-17751 {}} {130 0 0 0-17750 {}} {130 0 0 0-17749 {}} {130 0 0 0-17748 {}} {130 0 0 0-17747 {}} {130 0 0 0-17746 {}} {130 0 0 0-17744 {}} {130 0 0 0-17743 {}} {130 0 0 0-17742 {}} {130 0 0 0-17741 {}} {130 0 0 0-17739 {}} {130 0 0 0-17738 {}} {130 0 0 0-17737 {}} {130 0 0 0-17736 {}} {130 0 0 0-17735 {}} {130 0 0 0-17734 {}} {130 0 0 0-17733 {}} {130 0 0 0-17732 {}} {130 0 0 0-17731 {}} {130 0 0 0-17730 {}} {130 0 0 0-17729 {}} {130 0 0 0-17728 {}} {130 0 0 0-17727 {}} {130 0 0 0-17726 {}} {130 0 0 0-17725 {}} {130 0 0 0-17724 {}} {130 0 0 0-17723 {}} {130 0 0 0-17722 {}} {130 0 0 0-17721 {}} {130 0 0 0-17720 {}} {130 0 0 0-17719 {}} {130 0 0 0-17718 {}} {130 0 0 0-17717 {}}} SUCCS {{129 0 0 0-17763 {}}} CYCLES {}}
set a(0-17763) {AREA_SCORE {} NAME asn(VEC_LOOP:j#13(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16939 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17763 {}} {129 0 0 0-17762 {}} {258 0 0 0-17760 {}} {256 0 0 0-17758 {}} {256 0 0 0-17747 {}} {256 0 0 0-17732 {}} {256 0 0 0-17723 {}} {256 0 0 0-17717 {}}} SUCCS {{774 0 0 0-17717 {}} {774 0 0 0-17723 {}} {774 0 0 0-17732 {}} {774 0 0 0-17747 {}} {774 0 0 0-17758 {}} {772 0 0 0-17763 {}}} CYCLES {}}
set a(0-16939) {CHI {0-17717 0-17718 0-17719 0-17720 0-17721 0-17722 0-17723 0-17724 0-17725 0-17726 0-17727 0-17728 0-17729 0-17730 0-17731 0-17732 0-17733 0-17734 0-17735 0-17736 0-17737 0-17738 0-17739 0-17740 0-17741 0-17742 0-17743 0-17744 0-17745 0-17746 0-17747 0-17748 0-17749 0-17750 0-17751 0-17752 0-17753 0-17754 0-17755 0-17756 0-17757 0-17758 0-17759 0-17760 0-17761 0-17762 0-17763} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-852 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17716 {}} {258 0 0 0-17715 {}} {130 0 0 0-17714 {}} {258 0 0 0-17713 {}} {130 0 0 0-17712 {}} {130 0 0 0-17711 {}} {130 0 0 0-17710 {}} {130 0 0 0-17709 {}} {130 0 0 0-17708 {}} {64 0 0 0-17707 {}} {64 0 0 0-16938 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17716 {}} {131 0 0 0-17764 {}} {130 0 0 0-17765 {}} {130 0 0 0-17766 {}} {130 0 0 0-17767 {}} {130 0 0 0-17768 {}} {130 0 0 0-17769 {}} {130 0 0 0-17770 {}} {130 0 0 0-17771 {}} {130 0 0 0-17772 {}} {130 0 0 0-17773 {}} {64 0 0 0-16940 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17764) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-853 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{131 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17765 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17765) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-854 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17764 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17766 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17766) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-855 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17765 {}} {130 0 0 0-16939 {}}} SUCCS {{258 0 0 0-17770 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17767) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-856 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{130 0 0 0-16939 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17768 {}} {130 0 0 0-17773 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17768) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#52 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-857 LOC {14 1.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{259 0 0 0-17767 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17769 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17769) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-858 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17768 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17770 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17770) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-859 LOC {15 0.0 15 0.8687499999999999 15 0.8687499999999999 15 0.9999998749999999 15 0.9999998749999999} PREDS {{259 0 0 0-17769 {}} {258 0 0 0-17766 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17771 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17771) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-860 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17770 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17772 {}} {130 0 0 0-17773 {}}} CYCLES {}}
set a(0-17772) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-861 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17771 {}} {130 0 0 0-16939 {}}} SUCCS {{259 0 0 0-17773 {}}} CYCLES {}}
set a(0-17773) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-862 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17772 {}} {130 0 0 0-17771 {}} {130 0 0 0-17770 {}} {130 0 0 0-17769 {}} {130 0 0 0-17768 {}} {130 0 0 0-17767 {}} {130 0 0 0-17766 {}} {130 0 0 0-17765 {}} {130 0 0 0-17764 {}} {130 0 0 0-16939 {}}} SUCCS {{128 0 0 0-17780 {}} {64 0 0 0-16940 {}}} CYCLES {}}
set a(0-17774) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-863 LOC {0 1.0 13 0.0 13 0.0 13 0.0 14 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17775 {}} {130 0 0 0-16940 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17775) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#53 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-864 LOC {0 1.0 13 0.0 13 0.0 14 0.19218444999999998} PREDS {{259 0 0 0-17774 {}}} SUCCS {{259 0 0 0-17776 {}} {130 0 0 0-16940 {}}} CYCLES {}}
set a(0-17776) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-865 LOC {0 1.0 13 0.19218444999999998 13 0.19218444999999998 14 0.19218444999999998} PREDS {{259 0 0 0-17775 {}}} SUCCS {{259 0 0 0-17777 {}} {130 0 0 0-16940 {}}} CYCLES {}}
set a(0-17777) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-866 LOC {1 0.18687499999999999 13 0.19218444999999998 13 0.19218444999999998 13 0.6562499275 14 0.6562499275} PREDS {{259 0 0 0-17776 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17778 {}} {258 0 2.250 0-17779 {}} {130 0 0 0-16940 {}}} CYCLES {}}
set a(0-17778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-867 LOC {1 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 2.250 0-17777 {}}} SUCCS {{258 0 0 0-16940 {}}} CYCLES {}}
set a(0-17779) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-868 LOC {1 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{258 0 2.250 0-17777 {}}} SUCCS {{258 0 0 0-16940 {}}} CYCLES {}}
set a(0-17780) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#14(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-869 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-17773 {}} {772 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16940 {}}} CYCLES {}}
set a(0-17781) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-870 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17821 {}}} SUCCS {{259 0 0 0-17782 {}} {130 0 0 0-17820 {}} {256 0 0 0-17821 {}}} CYCLES {}}
set a(0-17782) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0) TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-871 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17781 {}}} SUCCS {{258 0 0 0-17786 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17783) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-872 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17784 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17784) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#54 TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-873 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17783 {}}} SUCCS {{259 0 0 0-17785 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17785) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-874 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17784 {}}} SUCCS {{259 0 0 0-17786 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17786) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-875 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17785 {}} {258 0 0 0-17782 {}}} SUCCS {{259 0 3.000 0-17787 {}} {258 0 3.000 0-17808 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17787) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-876 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17786 {}} {774 0 3.000 0-17815 {}} {774 0 3.000 0-17808 {}}} SUCCS {{258 0 0 0-17803 {}} {256 0 0 0-17808 {}} {258 0 0 0-17810 {}} {256 0 0 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17788) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-877 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17789 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17789) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#55 TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-878 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17788 {}}} SUCCS {{259 0 0 0-17790 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17790) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-879 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17789 {}}} SUCCS {{258 0 0 0-17792 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17791) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-880 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17792 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17792) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.03 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-881 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17791 {}} {258 0 0 0-17790 {}}} SUCCS {{258 0 0 0-17795 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17793) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-882 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17821 {}}} SUCCS {{259 0 0 0-17794 {}} {130 0 0 0-17820 {}} {256 0 0 0-17821 {}}} CYCLES {}}
set a(0-17794) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#1 TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-883 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17793 {}}} SUCCS {{259 0 0 0-17795 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17795) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-884 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17794 {}} {258 0 0 0-17792 {}}} SUCCS {{259 0 3.000 0-17796 {}} {258 0 3.000 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-885 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17795 {}} {774 0 3.000 0-17815 {}} {774 0 3.000 0-17808 {}}} SUCCS {{259 0 0 0-17797 {}} {256 0 0 0-17808 {}} {256 0 0 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17797) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-886 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17796 {}} {128 0 0 0-17801 {}}} SUCCS {{258 0 0 0-17801 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17798) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-887 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17801 {}}} SUCCS {{258 0 0 0-17801 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17799) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-888 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17801 {}}} SUCCS {{258 0 0 0-17801 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17800) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-889 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17801 {}}} SUCCS {{259 0 0 0-17801 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17801) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-890 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17800 {}} {258 0 0 0-17799 {}} {258 0 0 0-17798 {}} {258 0 0 0-17797 {}}} SUCCS {{128 0 0 0-17797 {}} {128 0 0 0-17798 {}} {128 0 0 0-17799 {}} {128 0 0 0-17800 {}} {259 0 0 0-17802 {}}} CYCLES {}}
set a(0-17802) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-891 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17801 {}}} SUCCS {{259 0 0 0-17803 {}} {258 0 0 0-17809 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17803) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-892 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17802 {}} {258 0 0 0-17787 {}}} SUCCS {{259 0 0 0-17804 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17804) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-893 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17803 {}} {128 0 0 0-17806 {}}} SUCCS {{258 0 0 0-17806 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17805) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-894 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17806 {}}} SUCCS {{259 0 0 0-17806 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17806) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-895 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17805 {}} {258 0 0 0-17804 {}}} SUCCS {{128 0 0 0-17804 {}} {128 0 0 0-17805 {}} {259 0 0 0-17807 {}}} CYCLES {}}
set a(0-17807) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-896 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17806 {}}} SUCCS {{259 0 3.000 0-17808 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-897 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17808 {}} {259 0 3.000 0-17807 {}} {256 0 0 0-17796 {}} {256 0 0 0-17787 {}} {258 0 3.000 0-17786 {}} {774 0 0 0-17815 {}}} SUCCS {{774 0 3.000 0-17787 {}} {774 0 3.000 0-17796 {}} {774 0 0 0-17808 {}} {258 0 0 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17809) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-898 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17802 {}}} SUCCS {{259 0 0 0-17810 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17810) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-899 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17809 {}} {258 0 0 0-17787 {}}} SUCCS {{259 0 0 0-17811 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17811) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-900 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17810 {}} {128 0 0 0-17813 {}}} SUCCS {{258 0 0 0-17813 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17812) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-901 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17813 {}}} SUCCS {{259 0 0 0-17813 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17813) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-902 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17812 {}} {258 0 0 0-17811 {}}} SUCCS {{128 0 0 0-17811 {}} {128 0 0 0-17812 {}} {259 0 0 0-17814 {}}} CYCLES {}}
set a(0-17814) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-903 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17813 {}}} SUCCS {{259 0 3.000 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17815) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-904 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17815 {}} {259 0 3.000 0-17814 {}} {258 0 0 0-17808 {}} {256 0 0 0-17796 {}} {258 0 3.000 0-17795 {}} {256 0 0 0-17787 {}}} SUCCS {{774 0 3.000 0-17787 {}} {774 0 3.000 0-17796 {}} {774 0 0 0-17808 {}} {774 0 0 0-17815 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17816) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-905 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17821 {}}} SUCCS {{259 0 0 0-17817 {}} {130 0 0 0-17820 {}} {256 0 0 0-17821 {}}} CYCLES {}}
set a(0-17817) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#2 TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-906 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17816 {}}} SUCCS {{259 0 0 0-17818 {}} {130 0 0 0-17820 {}}} CYCLES {}}
set a(0-17818) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-907 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17817 {}}} SUCCS {{259 0 0 0-17819 {}} {130 0 0 0-17820 {}} {258 0 0 0-17821 {}}} CYCLES {}}
set a(0-17819) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(10) TYPE READSLICE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-908 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17818 {}}} SUCCS {{259 0 0 0-17820 {}}} CYCLES {}}
set a(0-17820) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16940 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-909 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17819 {}} {130 0 0 0-17818 {}} {130 0 0 0-17817 {}} {130 0 0 0-17816 {}} {130 0 0 0-17815 {}} {130 0 0 0-17814 {}} {130 0 0 0-17812 {}} {130 0 0 0-17811 {}} {130 0 0 0-17810 {}} {130 0 0 0-17809 {}} {130 0 0 0-17808 {}} {130 0 0 0-17807 {}} {130 0 0 0-17805 {}} {130 0 0 0-17804 {}} {130 0 0 0-17803 {}} {130 0 0 0-17802 {}} {130 0 0 0-17800 {}} {130 0 0 0-17799 {}} {130 0 0 0-17798 {}} {130 0 0 0-17797 {}} {130 0 0 0-17796 {}} {130 0 0 0-17795 {}} {130 0 0 0-17794 {}} {130 0 0 0-17793 {}} {130 0 0 0-17792 {}} {130 0 0 0-17791 {}} {130 0 0 0-17790 {}} {130 0 0 0-17789 {}} {130 0 0 0-17788 {}} {130 0 0 0-17787 {}} {130 0 0 0-17786 {}} {130 0 0 0-17785 {}} {130 0 0 0-17784 {}} {130 0 0 0-17783 {}} {130 0 0 0-17782 {}} {130 0 0 0-17781 {}}} SUCCS {{129 0 0 0-17821 {}}} CYCLES {}}
set a(0-17821) {AREA_SCORE {} NAME asn(VEC_LOOP:j#14(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16940 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17821 {}} {129 0 0 0-17820 {}} {258 0 0 0-17818 {}} {256 0 0 0-17816 {}} {256 0 0 0-17793 {}} {256 0 0 0-17781 {}}} SUCCS {{774 0 0 0-17781 {}} {774 0 0 0-17793 {}} {774 0 0 0-17816 {}} {772 0 0 0-17821 {}}} CYCLES {}}
set a(0-16940) {CHI {0-17781 0-17782 0-17783 0-17784 0-17785 0-17786 0-17787 0-17788 0-17789 0-17790 0-17791 0-17792 0-17793 0-17794 0-17795 0-17796 0-17797 0-17798 0-17799 0-17800 0-17801 0-17802 0-17803 0-17804 0-17805 0-17806 0-17807 0-17808 0-17809 0-17810 0-17811 0-17812 0-17813 0-17814 0-17815 0-17816 0-17817 0-17818 0-17819 0-17820 0-17821} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-910 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17780 {}} {258 0 0 0-17779 {}} {258 0 0 0-17778 {}} {130 0 0 0-17777 {}} {130 0 0 0-17776 {}} {130 0 0 0-17775 {}} {130 0 0 0-17774 {}} {64 0 0 0-17773 {}} {64 0 0 0-16939 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17780 {}} {131 0 0 0-17822 {}} {130 0 0 0-17823 {}} {130 0 0 0-17824 {}} {130 0 0 0-17825 {}} {130 0 0 0-17826 {}} {130 0 0 0-17827 {}} {130 0 0 0-17828 {}} {130 0 0 0-17829 {}} {130 0 0 0-17830 {}} {130 0 0 0-17831 {}} {64 0 0 0-16941 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17822) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-911 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{131 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17823 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17823) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-912 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17822 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17824 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17824) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-913 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17823 {}} {130 0 0 0-16940 {}}} SUCCS {{258 0 0 0-17828 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17825) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-914 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{130 0 0 0-16940 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17826 {}} {130 0 0 0-17831 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17826) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#56 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-915 LOC {15 1.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{259 0 0 0-17825 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17827 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17827) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-916 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17826 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17828 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17828) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-917 LOC {16 0.0 16 0.8687499999999999 16 0.8687499999999999 16 0.9999998749999999 16 0.9999998749999999} PREDS {{259 0 0 0-17827 {}} {258 0 0 0-17824 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17829 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17829) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-918 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17828 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17830 {}} {130 0 0 0-17831 {}}} CYCLES {}}
set a(0-17830) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-919 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17829 {}} {130 0 0 0-16940 {}}} SUCCS {{259 0 0 0-17831 {}}} CYCLES {}}
set a(0-17831) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-920 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17830 {}} {130 0 0 0-17829 {}} {130 0 0 0-17828 {}} {130 0 0 0-17827 {}} {130 0 0 0-17826 {}} {130 0 0 0-17825 {}} {130 0 0 0-17824 {}} {130 0 0 0-17823 {}} {130 0 0 0-17822 {}} {130 0 0 0-16940 {}}} SUCCS {{128 0 0 0-17840 {}} {64 0 0 0-16941 {}}} CYCLES {}}
set a(0-17832) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-921 LOC {0 1.0 14 0.0 14 0.0 14 0.0 15 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17833 {}} {130 0 0 0-16941 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17833) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#57 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-922 LOC {0 1.0 14 0.0 14 0.0 15 0.19218444999999998} PREDS {{259 0 0 0-17832 {}}} SUCCS {{259 0 0 0-17834 {}} {130 0 0 0-16941 {}}} CYCLES {}}
set a(0-17834) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-923 LOC {0 1.0 14 0.19218444999999998 14 0.19218444999999998 15 0.19218444999999998} PREDS {{259 0 0 0-17833 {}}} SUCCS {{259 0 0 0-17835 {}} {130 0 0 0-16941 {}}} CYCLES {}}
set a(0-17835) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-924 LOC {1 0.18687499999999999 14 0.19218444999999998 14 0.19218444999999998 14 0.6562499275 15 0.6562499275} PREDS {{259 0 0 0-17834 {}} {258 0 0 0-17085 {}}} SUCCS {{259 0 0 0-17836 {}} {258 0 0 0-17838 {}} {130 0 0 0-16941 {}}} CYCLES {}}
set a(0-17836) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#37 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-925 LOC {1 0.6509406 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{259 0 0 0-17835 {}}} SUCCS {{259 0 2.250 0-17837 {}} {130 0 0 0-16941 {}}} CYCLES {}}
set a(0-17837) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-926 LOC {1 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-17836 {}}} SUCCS {{258 0 0 0-16941 {}}} CYCLES {}}
set a(0-17838) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-927 LOC {1 0.6509406 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{258 0 0 0-17835 {}}} SUCCS {{259 0 2.250 0-17839 {}} {130 0 0 0-16941 {}}} CYCLES {}}
set a(0-17839) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-928 LOC {1 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-17838 {}}} SUCCS {{258 0 0 0-16941 {}}} CYCLES {}}
set a(0-17840) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#15(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-929 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-17831 {}} {772 0 0 0-16941 {}}} SUCCS {{259 0 0 0-16941 {}}} CYCLES {}}
set a(0-17841) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-930 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-17887 {}}} SUCCS {{259 0 0 0-17842 {}} {130 0 0 0-17886 {}} {256 0 0 0-17887 {}}} CYCLES {}}
set a(0-17842) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-1) TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-931 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17841 {}}} SUCCS {{258 0 0 0-17846 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17843) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-932 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-17844 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17844) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#58 TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-933 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-17843 {}}} SUCCS {{259 0 0 0-17845 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17845) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-934 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-17844 {}}} SUCCS {{259 0 0 0-17846 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17846) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.02 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-935 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17845 {}} {258 0 0 0-17842 {}}} SUCCS {{258 0 0 0-17849 {}} {258 0 0 0-17873 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17847) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-936 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-17887 {}}} SUCCS {{259 0 0 0-17848 {}} {130 0 0 0-17886 {}} {256 0 0 0-17887 {}}} CYCLES {}}
set a(0-17848) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0)#1 TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-937 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-17847 {}}} SUCCS {{259 0 0 0-17849 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17849) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-938 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-17848 {}} {258 0 0 0-17846 {}}} SUCCS {{259 0 3.000 0-17850 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-939 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17849 {}} {774 0 3.000 0-17881 {}} {774 0 3.000 0-17874 {}}} SUCCS {{258 0 0 0-17866 {}} {256 0 0 0-17874 {}} {258 0 0 0-17876 {}} {256 0 0 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17851) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-940 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17852 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17852) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#59 TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-941 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17851 {}}} SUCCS {{259 0 0 0-17853 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17853) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-942 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17852 {}}} SUCCS {{258 0 0 0-17855 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17854) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-943 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17855 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17855) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.03 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-944 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17854 {}} {258 0 0 0-17853 {}}} SUCCS {{258 0 0 0-17858 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17856) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-945 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17887 {}}} SUCCS {{259 0 0 0-17857 {}} {130 0 0 0-17886 {}} {256 0 0 0-17887 {}}} CYCLES {}}
set a(0-17857) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0) TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-946 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17856 {}}} SUCCS {{259 0 0 0-17858 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17858) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-947 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17857 {}} {258 0 0 0-17855 {}}} SUCCS {{259 0 3.000 0-17859 {}} {258 0 3.000 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17859) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-948 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17858 {}} {774 0 3.000 0-17881 {}} {774 0 3.000 0-17874 {}}} SUCCS {{259 0 0 0-17860 {}} {256 0 0 0-17874 {}} {256 0 0 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17860) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-949 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17859 {}} {128 0 0 0-17864 {}}} SUCCS {{258 0 0 0-17864 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17861) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-950 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17864 {}}} SUCCS {{258 0 0 0-17864 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17862) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-951 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17864 {}}} SUCCS {{258 0 0 0-17864 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17863) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-952 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17864 {}}} SUCCS {{259 0 0 0-17864 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17864) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-953 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17863 {}} {258 0 0 0-17862 {}} {258 0 0 0-17861 {}} {258 0 0 0-17860 {}}} SUCCS {{128 0 0 0-17860 {}} {128 0 0 0-17861 {}} {128 0 0 0-17862 {}} {128 0 0 0-17863 {}} {259 0 0 0-17865 {}}} CYCLES {}}
set a(0-17865) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-954 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17864 {}}} SUCCS {{259 0 0 0-17866 {}} {258 0 0 0-17875 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17866) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-955 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17865 {}} {258 0 0 0-17850 {}}} SUCCS {{259 0 0 0-17867 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17867) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-956 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17866 {}} {128 0 0 0-17869 {}}} SUCCS {{258 0 0 0-17869 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17868) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-957 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17869 {}}} SUCCS {{259 0 0 0-17869 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17869) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-958 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17868 {}} {258 0 0 0-17867 {}}} SUCCS {{128 0 0 0-17867 {}} {128 0 0 0-17868 {}} {259 0 0 0-17870 {}}} CYCLES {}}
set a(0-17870) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-959 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17869 {}}} SUCCS {{258 0 3.000 0-17874 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17871) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-960 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-17887 {}}} SUCCS {{259 0 0 0-17872 {}} {130 0 0 0-17886 {}} {256 0 0 0-17887 {}}} CYCLES {}}
set a(0-17872) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0) TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-961 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-17871 {}}} SUCCS {{259 0 0 0-17873 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17873) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-962 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17872 {}} {258 0 0 0-17846 {}}} SUCCS {{259 0 3.000 0-17874 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17874) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-963 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17874 {}} {259 0 3.000 0-17873 {}} {258 0 3.000 0-17870 {}} {256 0 0 0-17859 {}} {256 0 0 0-17850 {}} {774 0 0 0-17881 {}}} SUCCS {{774 0 3.000 0-17850 {}} {774 0 3.000 0-17859 {}} {774 0 0 0-17874 {}} {258 0 0 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17875) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-964 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17865 {}}} SUCCS {{259 0 0 0-17876 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17876) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-965 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17875 {}} {258 0 0 0-17850 {}}} SUCCS {{259 0 0 0-17877 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17877) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-966 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17876 {}} {128 0 0 0-17879 {}}} SUCCS {{258 0 0 0-17879 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17878) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-967 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17879 {}}} SUCCS {{259 0 0 0-17879 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17879) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-968 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17878 {}} {258 0 0 0-17877 {}}} SUCCS {{128 0 0 0-17877 {}} {128 0 0 0-17878 {}} {259 0 0 0-17880 {}}} CYCLES {}}
set a(0-17880) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-969 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17879 {}}} SUCCS {{259 0 3.000 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-970 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17881 {}} {259 0 3.000 0-17880 {}} {258 0 0 0-17874 {}} {256 0 0 0-17859 {}} {258 0 3.000 0-17858 {}} {256 0 0 0-17850 {}}} SUCCS {{774 0 3.000 0-17850 {}} {774 0 3.000 0-17859 {}} {774 0 0 0-17874 {}} {774 0 0 0-17881 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17882) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-971 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17887 {}}} SUCCS {{259 0 0 0-17883 {}} {130 0 0 0-17886 {}} {256 0 0 0-17887 {}}} CYCLES {}}
set a(0-17883) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0)#1 TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-972 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17882 {}}} SUCCS {{259 0 0 0-17884 {}} {130 0 0 0-17886 {}}} CYCLES {}}
set a(0-17884) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-973 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17883 {}}} SUCCS {{259 0 0 0-17885 {}} {130 0 0 0-17886 {}} {258 0 0 0-17887 {}}} CYCLES {}}
set a(0-17885) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(10) TYPE READSLICE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-974 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17884 {}}} SUCCS {{259 0 0 0-17886 {}}} CYCLES {}}
set a(0-17886) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16941 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-975 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17885 {}} {130 0 0 0-17884 {}} {130 0 0 0-17883 {}} {130 0 0 0-17882 {}} {130 0 0 0-17881 {}} {130 0 0 0-17880 {}} {130 0 0 0-17878 {}} {130 0 0 0-17877 {}} {130 0 0 0-17876 {}} {130 0 0 0-17875 {}} {130 0 0 0-17874 {}} {130 0 0 0-17873 {}} {130 0 0 0-17872 {}} {130 0 0 0-17871 {}} {130 0 0 0-17870 {}} {130 0 0 0-17868 {}} {130 0 0 0-17867 {}} {130 0 0 0-17866 {}} {130 0 0 0-17865 {}} {130 0 0 0-17863 {}} {130 0 0 0-17862 {}} {130 0 0 0-17861 {}} {130 0 0 0-17860 {}} {130 0 0 0-17859 {}} {130 0 0 0-17858 {}} {130 0 0 0-17857 {}} {130 0 0 0-17856 {}} {130 0 0 0-17855 {}} {130 0 0 0-17854 {}} {130 0 0 0-17853 {}} {130 0 0 0-17852 {}} {130 0 0 0-17851 {}} {130 0 0 0-17850 {}} {130 0 0 0-17849 {}} {130 0 0 0-17848 {}} {130 0 0 0-17847 {}} {130 0 0 0-17846 {}} {130 0 0 0-17845 {}} {130 0 0 0-17844 {}} {130 0 0 0-17843 {}} {130 0 0 0-17842 {}} {130 0 0 0-17841 {}}} SUCCS {{129 0 0 0-17887 {}}} CYCLES {}}
set a(0-17887) {AREA_SCORE {} NAME asn(VEC_LOOP:j#15(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16941 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17887 {}} {129 0 0 0-17886 {}} {258 0 0 0-17884 {}} {256 0 0 0-17882 {}} {256 0 0 0-17871 {}} {256 0 0 0-17856 {}} {256 0 0 0-17847 {}} {256 0 0 0-17841 {}}} SUCCS {{774 0 0 0-17841 {}} {774 0 0 0-17847 {}} {774 0 0 0-17856 {}} {774 0 0 0-17871 {}} {774 0 0 0-17882 {}} {772 0 0 0-17887 {}}} CYCLES {}}
set a(0-16941) {CHI {0-17841 0-17842 0-17843 0-17844 0-17845 0-17846 0-17847 0-17848 0-17849 0-17850 0-17851 0-17852 0-17853 0-17854 0-17855 0-17856 0-17857 0-17858 0-17859 0-17860 0-17861 0-17862 0-17863 0-17864 0-17865 0-17866 0-17867 0-17868 0-17869 0-17870 0-17871 0-17872 0-17873 0-17874 0-17875 0-17876 0-17877 0-17878 0-17879 0-17880 0-17881 0-17882 0-17883 0-17884 0-17885 0-17886 0-17887} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-976 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17840 {}} {258 0 0 0-17839 {}} {130 0 0 0-17838 {}} {258 0 0 0-17837 {}} {130 0 0 0-17836 {}} {130 0 0 0-17835 {}} {130 0 0 0-17834 {}} {130 0 0 0-17833 {}} {130 0 0 0-17832 {}} {64 0 0 0-17831 {}} {64 0 0 0-16940 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17840 {}} {131 0 0 0-17888 {}} {130 0 0 0-17889 {}} {130 0 0 0-17890 {}} {130 0 0 0-17891 {}} {130 0 0 0-17892 {}} {130 0 0 0-17893 {}} {130 0 0 0-17894 {}} {130 0 0 0-17895 {}} {130 0 0 0-17896 {}} {64 0 0 0-16942 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17888) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-5) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-977 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{131 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17889 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17889) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-978 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{259 0 0 0-17888 {}} {130 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17890 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17890) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-979 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{259 0 0 0-17889 {}} {130 0 0 0-16941 {}}} SUCCS {{258 0 0 0-17893 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17891) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-980 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.87625} PREDS {{130 0 0 0-16941 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17892 {}} {130 0 0 0-17896 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17892) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#60 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-981 LOC {16 1.0 17 0.0 17 0.0 17 0.87625} PREDS {{259 0 0 0-17891 {}} {130 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17893 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17893) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.99 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-982 LOC {17 0.0 17 0.87625 17 0.87625 17 0.999999875 17 0.999999875} PREDS {{259 0 0 0-17892 {}} {258 0 0 0-17890 {}} {130 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17894 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17894) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(6) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-983 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17893 {}} {130 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17895 {}} {130 0 0 0-17896 {}}} CYCLES {}}
set a(0-17895) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-984 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17894 {}} {130 0 0 0-16941 {}}} SUCCS {{259 0 0 0-17896 {}}} CYCLES {}}
set a(0-17896) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-985 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17895 {}} {130 0 0 0-17894 {}} {130 0 0 0-17893 {}} {130 0 0 0-17892 {}} {130 0 0 0-17891 {}} {130 0 0 0-17890 {}} {130 0 0 0-17889 {}} {130 0 0 0-17888 {}} {130 0 0 0-16941 {}}} SUCCS {{128 0 0 0-17903 {}} {64 0 0 0-16942 {}}} CYCLES {}}
set a(0-17897) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-986 LOC {0 1.0 15 0.0 15 0.0 15 0.0 16 0.19218444999999998} PREDS {{774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17898 {}} {130 0 0 0-16942 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17898) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#61 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-987 LOC {0 1.0 15 0.0 15 0.0 16 0.19218444999999998} PREDS {{259 0 0 0-17897 {}}} SUCCS {{259 0 0 0-17899 {}} {130 0 0 0-16942 {}}} CYCLES {}}
set a(0-17899) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-988 LOC {0 1.0 15 0.19218444999999998 15 0.19218444999999998 16 0.19218444999999998} PREDS {{259 0 0 0-17898 {}}} SUCCS {{259 0 0 0-17900 {}} {130 0 0 0-16942 {}}} CYCLES {}}
set a(0-17900) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-989 LOC {1 0.18687499999999999 15 0.19218444999999998 15 0.19218444999999998 15 0.6562499275 16 0.6562499275} PREDS {{259 0 0 0-17899 {}} {258 0 0 0-17026 {}}} SUCCS {{259 0 2.250 0-17901 {}} {258 0 2.250 0-17902 {}} {130 0 0 0-16942 {}}} CYCLES {}}
set a(0-17901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-990 LOC {1 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 2.250 0-17900 {}}} SUCCS {{258 0 0 0-16942 {}}} CYCLES {}}
set a(0-17902) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-991 LOC {1 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{258 0 2.250 0-17900 {}}} SUCCS {{258 0 0 0-16942 {}}} CYCLES {}}
set a(0-17903) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-992 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-17896 {}} {772 0 0 0-16942 {}}} SUCCS {{259 0 0 0-16942 {}}} CYCLES {}}
set a(0-17904) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-993 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-17944 {}}} SUCCS {{259 0 0 0-17905 {}} {130 0 0 0-17943 {}} {256 0 0 0-17944 {}}} CYCLES {}}
set a(0-17905) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-994 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17904 {}}} SUCCS {{258 0 0 0-17909 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17906) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-995 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-17907 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17907) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#62 TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-996 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-17906 {}}} SUCCS {{259 0 0 0-17908 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17908) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-997 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-17907 {}}} SUCCS {{259 0 0 0-17909 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17909) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-998 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-17908 {}} {258 0 0 0-17905 {}}} SUCCS {{259 0 3.000 0-17910 {}} {258 0 3.000 0-17931 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17910) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-999 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-17909 {}} {774 0 3.000 0-17938 {}} {774 0 3.000 0-17931 {}}} SUCCS {{258 0 0 0-17926 {}} {256 0 0 0-17931 {}} {258 0 0 0-17933 {}} {256 0 0 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17911) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17912 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17912) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#63 TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1001 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-17911 {}}} SUCCS {{259 0 0 0-17913 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17913) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1002 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-17912 {}}} SUCCS {{258 0 0 0-17915 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17914) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1003 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-17915 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17915) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.03 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1004 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-17914 {}} {258 0 0 0-17913 {}}} SUCCS {{258 0 0 0-17918 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17916) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1005 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-17944 {}}} SUCCS {{259 0 0 0-17917 {}} {130 0 0 0-17943 {}} {256 0 0 0-17944 {}}} CYCLES {}}
set a(0-17917) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1006 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-17916 {}}} SUCCS {{259 0 0 0-17918 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17918) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1007 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-17917 {}} {258 0 0 0-17915 {}}} SUCCS {{259 0 3.000 0-17919 {}} {258 0 3.000 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1008 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-17918 {}} {774 0 3.000 0-17938 {}} {774 0 3.000 0-17931 {}}} SUCCS {{259 0 0 0-17920 {}} {256 0 0 0-17931 {}} {256 0 0 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17920) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1009 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17919 {}} {128 0 0 0-17924 {}}} SUCCS {{258 0 0 0-17924 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17921) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1010 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17924 {}}} SUCCS {{258 0 0 0-17924 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17922) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1011 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17924 {}}} SUCCS {{258 0 0 0-17924 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17923) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1012 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17924 {}}} SUCCS {{259 0 0 0-17924 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17924) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_2e4bc42889b304aeffa2245c869db4ef70c9() QUANTITY 1 MULTICYCLE mult_2e4bc42889b304aeffa2245c869db4ef70c9() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1013 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17923 {}} {258 0 0 0-17922 {}} {258 0 0 0-17921 {}} {258 0 0 0-17920 {}}} SUCCS {{128 0 0 0-17920 {}} {128 0 0 0-17921 {}} {128 0 0 0-17922 {}} {128 0 0 0-17923 {}} {259 0 0 0-17925 {}}} CYCLES {}}
set a(0-17925) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1014 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-17924 {}}} SUCCS {{259 0 0 0-17926 {}} {258 0 0 0-17932 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17926) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1015 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-17925 {}} {258 0 0 0-17910 {}}} SUCCS {{259 0 0 0-17927 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17927) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1016 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-17926 {}} {128 0 0 0-17929 {}}} SUCCS {{258 0 0 0-17929 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17928) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1017 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-17929 {}}} SUCCS {{259 0 0 0-17929 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17929) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_09234dfffbf6bf3991e053db4676dd156036() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1018 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-17928 {}} {258 0 0 0-17927 {}}} SUCCS {{128 0 0 0-17927 {}} {128 0 0 0-17928 {}} {259 0 0 0-17930 {}}} CYCLES {}}
set a(0-17930) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1019 LOC {7 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-17929 {}}} SUCCS {{259 0 3.000 0-17931 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17931) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1020 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-17931 {}} {259 0 3.000 0-17930 {}} {256 0 0 0-17919 {}} {256 0 0 0-17910 {}} {258 0 3.000 0-17909 {}} {774 0 0 0-17938 {}}} SUCCS {{774 0 3.000 0-17910 {}} {774 0 3.000 0-17919 {}} {774 0 0 0-17931 {}} {258 0 0 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17932) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1021 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-17925 {}}} SUCCS {{259 0 0 0-17933 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17933) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1022 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-17932 {}} {258 0 0 0-17910 {}}} SUCCS {{259 0 0 0-17934 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17934) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1023 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-17933 {}} {128 0 0 0-17936 {}}} SUCCS {{258 0 0 0-17936 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17935) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1024 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-17936 {}}} SUCCS {{259 0 0 0-17936 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17936) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1025 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-17935 {}} {258 0 0 0-17934 {}}} SUCCS {{128 0 0 0-17934 {}} {128 0 0 0-17935 {}} {259 0 0 0-17937 {}}} CYCLES {}}
set a(0-17937) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1026 LOC {7 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-17936 {}}} SUCCS {{259 0 3.000 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1027 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-17938 {}} {259 0 3.000 0-17937 {}} {258 0 0 0-17931 {}} {256 0 0 0-17919 {}} {258 0 3.000 0-17918 {}} {256 0 0 0-17910 {}}} SUCCS {{774 0 3.000 0-17910 {}} {774 0 3.000 0-17919 {}} {774 0 0 0-17931 {}} {774 0 0 0-17938 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17939) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1028 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-17944 {}}} SUCCS {{259 0 0 0-17940 {}} {130 0 0 0-17943 {}} {256 0 0 0-17944 {}}} CYCLES {}}
set a(0-17940) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1029 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17939 {}}} SUCCS {{259 0 0 0-17941 {}} {130 0 0 0-17943 {}}} CYCLES {}}
set a(0-17941) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1030 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17940 {}}} SUCCS {{259 0 0 0-17942 {}} {130 0 0 0-17943 {}} {258 0 0 0-17944 {}}} CYCLES {}}
set a(0-17942) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1031 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17941 {}}} SUCCS {{259 0 0 0-17943 {}}} CYCLES {}}
set a(0-17943) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16942 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1032 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17942 {}} {130 0 0 0-17941 {}} {130 0 0 0-17940 {}} {130 0 0 0-17939 {}} {130 0 0 0-17938 {}} {130 0 0 0-17937 {}} {130 0 0 0-17935 {}} {130 0 0 0-17934 {}} {130 0 0 0-17933 {}} {130 0 0 0-17932 {}} {130 0 0 0-17931 {}} {130 0 0 0-17930 {}} {130 0 0 0-17928 {}} {130 0 0 0-17927 {}} {130 0 0 0-17926 {}} {130 0 0 0-17925 {}} {130 0 0 0-17923 {}} {130 0 0 0-17922 {}} {130 0 0 0-17921 {}} {130 0 0 0-17920 {}} {130 0 0 0-17919 {}} {130 0 0 0-17918 {}} {130 0 0 0-17917 {}} {130 0 0 0-17916 {}} {130 0 0 0-17915 {}} {130 0 0 0-17914 {}} {130 0 0 0-17913 {}} {130 0 0 0-17912 {}} {130 0 0 0-17911 {}} {130 0 0 0-17910 {}} {130 0 0 0-17909 {}} {130 0 0 0-17908 {}} {130 0 0 0-17907 {}} {130 0 0 0-17906 {}} {130 0 0 0-17905 {}} {130 0 0 0-17904 {}}} SUCCS {{129 0 0 0-17944 {}}} CYCLES {}}
set a(0-17944) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16942 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-17944 {}} {129 0 0 0-17943 {}} {258 0 0 0-17941 {}} {256 0 0 0-17939 {}} {256 0 0 0-17916 {}} {256 0 0 0-17904 {}}} SUCCS {{774 0 0 0-17904 {}} {774 0 0 0-17916 {}} {774 0 0 0-17939 {}} {772 0 0 0-17944 {}}} CYCLES {}}
set a(0-16942) {CHI {0-17904 0-17905 0-17906 0-17907 0-17908 0-17909 0-17910 0-17911 0-17912 0-17913 0-17914 0-17915 0-17916 0-17917 0-17918 0-17919 0-17920 0-17921 0-17922 0-17923 0-17924 0-17925 0-17926 0-17927 0-17928 0-17929 0-17930 0-17931 0-17932 0-17933 0-17934 0-17935 0-17936 0-17937 0-17938 0-17939 0-17940 0-17941 0-17942 0-17943 0-17944} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1033 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17903 {}} {258 0 0 0-17902 {}} {258 0 0 0-17901 {}} {130 0 0 0-17900 {}} {130 0 0 0-17899 {}} {130 0 0 0-17898 {}} {130 0 0 0-17897 {}} {64 0 0 0-17896 {}} {64 0 0 0-16941 {}} {774 0 0 0-17948 {}}} SUCCS {{772 0 0 0-17903 {}} {131 0 0 0-17945 {}} {130 0 0 0-17946 {}} {130 0 0 0-17947 {}} {130 0 0 0-17948 {}} {130 0 0 0-17949 {}} {130 0 0 0-17950 {}} {130 0 0 0-17951 {}} {130 0 0 0-17952 {}} {130 0 0 0-17953 {}} {130 0 0 0-17954 {}} {130 0 0 0-17955 {}} {130 0 0 0-17956 {}}} CYCLES {}}
set a(0-17945) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1034 LOC {17 1.0 17 1.0 17 1.0 17 1.0 18 0.74687505} PREDS {{131 0 0 0-16942 {}} {774 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17946 {}} {256 0 0 0-17948 {}}} CYCLES {}}
set a(0-17946) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#44 TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1035 LOC {17 1.0 17 1.0 17 1.0 18 0.74687505} PREDS {{259 0 0 0-17945 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17947 {}}} CYCLES {}}
set a(0-17947) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,2,1,7) QUANTITY 1 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {0.97 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1036 LOC {18 0.0 18 0.74687505 18 0.74687505 18 0.8687499249999999 18 0.8687499249999999} PREDS {{259 0 0 0-17946 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17948 {}} {258 0 0 0-17949 {}}} CYCLES {}}
set a(0-17948) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1037 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999 18 1.0} PREDS {{772 0 0 0-17948 {}} {259 0 0 0-17947 {}} {256 0 0 0-17945 {}} {130 0 0 0-16942 {}} {256 0 0 0-17897 {}} {256 0 0 0-17891 {}} {256 0 0 0-16941 {}} {256 0 0 0-17832 {}} {256 0 0 0-17825 {}} {256 0 0 0-16940 {}} {256 0 0 0-17774 {}} {256 0 0 0-17767 {}} {256 0 0 0-16939 {}} {256 0 0 0-17708 {}} {256 0 0 0-17701 {}} {256 0 0 0-16938 {}} {256 0 0 0-17650 {}} {256 0 0 0-17643 {}} {256 0 0 0-16937 {}} {256 0 0 0-17584 {}} {256 0 0 0-17577 {}} {256 0 0 0-16936 {}} {256 0 0 0-17526 {}} {256 0 0 0-17519 {}} {256 0 0 0-16935 {}} {256 0 0 0-17460 {}} {256 0 0 0-17452 {}} {256 0 0 0-16934 {}} {256 0 0 0-17401 {}} {256 0 0 0-17394 {}} {256 0 0 0-16933 {}} {256 0 0 0-17335 {}} {256 0 0 0-17328 {}} {256 0 0 0-16932 {}} {256 0 0 0-17277 {}} {256 0 0 0-17270 {}} {256 0 0 0-16931 {}} {256 0 0 0-17211 {}} {256 0 0 0-17203 {}} {256 0 0 0-16930 {}} {256 0 0 0-17152 {}} {256 0 0 0-17145 {}} {256 0 0 0-16929 {}} {256 0 0 0-17086 {}} {256 0 0 0-17078 {}} {256 0 0 0-16928 {}} {256 0 0 0-17027 {}} {256 0 0 0-17019 {}} {256 0 0 0-16927 {}} {256 0 0 0-16960 {}}} SUCCS {{774 0 0 0-16960 {}} {774 0 0 0-16927 {}} {774 0 0 0-17019 {}} {774 0 0 0-17027 {}} {774 0 0 0-16928 {}} {774 0 0 0-17078 {}} {774 0 0 0-17086 {}} {774 0 0 0-16929 {}} {774 0 0 0-17145 {}} {774 0 0 0-17152 {}} {774 0 0 0-16930 {}} {774 0 0 0-17203 {}} {774 0 0 0-17211 {}} {774 0 0 0-16931 {}} {774 0 0 0-17270 {}} {774 0 0 0-17277 {}} {774 0 0 0-16932 {}} {774 0 0 0-17328 {}} {774 0 0 0-17335 {}} {774 0 0 0-16933 {}} {774 0 0 0-17394 {}} {774 0 0 0-17401 {}} {774 0 0 0-16934 {}} {774 0 0 0-17452 {}} {774 0 0 0-17460 {}} {774 0 0 0-16935 {}} {774 0 0 0-17519 {}} {774 0 0 0-17526 {}} {774 0 0 0-16936 {}} {774 0 0 0-17577 {}} {774 0 0 0-17584 {}} {774 0 0 0-16937 {}} {774 0 0 0-17643 {}} {774 0 0 0-17650 {}} {774 0 0 0-16938 {}} {774 0 0 0-17701 {}} {774 0 0 0-17708 {}} {774 0 0 0-16939 {}} {774 0 0 0-17767 {}} {774 0 0 0-17774 {}} {774 0 0 0-16940 {}} {774 0 0 0-17825 {}} {774 0 0 0-17832 {}} {774 0 0 0-16941 {}} {774 0 0 0-17891 {}} {774 0 0 0-17897 {}} {774 0 0 0-16942 {}} {774 0 0 0-17945 {}} {772 0 0 0-17948 {}}} CYCLES {}}
set a(0-17949) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1038 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{258 0 0 0-17947 {}} {130 0 0 0-16942 {}}} SUCCS {{258 0 0 0-17953 {}}} CYCLES {}}
set a(0-17950) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1039 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17951 {}}} CYCLES {}}
set a(0-17951) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1040 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-17950 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17952 {}}} CYCLES {}}
set a(0-17952) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1041 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-17951 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17953 {}}} CYCLES {}}
set a(0-17953) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1042 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.9999998749999999 18 0.9999998749999999} PREDS {{259 0 0 0-17952 {}} {258 0 0 0-17949 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17954 {}}} CYCLES {}}
set a(0-17954) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1043 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17953 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17955 {}}} CYCLES {}}
set a(0-17955) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1044 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17954 {}} {130 0 0 0-16942 {}}} SUCCS {{259 0 0 0-17956 {}}} CYCLES {}}
set a(0-17956) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16926 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1045 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{772 0 0 0-17956 {}} {259 0 0 0-17955 {}} {130 0 0 0-16942 {}} {256 0 0 0-16954 {}}} SUCCS {{774 0 0 0-16954 {}} {772 0 0 0-17956 {}}} CYCLES {}}
set a(0-16926) {CHI {0-16954 0-16955 0-16956 0-16957 0-16958 0-16959 0-16960 0-16961 0-16962 0-16963 0-16964 0-16965 0-16966 0-16967 0-16927 0-17016 0-17017 0-17018 0-17019 0-17020 0-17021 0-17022 0-17023 0-17024 0-17025 0-17026 0-17027 0-17028 0-17029 0-17030 0-17031 0-17032 0-17033 0-16928 0-17075 0-17076 0-17077 0-17078 0-17079 0-17080 0-17081 0-17082 0-17083 0-17084 0-17085 0-17086 0-17087 0-17088 0-17089 0-17090 0-17091 0-17092 0-17093 0-17094 0-16929 0-17142 0-17143 0-17144 0-17145 0-17146 0-17147 0-17148 0-17149 0-17150 0-17151 0-17152 0-17153 0-17154 0-17155 0-17156 0-17157 0-17158 0-16930 0-17200 0-17201 0-17202 0-17203 0-17204 0-17205 0-17206 0-17207 0-17208 0-17209 0-17210 0-17211 0-17212 0-17213 0-17214 0-17215 0-17216 0-17217 0-17218 0-17219 0-16931 0-17267 0-17268 0-17269 0-17270 0-17271 0-17272 0-17273 0-17274 0-17275 0-17276 0-17277 0-17278 0-17279 0-17280 0-17281 0-17282 0-17283 0-16932 0-17325 0-17326 0-17327 0-17328 0-17329 0-17330 0-17331 0-17332 0-17333 0-17334 0-17335 0-17336 0-17337 0-17338 0-17339 0-17340 0-17341 0-17342 0-17343 0-16933 0-17391 0-17392 0-17393 0-17394 0-17395 0-17396 0-17397 0-17398 0-17399 0-17400 0-17401 0-17402 0-17403 0-17404 0-17405 0-17406 0-17407 0-16934 0-17449 0-17450 0-17451 0-17452 0-17453 0-17454 0-17455 0-17456 0-17457 0-17458 0-17459 0-17460 0-17461 0-17462 0-17463 0-17464 0-17465 0-17466 0-17467 0-17468 0-16935 0-17516 0-17517 0-17518 0-17519 0-17520 0-17521 0-17522 0-17523 0-17524 0-17525 0-17526 0-17527 0-17528 0-17529 0-17530 0-17531 0-17532 0-16936 0-17574 0-17575 0-17576 0-17577 0-17578 0-17579 0-17580 0-17581 0-17582 0-17583 0-17584 0-17585 0-17586 0-17587 0-17588 0-17589 0-17590 0-17591 0-17592 0-16937 0-17640 0-17641 0-17642 0-17643 0-17644 0-17645 0-17646 0-17647 0-17648 0-17649 0-17650 0-17651 0-17652 0-17653 0-17654 0-17655 0-17656 0-16938 0-17698 0-17699 0-17700 0-17701 0-17702 0-17703 0-17704 0-17705 0-17706 0-17707 0-17708 0-17709 0-17710 0-17711 0-17712 0-17713 0-17714 0-17715 0-17716 0-16939 0-17764 0-17765 0-17766 0-17767 0-17768 0-17769 0-17770 0-17771 0-17772 0-17773 0-17774 0-17775 0-17776 0-17777 0-17778 0-17779 0-17780 0-16940 0-17822 0-17823 0-17824 0-17825 0-17826 0-17827 0-17828 0-17829 0-17830 0-17831 0-17832 0-17833 0-17834 0-17835 0-17836 0-17837 0-17838 0-17839 0-17840 0-16941 0-17888 0-17889 0-17890 0-17891 0-17892 0-17893 0-17894 0-17895 0-17896 0-17897 0-17898 0-17899 0-17900 0-17901 0-17902 0-17903 0-16942 0-17945 0-17946 0-17947 0-17948 0-17949 0-17950 0-17951 0-17952 0-17953 0-17954 0-17955 0-17956} ITERATIONS 65 RESET_LATENCY {0 ?} CSTEPS 18 UNROLL 16 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105300 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1170 TOTAL_CYCLES_IN 11700 TOTAL_CYCLES_UNDER 93600 TOTAL_CYCLES 105300 NAME COMP_LOOP TYPE LOOP DELAY {1053010.00 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1046 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-16953 {}} {258 0 0 0-16952 {}} {258 0 0 0-16951 {}} {130 0 0 0-16950 {}} {774 0 0 0-17964 {}}} SUCCS {{772 0 0 0-16952 {}} {772 0 0 0-16953 {}} {131 0 0 0-17957 {}} {130 0 0 0-17958 {}} {130 0 0 0-17959 {}} {130 0 0 0-17960 {}} {130 0 0 0-17961 {}} {130 0 0 0-17962 {}} {130 0 0 0-17963 {}} {256 0 0 0-17964 {}}} CYCLES {}}
set a(0-17957) {AREA_SCORE {} NAME STAGE_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1047 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-16926 {}} {774 0 0 0-17964 {}}} SUCCS {{259 0 0 0-17958 {}} {130 0 0 0-17963 {}} {256 0 0 0-17964 {}}} CYCLES {}}
set a(0-17958) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1048 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-17957 {}} {130 0 0 0-16926 {}}} SUCCS {{259 0 0 0-17959 {}} {130 0 0 0-17963 {}} {258 0 0 0-17964 {}}} CYCLES {}}
set a(0-17959) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1049 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-17958 {}} {130 0 0 0-16926 {}}} SUCCS {{259 0 0 0-17960 {}} {130 0 0 0-17963 {}}} CYCLES {}}
set a(0-17960) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1050 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-17959 {}} {130 0 0 0-16926 {}}} SUCCS {{259 0 0 0-17961 {}} {130 0 0 0-17963 {}}} CYCLES {}}
set a(0-17961) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1051 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-17960 {}} {130 0 0 0-16926 {}}} SUCCS {{259 0 0 0-17962 {}} {130 0 0 0-17963 {}}} CYCLES {}}
set a(0-17962) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1052 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-17961 {}} {130 0 0 0-16926 {}}} SUCCS {{259 0 0 0-17963 {}}} CYCLES {}}
set a(0-17963) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-16925 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1053 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-17962 {}} {130 0 0 0-17961 {}} {130 0 0 0-17960 {}} {130 0 0 0-17959 {}} {130 0 0 0-17958 {}} {130 0 0 0-17957 {}} {130 0 0 0-16926 {}}} SUCCS {{129 0 0 0-17964 {}}} CYCLES {}}
set a(0-17964) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16925 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-17964 {}} {129 0 0 0-17963 {}} {258 0 0 0-17958 {}} {256 0 0 0-17957 {}} {256 0 0 0-16926 {}} {256 0 0 0-16950 {}}} SUCCS {{774 0 0 0-16950 {}} {774 0 0 0-16926 {}} {774 0 0 0-17957 {}} {772 0 0 0-17964 {}}} CYCLES {}}
set a(0-16925) {CHI {0-16950 0-16951 0-16952 0-16953 0-16926 0-17957 0-17958 0-17959 0-17960 0-17961 0-17962 0-17963 0-17964} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105320 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 105300 TOTAL_CYCLES 105320 NAME STAGE_LOOP TYPE LOOP DELAY {1053210.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1054 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-16949 {}} {130 0 0 0-16948 {}} {130 0 0 0-16947 {}} {130 0 0 0-16945 {}} {130 0 0 0-16944 {}} {258 0 0 0-16943 {}}} SUCCS {{772 0 0 0-16949 {}} {131 0 0 0-17965 {}} {130 0 0 0-17966 {}} {130 0 0 0-17967 {}} {130 0 0 0-17968 {}} {130 0 0 0-17969 {}} {130 0 0 0-17970 {}} {130 0 0 0-17971 {}} {130 0 0 0-17972 {}} {130 0 0 0-17973 {}} {130 0 0 0-17974 {}} {130 0 0 0-17975 {}} {130 0 0 0-17976 {}} {130 0 0 0-17977 {}} {130 0 0 0-17978 {}} {130 0 0 0-17979 {}} {130 0 0 0-17980 {}} {130 0 0 0-17981 {}} {130 0 0 0-17982 {}}} CYCLES {}}
set a(0-17965) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1055 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-16925 {}} {130 0 0 0-16948 {}}} SUCCS {} CYCLES {}}
set a(0-17966) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1056 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-16925 {}} {130 0 0 0-16948 {}}} SUCCS {{66 0 0 0-17969 {}} {66 0 0 0-17972 {}} {66 0 0 0-17975 {}} {66 0 0 0-17978 {}} {66 0 0 0-17981 {}}} CYCLES {}}
set a(0-17967) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1057 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-16925 {}} {146 0 0 0-16948 {}}} SUCCS {} CYCLES {}}
set a(0-17968) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1058 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16925 {}} {128 0 0 0-17969 {}}} SUCCS {{259 0 0 0-17969 {}}} CYCLES {}}
set a(0-17969) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1059 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-17969 {}} {259 0 0 0-17968 {}} {66 0 0 0-17966 {}} {130 0 0 0-16925 {}} {66 0 0 0-16946 {}}} SUCCS {{128 0 0 0-17968 {}} {772 0 0 0-17969 {}} {259 0 0 0-17970 {}}} CYCLES {}}
set a(0-17970) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1060 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17969 {}} {130 0 0 0-16925 {}}} SUCCS {} CYCLES {}}
set a(0-17971) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1061 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16925 {}} {128 0 0 0-17972 {}}} SUCCS {{259 0 0 0-17972 {}}} CYCLES {}}
set a(0-17972) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1062 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-17972 {}} {259 0 0 0-17971 {}} {66 0 0 0-17966 {}} {130 0 0 0-16925 {}} {66 0 0 0-16946 {}}} SUCCS {{128 0 0 0-17971 {}} {772 0 0 0-17972 {}} {259 0 0 0-17973 {}}} CYCLES {}}
set a(0-17973) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1063 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17972 {}} {130 0 0 0-16925 {}}} SUCCS {} CYCLES {}}
set a(0-17974) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1064 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16925 {}} {128 0 0 0-17975 {}}} SUCCS {{259 0 0 0-17975 {}}} CYCLES {}}
set a(0-17975) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1065 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-17975 {}} {259 0 0 0-17974 {}} {66 0 0 0-17966 {}} {130 0 0 0-16925 {}} {66 0 0 0-16946 {}} {256 0 0 0-16944 {}}} SUCCS {{774 0 0 0-16944 {}} {128 0 0 0-17974 {}} {772 0 0 0-17975 {}} {259 0 0 0-17976 {}}} CYCLES {}}
set a(0-17976) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1066 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17975 {}} {130 0 0 0-16925 {}}} SUCCS {} CYCLES {}}
set a(0-17977) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1067 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16925 {}} {128 0 0 0-17978 {}}} SUCCS {{259 0 0 0-17978 {}}} CYCLES {}}
set a(0-17978) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1068 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-17978 {}} {259 0 0 0-17977 {}} {66 0 0 0-17966 {}} {130 0 0 0-16925 {}} {66 0 0 0-16946 {}} {256 0 0 0-16943 {}}} SUCCS {{774 0 0 0-16943 {}} {128 0 0 0-17977 {}} {772 0 0 0-17978 {}} {259 0 0 0-17979 {}}} CYCLES {}}
set a(0-17979) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1069 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17978 {}} {130 0 0 0-16925 {}}} SUCCS {} CYCLES {}}
set a(0-17980) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1070 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16925 {}} {128 0 0 0-17981 {}}} SUCCS {{259 0 0 0-17981 {}}} CYCLES {}}
set a(0-17981) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1071 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-17981 {}} {259 0 0 0-17980 {}} {66 0 0 0-17966 {}} {130 0 0 0-16925 {}} {66 0 0 0-16946 {}}} SUCCS {{128 0 0 0-17980 {}} {772 0 0 0-17981 {}} {259 0 0 0-17982 {}}} CYCLES {}}
set a(0-17982) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-16924 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1072 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-17981 {}} {130 0 0 0-16925 {}}} SUCCS {} CYCLES {}}
set a(0-16924) {CHI {0-16943 0-16944 0-16945 0-16946 0-16947 0-16948 0-16949 0-16925 0-17965 0-17966 0-17967 0-17968 0-17969 0-17970 0-17971 0-17972 0-17973 0-17974 0-17975 0-17976 0-17977 0-17978 0-17979 0-17980 0-17981 0-17982} ITERATIONS Infinite LATENCY {105317 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 105320 TOTAL_CYCLES 105323 NAME main TYPE LOOP DELAY {1053240.00 ns} PAR 0-16923 XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1073 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-16923) {CHI 0-16924 ITERATIONS Infinite LATENCY {105317 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 105323 TOTAL_CYCLES 105323 NAME core:rlp TYPE LOOP DELAY {1053240.00 ns} PAR {} XREFS 6a78561d-6201-4b3d-972e-16ce69910ef2-1074 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-16923-TOTALCYCLES) {105323}
set a(0-16923-QMOD) {ccs_in(14,32) 0-16943 ccs_in(15,32) 0-16944 ccs_sync_in_wait(12) 0-16946 mgc_shift_l(1,0,4,11) {0-16951 0-17459} mgc_add(4,0,4,0,4) 0-16958 mgc_shift_l(1,0,4,6) 0-16959 mgc_mul(7,0,7,0,7) 0-16962 BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) {0-16964 0-17031 0-17091 0-17156 0-17216 0-17281 0-17340 0-17405 0-17465 0-17530 0-17589 0-17654 0-17713 0-17778 0-17837 0-17901} BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) {0-16966 0-17032 0-17093 0-17157 0-17218 0-17282 0-17342 0-17406 0-17467 0-17531 0-17591 0-17655 0-17715 0-17779 0-17839 0-17902} mgc_add(6,0,6,0,6) 0-16972 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-16976 0-16985 0-17000 0-17007 0-17040 0-17049 0-17061 0-17068 0-17104 0-17113 0-17128 0-17135 0-17165 0-17174 0-17186 0-17193 0-17229 0-17238 0-17253 0-17260 0-17290 0-17299 0-17311 0-17318 0-17353 0-17362 0-17377 0-17384 0-17414 0-17423 0-17435 0-17442 0-17478 0-17487 0-17502 0-17509 0-17539 0-17548 0-17560 0-17567 0-17602 0-17611 0-17626 0-17633 0-17663 0-17672 0-17684 0-17691 0-17726 0-17735 0-17750 0-17757 0-17787 0-17796 0-17808 0-17815 0-17850 0-17859 0-17874 0-17881 0-17910 0-17919 0-17931 0-17938} mgc_add(10,0,10,0,10) {0-16981 0-16984 0-17039 0-17045 0-17048 0-17109 0-17112 0-17164 0-17170 0-17173 0-17234 0-17237 0-17289 0-17295 0-17298 0-17358 0-17361 0-17413 0-17419 0-17422 0-17483 0-17486 0-17538 0-17544 0-17547 0-17607 0-17610 0-17662 0-17668 0-17671 0-17731 0-17734 0-17786 0-17792 0-17795 0-17855 0-17858 0-17909 0-17915 0-17918} mult_2e4bc42889b304aeffa2245c869db4ef70c9() {0-16990 0-17054 0-17118 0-17179 0-17243 0-17304 0-17367 0-17428 0-17492 0-17553 0-17616 0-17677 0-17740 0-17801 0-17864 0-17924} mgc_add(32,0,32,0,32) {0-16992 0-17002 0-17009 0-17056 0-17063 0-17120 0-17130 0-17181 0-17188 0-17245 0-17255 0-17306 0-17313 0-17369 0-17379 0-17430 0-17437 0-17494 0-17504 0-17555 0-17562 0-17618 0-17628 0-17679 0-17686 0-17742 0-17752 0-17803 0-17810 0-17866 0-17876 0-17926 0-17933} modulo_add_09234dfffbf6bf3991e053db4676dd156036() {0-16995 0-17059 0-17123 0-17184 0-17248 0-17309 0-17372 0-17433 0-17497 0-17558 0-17621 0-17682 0-17745 0-17806 0-17869 0-17929} modulo_sub_20f67d2a306b3300fd71db6974653bfb635e() {0-17005 0-17066 0-17133 0-17191 0-17258 0-17316 0-17382 0-17440 0-17507 0-17565 0-17631 0-17689 0-17755 0-17813 0-17879 0-17936} mgc_add(22,0,1,1,23) 0-17011 mgc_add(11,0,10,0,11) {0-17022 0-17071 0-17081 0-17138 0-17196 0-17206 0-17263 0-17273 0-17321 0-17331 0-17387 0-17445 0-17455 0-17512 0-17522 0-17570 0-17580 0-17636 0-17694 0-17704 0-17760 0-17770 0-17818 0-17828 0-17884 0-17941} mgc_shift_l(1,0,4,10) {0-17026 0-17085 0-17210} mgc_mul(10,0,10,0,10) {0-17030 0-17089 0-17155 0-17214 0-17280 0-17338 0-17404 0-17463 0-17529 0-17587 0-17653 0-17711 0-17777 0-17835 0-17900} mgc_add(9,0,9,0,9) {0-17100 0-17148 0-17349 0-17598 0-17646 0-17846} mgc_add(8,0,8,0,8) {0-17225 0-17397 0-17722} mgc_add(7,0,7,0,7) {0-17474 0-17893} mgc_add(6,0,2,1,7) 0-17947 mgc_add(11,0,11,0,11) 0-17953 mgc_add(4,0,2,1,4) 0-17958 mgc_add(5,0,5,0,5) 0-17961 ccs_sync_out_wait(18) 0-17966 mgc_io_sync(0) {0-17969 0-17972 0-17975 0-17978 0-17981}}
set a(0-16923-PROC_NAME) {core}
set a(0-16923-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-16923}

