Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Jun 25 21:04:41 2024
| Host             : DESKTOP-1Z07TFJ running 64-bit major release  (build 9200)
| Command          : report_power -file summer_design_wrapper_power_routed.rpt -pb summer_design_wrapper_power_summary_routed.pb -rpx summer_design_wrapper_power_routed.rpx
| Design           : summer_design_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.962        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.751        |
| Device Static (W)        | 1.211        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 95.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.108 |       30 |       --- |             --- |
| CLB Logic                |     0.041 |    40115 |       --- |             --- |
|   LUT as Shift Register  |     0.023 |     1615 |    213600 |            0.76 |
|   LUT as Logic           |     0.014 |    11910 |    425280 |            2.80 |
|   Register               |     0.003 |    19248 |    850560 |            2.26 |
|   CARRY8                 |    <0.001 |      212 |     53160 |            0.40 |
|   LUT as Distributed RAM |    <0.001 |       72 |    213600 |            0.03 |
|   Others                 |     0.000 |     2704 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      213 |    425280 |            0.05 |
| Signals                  |     0.081 |    31735 |       --- |             --- |
| Block RAM                |     0.261 |    403.5 |      1080 |           37.36 |
| RFAMS                    |     1.474 |        6 |       --- |             --- |
|   RFADC                  |     0.886 |        4 |         4 |          100.00 |
|   RFDAC                  |     0.588 |        2 |         4 |           50.00 |
| PS8                      |     1.785 |        1 |       --- |             --- |
| Static Power             |     1.211 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     1.110 |          |           |                 |
| Total                    |     4.962 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.872 |       0.554 |      0.318 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.029 |       0.024 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.279 |       0.000 |      0.279 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.576 |       0.542 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.233 |       0.226 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.549 |       0.544 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.069 |       0.067 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.807 |       0.796 |      0.010 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.124 |       0.116 |      0.008 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.056 |       0.056 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.030 |       0.025 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.217 |       0.205 |      0.012 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.236 |       0.187 |      0.049 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.030 |       0.000 |      0.030 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                        | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| RFADC0_CLK                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc_0 |             7.8 |
| RFDAC1_CLK                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac_0 |             7.8 |
| clk_pl_0                                                                                            | summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                |            10.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                            |            50.0 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| summer_design_wrapper       |     3.751 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   summer_design_i           |     3.747 |
|     axi_dma_0               |     0.021 |
|       U0                    |     0.021 |
|     axi_dma_1               |     0.021 |
|       U0                    |     0.021 |
|     blk_mem_gen_0           |     0.027 |
|       U0                    |     0.027 |
|     ila_0                   |     0.040 |
|       inst                  |     0.040 |
|     ps8_0_axi_periph        |     0.010 |
|       m01_couplers          |     0.002 |
|       m02_couplers          |     0.002 |
|       s00_couplers          |     0.006 |
|       xbar                  |     0.001 |
|     system_ila_0            |     0.111 |
|       inst                  |     0.111 |
|     system_ila_1            |     0.100 |
|       inst                  |     0.100 |
|     system_ila_2            |     0.112 |
|       inst                  |     0.112 |
|     tx_blk_ram_reader_0     |     0.012 |
|       inst                  |     0.012 |
|     usp_rf_data_converter_0 |     1.506 |
|       inst                  |     1.506 |
|     zynq_ultra_ps_e_0       |     1.787 |
|       inst                  |     1.787 |
+-----------------------------+-----------+


