// Seed: 2800348514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  assign module_1.id_10 = 0;
  id_10(
      .id_0(0),
      .id_1(1),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5(1 !== id_5),
      .id_6(id_4),
      .id_7(id_2),
      .id_8()
  );
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri   id_5,
    input  wor   id_6,
    output wor   id_7,
    output logic id_8
);
  assign id_7 = id_2;
  supply0 id_10;
  supply1 id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_7 = id_2 * 1 - id_2;
  wire id_12;
  timeunit 1ps;
  always @(posedge {1 == id_11{id_3}} or posedge id_10) begin : LABEL_0
    id_8 <= id_10 == id_0;
  end
endmodule
