<stg><name>streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp1, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln231 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1 %t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void %.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp1, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2 %br_ln231 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split:3 %fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %temp, i32 1

]]></Node>
<StgValue><ssdm name="fifo_has_next_sample"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:4 %t = add i6 %t17, i6 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1">
<![CDATA[
.critedge255:0 %delay_line_stall_6_load = load i1 %delay_line_stall_6

]]></Node>
<StgValue><ssdm name="delay_line_stall_6_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255:1 %br_ln281 = br i1 %delay_line_stall_6_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %temp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %temp

]]></Node>
<StgValue><ssdm name="temp_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="128">
<![CDATA[
:1 %trunc_ln145 = trunc i128 %temp_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_8 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 64, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln145_9 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 96, i32 117

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1">
<![CDATA[
:5 %control_count_V_6_load = load i1 %control_count_V_6

]]></Node>
<StgValue><ssdm name="control_count_V_6_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %store_ln241 = store i1 %control_count_V_6_load, i1 %control_bits_V_6

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1">
<![CDATA[
:7 %pf_count_V_4_load = load i1 %pf_count_V_4

]]></Node>
<StgValue><ssdm name="pf_count_V_4_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln243 = br i1 %pf_count_V_4_load, void, void %.critedge254

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln870 = store i1 1, i1 %pf_count_V_4

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln250 = br void %.critedge255.thread

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge254:0 %store_ln244 = store i1 0, i1 %pf_count_V_4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:1 %xor_ln251 = xor i1 %control_count_V_6_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln251"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge254:2 %store_ln252 = store i1 %xor_ln251, i1 %control_count_V_6

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="pf_count_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.critedge254:3 %br_ln255 = br void %.critedge255.thread

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
.critedge255.thread:0 %sample_in_read_count_V_6_load = load i5 %sample_in_read_count_V_6

]]></Node>
<StgValue><ssdm name="sample_in_read_count_V_6_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge255.thread:1 %add_ln870 = add i5 %sample_in_read_count_V_6_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge255.thread:2 %icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_6_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
.critedge255.thread:3 %store_ln870 = store i5 %add_ln870, i5 %sample_in_read_count_V_6

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge255.thread:4 %store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_6

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.critedge255.thread:5 %br_ln281 = br void %.critedge255._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.critedge257:0 %br_ln310 = br void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge255._crit_edge:0 %icmp_ln231 = icmp_eq  i6 %t17, i6 35

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge:1 %br_ln231 = br i1 %icmp_ln231, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln316 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:0 %arrayidx_0_01_load_0_i365 = phi i22 %trunc_ln145_8, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_01_load_0_i365"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:1 %arrayidx_0_11_load_0_i364 = phi i22 %trunc_ln145_9, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_11_load_0_i364"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:2 %temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:3 %temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i22 %trunc_ln145, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:4 %temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i22 %trunc_ln145_s, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:5 %p_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %temp_tagged_mux_chain_input_valid_0, i22 %arrayidx_0_11_load_0_i364, i22 %arrayidx_0_01_load_0_i365

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:6 %p_1 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_s, i1 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:7 %temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i45 %p_1

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:8 %temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_1, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:9 %temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_1, i32 44

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.critedge255._crit_edge5:10 %control_bits_V_6_load = load i1 %control_bits_V_6

]]></Node>
<StgValue><ssdm name="control_bits_V_6_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1">
<![CDATA[
.critedge255._crit_edge5:11 %zext_ln66 = zext i1 %control_bits_V_6_load

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:12 %DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x i32]P0A, i32 1, i32 %zext_ln66, i1 1

]]></Node>
<StgValue><ssdm name="DataOut"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:13 %select_ln68 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:14 %select_ln68_7 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln68_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:15 %select_ln68_8 = select i1 %control_bits_V_6_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln68_8"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
.critedge255._crit_edge5:16 %trunc_ln79 = trunc i32 %DataOut

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:17 %select_ln79 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:18 %select_ln79_7 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln79_7"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:19 %select_ln79_8 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln79_8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:20 %p_2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %select_ln68_8, i22 %select_ln68_7, i22 %select_ln68

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:21 %p_3 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_2, i1 1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:22 %trunc_ln130 = trunc i45 %p_3

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:23 %lshr_ln130_s = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_3, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="lshr_ln130_s"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:24 %valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_3, i32 44

]]></Node>
<StgValue><ssdm name="valid_flag"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge255._crit_edge5:25 %and_ln297 = and i1 %select_ln79_8, i1 %valid_flag

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge5:26 %br_ln297 = br i1 %and_ln297, void %.critedge257, void

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="22">
<![CDATA[
:0 %zext_ln174 = zext i22 %lshr_ln130_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="118" op_0_bw="118" op_1_bw="22" op_2_bw="10" op_3_bw="22" op_4_bw="32" op_5_bw="10" op_6_bw="22">
<![CDATA[
:1 %tmp = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %select_ln79_7, i10 0, i22 %select_ln79, i32 %zext_ln174, i10 0, i22 %trunc_ln130

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="118">
<![CDATA[
:2 %zext_ln174_9 = zext i118 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln174_9"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %temp1, i128 %zext_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_6_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln309 = br void %.critedge257

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln316 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="temp" dir="0" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="temp"/></StgValue>
</port>
<port id="94" name="temp1" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="temp1"/></StgValue>
</port>
<port id="95" name="control_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_6"/></StgValue>
</port>
<port id="96" name="control_bits_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_6"/></StgValue>
</port>
<port id="97" name="pf_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pf_count_V_4"/></StgValue>
</port>
<port id="98" name="sample_in_read_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</port>
<port id="99" name="delay_line_stall_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</port>
<port id="100" name="delayline_Array_4" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="control_delayline_Array_6" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="delayline_Array_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="5">
</dataflow>
<dataflow id="105" from="temp1" to="specinterface_ln0" fromId="94" toId="5">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="106" toId="5">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="112" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="113" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="114" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="115" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="116" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="117" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="118" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="119" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="120" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="121" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="5">
</dataflow>
<dataflow id="122" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="123" from="empty_12" to="specinterface_ln0" fromId="111" toId="5">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="6">
</dataflow>
<dataflow id="125" from="temp" to="specinterface_ln0" fromId="93" toId="6">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="106" toId="6">
</dataflow>
<dataflow id="127" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="128" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="129" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="130" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="131" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="132" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="133" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="134" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="135" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="136" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="137" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="138" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="139" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="140" from="empty_12" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="142" from="StgValue_141" to="do_init" fromId="141" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln231" to="do_init" fromId="7" toId="8">
</dataflow>
<dataflow id="145" from="StgValue_144" to="do_init" fromId="144" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln231" to="do_init" fromId="45" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_141" to="do_init" fromId="141" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln316" to="do_init" fromId="46" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="150" from="StgValue_149" to="t17" fromId="149" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="br_ln231" to="t17" fromId="7" toId="9">
</dataflow>
<dataflow id="152" from="t" to="t17" fromId="18" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="br_ln231" to="t17" fromId="45" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="154" from="StgValue_149" to="t17" fromId="149" toId="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="br_ln316" to="t17" fromId="46" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="156" from="do_init" to="br_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="157" toId="11">
</dataflow>
<dataflow id="159" from="temp1" to="specmemcore_ln0" fromId="94" toId="11">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="11">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="11">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="157" toId="12">
</dataflow>
<dataflow id="167" from="temp" to="specmemcore_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="168" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="12">
</dataflow>
<dataflow id="169" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="12">
</dataflow>
<dataflow id="170" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="12">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="171" toId="14">
</dataflow>
<dataflow id="174" from="StgValue_173" to="empty" fromId="173" toId="14">
</dataflow>
<dataflow id="175" from="StgValue_173" to="empty" fromId="173" toId="14">
</dataflow>
<dataflow id="176" from="StgValue_173" to="empty" fromId="173" toId="14">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="177" toId="15">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specpipeline_ln0" fromId="179" toId="15">
</dataflow>
<dataflow id="181" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="182" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="183" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="184" from="empty_12" to="specpipeline_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="185" toId="16">
</dataflow>
<dataflow id="188" from="empty_14" to="specloopname_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="190" from="_ssdm_op_NbReadReq.ap_fifo.i128P0A" to="fifo_has_next_sample" fromId="189" toId="17">
</dataflow>
<dataflow id="191" from="temp" to="fifo_has_next_sample" fromId="93" toId="17">
</dataflow>
<dataflow id="192" from="StgValue_179" to="fifo_has_next_sample" fromId="179" toId="17">
</dataflow>
<dataflow id="193" from="t17" to="t" fromId="9" toId="18">
</dataflow>
<dataflow id="195" from="StgValue_194" to="t" fromId="194" toId="18">
</dataflow>
<dataflow id="196" from="fifo_has_next_sample" to="br_ln237" fromId="17" toId="19">
</dataflow>
<dataflow id="197" from="delay_line_stall_6" to="delay_line_stall_6_load" fromId="99" toId="20">
</dataflow>
<dataflow id="198" from="delay_line_stall_6_load" to="br_ln281" fromId="20" toId="21">
</dataflow>
<dataflow id="200" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="temp_read" fromId="199" toId="22">
</dataflow>
<dataflow id="201" from="temp" to="temp_read" fromId="93" toId="22">
</dataflow>
<dataflow id="202" from="temp_read" to="trunc_ln145" fromId="22" toId="23">
</dataflow>
<dataflow id="204" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_s" fromId="203" toId="24">
</dataflow>
<dataflow id="205" from="temp_read" to="trunc_ln145_s" fromId="22" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_206" to="trunc_ln145_s" fromId="206" toId="24">
</dataflow>
<dataflow id="209" from="StgValue_208" to="trunc_ln145_s" fromId="208" toId="24">
</dataflow>
<dataflow id="210" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_8" fromId="203" toId="25">
</dataflow>
<dataflow id="211" from="temp_read" to="trunc_ln145_8" fromId="22" toId="25">
</dataflow>
<dataflow id="213" from="StgValue_212" to="trunc_ln145_8" fromId="212" toId="25">
</dataflow>
<dataflow id="215" from="StgValue_214" to="trunc_ln145_8" fromId="214" toId="25">
</dataflow>
<dataflow id="216" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_9" fromId="203" toId="26">
</dataflow>
<dataflow id="217" from="temp_read" to="trunc_ln145_9" fromId="22" toId="26">
</dataflow>
<dataflow id="219" from="StgValue_218" to="trunc_ln145_9" fromId="218" toId="26">
</dataflow>
<dataflow id="221" from="StgValue_220" to="trunc_ln145_9" fromId="220" toId="26">
</dataflow>
<dataflow id="222" from="control_count_V_6" to="control_count_V_6_load" fromId="95" toId="27">
</dataflow>
<dataflow id="223" from="control_count_V_6_load" to="store_ln241" fromId="27" toId="28">
</dataflow>
<dataflow id="224" from="control_bits_V_6" to="store_ln241" fromId="96" toId="28">
</dataflow>
<dataflow id="225" from="pf_count_V_4" to="pf_count_V_4_load" fromId="97" toId="29">
</dataflow>
<dataflow id="226" from="pf_count_V_4_load" to="br_ln243" fromId="29" toId="30">
</dataflow>
<dataflow id="227" from="StgValue_141" to="store_ln870" fromId="141" toId="31">
</dataflow>
<dataflow id="228" from="pf_count_V_4" to="store_ln870" fromId="97" toId="31">
</dataflow>
<dataflow id="229" from="StgValue_144" to="store_ln244" fromId="144" toId="33">
</dataflow>
<dataflow id="230" from="pf_count_V_4" to="store_ln244" fromId="97" toId="33">
</dataflow>
<dataflow id="231" from="control_count_V_6_load" to="xor_ln251" fromId="27" toId="34">
</dataflow>
<dataflow id="232" from="StgValue_141" to="xor_ln251" fromId="141" toId="34">
</dataflow>
<dataflow id="233" from="xor_ln251" to="store_ln252" fromId="34" toId="35">
</dataflow>
<dataflow id="234" from="control_count_V_6" to="store_ln252" fromId="95" toId="35">
</dataflow>
<dataflow id="235" from="sample_in_read_count_V_6" to="sample_in_read_count_V_6_load" fromId="98" toId="37">
</dataflow>
<dataflow id="236" from="sample_in_read_count_V_6_load" to="add_ln870" fromId="37" toId="38">
</dataflow>
<dataflow id="238" from="StgValue_237" to="add_ln870" fromId="237" toId="38">
</dataflow>
<dataflow id="239" from="sample_in_read_count_V_6_load" to="icmp_ln256" fromId="37" toId="39">
</dataflow>
<dataflow id="241" from="StgValue_240" to="icmp_ln256" fromId="240" toId="39">
</dataflow>
<dataflow id="242" from="add_ln870" to="store_ln870" fromId="38" toId="40">
</dataflow>
<dataflow id="243" from="sample_in_read_count_V_6" to="store_ln870" fromId="98" toId="40">
</dataflow>
<dataflow id="244" from="icmp_ln256" to="store_ln258" fromId="39" toId="41">
</dataflow>
<dataflow id="245" from="delay_line_stall_6" to="store_ln258" fromId="99" toId="41">
</dataflow>
<dataflow id="246" from="t17" to="icmp_ln231" fromId="9" toId="44">
</dataflow>
<dataflow id="248" from="StgValue_247" to="icmp_ln231" fromId="247" toId="44">
</dataflow>
<dataflow id="249" from="icmp_ln231" to="br_ln231" fromId="44" toId="45">
</dataflow>
<dataflow id="250" from="trunc_ln145_8" to="arrayidx_0_01_load_0_i365" fromId="25" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln281" to="arrayidx_0_01_load_0_i365" fromId="42" toId="47">
</dataflow>
<dataflow id="253" from="StgValue_252" to="arrayidx_0_01_load_0_i365" fromId="252" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_6_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="br_ln281" to="arrayidx_0_01_load_0_i365" fromId="21" toId="47">
</dataflow>
<dataflow id="255" from="trunc_ln145_9" to="arrayidx_0_11_load_0_i364" fromId="26" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="256" from="br_ln281" to="arrayidx_0_11_load_0_i364" fromId="42" toId="48">
</dataflow>
<dataflow id="257" from="StgValue_252" to="arrayidx_0_11_load_0_i364" fromId="252" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_6_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="br_ln281" to="arrayidx_0_11_load_0_i364" fromId="21" toId="48">
</dataflow>
<dataflow id="259" from="StgValue_141" to="temp_tagged_mux_chain_input_valid_0" fromId="141" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="br_ln281" to="temp_tagged_mux_chain_input_valid_0" fromId="42" toId="49">
</dataflow>
<dataflow id="261" from="StgValue_144" to="temp_tagged_mux_chain_input_valid_0" fromId="144" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_6_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="br_ln281" to="temp_tagged_mux_chain_input_valid_0" fromId="21" toId="49">
</dataflow>
<dataflow id="263" from="trunc_ln145" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="23" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="42" toId="50">
</dataflow>
<dataflow id="265" from="StgValue_252" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="252" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_6_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="21" toId="50">
</dataflow>
<dataflow id="267" from="trunc_ln145_s" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="24" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="268" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="42" toId="51">
</dataflow>
<dataflow id="269" from="StgValue_252" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="252" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_6_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="21" toId="51">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitConcatenate.i45.i1.i22.i22" to="p_s" fromId="271" toId="52">
</dataflow>
<dataflow id="273" from="temp_tagged_mux_chain_input_valid_0" to="p_s" fromId="49" toId="52">
</dataflow>
<dataflow id="274" from="arrayidx_0_11_load_0_i364" to="p_s" fromId="48" toId="52">
</dataflow>
<dataflow id="275" from="arrayidx_0_01_load_0_i365" to="p_s" fromId="47" toId="52">
</dataflow>
<dataflow id="277" from="_ssdm_op_MemShiftRead.[2 x i45]P0A" to="p_1" fromId="276" toId="53">
</dataflow>
<dataflow id="279" from="StgValue_278" to="p_1" fromId="278" toId="53">
</dataflow>
<dataflow id="280" from="p_s" to="p_1" fromId="52" toId="53">
</dataflow>
<dataflow id="281" from="StgValue_141" to="p_1" fromId="141" toId="53">
</dataflow>
<dataflow id="282" from="p_1" to="temp_tagged_mux_chain_input_sample_M_real_V_1" fromId="53" toId="54">
</dataflow>
<dataflow id="284" from="_ssdm_op_PartSelect.i22.i45.i32.i32" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="283" toId="55">
</dataflow>
<dataflow id="285" from="p_1" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="53" toId="55">
</dataflow>
<dataflow id="287" from="StgValue_286" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="286" toId="55">
</dataflow>
<dataflow id="289" from="StgValue_288" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="288" toId="55">
</dataflow>
<dataflow id="291" from="_ssdm_op_BitSelect.i1.i45.i32" to="temp_tagged_mux_chain_input_valid_1" fromId="290" toId="56">
</dataflow>
<dataflow id="292" from="p_1" to="temp_tagged_mux_chain_input_valid_1" fromId="53" toId="56">
</dataflow>
<dataflow id="294" from="StgValue_293" to="temp_tagged_mux_chain_input_valid_1" fromId="293" toId="56">
</dataflow>
<dataflow id="295" from="control_bits_V_6" to="control_bits_V_6_load" fromId="96" toId="57">
</dataflow>
<dataflow id="296" from="control_bits_V_6_load" to="zext_ln66" fromId="57" toId="58">
</dataflow>
<dataflow id="298" from="_ssdm_op_MemShiftRead.[2 x i32]P0A" to="DataOut" fromId="297" toId="59">
</dataflow>
<dataflow id="300" from="StgValue_299" to="DataOut" fromId="299" toId="59">
</dataflow>
<dataflow id="301" from="zext_ln66" to="DataOut" fromId="58" toId="59">
</dataflow>
<dataflow id="302" from="StgValue_141" to="DataOut" fromId="141" toId="59">
</dataflow>
<dataflow id="303" from="control_bits_V_6_load" to="select_ln68" fromId="57" toId="60">
</dataflow>
<dataflow id="304" from="temp_tagged_mux_chain_input_sample_M_real_V_1" to="select_ln68" fromId="54" toId="60">
</dataflow>
<dataflow id="305" from="temp_tagged_mux_chain_input_sample_M_real_V_0" to="select_ln68" fromId="50" toId="60">
</dataflow>
<dataflow id="306" from="control_bits_V_6_load" to="select_ln68_7" fromId="57" toId="61">
</dataflow>
<dataflow id="307" from="temp_tagged_mux_chain_input_sample_M_imag_V_1" to="select_ln68_7" fromId="55" toId="61">
</dataflow>
<dataflow id="308" from="temp_tagged_mux_chain_input_sample_M_imag_V_0" to="select_ln68_7" fromId="51" toId="61">
</dataflow>
<dataflow id="309" from="control_bits_V_6_load" to="select_ln68_8" fromId="57" toId="62">
</dataflow>
<dataflow id="310" from="temp_tagged_mux_chain_input_valid_1" to="select_ln68_8" fromId="56" toId="62">
</dataflow>
<dataflow id="311" from="temp_tagged_mux_chain_input_valid_0" to="select_ln68_8" fromId="49" toId="62">
</dataflow>
<dataflow id="312" from="DataOut" to="trunc_ln79" fromId="59" toId="63">
</dataflow>
<dataflow id="313" from="trunc_ln79" to="select_ln79" fromId="63" toId="64">
</dataflow>
<dataflow id="314" from="temp_tagged_mux_chain_input_sample_M_real_V_1" to="select_ln79" fromId="54" toId="64">
</dataflow>
<dataflow id="315" from="temp_tagged_mux_chain_input_sample_M_real_V_0" to="select_ln79" fromId="50" toId="64">
</dataflow>
<dataflow id="316" from="trunc_ln79" to="select_ln79_7" fromId="63" toId="65">
</dataflow>
<dataflow id="317" from="temp_tagged_mux_chain_input_sample_M_imag_V_1" to="select_ln79_7" fromId="55" toId="65">
</dataflow>
<dataflow id="318" from="temp_tagged_mux_chain_input_sample_M_imag_V_0" to="select_ln79_7" fromId="51" toId="65">
</dataflow>
<dataflow id="319" from="trunc_ln79" to="select_ln79_8" fromId="63" toId="66">
</dataflow>
<dataflow id="320" from="temp_tagged_mux_chain_input_valid_1" to="select_ln79_8" fromId="56" toId="66">
</dataflow>
<dataflow id="321" from="temp_tagged_mux_chain_input_valid_0" to="select_ln79_8" fromId="49" toId="66">
</dataflow>
<dataflow id="322" from="_ssdm_op_BitConcatenate.i45.i1.i22.i22" to="p_2" fromId="271" toId="67">
</dataflow>
<dataflow id="323" from="select_ln68_8" to="p_2" fromId="62" toId="67">
</dataflow>
<dataflow id="324" from="select_ln68_7" to="p_2" fromId="61" toId="67">
</dataflow>
<dataflow id="325" from="select_ln68" to="p_2" fromId="60" toId="67">
</dataflow>
<dataflow id="326" from="_ssdm_op_MemShiftRead.[2 x i45]P0A" to="p_3" fromId="276" toId="68">
</dataflow>
<dataflow id="328" from="StgValue_327" to="p_3" fromId="327" toId="68">
</dataflow>
<dataflow id="329" from="p_2" to="p_3" fromId="67" toId="68">
</dataflow>
<dataflow id="330" from="StgValue_141" to="p_3" fromId="141" toId="68">
</dataflow>
<dataflow id="331" from="p_3" to="trunc_ln130" fromId="68" toId="69">
</dataflow>
<dataflow id="332" from="_ssdm_op_PartSelect.i22.i45.i32.i32" to="lshr_ln130_s" fromId="283" toId="70">
</dataflow>
<dataflow id="333" from="p_3" to="lshr_ln130_s" fromId="68" toId="70">
</dataflow>
<dataflow id="334" from="StgValue_286" to="lshr_ln130_s" fromId="286" toId="70">
</dataflow>
<dataflow id="335" from="StgValue_288" to="lshr_ln130_s" fromId="288" toId="70">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitSelect.i1.i45.i32" to="valid_flag" fromId="290" toId="71">
</dataflow>
<dataflow id="337" from="p_3" to="valid_flag" fromId="68" toId="71">
</dataflow>
<dataflow id="338" from="StgValue_293" to="valid_flag" fromId="293" toId="71">
</dataflow>
<dataflow id="339" from="select_ln79_8" to="and_ln297" fromId="66" toId="72">
</dataflow>
<dataflow id="340" from="valid_flag" to="and_ln297" fromId="71" toId="72">
</dataflow>
<dataflow id="341" from="and_ln297" to="br_ln297" fromId="72" toId="73">
</dataflow>
<dataflow id="342" from="lshr_ln130_s" to="zext_ln174" fromId="70" toId="74">
</dataflow>
<dataflow id="344" from="_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22" to="tmp" fromId="343" toId="75">
</dataflow>
<dataflow id="345" from="select_ln79_7" to="tmp" fromId="65" toId="75">
</dataflow>
<dataflow id="347" from="StgValue_346" to="tmp" fromId="346" toId="75">
</dataflow>
<dataflow id="348" from="select_ln79" to="tmp" fromId="64" toId="75">
</dataflow>
<dataflow id="349" from="zext_ln174" to="tmp" fromId="74" toId="75">
</dataflow>
<dataflow id="350" from="StgValue_346" to="tmp" fromId="346" toId="75">
</dataflow>
<dataflow id="351" from="trunc_ln130" to="tmp" fromId="69" toId="75">
</dataflow>
<dataflow id="352" from="tmp" to="zext_ln174_9" fromId="75" toId="76">
</dataflow>
<dataflow id="354" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln174" fromId="353" toId="77">
</dataflow>
<dataflow id="355" from="temp1" to="write_ln174" fromId="94" toId="77">
</dataflow>
<dataflow id="356" from="zext_ln174_9" to="write_ln174" fromId="76" toId="77">
</dataflow>
<dataflow id="357" from="do_init" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="358" from="fifo_has_next_sample" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="359" from="pf_count_V_4_load" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="360" from="delay_line_stall_6_load" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="361" from="icmp_ln231" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="362" from="fifo_has_next_sample" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="363" from="delay_line_stall_6_load" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="364" from="fifo_has_next_sample" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="365" from="delay_line_stall_6_load" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="366" from="and_ln297" to="StgValue_4" fromId="72" toId="4">
</dataflow>
<dataflow id="367" from="icmp_ln231" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="368" from="icmp_ln231" to="StgValue_3" fromId="44" toId="3">
</dataflow>
</dataflows>


</stg>
