<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='430' type='void llvm::initializeTargetPassConfigPass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='111' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='445' macro='1' u='c' c='_ZL32initializeCodeGenPreparePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/DwarfEHPrepare.cpp' l='328' macro='1' u='c' c='_ZL42initializeDwarfEHPrepareLegacyPassPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='96' macro='1' u='c' c='_ZL30initializeIRTranslatorPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='51' macro='1' u='c' c='_ZL35initializeInstructionSelectPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='73' macro='1' u='c' c='_ZL27initializeLegalizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='68' macro='1' u='c' c='_ZL31initializeRegBankSelectPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/PseudoProbeInserter.cpp' l='88' macro='1' u='c' c='_ZL37initializePseudoProbeInserterPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/SafeStack.cpp' l='914' macro='1' u='c' c='_ZL37initializeSafeStackLegacyPassPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/StackProtector.cpp' l='72' macro='1' u='c' c='_ZL32initializeStackProtectorPassOnceRN4llvm12PassRegistryE'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='307' macro='1' type='void llvm::initializeTargetPassConfigPass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='110' macro='1' u='c' c='_ZL49initializeFalkorMarkStridedAccessesLegacyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='344' macro='1' u='c' c='_ZL46initializeAArch64PostLegalizerCombinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='695' macro='1' u='c' c='_ZL46initializeAArch64PostLegalizerLoweringPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='183' macro='1' u='c' c='_ZL45initializeAArch64PreLegalizerCombinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp' l='669' macro='1' u='c' c='_ZL39initializeAMDGPUAtomicOptimizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='383' macro='1' u='c' c='_ZL45initializeAMDGPUPostLegalizerCombinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='141' macro='1' u='c' c='_ZL44initializeAMDGPUPreLegalizerCombinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='142' macro='1' u='c' c='_ZL39initializeAMDGPURegBankCombinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp' l='113' macro='1' u='c' c='_ZL39initializeSIAnnotateControlFlowPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp' l='1481' macro='1' u='c' c='_ZL44initializeHexagonVectorCombineLegacyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='108' macro='1' u='c' c='_ZL42initializeMipsPreLegalizerCombinerPassOnceRN4llvm12PassRegistryE'/>
