# Chapter 12: ë ˆì§€ìŠ¤í„° ëª¨ë¸ (RAL)

> **ì´ ì±•í„°ì˜ ëª©í‘œ**: Ch.11ì—ì„œ êµ¬ì¶•í•œ APB ì—ì´ì „íŠ¸ ìœ„ì— **UVM RAL(Register Abstraction Layer)**ì„ ì˜¬ë ¤, ë ˆì§€ìŠ¤í„°ì˜ í•„ë“œë³„ ì ‘ê·¼, ìë™ ì½ê¸°/ì“°ê¸° í…ŒìŠ¤íŠ¸, ë°±ë„ì–´ ì ‘ê·¼ì„ êµ¬í˜„í•©ë‹ˆë‹¤. ìˆ˜ë™ ê²€ì¦ì—ì„œ ìë™í™”ëœ ë ˆì§€ìŠ¤í„° ê²€ì¦ìœ¼ë¡œ ì „í™˜í•˜ëŠ” ê³¼ì •ì„ ì²´í—˜í•©ë‹ˆë‹¤.

> **ì„ ìˆ˜ ì§€ì‹**: Chapter 11 (APB ì¸í„°í˜ì´ìŠ¤ì™€ BFM), Chapter 8 (ìŠ¤ì½”ì–´ë³´ë“œì™€ analysis port), Chapter 6 (ì‹œí€€ìŠ¤)

---

## 12.1 ì™œ ë ˆì§€ìŠ¤í„° ëª¨ë¸ì´ í•„ìš”í•œê°€

> **ì´ ì ˆì˜ ëª©í‘œ**: Ch.11ì—ì„œ ìˆ˜ë™ìœ¼ë¡œ ìˆ˜í–‰í•œ ë ˆì§€ìŠ¤í„° ê²€ì¦ì˜ í•œê³„ë¥¼ ì¸ì‹í•˜ê³ , RALì˜ í•„ìš”ì„±ê³¼ ì•„í‚¤í…ì²˜ë¥¼ ì´í•´í•©ë‹ˆë‹¤.

### 12.1.1 Ch.11 ë°©ì‹ì˜ í•œê³„ â€” ìˆ˜ë™ ê²€ì¦

Ch.11ì—ì„œ APB Slave Memoryì˜ 16ê°œ ë ˆì§€ìŠ¤í„°ë¥¼ ê²€ì¦í•  ë•Œ, ì´ë ‡ê²Œ í–ˆìŠµë‹ˆë‹¤:

```systemverilog
// Ch.11 ë°©ì‹: ìˆ˜ë™ìœ¼ë¡œ ì£¼ì†Œ/ë°ì´í„° ì§€ì •
wr_seq.target_addr = 4'h3;    // ì£¼ì†Œ 0x3
wr_seq.target_data = 8'hAB;   // ë°ì´í„° 0xAB
wr_seq.start(m_sequencer);

rd_seq.target_addr = 4'h3;
rd_seq.start(m_sequencer);
// ê²°ê³¼ ë¹„êµë„ ìˆ˜ë™
if (rd_seq.read_data !== 8'hAB) `uvm_error(...)
```

ì´ ë°©ì‹ì€ ë™ì‘í•˜ì§€ë§Œ, ì‹¤ë¬´ì—ì„œëŠ” í•œê³„ê°€ ìˆìŠµë‹ˆë‹¤:

| ë¬¸ì œ | ì„¤ëª… |
|------|------|
| **í™•ì¥ì„±** | SoCì—ëŠ” ìˆ˜ë°±~ìˆ˜ì²œ ê°œ ë ˆì§€ìŠ¤í„°ê°€ ìˆìŒ. ê°ê° ìˆ˜ë™ìœ¼ë¡œ ì£¼ì†Œ/ê°’ ì§€ì •? |
| **í•„ë“œ ì ‘ê·¼** | 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° ë‚´ ê°œë³„ ë¹„íŠ¸ í•„ë“œë¥¼ ë‹¤ë£¨ë ¤ë©´ ë§ˆìŠ¤í‚¹ ì—°ì‚° í•„ìš” |
| **ìë™ í…ŒìŠ¤íŠ¸** | "ëª¨ë“  ë ˆì§€ìŠ¤í„°ê°€ ë¦¬ì…‹ ê°’ì´ ë§ëŠ”ê°€?" ê°™ì€ ê²€ì¦ì„ ì¼ì¼ì´ ì½”ë”©? |
| **ë¬¸ì„œ ë™ê¸°í™”** | ë ˆì§€ìŠ¤í„° ì‚¬ì–‘(ìŠ¤í™)ì´ ë°”ë€Œë©´ í…ŒìŠ¤íŠ¸ ì½”ë“œë¥¼ ì „ë¶€ ìˆ˜ì • |
| **ì¬ì‚¬ìš©** | ë‹¤ë¥¸ í”„ë¡œì íŠ¸ì—ì„œ ê°™ì€ IPë¥¼ ì‚¬ìš©í•˜ë©´ ì²˜ìŒë¶€í„° ë‹¤ì‹œ ì‘ì„± |

> ğŸ’¡ **ì‹¤ë¬´ ìƒí™©**: íŒ¹ë¦¬ìŠ¤ íšŒì‚¬ì—ì„œ SoC í•˜ë‚˜ì— ë ˆì§€ìŠ¤í„°ê°€ 3,000ê°œ ì´ìƒì¸ ê²½ìš°ê°€ í”í•©ë‹ˆë‹¤. ì´ê²ƒì„ ìˆ˜ë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” ê²ƒì€ ì‚¬ì‹¤ìƒ ë¶ˆê°€ëŠ¥í•©ë‹ˆë‹¤.

### 12.1.2 RALì´ë€? â€” ë ˆì§€ìŠ¤í„° ì¶”ìƒí™” ê³„ì¸µ

**UVM RAL(Register Abstraction Layer)**ì€ DUTì˜ ë ˆì§€ìŠ¤í„°ë¥¼ **ì†Œí”„íŠ¸ì›¨ì–´ ê°ì²´ë¡œ ëª¨ë¸ë§**í•˜ëŠ” í”„ë ˆì„ì›Œí¬ì…ë‹ˆë‹¤.

**í•µì‹¬ ì•„ì´ë””ì–´:**

```
ì „í†µì  ë°©ë²•:                    RAL ë°©ë²•:
ì‹œí€€ìŠ¤ì—ì„œ ì§ì ‘ ì£¼ì†Œ ì§€ì •       ì‹œí€€ìŠ¤ì—ì„œ ë ˆì§€ìŠ¤í„° ì´ë¦„ìœ¼ë¡œ ì ‘ê·¼
  addr = 4'h3;                   reg_model.ctrl_reg.write(status, 8'hAB);
  data = 8'hAB;                  reg_model.ctrl_reg.read(status, rdata);
  write(addr, data);
```

**RALì˜ ê°€ì¹˜:**

1. **ì¶”ìƒí™”**: ì£¼ì†Œ ëŒ€ì‹  **ì´ë¦„**ìœ¼ë¡œ ì ‘ê·¼ (`ctrl_reg.enable.set(1)`)
2. **ìë™ í…ŒìŠ¤íŠ¸**: ë‚´ì¥ ì‹œí€€ìŠ¤ë¡œ ë¦¬ì…‹ ê°’, ë¹„íŠ¸ ì ‘ê·¼ ë“±ì„ ìë™ ê²€ì¦
3. **ë¯¸ëŸ¬ë§**: RALì´ DUTì˜ ë ˆì§€ìŠ¤í„° ìƒíƒœë¥¼ **ìë™ ì¶”ì ** (desired/mirrored ê°’)
4. **ì¬ì‚¬ìš©**: ë ˆì§€ìŠ¤í„° ëª¨ë¸ë§Œ êµì²´í•˜ë©´ ë‹¤ë¥¸ IPì—ë„ ì ìš© ê°€ëŠ¥
5. **ë¬¸ì„œ ì—°ë™**: ë ˆì§€ìŠ¤í„° ì‚¬ì–‘ì—ì„œ RAL ì½”ë“œë¥¼ **ìë™ ìƒì„±** ê°€ëŠ¥ (ralgen, IDesignSpec ë“±)

### 12.1.3 RAL ì•„í‚¤í…ì²˜

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RAL ì•„í‚¤í…ì²˜ ê°œìš”                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                               â”‚
â”‚   í…ŒìŠ¤íŠ¸/ì‹œí€€ìŠ¤                                                â”‚
â”‚       â”‚                                                       â”‚
â”‚       â–¼                                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚   â”‚         Register Model (uvm_reg_block)   â”‚                â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚                â”‚
â”‚   â”‚  â”‚ ctrl_reg  â”‚  â”‚ data_reg  â”‚  ...       â”‚                â”‚
â”‚   â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â” â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â” â”‚             â”‚                â”‚
â”‚   â”‚  â”‚ â”‚field â”‚ â”‚  â”‚ â”‚field â”‚ â”‚             â”‚                â”‚
â”‚   â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”˜ â”‚             â”‚                â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚                â”‚
â”‚   â”‚         uvm_reg_map (ì£¼ì†Œ ë§¤í•‘)          â”‚                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                     â”‚                                         â”‚
â”‚                     â–¼                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                              â”‚
â”‚   â”‚  Adapter (reg2bus/bus2reg)  â”‚                              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                â”‚                                               â”‚
â”‚                â–¼                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚    APB Agent (Sequencer)    â”‚  â”‚  Predictor (auto-mirror)â”‚ â”‚
â”‚   â”‚    Driver â”€â”€â†’ DUT           â”‚  â”‚  Monitor â”€â”€â†’ Predictor  â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**íë¦„:**
1. í…ŒìŠ¤íŠ¸/ì‹œí€€ìŠ¤ê°€ RAL ëª¨ë¸ì—ê²Œ `write()`/`read()` ìš”ì²­
2. RAL ëª¨ë¸ì´ **Adapter**ë¥¼ í†µí•´ APB íŠ¸ëœì­ì…˜ìœ¼ë¡œ ë³€í™˜
3. APB ì—ì´ì „íŠ¸ì˜ ì‹œí€€ì„œ â†’ ë“œë¼ì´ë²„ê°€ ì‹¤ì œ ë²„ìŠ¤ì— ì „ì†¡
4. **Predictor**ê°€ ëª¨ë‹ˆí„°ì˜ ê´€ì°° ê²°ê³¼ë¡œ RAL ë¯¸ëŸ¬ ê°’ì„ ìë™ ì—…ë°ì´íŠ¸

> ğŸ’¡ **ë¹„ìœ **: RALì€ "ì€í–‰ ATM"ê³¼ ê°™ìŠµë‹ˆë‹¤. ATM(RAL)ì—ì„œ "ì´ì²´"ë¼ê³  ëˆ„ë¥´ë©´, ë‚´ë¶€ì ìœ¼ë¡œ ì€í–‰ ì „ì‚°ë§(APB ë²„ìŠ¤)ì„ í†µí•´ ì‹¤ì œ ê³„ì¢Œ(DUT ë ˆì§€ìŠ¤í„°)ì— ì ‘ê·¼í•©ë‹ˆë‹¤. ì‚¬ìš©ìëŠ” ì „ì‚°ë§ì˜ í”„ë¡œí† ì½œì„ ì•Œ í•„ìš” ì—†ì´ ì´ë¦„ê³¼ ê¸ˆì•¡ë§Œ ì…ë ¥í•˜ë©´ ë©ë‹ˆë‹¤.

---

## 12.2 RAL êµ¬ì„± ìš”ì†Œ

> **ì´ ì ˆì˜ ëª©í‘œ**: RALì„ ì´ë£¨ëŠ” 4ê°€ì§€ í•µì‹¬ í´ë˜ìŠ¤(uvm_reg_field, uvm_reg, uvm_reg_block, uvm_reg_map)ë¥¼ ì´í•´í•©ë‹ˆë‹¤.

### 12.2.1 uvm_reg_field â€” ë¹„íŠ¸ í•„ë“œ ì •ì˜

ë ˆì§€ìŠ¤í„° ì•ˆì˜ **ê°œë³„ ë¹„íŠ¸ ê·¸ë£¹**ì„ í‘œí˜„í•©ë‹ˆë‹¤:

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// ì˜ˆì‹œ: 8ë¹„íŠ¸ Control ë ˆì§€ìŠ¤í„°ì˜ í•„ë“œ êµ¬ì„±
// [7]    = enable (R/W, ë¦¬ì…‹ê°’ 0)
// [6:5]  = mode   (R/W, ë¦¬ì…‹ê°’ 0)
// [4:0]  = reserved (R/O, ë¦¬ì…‹ê°’ 0)
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
```

`uvm_reg_field`ì˜ `configure()` ë©”ì„œë“œ:

```systemverilog
field.configure(
  .parent     (this),         // ì†Œì† ë ˆì§€ìŠ¤í„°
  .size       (1),            // ë¹„íŠ¸ ìˆ˜
  .lsb_pos    (7),            // ì‹œì‘ ë¹„íŠ¸ ìœ„ì¹˜
  .access     ("RW"),         // ì ‘ê·¼ íƒ€ì…
  .volatile   (0),            // í•˜ë“œì›¨ì–´ê°€ ìì²´ ë³€ê²½í•˜ëŠ”ê°€?
  .reset      (1'b0),         // ë¦¬ì…‹ ê°’
  .has_reset  (1),            // ë¦¬ì…‹ ê°’ì´ ìˆëŠ”ê°€?
  .is_rand    (1),            // ëœë¤í™” ê°€ëŠ¥?
  .individually_accessible(0) // ê°œë³„ ì ‘ê·¼ ê°€ëŠ¥?
);
```

**ì£¼ìš” ì ‘ê·¼ íƒ€ì…:**

| íƒ€ì… | ì˜ë¯¸ | ì˜ˆì‹œ |
|------|------|------|
| `"RW"` | ì½ê¸°/ì“°ê¸° | ì¼ë°˜ ì„¤ì • ë ˆì§€ìŠ¤í„° |
| `"RO"` | ì½ê¸° ì „ìš© | ìƒíƒœ ë ˆì§€ìŠ¤í„°, ë²„ì „ ì •ë³´ |
| `"WO"` | ì“°ê¸° ì „ìš© | ëª…ë ¹ íŠ¸ë¦¬ê±° |
| `"W1C"` | 1ì„ ì“°ë©´ í´ë¦¬ì–´ | ì¸í„°ëŸ½íŠ¸ ìƒíƒœ |
| `"RC"` | ì½ìœ¼ë©´ í´ë¦¬ì–´ | FIFO ì¹´ìš´í„° |

### 12.2.2 uvm_reg â€” ë ˆì§€ìŠ¤í„° ì •ì˜

í•˜ë‚˜ì˜ **ë ˆì§€ìŠ¤í„°**ë¥¼ í‘œí˜„í•©ë‹ˆë‹¤. ì—¬ëŸ¬ `uvm_reg_field`ë¥¼ í¬í•¨:

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// Control ë ˆì§€ìŠ¤í„° ì •ì˜
// íŒŒì¼: apb_ctrl_reg.sv
// ì£¼ì†Œ: 0x0, 8ë¹„íŠ¸, 3ê°œ í•„ë“œ
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_ctrl_reg extends uvm_reg;
  `uvm_object_utils(apb_ctrl_reg)

  // í•„ë“œ ì„ ì–¸
  rand uvm_reg_field enable;    // [7]    R/W
  rand uvm_reg_field mode;      // [6:5]  R/W
  rand uvm_reg_field reserved;  // [4:0]  R/O

  function new(string name = "apb_ctrl_reg");
    // 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°, ì»¤ë²„ë¦¬ì§€ ì—†ìŒ
    super.new(name, 8, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    // â”€â”€ í•„ë“œ ìƒì„± ë° ì„¤ì • â”€â”€
    enable = uvm_reg_field::type_id::create("enable");
    enable.configure(this, 1, 7, "RW", 0, 1'b0, 1, 1, 0);
    //                      size=1, lsb=7, RW, reset=0

    mode = uvm_reg_field::type_id::create("mode");
    mode.configure(this, 2, 5, "RW", 0, 2'b00, 1, 1, 0);
    //                    size=2, lsb=5, RW, reset=0

    reserved = uvm_reg_field::type_id::create("reserved");
    reserved.configure(this, 5, 0, "RO", 0, 5'b0, 1, 0, 0);
    //                       size=5, lsb=0, RO, reset=0, rand=0
  endfunction
endclass
```

**í•µì‹¬ í¬ì¸íŠ¸:**
- `super.new(name, 8, UVM_NO_COVERAGE)` â€” 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°
- `build()` í•¨ìˆ˜ì—ì„œ í•„ë“œë¥¼ ìƒì„±í•˜ê³  `configure()`ë¡œ ì†ì„± ì„¤ì •
- í•„ë“œë“¤ì˜ ë¹„íŠ¸ ìœ„ì¹˜ê°€ ê²¹ì¹˜ì§€ ì•Šì•„ì•¼ í•©ë‹ˆë‹¤ (enable=7, mode=6:5, reserved=4:0)

### 12.2.3 uvm_reg_blockê³¼ uvm_reg_map â€” ì£¼ì†Œ ë§¤í•‘

**`uvm_reg_block`**ì€ ì—¬ëŸ¬ ë ˆì§€ìŠ¤í„°ë¥¼ ê·¸ë£¹ìœ¼ë¡œ ë¬¶ê³ , **`uvm_reg_map`**ì€ ê° ë ˆì§€ìŠ¤í„°ì˜ ì£¼ì†Œë¥¼ ë§¤í•‘í•©ë‹ˆë‹¤:

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// ë ˆì§€ìŠ¤í„° ë¸”ë¡ (ê°„ë‹¨í•œ ì˜ˆì‹œ)
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_reg_block extends uvm_reg_block;
  `uvm_object_utils(apb_reg_block)

  // ë ˆì§€ìŠ¤í„° ì„ ì–¸
  rand apb_ctrl_reg ctrl_reg;    // ì£¼ì†Œ 0x0
  rand apb_data_reg data_reg;    // ì£¼ì†Œ 0x1

  // ë ˆì§€ìŠ¤í„° ë§µ
  uvm_reg_map reg_map;

  function new(string name = "apb_reg_block");
    super.new(name, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    // ë ˆì§€ìŠ¤í„° ìƒì„±
    ctrl_reg = apb_ctrl_reg::type_id::create("ctrl_reg");
    ctrl_reg.configure(this);  // ì´ ë¸”ë¡ì— ì†Œì†
    ctrl_reg.build();          // í•„ë“œ ìƒì„±

    data_reg = apb_data_reg::type_id::create("data_reg");
    data_reg.configure(this);
    data_reg.build();

    // ë ˆì§€ìŠ¤í„° ë§µ ìƒì„± â€” ì£¼ì†Œ ë§¤í•‘
    reg_map = create_map(
      "reg_map",    // ë§µ ì´ë¦„
      'h0,          // ë² ì´ìŠ¤ ì£¼ì†Œ
      1,            // ì£¼ì†Œ ë‹¨ìœ„ (ë°”ì´íŠ¸)
      UVM_LITTLE_ENDIAN  // ì—”ë””ì•ˆ
    );

    // ë ˆì§€ìŠ¤í„°ë¥¼ ë§µì— ì¶”ê°€ (ì£¼ì†Œ í• ë‹¹)
    reg_map.add_reg(ctrl_reg, 'h0, "RW");  // ì£¼ì†Œ 0x0
    reg_map.add_reg(data_reg, 'h1, "RW");  // ì£¼ì†Œ 0x1
  endfunction
endclass
```

**í•µì‹¬:**
- `create_map()` â€” ì£¼ì†Œ ê³µê°„ ì •ì˜ (ë² ì´ìŠ¤ ì£¼ì†Œ, ë°”ì´íŠ¸ ë‹¨ìœ„, ì—”ë””ì•ˆ)
- `add_reg()` â€” ë ˆì§€ìŠ¤í„°ì— ì˜¤í”„ì…‹ ì£¼ì†Œ í• ë‹¹
- í•˜ë‚˜ì˜ ë ˆì§€ìŠ¤í„° ë¸”ë¡ì— ì—¬ëŸ¬ ë§µì„ ê°€ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤ (APBë§µ, AXIë§µ ë“±)

### 12.2.4 ê³„ì¸µ êµ¬ì¡° ìš”ì•½

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚             RAL ê³„ì¸µ êµ¬ì¡°                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                       â”‚
â”‚   uvm_reg_block (ë ˆì§€ìŠ¤í„° ë¸”ë¡)                       â”‚
â”‚   â”œâ”€â”€ uvm_reg_map (ì£¼ì†Œ ë§¤í•‘)                        â”‚
â”‚   â”‚     addr 0x0 â†’ ctrl_reg                          â”‚
â”‚   â”‚     addr 0x1 â†’ data_reg                          â”‚
â”‚   â”‚     addr 0x2 â†’ status_reg                        â”‚
â”‚   â”‚     ...                                          â”‚
â”‚   â”‚                                                   â”‚
â”‚   â”œâ”€â”€ uvm_reg (ë ˆì§€ìŠ¤í„°)                              â”‚
â”‚   â”‚   â”œâ”€â”€ uvm_reg_field (enable)  [7]    RW          â”‚
â”‚   â”‚   â”œâ”€â”€ uvm_reg_field (mode)    [6:5]  RW          â”‚
â”‚   â”‚   â””â”€â”€ uvm_reg_field (reserved)[4:0]  RO          â”‚
â”‚   â”‚                                                   â”‚
â”‚   â””â”€â”€ uvm_reg (ë˜ ë‹¤ë¥¸ ë ˆì§€ìŠ¤í„°)                      â”‚
â”‚       â”œâ”€â”€ uvm_reg_field (...)                         â”‚
â”‚       â””â”€â”€ uvm_reg_field (...)                         â”‚
â”‚                                                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ê¸°ì–µí•  ê´€ê³„:**
- **Block** â†’ 1ê°œ ì´ìƒì˜ **Map** + ì—¬ëŸ¬ **Reg**
- **Map** â†’ ê° Regì— ì£¼ì†Œ í• ë‹¹
- **Reg** â†’ 1ê°œ ì´ìƒì˜ **Field**
- **Field** â†’ ë¹„íŠ¸ ìœ„ì¹˜, ì ‘ê·¼ íƒ€ì…, ë¦¬ì…‹ ê°’

---

## 12.3 APB Slave Memory ë ˆì§€ìŠ¤í„° ëª¨ë¸

> **ì´ ì ˆì˜ ëª©í‘œ**: Ch.11ì˜ APB Slave Memory DUTì— ëŒ€í•œ ì™„ì „í•œ ë ˆì§€ìŠ¤í„° ëª¨ë¸ì„ êµ¬í˜„í•©ë‹ˆë‹¤.

### 12.3.1 ë ˆì§€ìŠ¤í„° ì‚¬ì–‘ ì •ì˜

Ch.11ì˜ DUTëŠ” 16ê°œì˜ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ ê°€ì§‘ë‹ˆë‹¤. RALì„ ì˜ë¯¸ìˆê²Œ í™œìš©í•˜ê¸° ìœ„í•´, ê° ë ˆì§€ìŠ¤í„°ì— í•„ë“œ ì˜ë¯¸ë¥¼ ë¶€ì—¬í•©ë‹ˆë‹¤:

| ì£¼ì†Œ | ì´ë¦„ | í•„ë“œ | ì ‘ê·¼ | ë¦¬ì…‹ ê°’ | ì„¤ëª… |
|------|------|------|------|---------|------|
| 0x0 | `ctrl_reg` | enable[7], mode[6:5], rsv[4:0] | RW/RW/RO | 0x00 | ì œì–´ ë ˆì§€ìŠ¤í„° |

**ctrl_reg ë¹„íŠ¸ í•„ë“œ ë§µ:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚            ctrl_reg (8ë¹„íŠ¸, ì£¼ì†Œ 0x0)          â”‚
â”œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ë¹„íŠ¸â”‚  7     â”‚  6     5  â”‚  4  3  2  1  0   â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚í•„ë“œâ”‚ enable â”‚   mode     â”‚    reserved       â”‚
â”‚ì ‘ê·¼â”‚  R/W   â”‚   R/W      â”‚      R/O          â”‚
â”‚ë¦¬ì…‹â”‚   0    â”‚   00       â”‚     00000         â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```


| 0x1 | `status_reg` | busy[7], error[6], rsv[5:0] | RO/RO/RO | 0x00 | ìƒíƒœ ë ˆì§€ìŠ¤í„° |
| 0x2 | `data_reg` | data[7:0] | RW | 0x00 | ë°ì´í„° ë ˆì§€ìŠ¤í„° |
| 0x3~0xF | `gp_reg[0:12]` | data[7:0] | RW | 0x00 | ë²”ìš© ë ˆì§€ìŠ¤í„° |

> ğŸ’¡ **ì‹¤ë¬´ ì°¸ê³ **: ì‹¤ì œ í”„ë¡œì íŠ¸ì—ì„œëŠ” ë ˆì§€ìŠ¤í„° ì‚¬ì–‘ ë¬¸ì„œ(Register Specification)ë¥¼ ë¨¼ì € ì‘ì„±í•˜ê³ , ì´ë¡œë¶€í„° RAL ì½”ë“œë¥¼ ìë™ ìƒì„±í•©ë‹ˆë‹¤. ì—¬ê¸°ì„œëŠ” í•™ìŠµì„ ìœ„í•´ ìˆ˜ë™ìœ¼ë¡œ ì‘ì„±í•©ë‹ˆë‹¤.

### 12.3.2 ë ˆì§€ìŠ¤í„° í´ë˜ìŠ¤ êµ¬í˜„

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// APB Slave Memory â€” ë ˆì§€ìŠ¤í„° ì •ì˜
// íŒŒì¼: apb_reg_classes.sv
// ì—­í• : ê° ë ˆì§€ìŠ¤í„°ì˜ í•„ë“œ êµ¬ì¡°ë¥¼ RALë¡œ ëª¨ë¸ë§
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

// â”€â”€ Control ë ˆì§€ìŠ¤í„° (ì£¼ì†Œ 0x0) â”€â”€
class apb_ctrl_reg extends uvm_reg;
  `uvm_object_utils(apb_ctrl_reg)

  rand uvm_reg_field enable;    // [7]    â€” ë™ì‘ í™œì„±í™”
  rand uvm_reg_field mode;      // [6:5]  â€” ë™ì‘ ëª¨ë“œ ì„ íƒ
       uvm_reg_field reserved;  // [4:0]  â€” ì˜ˆì•½ (RO)

  function new(string name = "apb_ctrl_reg");
    super.new(name, 8, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    enable = uvm_reg_field::type_id::create("enable");
    enable.configure(this, 1, 7, "RW", 0, 1'b0, 1, 1, 0);

    mode = uvm_reg_field::type_id::create("mode");
    mode.configure(this, 2, 5, "RW", 0, 2'b00, 1, 1, 0);

    reserved = uvm_reg_field::type_id::create("reserved");
    reserved.configure(this, 5, 0, "RO", 0, 5'b0, 1, 0, 0);
  endfunction
endclass

// â”€â”€ Status ë ˆì§€ìŠ¤í„° (ì£¼ì†Œ 0x1) â”€â”€
class apb_status_reg extends uvm_reg;
  `uvm_object_utils(apb_status_reg)

  uvm_reg_field busy;      // [7]    â€” ì²˜ë¦¬ ì¤‘ í”Œë˜ê·¸
  uvm_reg_field error;     // [6]    â€” ì—ëŸ¬ í”Œë˜ê·¸
  uvm_reg_field reserved;  // [5:0]  â€” ì˜ˆì•½

  function new(string name = "apb_status_reg");
    super.new(name, 8, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    busy = uvm_reg_field::type_id::create("busy");
    busy.configure(this, 1, 7, "RO", 1, 1'b0, 1, 0, 0);
    //                              volatile=1 (HWê°€ ë³€ê²½)

    error = uvm_reg_field::type_id::create("error");
    error.configure(this, 1, 6, "RO", 1, 1'b0, 1, 0, 0);

    reserved = uvm_reg_field::type_id::create("reserved");
    reserved.configure(this, 6, 0, "RO", 0, 6'b0, 1, 0, 0);
  endfunction
endclass

// â”€â”€ Data/ë²”ìš© ë ˆì§€ìŠ¤í„° (ì£¼ì†Œ 0x2~0xF) â”€â”€
class apb_data_reg extends uvm_reg;
  `uvm_object_utils(apb_data_reg)

  rand uvm_reg_field data;  // [7:0] â€” ì „ì²´ 8ë¹„íŠ¸ ë°ì´í„°

  function new(string name = "apb_data_reg");
    super.new(name, 8, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    data = uvm_reg_field::type_id::create("data");
    data.configure(this, 8, 0, "RW", 0, 8'h0, 1, 1, 0);
  endfunction
endclass
```

### 12.3.3 ë ˆì§€ìŠ¤í„° ë¸”ë¡ êµ¬í˜„

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// APB Slave Memory â€” ë ˆì§€ìŠ¤í„° ë¸”ë¡
// íŒŒì¼: apb_reg_block.sv
// ì—­í• : 16ê°œ ë ˆì§€ìŠ¤í„°ë¥¼ í•˜ë‚˜ì˜ ë¸”ë¡ìœ¼ë¡œ ë¬¶ê³  ì£¼ì†Œ ë§¤í•‘
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_slave_reg_block extends uvm_reg_block;
  `uvm_object_utils(apb_slave_reg_block)

  // â”€â”€ ë ˆì§€ìŠ¤í„° ì„ ì–¸ â”€â”€
  rand apb_ctrl_reg   ctrl_reg;       // ì£¼ì†Œ 0x0
  rand apb_status_reg status_reg;     // ì£¼ì†Œ 0x1
  rand apb_data_reg   data_reg;       // ì£¼ì†Œ 0x2
  rand apb_data_reg   gp_reg[13];     // ì£¼ì†Œ 0x3~0xF (13ê°œ ë²”ìš©)

  uvm_reg_map reg_map;

  function new(string name = "apb_slave_reg_block");
    super.new(name, UVM_NO_COVERAGE);
  endfunction

  virtual function void build();
    // â”€â”€ ë ˆì§€ìŠ¤í„° ìƒì„± â”€â”€
    ctrl_reg = apb_ctrl_reg::type_id::create("ctrl_reg");
    ctrl_reg.configure(this);
    ctrl_reg.build();

    status_reg = apb_status_reg::type_id::create("status_reg");
    status_reg.configure(this);
    status_reg.build();

    data_reg = apb_data_reg::type_id::create("data_reg");
    data_reg.configure(this);
    data_reg.build();

    foreach (gp_reg[i]) begin
      gp_reg[i] = apb_data_reg::type_id::create($sformatf("gp_reg_%0d", i));
      gp_reg[i].configure(this);
      gp_reg[i].build();
    end

    // â”€â”€ ë ˆì§€ìŠ¤í„° ë§µ ìƒì„± â”€â”€
    reg_map = create_map("reg_map", 'h0, 1, UVM_LITTLE_ENDIAN);

    // ì£¼ì†Œ ë§¤í•‘
    reg_map.add_reg(ctrl_reg,   'h0, "RW");
    reg_map.add_reg(status_reg, 'h1, "RO");
    reg_map.add_reg(data_reg,   'h2, "RW");
    foreach (gp_reg[i])
      reg_map.add_reg(gp_reg[i], 'h3 + i, "RW");

    // ë§µ ì ê¸ˆ â€” ë¹Œë“œ ì™„ë£Œ í›„ ë°˜ë“œì‹œ í˜¸ì¶œ
    lock_model();
  endfunction
endclass
```

**í•µì‹¬ í¬ì¸íŠ¸:**
- `foreach (gp_reg[i])` â€” 13ê°œ ë²”ìš© ë ˆì§€ìŠ¤í„°ë¥¼ ë£¨í”„ë¡œ ìƒì„±
- `lock_model()` â€” ë ˆì§€ìŠ¤í„° ëª¨ë¸ì˜ ë¹Œë“œê°€ ì™„ë£Œë˜ì—ˆìŒì„ ì„ ì–¸. **ë¹ ëœ¨ë¦¬ë©´ ëŸ°íƒ€ì„ ì—ëŸ¬** ë°œìƒ
- `create_map("reg_map", 'h0, 1, UVM_LITTLE_ENDIAN)` â€” ë°”ì´íŠ¸ ë‹¨ìœ„ ì£¼ì†Œ, ë¦¬í‹€ ì—”ë””ì•ˆ

> âš ï¸ **ì´ˆë³´ì ì£¼ì˜**: `lock_model()`ì„ ë¹ ëœ¨ë¦¬ëŠ” ê²ƒì€ ê°€ì¥ í”í•œ RAL ì‹¤ìˆ˜ì…ë‹ˆë‹¤. ì´ë¥¼ í˜¸ì¶œí•˜ì§€ ì•Šìœ¼ë©´ `UVM_FATAL: "Register model has not been locked!"` ì—ëŸ¬ê°€ ë°œìƒí•©ë‹ˆë‹¤.

---

## 12.4 RALê³¼ APB ì—ì´ì „íŠ¸ ì—°ê²°

> **ì´ ì ˆì˜ ëª©í‘œ**: Adapterì™€ Predictorë¥¼ êµ¬í˜„í•˜ì—¬ RAL ëª¨ë¸ê³¼ Ch.11ì˜ APB ì—ì´ì „íŠ¸ë¥¼ ì—°ê²°í•©ë‹ˆë‹¤.

### 12.4.1 Adapter â€” íŠ¸ëœì­ì…˜ ë³€í™˜ê¸°

**Adapter**ëŠ” RALì˜ ì¼ë°˜ì ì¸ ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸° ìš”ì²­ì„ **APB íŠ¸ëœì­ì…˜**ìœ¼ë¡œ ë³€í™˜í•˜ëŠ” "ë²ˆì—­ê¸°"ì…ë‹ˆë‹¤.

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// APB RAL Adapter
// íŒŒì¼: apb_reg_adapter.sv
// ì—­í• : RAL â†” APB íŠ¸ëœì­ì…˜ ë³€í™˜
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_reg_adapter extends uvm_reg_adapter;
  `uvm_object_utils(apb_reg_adapter)

  function new(string name = "apb_reg_adapter");
    super.new(name);

    // â”€â”€ ì¤‘ìš” ì„¤ì • â”€â”€
    // RALì´ ì‹œí€€ì„œë¥¼ í†µí•´ ì•„ì´í…œì„ ì „ì†¡í•˜ë„ë¡ ì„¤ì •
    supports_byte_enable = 0;
    provides_responses   = 0;
  endfunction

  // â”€â”€ RAL â†’ APB ë³€í™˜ (reg2bus) â”€â”€
  // RALì´ write()/read()ë¥¼ í˜¸ì¶œí•˜ë©´ ì´ í•¨ìˆ˜ê°€ í˜¸ì¶œë¨
  virtual function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);
    apb_seq_item item = apb_seq_item::type_id::create("item");

    item.write = (rw.kind == UVM_WRITE);
    item.addr  = rw.addr[3:0];
    item.wdata = rw.data[7:0];

    `uvm_info(get_type_name(),
      $sformatf("reg2bus: %s addr=0x%0h data=0x%0h",
                (rw.kind == UVM_WRITE) ? "WRITE" : "READ",
                rw.addr, rw.data), UVM_HIGH)

    return item;
  endfunction

  // â”€â”€ APB â†’ RAL ë³€í™˜ (bus2reg) â”€â”€
  // APB íŠ¸ëœì­ì…˜ ì™„ë£Œ í›„ RALì— ê²°ê³¼ë¥¼ ì „ë‹¬
  virtual function void bus2reg(uvm_sequence_item bus_item,
                                ref uvm_reg_bus_op rw);
    apb_seq_item item;

    if (!$cast(item, bus_item)) begin
      `uvm_fatal(get_type_name(), "bus2reg: íƒ€ì… ë³€í™˜ ì‹¤íŒ¨")
      return;
    end

    rw.kind   = item.write ? UVM_WRITE : UVM_READ;
    rw.addr   = item.addr;
    rw.data   = item.write ? item.wdata : item.rdata;
    rw.status = UVM_IS_OK;

    `uvm_info(get_type_name(),
      $sformatf("bus2reg: %s addr=0x%0h data=0x%0h",
                (rw.kind == UVM_WRITE) ? "WRITE" : "READ",
                rw.addr, rw.data), UVM_HIGH)
  endfunction
endclass
```

**í•µì‹¬:**
- `reg2bus()` â€” RALì˜ ì¶”ìƒì  ì½ê¸°/ì“°ê¸° â†’ APB íŠ¸ëœì­ì…˜ (apb_seq_item) ìƒì„±
- `bus2reg()` â€” APB íŠ¸ëœì­ì…˜ ì™„ë£Œ â†’ RALì— ê²°ê³¼ ì „ë‹¬ (rdata ë“±)
- `supports_byte_enable = 0` â€” APBëŠ” ë°”ì´íŠ¸ ì´ë„¤ì´ë¸” ë¶ˆí•„ìš”
- `provides_responses = 0` â€” ë³„ë„ ì‘ë‹µ ì‹œí€€ìŠ¤ ì—†ìŒ

> ğŸ’¡ **ë¹„ìœ **: AdapterëŠ” "í†µì—­ì‚¬"ì…ë‹ˆë‹¤. RALì´ í•œêµ­ì–´ë¡œ "ì£¼ì†Œ 3ë²ˆì— 0xAB ì¨ì¤˜"ë¼ê³  í•˜ë©´, Adapterê°€ APB í”„ë¡œí† ì½œì˜ ì–¸ì–´(apb_seq_item)ë¡œ ë²ˆì—­í•´ì„œ APB ì—ì´ì „íŠ¸ì— ì „ë‹¬í•©ë‹ˆë‹¤.

### 12.4.2 Predictor â€” ìë™ ë¯¸ëŸ¬ë§

**Predictor**ëŠ” ëª¨ë‹ˆí„°ê°€ ê´€ì°°í•œ APB íŠ¸ëœì­ì…˜ì„ RAL ëª¨ë¸ì— ìë™ìœ¼ë¡œ ë°˜ì˜í•˜ì—¬ **ë¯¸ëŸ¬ ê°’**ì„ ìµœì‹  ìƒíƒœë¡œ ìœ ì§€í•©ë‹ˆë‹¤.

> ğŸ’¡ **ë¹„ìœ **: PredictorëŠ” "ì€í–‰ ì•±ì˜ ìë™ ì”ê³  ì—…ë°ì´íŠ¸"ì™€ ê°™ìŠµë‹ˆë‹¤. ATM(Adapter)ì—ì„œ ëˆì„ ì¸ì¶œí•˜ë©´, ì€í–‰ ì•±(Predictor)ì´ ê±°ë˜ ë‚´ì—­(ëª¨ë‹ˆí„° ê´€ì°°)ì„ ê°ì§€í•˜ì—¬ ì”ê³ (mirrored ê°’)ë¥¼ ìë™ìœ¼ë¡œ ê°±ì‹ í•©ë‹ˆë‹¤. ì‚¬ìš©ìê°€ ì§ì ‘ ì”ê³ ë¥¼ ê³„ì‚°í•  í•„ìš”ê°€ ì—†ìŠµë‹ˆë‹¤.

```systemverilog
// PredictorëŠ” UVM ë‚´ì¥ í´ë˜ìŠ¤ë¥¼ ê·¸ëŒ€ë¡œ ì‚¬ìš©í•©ë‹ˆë‹¤:
// uvm_reg_predictor #(apb_seq_item)
```

Predictor ì„¤ì •ì€ í™˜ê²½ì—ì„œ í•©ë‹ˆë‹¤ (12.4.3 ì°¸ì¡°).

**desired / mirrored / actual ê°’ì˜ ì˜ë¯¸:**

| ê°’ | ìœ„ì¹˜ | ì˜ë¯¸ | ì—…ë°ì´íŠ¸ ì‹œì  |
|------|------|------|-------------|
| **desired** | RAL ëª¨ë¸ | "ì´ ê°’ì„ ì“°ê³  ì‹¶ë‹¤" | `set()` í˜¸ì¶œ ì‹œ |
| **mirrored** | RAL ëª¨ë¸ | "DUTì— ì´ ê°’ì´ ìˆì„ ê²ƒì´ë‹¤" | `write()`/`read()` ì™„ë£Œ ì‹œ |
| **actual** | DUT í•˜ë“œì›¨ì–´ | ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ | í•˜ë“œì›¨ì–´ ë™ì‘ ì‹œ |

```
ì˜ˆì‹œ: ctrl_reg.enableì— 1ì„ ì“°ëŠ” ê³¼ì •

   set(1)          write()           DUT ë°˜ì˜
desired: 0â†’1    mirrored: 0â†’1    actual: 0â†’1
    â”‚               â”‚                â”‚
    â–¼               â–¼                â–¼
   RAL ëª¨ë¸      RAL + Adapter     í•˜ë“œì›¨ì–´
```

> ğŸ’¡ **í•µì‹¬**: `mirrored` ê°’ì€ RALì´ **ì¶”ì •í•˜ëŠ”** DUT ê°’ì…ë‹ˆë‹¤. Predictorê°€ ëª¨ë‹ˆí„° ê´€ì°° ê²°ê³¼ë¡œ ì´ë¥¼ ì—…ë°ì´íŠ¸í•˜ë¯€ë¡œ, í•­ìƒ DUT ì‹¤ì œ ê°’ê³¼ ë™ê¸°í™”ë©ë‹ˆë‹¤ (í•˜ë“œì›¨ì–´ê°€ ìì²´ ë³€ê²½í•˜ëŠ” volatile í•„ë“œ ì œì™¸).

### 12.4.3 í™˜ê²½ì— RAL í†µí•©

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// RAL í†µí•© í™˜ê²½
// íŒŒì¼: apb_ral_env.sv
// ì—­í• : Ch.11ì˜ apb_envì— RAL ëª¨ë¸, Adapter, Predictor ì¶”ê°€
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_ral_env extends uvm_env;
  `uvm_component_utils(apb_ral_env)

  // Ch.11ì—ì„œ ë§Œë“  APB ì—ì´ì „íŠ¸
  apb_agent agent;

  // RAL êµ¬ì„± ìš”ì†Œ
  apb_slave_reg_block  reg_model;   // ë ˆì§€ìŠ¤í„° ëª¨ë¸
  apb_reg_adapter      adapter;     // íŠ¸ëœì­ì…˜ ë³€í™˜ê¸°
  uvm_reg_predictor #(apb_seq_item) predictor;  // ìë™ ë¯¸ëŸ¬ë§

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    // â”€â”€ APB ì—ì´ì „íŠ¸ ìƒì„± (Ch.11ê³¼ ë™ì¼) â”€â”€
    agent = apb_agent::type_id::create("agent", this);

    // â”€â”€ RAL ëª¨ë¸ ìƒì„± â”€â”€
    reg_model = apb_slave_reg_block::type_id::create("reg_model");
    reg_model.build();   // ë ˆì§€ìŠ¤í„° + ë§µ ìƒì„±
    // lock_model()ì€ build() ì•ˆì—ì„œ í˜¸ì¶œë¨

    // â”€â”€ Adapter ìƒì„± â”€â”€
    adapter = apb_reg_adapter::type_id::create("adapter");

    // â”€â”€ Predictor ìƒì„± â”€â”€
    predictor = uvm_reg_predictor#(apb_seq_item)::type_id::create(
      "predictor", this);
  endfunction

  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);

    // â”€â”€ í•µì‹¬ ì—°ê²° 0: auto_predict ë¹„í™œì„±í™” â”€â”€
    // Predictorë¥¼ ì‚¬ìš©í•˜ë¯€ë¡œ ìë™ ì˜ˆì¸¡ì„ ë”
    // (ê¸°ë³¸ê°’ì€ auto_predict=1ì´ë©°, Predictorì™€ ì¤‘ë³µë˜ì–´ ì˜¤ë™ì‘ ê°€ëŠ¥)
    reg_model.reg_map.set_auto_predict(0);

    // â”€â”€ í•µì‹¬ ì—°ê²° 1: ë ˆì§€ìŠ¤í„° ë§µ â†’ ì‹œí€€ì„œ + Adapter â”€â”€
    // RALì´ APB ì‹œí€€ì„œë¥¼ í†µí•´ íŠ¸ëœì­ì…˜ì„ ì „ì†¡í•˜ë„ë¡ ì„¤ì •
    reg_model.reg_map.set_sequencer(
      agent.sequencer, adapter);

    // â”€â”€ í•µì‹¬ ì—°ê²° 2: Predictor ì„¤ì • â”€â”€
    predictor.map     = reg_model.reg_map;
    predictor.adapter = adapter;

    // â”€â”€ í•µì‹¬ ì—°ê²° 3: ëª¨ë‹ˆí„° â†’ Predictor â”€â”€
    // ëª¨ë‹ˆí„°ê°€ ê´€ì°°í•œ íŠ¸ëœì­ì…˜ì„ Predictorì— ì „ë‹¬
    agent.monitor.ap.connect(predictor.bus_in);
  endfunction
endclass
```

**4ê°œì˜ í•µì‹¬ ì—°ê²°:**

0. **`set_auto_predict(0)`** â€” Predictor ì‚¬ìš© ì‹œ ìë™ ì˜ˆì¸¡ ë¹„í™œì„±í™” (ì¤‘ë³µ ë°©ì§€)
1. **`set_sequencer(sequencer, adapter)`** â€” RAL â†’ Adapter â†’ APB ì‹œí€€ì„œ ê²½ë¡œ
2. **`predictor.map = reg_map`** â€” Predictorê°€ ì–´ë–¤ ë§µì„ ì—…ë°ì´íŠ¸í• ì§€ ì§€ì •
3. **`monitor.ap.connect(predictor.bus_in)`** â€” ëª¨ë‹ˆí„° ê´€ì°° â†’ Predictor â†’ RAL ë¯¸ëŸ¬ ì—…ë°ì´íŠ¸

> âš ï¸ **ì´ˆë³´ì ì£¼ì˜**: `set_auto_predict(0)`ì„ ë¹ ëœ¨ë¦¬ë©´, RALì´ ìì²´ì ìœ¼ë¡œ ë¯¸ëŸ¬ ê°’ì„ ì—…ë°ì´íŠ¸í•˜ë©´ì„œ ë™ì‹œì— Predictorë„ ì—…ë°ì´íŠ¸í•˜ì—¬ **ì´ì¤‘ ì—…ë°ì´íŠ¸** ë¬¸ì œê°€ ë°œìƒí•©ë‹ˆë‹¤. Predictorë¥¼ ì‚¬ìš©í•  ë•ŒëŠ” ë°˜ë“œì‹œ `set_auto_predict(0)`ì„ ì„¤ì •í•˜ì„¸ìš”.

> âš ï¸ **ì´ˆë³´ì ì£¼ì˜**: ì´ 4ê°œ ì—°ê²° ì¤‘ í•˜ë‚˜ë¼ë„ ë¹ ì§€ë©´ RALì´ ì •ìƒ ë™ì‘í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤. íŠ¹íˆ `set_sequencer()`ë¥¼ ë¹ ëœ¨ë¦¬ë©´ `UVM_FATAL: "No sequencer registered..."` ì—ëŸ¬ê°€ ë°œìƒí•©ë‹ˆë‹¤.

**RAL í†µí•© ì²´í¬ë¦¬ìŠ¤íŠ¸:**

RAL í™˜ê²½ ì„¤ì • ì‹œ ë¹ ëœ¨ë¦¬ê¸° ì‰¬ìš´ í•­ëª©ë“¤ì„ ì •ë¦¬í•©ë‹ˆë‹¤:

| ë‹¨ê³„ | ì½”ë“œ | ìœ„ì¹˜ | ë¹ ëœ¨ë¦¬ë©´? |
|------|------|------|----------|
| 1 | `reg_model.build()` | `build_phase` | ë ˆì§€ìŠ¤í„° ì—†ìŒ |
| 2 | `lock_model()` | `build()` ë‚´ë¶€ | FATAL ì—ëŸ¬ |
| 3 | `set_auto_predict(0)` | `connect_phase` | ë¯¸ëŸ¬ ì´ì¤‘ ì—…ë°ì´íŠ¸ |
| 4 | `set_sequencer(sqr, adapter)` | `connect_phase` | FATAL ì—ëŸ¬ |
| 5 | `predictor.map = reg_map` | `connect_phase` | Predictor ë¯¸ë™ì‘ |
| 6 | `predictor.adapter = adapter` | `connect_phase` | ë³€í™˜ ì‹¤íŒ¨ |
| 7 | `monitor.ap.connect(predictor.bus_in)` | `connect_phase` | ë¯¸ëŸ¬ ë¯¸ê°±ì‹  |

ì´ 7ë‹¨ê³„ë¥¼ ìˆœì„œëŒ€ë¡œ í™•ì¸í•˜ë©´ RAL í†µí•©ì˜ ëŒ€ë¶€ë¶„ì˜ ë¬¸ì œë¥¼ ì˜ˆë°©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

---

## 12.5 RAL ê¸°ë³¸ ë™ì‘

> **ì´ ì ˆì˜ ëª©í‘œ**: RALì„ í†µí•´ ë ˆì§€ìŠ¤í„°ë¥¼ ì½ê³  ì“°ëŠ” ê¸°ë³¸ ë™ì‘ì„ ì‹¤ìŠµí•©ë‹ˆë‹¤.

### 12.5.1 Frontdoor ì½ê¸°/ì“°ê¸°

RALì˜ ê¸°ë³¸ ì ‘ê·¼ ë°©ì‹ì€ **Frontdoor** â€” ì‹¤ì œ ë²„ìŠ¤(APB)ë¥¼ í†µí•´ DUTì— ì ‘ê·¼í•©ë‹ˆë‹¤:

```systemverilog
// â”€â”€ RALì„ í†µí•œ ë ˆì§€ìŠ¤í„° ì ‘ê·¼ â”€â”€
uvm_status_e status;
uvm_reg_data_t rdata;

// [ë°©ë²• 1] write() â€” ì „ì²´ ë ˆì§€ìŠ¤í„° ì“°ê¸°
reg_model.ctrl_reg.write(status, 8'h80);
// â†’ Adapterê°€ APB WRITE(addr=0x0, data=0x80)ìœ¼ë¡œ ë³€í™˜
// â†’ APB ë“œë¼ì´ë²„ê°€ ì‹¤ì œ ë²„ìŠ¤ì— ì „ì†¡

// [ë°©ë²• 2] read() â€” ì „ì²´ ë ˆì§€ìŠ¤í„° ì½ê¸°
reg_model.ctrl_reg.read(status, rdata);
// â†’ Adapterê°€ APB READ(addr=0x0)ìœ¼ë¡œ ë³€í™˜
// â†’ ê²°ê³¼ê°€ rdataì— ì €ì¥

// [ë°©ë²• 3] í•„ë“œ ë ˆë²¨ ì ‘ê·¼ â€” set() + update()
reg_model.ctrl_reg.enable.set(1);    // desired ê°’ ì„¤ì •
reg_model.ctrl_reg.mode.set(2'b11);  // desired ê°’ ì„¤ì •
reg_model.ctrl_reg.update(status);   // ë³€ê²½ëœ í•„ë“œë§Œ ë²„ìŠ¤ì— ë°˜ì˜
// â†’ enable=1, mode=11 â†’ 0xE0 = {1, 11, 00000}

// [ë°©ë²• 4] mirror() â€” DUT ê°’ì„ ì½ì–´ì„œ mirrored ì—…ë°ì´íŠ¸
reg_model.ctrl_reg.mirror(status, UVM_CHECK);
// UVM_CHECK: ì½ì€ ê°’ê³¼ mirrored ê°’ì„ ë¹„êµ (ë¶ˆì¼ì¹˜ ì‹œ ì—ëŸ¬)
// UVM_NO_CHECK: ë¹„êµ ì—†ì´ mirroredë§Œ ì—…ë°ì´íŠ¸
```

**Ch.11 ë°©ì‹ê³¼ ë¹„êµ:**

| ë™ì‘ | Ch.11 (ìˆ˜ë™) | Ch.12 (RAL) |
|------|-------------|-------------|
| Write 0x80 to addr 0 | `wr_seq.target_addr=0; wr_seq.target_data=8'h80;` | `reg_model.ctrl_reg.write(status, 8'h80);` |
| Read from addr 0 | `rd_seq.target_addr=0; rd_seq.start(...)` | `reg_model.ctrl_reg.read(status, rdata);` |
| Enable ë¹„íŠ¸ë§Œ 1ë¡œ | `wr_seq.target_data=8'h80; // ìˆ˜ë™ ê³„ì‚°` | `reg_model.ctrl_reg.enable.set(1);` |
| ë¦¬ì…‹ ê°’ í™•ì¸ | 16ê°œ ì£¼ì†Œ ì¼ì¼ì´ ì½ê¸° | `uvm_reg_hw_reset_seq` 1ì¤„ |

### 12.5.2 RAL ì‹œí€€ìŠ¤ ì‘ì„±

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// RAL ê¸°ë°˜ ë ˆì§€ìŠ¤í„° í…ŒìŠ¤íŠ¸ ì‹œí€€ìŠ¤
// íŒŒì¼: apb_ral_test_seq.sv
// ì—­í• : RALì„ í†µí•´ ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸°/í•„ë“œ ì ‘ê·¼ ì‹œì—°
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_ral_test_seq extends uvm_reg_sequence;
  `uvm_object_utils(apb_ral_test_seq)

  apb_slave_reg_block reg_model;

  function new(string name = "apb_ral_test_seq");
    super.new(name);
  endfunction

  task body();
    uvm_status_e status;
    uvm_reg_data_t rdata;

    `uvm_info(get_type_name(),
      "=== RAL ë ˆì§€ìŠ¤í„° í…ŒìŠ¤íŠ¸ ì‹œì‘ ===", UVM_NONE)

    // â”€â”€ í…ŒìŠ¤íŠ¸ 1: ì „ì²´ ë ˆì§€ìŠ¤í„° Write/Read â”€â”€
    `uvm_info(get_type_name(), "--- í…ŒìŠ¤íŠ¸ 1: Write/Read ---", UVM_LOW)

    // ctrl_regì— 0xA0 ì“°ê¸° (enable=1, mode=01, rsv=0)
    reg_model.ctrl_reg.write(status, 8'hA0);
    if (status != UVM_IS_OK)
      `uvm_error(get_type_name(), "ctrl_reg write ì‹¤íŒ¨")

    // ctrl_reg ì½ê¸°
    reg_model.ctrl_reg.read(status, rdata);
    `uvm_info(get_type_name(),
      $sformatf("ctrl_reg read: 0x%0h (ê¸°ëŒ€ê°’: 0xA0)", rdata), UVM_LOW)

    // â”€â”€ í…ŒìŠ¤íŠ¸ 2: í•„ë“œ ë ˆë²¨ ì ‘ê·¼ â”€â”€
    `uvm_info(get_type_name(), "--- í…ŒìŠ¤íŠ¸ 2: í•„ë“œ ì ‘ê·¼ ---", UVM_LOW)

    // enableë§Œ 0ìœ¼ë¡œ ë³€ê²½
    reg_model.ctrl_reg.enable.set(0);
    reg_model.ctrl_reg.update(status);

    // ì½ì–´ì„œ í™•ì¸
    reg_model.ctrl_reg.read(status, rdata);
    `uvm_info(get_type_name(),
      $sformatf("ctrl_reg í•„ë“œ ìˆ˜ì • í›„: 0x%0h (ê¸°ëŒ€ê°’: 0x20)", rdata),
      UVM_LOW)

    // â”€â”€ í…ŒìŠ¤íŠ¸ 3: ë²”ìš© ë ˆì§€ìŠ¤í„° ë£¨í”„ â”€â”€
    `uvm_info(get_type_name(), "--- í…ŒìŠ¤íŠ¸ 3: ë²”ìš© ë ˆì§€ìŠ¤í„° ---", UVM_LOW)

    for (int i = 0; i < 13; i++) begin
      reg_model.gp_reg[i].write(status, i * 8'h11);
    end

    for (int i = 0; i < 13; i++) begin
      reg_model.gp_reg[i].read(status, rdata);
      if (rdata !== i * 8'h11)
        `uvm_error(get_type_name(),
          $sformatf("gp_reg[%0d] ë¶ˆì¼ì¹˜: got=0x%0h, exp=0x%0h",
                    i, rdata, i * 8'h11))
    end

    // â”€â”€ í…ŒìŠ¤íŠ¸ 4: Mirror í™•ì¸ â”€â”€
    `uvm_info(get_type_name(), "--- í…ŒìŠ¤íŠ¸ 4: Mirror ---", UVM_LOW)

    reg_model.ctrl_reg.mirror(status, UVM_CHECK);
    reg_model.data_reg.mirror(status, UVM_CHECK);

    `uvm_info(get_type_name(),
      "=== RAL ë ˆì§€ìŠ¤í„° í…ŒìŠ¤íŠ¸ ì™„ë£Œ ===", UVM_NONE)
  endtask
endclass
```

### 12.5.3 ì²« RAL ì‹œë®¬ë ˆì´ì…˜

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// RAL í…ŒìŠ¤íŠ¸
// íŒŒì¼: apb_ral_test.sv
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_ral_test extends uvm_test;
  `uvm_component_utils(apb_ral_test)

  apb_ral_env env;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_ral_env::type_id::create("env", this);
  endfunction

  task run_phase(uvm_phase phase);
    apb_ral_test_seq seq;

    phase.raise_objection(this);

    seq = apb_ral_test_seq::type_id::create("seq");
    seq.reg_model = env.reg_model;  // ì‹œí€€ìŠ¤ì— ë ˆì§€ìŠ¤í„° ëª¨ë¸ ì „ë‹¬
    seq.start(env.agent.sequencer);
    // ì°¸ê³ : uvm_reg_sequenceëŠ” `model` í”„ë¡œí¼í‹°ë¥¼ ê¸°ë³¸ ì œê³µí•©ë‹ˆë‹¤.
    // seq.model = env.reg_model; ìœ¼ë¡œë„ ì„¤ì • ê°€ëŠ¥í•˜ë©°,
    // body() ì•ˆì—ì„œ model.ctrl_reg.write(...) í˜•íƒœë¡œ ì ‘ê·¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

    #100;
    phase.drop_objection(this);
  endtask
endclass
```

ì‹¤í–‰ ê²°ê³¼:

```
# ì‹¤í–‰ ëª…ë ¹
vsim +UVM_TESTNAME=apb_ral_test

UVM_INFO @ 0ns: reporter [RNTST] Running test apb_ral_test...
UVM_INFO @ 20ns: uvm_test_top [apb_ral_test_seq] === RAL ë ˆì§€ìŠ¤í„° í…ŒìŠ¤íŠ¸ ì‹œì‘ ===
UVM_INFO @ 20ns: uvm_test_top [apb_ral_test_seq] --- í…ŒìŠ¤íŠ¸ 1: Write/Read ---
UVM_INFO @ 50ns: ... [apb_reg_adapter] reg2bus: WRITE addr=0x0 data=0xA0
UVM_INFO @ 80ns: ... [apb_reg_adapter] reg2bus: READ addr=0x0 data=0x0
UVM_INFO @ 80ns: uvm_test_top [apb_ral_test_seq] ctrl_reg read: 0xA0 (ê¸°ëŒ€ê°’: 0xA0)
UVM_INFO @ 80ns: uvm_test_top [apb_ral_test_seq] --- í…ŒìŠ¤íŠ¸ 2: í•„ë“œ ì ‘ê·¼ ---
UVM_INFO @ 110ns: ... [apb_reg_adapter] reg2bus: WRITE addr=0x0 data=0x20
UVM_INFO @ 140ns: uvm_test_top [apb_ral_test_seq] ctrl_reg í•„ë“œ ìˆ˜ì • í›„: 0x20 (ê¸°ëŒ€ê°’: 0x20)
UVM_INFO @ 140ns: uvm_test_top [apb_ral_test_seq] --- í…ŒìŠ¤íŠ¸ 3: ë²”ìš© ë ˆì§€ìŠ¤í„° ---
...
UVM_INFO @ 920ns: uvm_test_top [apb_ral_test_seq] --- í…ŒìŠ¤íŠ¸ 4: Mirror ---
UVM_INFO @ 960ns: uvm_test_top [apb_ral_test_seq] === RAL ë ˆì§€ìŠ¤í„° í…ŒìŠ¤íŠ¸ ì™„ë£Œ ===

--- UVM Report Summary ---
UVM_INFO :   42
UVM_WARNING :   0
UVM_ERROR :   0
UVM_FATAL :   0
```

> ğŸ’¡ **ì„±ì·¨ê°**: RALì„ í†µí•´ `reg_model.ctrl_reg.enable.set(1)`ì²˜ëŸ¼ **ì´ë¦„ìœ¼ë¡œ** ë ˆì§€ìŠ¤í„°ì— ì ‘ê·¼í•˜ê³  ìˆìŠµë‹ˆë‹¤! Ch.11ì—ì„œ `addr=0x0, data=0x80`ìœ¼ë¡œ ìˆ˜ë™ ê³„ì‚°í•˜ë˜ ê²ƒê³¼ ë¹„êµí•´ë³´ì„¸ìš”.

---

## 12.6 ë‚´ì¥ ì‹œí€€ìŠ¤ì™€ ë°±ë„ì–´

> **ì´ ì ˆì˜ ëª©í‘œ**: UVM RALì˜ ë‚´ì¥ í…ŒìŠ¤íŠ¸ ì‹œí€€ìŠ¤ë¡œ ìë™ ê²€ì¦ì„ ì²´í—˜í•˜ê³ , Backdoor ì ‘ê·¼ì„ ì´í•´í•©ë‹ˆë‹¤.

### 12.6.1 uvm_reg_hw_reset_seq â€” ë¦¬ì…‹ ê°’ ê²€ì¦

ëª¨ë“  ë ˆì§€ìŠ¤í„°ì˜ ë¦¬ì…‹ ê°’ì´ ì‚¬ì–‘ê³¼ ì¼ì¹˜í•˜ëŠ”ì§€ **ìë™ìœ¼ë¡œ** ê²€ì¦í•©ë‹ˆë‹¤:

```systemverilog
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
// ë‚´ì¥ ì‹œí€€ìŠ¤ í…ŒìŠ¤íŠ¸
// íŒŒì¼: apb_ral_builtin_test.sv
// â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class apb_ral_reset_test extends uvm_test;
  `uvm_component_utils(apb_ral_reset_test)

  apb_ral_env env;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_ral_env::type_id::create("env", this);
  endfunction

  task run_phase(uvm_phase phase);
    uvm_reg_hw_reset_seq rst_seq;

    phase.raise_objection(this);

    `uvm_info(get_type_name(),
      "=== ë¦¬ì…‹ ê°’ ìë™ ê²€ì¦ ì‹œì‘ ===", UVM_NONE)

    // ë‚´ì¥ ì‹œí€€ìŠ¤ â€” 1ì¤„ë¡œ ëª¨ë“  ë ˆì§€ìŠ¤í„° ë¦¬ì…‹ ê°’ ê²€ì¦!
    rst_seq = uvm_reg_hw_reset_seq::type_id::create("rst_seq");
    rst_seq.model = env.reg_model;
    rst_seq.start(env.agent.sequencer);

    `uvm_info(get_type_name(),
      "=== ë¦¬ì…‹ ê°’ ìë™ ê²€ì¦ ì™„ë£Œ ===", UVM_NONE)

    phase.drop_objection(this);
  endtask
endclass
```

**ì´ê²ƒì´ RALì˜ í˜ì…ë‹ˆë‹¤:**
- Ch.11ì—ì„œëŠ” 16ê°œ ë ˆì§€ìŠ¤í„°ë¥¼ ì¼ì¼ì´ ì½ê³  0x00ê³¼ ë¹„êµí•´ì•¼ í–ˆìŠµë‹ˆë‹¤
- RALì—ì„œëŠ” **3ì¤„**ë¡œ ëª¨ë“  ë ˆì§€ìŠ¤í„°ì˜ ë¦¬ì…‹ ê°’ì„ ìë™ ê²€ì¦í•©ë‹ˆë‹¤
- ë ˆì§€ìŠ¤í„°ê°€ 3,000ê°œì—¬ë„ ë™ì¼í•œ 3ì¤„ì…ë‹ˆë‹¤

### 12.6.2 uvm_reg_bit_bash_seq â€” ë¹„íŠ¸ ì ‘ê·¼ ê²€ì¦

ëª¨ë“  R/W í•„ë“œì— 0ê³¼ 1ì„ ë²ˆê°ˆì•„ ì“°ê³  ì½ì–´ì„œ **ë¹„íŠ¸ë³„ ì ‘ê·¼ì´ ì •ìƒì¸ì§€** ìë™ ê²€ì¦í•©ë‹ˆë‹¤:

```systemverilog
task run_phase(uvm_phase phase);
  uvm_reg_bit_bash_seq bash_seq;

  phase.raise_objection(this);

  `uvm_info(get_type_name(),
    "=== ë¹„íŠ¸ ë°°ì‹œ ìë™ ê²€ì¦ ì‹œì‘ ===", UVM_NONE)

  bash_seq = uvm_reg_bit_bash_seq::type_id::create("bash_seq");
  bash_seq.model = env.reg_model;
  bash_seq.start(env.agent.sequencer);

  `uvm_info(get_type_name(),
    "=== ë¹„íŠ¸ ë°°ì‹œ ìë™ ê²€ì¦ ì™„ë£Œ ===", UVM_NONE)

  phase.drop_objection(this);
endtask
```

**ë¹„íŠ¸ ë°°ì‹œ í…ŒìŠ¤íŠ¸ê°€ ê²€ì¦í•˜ëŠ” ê²ƒ:**
- ê° R/W ë¹„íŠ¸ì— 1ì„ ì“°ê³  ì½ì–´ì„œ 1ì´ ë‚˜ì˜¤ëŠ”ì§€
- ê° R/W ë¹„íŠ¸ì— 0ì„ ì“°ê³  ì½ì–´ì„œ 0ì´ ë‚˜ì˜¤ëŠ”ì§€
- R/O ë¹„íŠ¸ì— ì“°ê¸°ê°€ ë¬´ì‹œë˜ëŠ”ì§€
- ë¹„íŠ¸ë“¤ì´ ì„œë¡œ ê°„ì„­í•˜ì§€ ì•ŠëŠ”ì§€

> ğŸ’¡ **ì‹¤ë¬´ íŒ**: `uvm_reg_bit_bash_seq`ëŠ” ë ˆì§€ìŠ¤í„° RTLì˜ ê¸°ë³¸ì ì¸ "ì—°ê²° ìƒíƒœ"ë¥¼ ê²€ì¦í•©ë‹ˆë‹¤. ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ë¡œì§ì— ë¹„íŠ¸ ë§¤í•‘ ì˜¤ë¥˜ê°€ ìˆìœ¼ë©´ ì´ ì‹œí€€ìŠ¤ê°€ ì¡ì•„ëƒ…ë‹ˆë‹¤. ì‹¤ë¬´ì—ì„œ ë ˆì§€ìŠ¤í„° IPì˜ ì²« ë²ˆì§¸ ê²€ì¦ìœ¼ë¡œ ê±°ì˜ ë°˜ë“œì‹œ ì‹¤í–‰í•©ë‹ˆë‹¤.

### 12.6.3 Backdoor ì ‘ê·¼ â€” DUT ì§ì ‘ ì½ê¸°/ì“°ê¸°

**Frontdoor**ëŠ” ì‹¤ì œ ë²„ìŠ¤(APB)ë¥¼ í†µí•´ ì ‘ê·¼í•˜ì§€ë§Œ, **Backdoor**ëŠ” ì‹œë®¬ë ˆì´í„°ì˜ HDL ê³„ì¸µ ê²½ë¡œë¥¼ í†µí•´ **ì§ì ‘** ë ˆì§€ìŠ¤í„°ì— ì ‘ê·¼í•©ë‹ˆë‹¤:

```systemverilog
// Frontdoor: ì‹¤ì œ APB ë²„ìŠ¤ë¥¼ í†µí•´ ì ‘ê·¼ (ëŠë¦¬ì§€ë§Œ í˜„ì‹¤ì )
reg_model.ctrl_reg.write(status, 8'hFF);  // APB í”„ë¡œí† ì½œ â†’ ì—¬ëŸ¬ í´ë¡

// Backdoor: HDL ê²½ë¡œë¥¼ í†µí•´ ì§ì ‘ ì ‘ê·¼ (ë¹ ë¥´ì§€ë§Œ ë¹„í˜„ì‹¤ì )
reg_model.ctrl_reg.poke(status, 8'hFF);   // 0 ì‹œê°„ì— ì™„ë£Œ
reg_model.ctrl_reg.peek(status, rdata);   // 0 ì‹œê°„ì— ì™„ë£Œ
```

**Frontdoor vs Backdoor:**

| íŠ¹ì„± | Frontdoor | Backdoor |
|------|-----------|----------|
| **ì ‘ê·¼ ê²½ë¡œ** | APB ë²„ìŠ¤ (ì‹¤ì œ í”„ë¡œí† ì½œ) | HDL ê³„ì¸µ ê²½ë¡œ (ì‹œë®¬ë ˆì´í„°) |
| **ì‹œë®¬ë ˆì´ì…˜ ì‹œê°„** | ì—¬ëŸ¬ í´ë¡ ì‚¬ì´í´ | 0 ì‹œê°„ (ì¦‰ì‹œ) |
| **ìš©ë„** | ê¸°ëŠ¥ ê²€ì¦ (ì‹¤ì œ ë™ì‘) | ì´ˆê¸°í™”, ë””ë²„ê¹…, ë¹ ë¥¸ ì„¤ì • |
| **í˜„ì‹¤ì„±** | ì‹¤ì œ í•˜ë“œì›¨ì–´ì™€ ë™ì¼ | ì‹¤ì œ í•˜ë“œì›¨ì–´ì—ì„œ ë¶ˆê°€ëŠ¥ |
| **RAL ë©”ì„œë“œ** | `write()`, `read()` | `poke()`, `peek()` |

**Backdoorë¥¼ ì‚¬ìš©í•˜ëŠ” ëŒ€í‘œì  ìƒí™©:**

1. **í…ŒìŠ¤íŠ¸ ì´ˆê¸°í™”**: ìˆ˜ë°± ê°œ ë ˆì§€ìŠ¤í„°ë¥¼ íŠ¹ì • ê°’ìœ¼ë¡œ ë¹ ë¥´ê²Œ ì„¤ì •
2. **ìƒíƒœ ì£¼ì…**: DUT ë‚´ë¶€ ìƒíƒœë¥¼ ê°•ì œë¡œ ë³€ê²½í•˜ì—¬ íŠ¹ì • ì‹œë‚˜ë¦¬ì˜¤ ìƒì„±
3. **ë””ë²„ê¹…**: í”„ë¡œí† ì½œ ë¬¸ì œì™€ ë¬´ê´€í•˜ê²Œ ë ˆì§€ìŠ¤í„° ê°’ ì§ì ‘ í™•ì¸

Backdoor ê²½ë¡œ ì„¤ì •:

```systemverilog
// ë ˆì§€ìŠ¤í„° ë¸”ë¡ì˜ build()ì—ì„œ HDL ê²½ë¡œ ì„¤ì •
reg_model.ctrl_reg.add_hdl_path_slice(
  "tb_top.dut.mem[0]",  // RTLì˜ ì‹¤ì œ HDL ê²½ë¡œ
  0,                     // ì‹œì‘ ë¹„íŠ¸
  8                      // ë¹„íŠ¸ í­
);
```

**Backdoor í™œìš© ì˜ˆì‹œ:**

```systemverilog
// â”€â”€ í…ŒìŠ¤íŠ¸ ì´ˆê¸°í™”ì— Backdoor í™œìš© â”€â”€
task setup_registers();
  uvm_status_e status;
  uvm_reg_data_t rdata;

  // Backdoorë¡œ ë¹ ë¥´ê²Œ ì´ˆê¸° ê°’ ì„¤ì • (0 ì‹œê°„)
  reg_model.ctrl_reg.poke(status, 8'hA0);   // enable=1, mode=01
  reg_model.data_reg.poke(status, 8'hFF);

  // Frontdoorë¡œ ì‹¤ì œ ê°’ í™•ì¸ (APB í”„ë¡œí† ì½œ í†µí•´)
  reg_model.ctrl_reg.read(status, rdata);
  if (rdata !== 8'hA0)
    `uvm_error("BACKDOOR", "Backdoor ê°’ê³¼ Frontdoor ì½ê¸° ë¶ˆì¼ì¹˜!")
endtask
```

> ğŸ’¡ **ì‹¤ë¬´ íŒ**: Backdoor ê²½ë¡œëŠ” RTL êµ¬ì¡°ì— ì˜ì¡´í•˜ë¯€ë¡œ, RTLì´ ë³€ê²½ë˜ë©´ ê²½ë¡œë„ ìˆ˜ì •í•´ì•¼ í•©ë‹ˆë‹¤. ì´ ë•Œë¬¸ì— Frontdoor ê²€ì¦ì„ ê¸°ë³¸ìœ¼ë¡œ í•˜ê³ , BackdoorëŠ” ë³´ì¡° ìˆ˜ë‹¨ìœ¼ë¡œ ì‚¬ìš©í•©ë‹ˆë‹¤.

### 12.6.4 Ch.11 ìˆ˜ë™ ê²€ì¦ vs RAL ìë™ ê²€ì¦ ë¹„êµ

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Ch.11 (ìˆ˜ë™ ê²€ì¦) vs Ch.12 (RAL ìë™ ê²€ì¦)           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚   ê²€ì¦ í•­ëª©          Ch.11 (ìˆ˜ë™)         Ch.12 (RAL)       â”‚
â”‚                                                              â”‚
â”‚   ë ˆì§€ìŠ¤í„° ì ‘ê·¼      ì£¼ì†Œ/ë°ì´í„° ì§ì ‘     ì´ë¦„ìœ¼ë¡œ ì ‘ê·¼       â”‚
â”‚                      addr=0x0, data=0x80  ctrl_reg.write()  â”‚
â”‚                                                              â”‚
â”‚   í•„ë“œ ì ‘ê·¼          ë¹„íŠ¸ ë§ˆìŠ¤í‚¹ ìˆ˜ë™     í•„ë“œ API           â”‚
â”‚                      data & 8'h80        enable.set(1)      â”‚
â”‚                                                              â”‚
â”‚   ë¦¬ì…‹ ê°’ ê²€ì¦       16ê°œ ë£¨í”„ + ë¹„êµ    hw_reset_seq 1ì¤„   â”‚
â”‚                                                              â”‚
â”‚   ë¹„íŠ¸ ì ‘ê·¼ ê²€ì¦     ìˆ˜ë°± ì¤„ ì½”ë”©        bit_bash_seq 1ì¤„   â”‚
â”‚                                                              â”‚
â”‚   ìƒíƒœ ì¶”ì           ìŠ¤ì½”ì–´ë³´ë“œ ìˆ˜ë™     Predictor ìë™      â”‚
â”‚                                                              â”‚
â”‚   í™•ì¥ì„±             ë ˆì§€ìŠ¤í„° ìˆ˜ì— ë¹„ë¡€  ëª¨ë¸ë§Œ ì¶”ê°€          â”‚
â”‚                                                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€              â”‚
â”‚   ê²°ë¡ : RALì€ "ë ˆì§€ìŠ¤í„° ê²€ì¦ì˜ ìë™í™” í”„ë ˆì„ì›Œí¬"           â”‚
â”‚                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

> ğŸ’¡ **í•µì‹¬ êµí›ˆ**: Ch.11ì—ì„œ ìˆ˜ë™ìœ¼ë¡œ ì‘ì„±í•œ ìŠ¤ì½”ì–´ë³´ë“œ, Write/Read ì‹œí€€ìŠ¤, ë¹„êµ ë¡œì§ì´ RALì—ì„œëŠ” **í”„ë ˆì„ì›Œí¬ ìˆ˜ì¤€ì—ì„œ ìë™ ì œê³µ**ë©ë‹ˆë‹¤. ê²€ì¦ ì—”ì§€ë‹ˆì–´ëŠ” ë ˆì§€ìŠ¤í„° ëª¨ë¸ë§Œ ì •ì˜í•˜ë©´ ë©ë‹ˆë‹¤.

### 12.6.5 RAL ìì£¼ í•˜ëŠ” ì‹¤ìˆ˜ Top 5

| ìˆœìœ„ | ì‹¤ìˆ˜ | ì—ëŸ¬ ë©”ì‹œì§€ | í•´ê²° |
|------|------|-----------|------|
| 1 | `lock_model()` ëˆ„ë½ | `Register model has not been locked` | `build()` ë§ˆì§€ë§‰ì— `lock_model()` í˜¸ì¶œ |
| 2 | `set_sequencer()` ëˆ„ë½ | `No sequencer registered for map` | `connect_phase`ì—ì„œ `reg_map.set_sequencer(sqr, adapter)` |
| 3 | `set_auto_predict(0)` ëˆ„ë½ | ë¯¸ëŸ¬ ê°’ ì´ì¤‘ ì—…ë°ì´íŠ¸ (silent bug) | Predictor ì‚¬ìš© ì‹œ ë°˜ë“œì‹œ ì„¤ì • |
| 4 | í•„ë“œ ë¹„íŠ¸ ìœ„ì¹˜ ê²¹ì¹¨ | `Field ... overlaps with field ...` | `configure()`ì˜ `lsb_pos`, `size` í™•ì¸ |
| 5 | Adapterì˜ `bus2reg()`ì—ì„œ `$cast` ì‹¤íŒ¨ | `bus2reg: íƒ€ì… ë³€í™˜ ì‹¤íŒ¨` | `apb_seq_item` íƒ€ì…ì´ ì˜¬ë°”ë¥¸ì§€ í™•ì¸ |

> ğŸ’¡ **ì‹¤ë¬´ íŒ**: 1ë²ˆê³¼ 2ë²ˆ ì‹¤ìˆ˜ê°€ ì „ì²´ RAL ì—ëŸ¬ì˜ 80%ë¥¼ ì°¨ì§€í•©ë‹ˆë‹¤. RAL í™˜ê²½ì„ ì„¤ì •í•œ í›„ ê°„ë‹¨í•œ `write()`/`read()`ê°€ ë™ì‘í•˜ëŠ”ì§€ ë°˜ë“œì‹œ ë¨¼ì € í™•ì¸í•˜ì„¸ìš”. ë³µì¡í•œ ì‹œí€€ìŠ¤ëŠ” ê¸°ë³¸ ë™ì‘ í™•ì¸ í›„ì— ì¶”ê°€í•©ë‹ˆë‹¤.

---

## 12.7 ì²´í¬í¬ì¸íŠ¸

> **ì´ ì ˆì˜ ëª©í‘œ**: ì´ ì±•í„°ì˜ í•µì‹¬ ê°œë…ì„ í™•ì¸í•©ë‹ˆë‹¤.

### 12.7.1 ì…€í”„ ì²´í¬

ë‹¤ìŒ ì§ˆë¬¸ì— ë‹µí•  ìˆ˜ ìˆìœ¼ë©´ ì´ ì±•í„°ì˜ í•µì‹¬ì„ ì´í•´í•œ ê²ƒì…ë‹ˆë‹¤:

**1. RALì˜ 4ê³„ì¸µ êµ¬ì¡°ë¥¼ ì„¤ëª…í•˜ì„¸ìš”.** (12.2)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
â‘  `uvm_reg_field` â€” ë ˆì§€ìŠ¤í„° ë‚´ ê°œë³„ ë¹„íŠ¸ ê·¸ë£¹ (ë¹„íŠ¸ ìœ„ì¹˜, ì ‘ê·¼ íƒ€ì…, ë¦¬ì…‹ ê°’)
â‘¡ `uvm_reg` â€” í•˜ë‚˜ì˜ ë ˆì§€ìŠ¤í„° (ì—¬ëŸ¬ field í¬í•¨)
â‘¢ `uvm_reg_block` â€” ì—¬ëŸ¬ ë ˆì§€ìŠ¤í„°ë¥¼ ê·¸ë£¹ìœ¼ë¡œ ë¬¶ìŒ
â‘£ `uvm_reg_map` â€” ê° ë ˆì§€ìŠ¤í„°ì— ì£¼ì†Œë¥¼ ë§¤í•‘
ê´€ê³„: Blockì´ Mapê³¼ Regë¥¼ í¬í•¨í•˜ê³ , Mapì´ Regì— ì£¼ì†Œë¥¼ í• ë‹¹í•˜ê³ , Regê°€ Fieldë¥¼ í¬í•¨í•©ë‹ˆë‹¤.
</details>

**2. Adapterì˜ ë‘ ê°€ì§€ ë©”ì„œë“œì˜ ì—­í• ì€?** (12.4)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
â‘  `reg2bus()` â€” RALì˜ ì¶”ìƒì  ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸° ìš”ì²­ì„ ë²„ìŠ¤ íŠ¸ëœì­ì…˜(apb_seq_item)ìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤. RALì´ `write()`/`read()`ë¥¼ í˜¸ì¶œí•˜ë©´ ì´ í•¨ìˆ˜ê°€ í˜¸ì¶œë©ë‹ˆë‹¤.
â‘¡ `bus2reg()` â€” ë²„ìŠ¤ íŠ¸ëœì­ì…˜ ì™„ë£Œ í›„ ê²°ê³¼ë¥¼ RALì— ì „ë‹¬í•©ë‹ˆë‹¤. Readì˜ ê²½ìš° rdataë¥¼ RALì— ë°˜í™˜í•©ë‹ˆë‹¤.
</details>

**3. desired, mirrored, actual ê°’ì˜ ì°¨ì´ëŠ”?** (12.4)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
- `desired`: RAL ëª¨ë¸ì—ì„œ "ì“°ê³  ì‹¶ì€ ê°’". `set()` í˜¸ì¶œ ì‹œ ì—…ë°ì´íŠ¸ë©ë‹ˆë‹¤.
- `mirrored`: RAL ëª¨ë¸ì—ì„œ "DUTì— ìˆì„ ê²ƒìœ¼ë¡œ ì¶”ì •í•˜ëŠ” ê°’". `write()`/`read()` ì™„ë£Œ ì‹œ ì—…ë°ì´íŠ¸ë©ë‹ˆë‹¤.
- `actual`: DUT í•˜ë“œì›¨ì–´ì˜ ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’. ë²„ìŠ¤ íŠ¸ëœì­ì…˜ì´ë‚˜ í•˜ë“œì›¨ì–´ ë™ì‘ìœ¼ë¡œ ë³€ê²½ë©ë‹ˆë‹¤.
Predictorê°€ ëª¨ë‹ˆí„° ê´€ì°° ê²°ê³¼ë¡œ mirroredë¥¼ ìë™ ì—…ë°ì´íŠ¸í•˜ì—¬ actualê³¼ ë™ê¸°í™”í•©ë‹ˆë‹¤.
</details>

**4. `lock_model()`ì„ í˜¸ì¶œí•˜ì§€ ì•Šìœ¼ë©´ ì–´ë–»ê²Œ ë˜ë‚˜ìš”?** (12.3)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
ëŸ°íƒ€ì„ì— `UVM_FATAL: "Register model has not been locked!"` ì—ëŸ¬ê°€ ë°œìƒí•©ë‹ˆë‹¤. `lock_model()`ì€ ë ˆì§€ìŠ¤í„° ëª¨ë¸ì˜ ë¹Œë“œê°€ ì™„ë£Œë˜ì—ˆìŒì„ ì„ ì–¸í•˜ëŠ” ë©”ì„œë“œë¡œ, ì´í›„ì— ë ˆì§€ìŠ¤í„°ë‚˜ ë§µì„ ì¶”ê°€/ìˆ˜ì •í•  ìˆ˜ ì—†ê²Œ ì ê¸‰ë‹ˆë‹¤. ë³´í†µ `uvm_reg_block::build()` í•¨ìˆ˜ì˜ ë§ˆì§€ë§‰ì— í˜¸ì¶œí•©ë‹ˆë‹¤.
</details>

**5. Frontdoorì™€ Backdoor ì ‘ê·¼ì˜ ì°¨ì´ì™€ ê°ê°ì˜ ìš©ë„ëŠ”?** (12.6)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
- Frontdoor: ì‹¤ì œ ë²„ìŠ¤(APB)ë¥¼ í†µí•´ ì ‘ê·¼í•©ë‹ˆë‹¤. ì—¬ëŸ¬ í´ë¡ì´ ì†Œìš”ë˜ì§€ë§Œ ì‹¤ì œ í•˜ë“œì›¨ì–´ ë™ì‘ê³¼ ë™ì¼í•©ë‹ˆë‹¤. ê¸°ëŠ¥ ê²€ì¦ì— ì‚¬ìš©í•©ë‹ˆë‹¤. (`write()`, `read()`)
- Backdoor: HDL ê³„ì¸µ ê²½ë¡œë¥¼ í†µí•´ ì§ì ‘ ì ‘ê·¼í•©ë‹ˆë‹¤. 0ì‹œê°„ì— ì™„ë£Œë˜ì§€ë§Œ ì‹¤ì œ í•˜ë“œì›¨ì–´ì—ì„œëŠ” ë¶ˆê°€ëŠ¥í•©ë‹ˆë‹¤. ì´ˆê¸°í™”, ë””ë²„ê¹…, ë¹ ë¥¸ ì„¤ì •ì— ì‚¬ìš©í•©ë‹ˆë‹¤. (`poke()`, `peek()`)
</details>

**6. `uvm_reg_hw_reset_seq`ëŠ” ë¬´ì—‡ì„ ê²€ì¦í•˜ë‚˜ìš”?** (12.6)

<details>
<summary>ì •ë‹µ í™•ì¸</summary>
ëª¨ë“  ë ˆì§€ìŠ¤í„°ì˜ ë¦¬ì…‹ í›„ ê°’ì´ RAL ëª¨ë¸ì— ì •ì˜ëœ ë¦¬ì…‹ ê°’ê³¼ ì¼ì¹˜í•˜ëŠ”ì§€ ìë™ ê²€ì¦í•©ë‹ˆë‹¤. ê° ë ˆì§€ìŠ¤í„°ë¥¼ ì½ê³  (`read()`), ëª¨ë¸ì˜ `get_reset()` ê°’ê³¼ ë¹„êµí•©ë‹ˆë‹¤. ë ˆì§€ìŠ¤í„° ìˆ˜ì— ê´€ê³„ì—†ì´ 3ì¤„ë¡œ ì „ì²´ ê²€ì¦ì´ ê°€ëŠ¥í•©ë‹ˆë‹¤.
</details>

### 12.7.2 ì—°ìŠµë¬¸ì œ

**ì—°ìŠµ 12-1 (ê¸°ë³¸)**: RAL ì»¤ë²„ë¦¬ì§€ í™œì„±í™”

`apb_ctrl_reg`ì˜ ìƒì„±ìì—ì„œ `UVM_NO_COVERAGE` ëŒ€ì‹  `UVM_CVR_REG_BITS`ë¥¼ ì‚¬ìš©í•˜ì—¬ ë ˆì§€ìŠ¤í„° ë¹„íŠ¸ ì»¤ë²„ë¦¬ì§€ë¥¼ í™œì„±í™”í•˜ì„¸ìš”. ì‹œë®¬ë ˆì´ì…˜ í›„ `get_coverage()` ë©”ì„œë“œë¡œ ì»¤ë²„ë¦¬ì§€ ê²°ê³¼ë¥¼ í™•ì¸í•˜ì„¸ìš”.

<details>
<summary>íŒíŠ¸</summary>

```systemverilog
// ìƒì„±ì ë³€ê²½
super.new(name, 8, UVM_CVR_REG_BITS);

// report_phaseì—ì„œ í™•ì¸
`uvm_info("COV", $sformatf("ctrl_reg coverage: %0d%%",
  reg_model.ctrl_reg.get_coverage(UVM_CVR_REG_BITS)), UVM_NONE)
```
</details>

**ì—°ìŠµ 12-2 (ì¤‘ê¸‰)**: ì»¤ìŠ¤í…€ ë ˆì§€ìŠ¤í„° ì‹œí€€ìŠ¤

`uvm_reg_sequence`ë¥¼ ìƒì†í•˜ì—¬ "ëª¨ë“  R/W ë ˆì§€ìŠ¤í„°ì— 0xFFë¥¼ ì“°ê³  ì½ì–´ì„œ ë¹„êµí•˜ëŠ”" ì‹œí€€ìŠ¤ë¥¼ ì‘ì„±í•˜ì„¸ìš”. `reg_model.reg_map.get_registers()`ë¡œ ë ˆì§€ìŠ¤í„° ëª©ë¡ì„ ê°€ì ¸ì˜¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

<details>
<summary>íŒíŠ¸</summary>

```systemverilog
class apb_all_ff_seq extends uvm_reg_sequence;
  task body();
    uvm_reg regs[$];
    reg_model.reg_map.get_registers(regs);
    foreach (regs[i]) begin
      if (regs[i].get_rights() == "RW") begin
        regs[i].write(status, 8'hFF);
        regs[i].mirror(status, UVM_CHECK);
      end
    end
  endtask
endclass
```
</details>

**ì—°ìŠµ 12-3 (ë„ì „)**: Backdoor ê²½ë¡œ ì„¤ì •

APB Slave Memoryì˜ `mem[0]`~`mem[15]`ì— ëŒ€í•œ Backdoor ê²½ë¡œë¥¼ ì„¤ì •í•˜ê³ , `poke()`ë¡œ ê°’ì„ ì“´ ë’¤ Frontdoor `read()`ë¡œ ì½ì–´ì„œ ì¼ì¹˜í•˜ëŠ”ì§€ ê²€ì¦í•˜ì„¸ìš”.

<details>
<summary>íŒíŠ¸</summary>
`add_hdl_path_slice("tb_top.dut.mem[0]", 0, 8)`ì„ ë ˆì§€ìŠ¤í„° ë¸”ë¡ì˜ `build()`ì— ì¶”ê°€í•©ë‹ˆë‹¤. `add_hdl_path()`ë¡œ ë ˆì§€ìŠ¤í„° ë¸”ë¡ì˜ ë£¨íŠ¸ ê²½ë¡œë„ ì„¤ì •í•´ì•¼ í•©ë‹ˆë‹¤.
</details>

### 12.7.3 ì´ ì±•í„°ì—ì„œ ë°°ìš´ ê²ƒ

ì´ ì±•í„°ì—ì„œ ì¶”ê°€í•œ RAL ê´€ë ¨ íŒŒì¼:

```
apb_verification/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ apb_slave_memory.sv    â† Ch.11ì—ì„œ ë§Œë“  DUT (ë³€ê²½ ì—†ìŒ)
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ apb_if.sv              â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_seq_item.sv        â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_driver.sv          â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_monitor.sv         â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_agent.sv           â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_reg_classes.sv     â† NEW: ë ˆì§€ìŠ¤í„° í´ë˜ìŠ¤ (ctrl, status, data)
â”‚   â”œâ”€â”€ apb_reg_block.sv       â† NEW: ë ˆì§€ìŠ¤í„° ë¸”ë¡ + ë§µ
â”‚   â”œâ”€â”€ apb_reg_adapter.sv     â† NEW: Adapter (reg2bus/bus2reg)
â”‚   â”œâ”€â”€ apb_ral_env.sv         â† NEW: RAL í†µí•© í™˜ê²½
â”‚   â”œâ”€â”€ apb_ral_test_seq.sv    â† NEW: RAL í…ŒìŠ¤íŠ¸ ì‹œí€€ìŠ¤
â”‚   â””â”€â”€ apb_ral_test.sv        â† NEW: RAL í…ŒìŠ¤íŠ¸
â””â”€â”€ sim/
    â””â”€â”€ run.do
```

Ch.11ì˜ APB ì—ì´ì „íŠ¸ ì½”ë“œëŠ” **í•œ ì¤„ë„ ë³€ê²½í•˜ì§€ ì•Šì•˜ìŠµë‹ˆë‹¤.** RALì€ ê¸°ì¡´ í™˜ê²½ ìœ„ì— **ê³„ì¸µì„ ì¶”ê°€**í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.

### 12.7.4 ë‹¤ìŒ ì¥ ë¯¸ë¦¬ë³´ê¸°

Chapter 13ì—ì„œëŠ” **ê³ ê¸‰ ì‹œí€€ìŠ¤**ë¥¼ ë°°ì›ë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ìŠ¤(Virtual Sequence)ë¡œ ì—¬ëŸ¬ ì—ì´ì „íŠ¸ë¥¼ ë™ì‹œì— ì œì–´í•˜ê³ , ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ë¡œ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì²´ê³„ì ìœ¼ë¡œ ê´€ë¦¬í•©ë‹ˆë‹¤. Ch.11ì˜ APB ì‹œí€€ìŠ¤ì™€ Ch.12ì˜ RAL ì‹œí€€ìŠ¤ê°€ ê°€ìƒ ì‹œí€€ìŠ¤ ì•ˆì—ì„œ ì¡°í•©ë˜ì–´ ë” ë³µì¡í•œ ê²€ì¦ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ êµ¬í˜„í•©ë‹ˆë‹¤.

**Part 3 ì§„í–‰ í˜„í™©:**

| ì±•í„° | ì£¼ì œ | í•µì‹¬ | ìƒíƒœ |
|------|------|------|------|
| **Ch.11** | ì¸í„°í˜ì´ìŠ¤ì™€ BFM | APB ì—ì´ì „íŠ¸ êµ¬ì¶• | âœ… ì™„ë£Œ |
| **Ch.12** | ë ˆì§€ìŠ¤í„° ëª¨ë¸ (RAL) | APB ìœ„ì— RAL ê³„ì¸µ ì¶”ê°€ | âœ… ì§€ê¸ˆ ì—¬ê¸°! |
| **Ch.13** | ê³ ê¸‰ ì‹œí€€ìŠ¤ | ê°€ìƒ ì‹œí€€ìŠ¤, ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ | ë‹¤ìŒ |
| **Ch.14** | ê²€ì¦ ìë™í™” | ìë™í™” ì¸í”„ë¼ êµ¬ì¶• | ëŒ€ê¸° |
| **Ch.15** | í”„ë¡œì íŠ¸ ì¢…í•© | ì „ì²´ í†µí•© ë° ë¦¬ë·° | ëŒ€ê¸° |

> ğŸ’¡ **í•µì‹¬ ë©”ì‹œì§€**: Ch.11ì—ì„œ APB ì—ì´ì „íŠ¸ë¥¼ ë§Œë“¤ê³ , Ch.12ì—ì„œ ê·¸ ìœ„ì— RALì„ ì˜¬ë ¸ìŠµë‹ˆë‹¤. **ê¸°ì¡´ ì½”ë“œëŠ” í•œ ì¤„ë„ ë³€ê²½í•˜ì§€ ì•Šê³ ** ìƒˆë¡œìš´ ê¸°ëŠ¥ì„ ì¶”ê°€í–ˆìŠµë‹ˆë‹¤. ì´ê²ƒì´ UVMì˜ ê³„ì¸µì  ì„¤ê³„ ì² í•™ì…ë‹ˆë‹¤. Ch.13ì—ì„œëŠ” ì´ í™˜ê²½ì„ ë” í™•ì¥í•©ë‹ˆë‹¤.
