timestamp 1612383202
version 8.2
tech scmos
style AMI0.5um(amic5)from:T11Z
scale 1000 1 30
resistclasses 82400 102700 816000 816000 1 22300 41300 41300 90 90 60
use XOR XOR_0 1 0 141 0 1 408
use AND AND_0 1 0 130 0 1 245
use XOR XOR_1 1 0 368 0 1 215
use OR OR_1 1 0 31 0 1 97
use AND AND_1 1 0 142 0 1 -37
node "in2" 12 32459.3 131 -62 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3960 1458 0 0 0 0
node "a_n3_n37#" 1070 25677.8 -3 -37 p 0 0 0 0 0 0 0 0 0 0 650 360 0 0 0 0 2445 624 0 0 0 0
node "cout" 36 12064.7 -25 -16 pc 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 1179 398 0 0 0 0
node "a_328_142#" 99 33578.9 328 142 pc 0 0 0 0 0 0 0 0 0 0 144 60 0 0 0 0 2992 1138 0 0 0 0
node "a_n10_91#" 1415 21245.8 -10 91 p 0 0 0 0 0 0 0 0 0 0 2530 814 0 0 0 0 100 50 0 0 0 0
node "in1" 3804 68531.9 133 -89 p 0 0 0 0 0 0 0 0 0 0 4812 1822 0 0 0 0 4700 806 0 0 0 0
node "Cin" 253 53329.4 85 222 pc 0 0 0 0 0 0 0 0 0 0 411 146 0 0 0 0 5613 1610 0 0 0 0
node "Sout" 374 14921.9 249 414 pc 0 0 0 0 0 0 0 0 0 0 600 212 0 0 0 0 1201 334 0 0 0 0
cap "Sout" "Cin" 664.56
cap "a_n3_n37#" "cout" 408.24
cap "a_n10_91#" "a_328_142#" 527.04
cap "in1" "in2" 17178.5
cap "a_328_142#" "Cin" 664.56
cap "a_328_142#" "in2" 728.64
subcap "in2" -29147
subcap "in1" -63012.8
cap "AND_1/in2" "AND_1/in1" 792
cap "OR_1/in2" "OR_1/Gnd" 144
cap "AND_1/p_transistor_0/_in" "AND_1/Vdd" 252
subcap "Sout" -10447.3
merge "AND_0/out" "OR_1/in1" -7136.28 0 0 0 0 0 0 0 0 0 0 -859 -282 0 0 0 0 0 -10 0 0 0 0
merge "OR_1/in1" "a_n10_91#"
merge "XOR_1/in1" "AND_1/p_transistor_0/_in" -4487.76 0 0 0 0 0 0 0 0 0 0 -272 -156 0 0 0 0 -168 -63 0 0 0 0
merge "AND_1/p_transistor_0/_in" "AND_1/in2"
merge "AND_1/in2" "in1"
merge "XOR_0/in2" "AND_0/in2" -532.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "AND_0/in2" "XOR_1/out"
merge "XOR_1/out" "a_328_142#"
merge "XOR_0/out" "Sout" -4652.16 0 0 0 0 0 0 0 0 0 0 -123 -104 0 0 0 0 -305 -135 0 0 0 0
merge "XOR_0/in1" "AND_0/in1" -6745.05 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -696 -225 0 0 0 0
merge "AND_0/in1" "Cin"
merge "OR_1/in2" "AND_1/out" -2240.55 0 0 0 0 0 0 0 0 0 0 -176 -100 0 0 0 0 -37 -36 0 0 0 0
merge "AND_1/out" "a_n3_n37#"
merge "XOR_1/in2" "AND_1/in1" -4700.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -500 -251 0 0 0 0
merge "AND_1/in1" "in2"
merge "OR_1/out" "cout" -166.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -8 0 0 0 0
