
                               Synplify Pro (R) 

               Version T-2022.09M-SP2-1 for win64 - Jun 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
Hostname:    F130-05
Date:        Tue Oct 31 10:36:17 2023
Version:     T-2022.09M-SP2-1

Arguments:   -product synplify_pro blink_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



"automatic_compile_point" is unrecognized option for current device
Implementation not found: synthesis
TCL script complete: "blink_syn.tcl"
log file: "C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srr"
Running: synthesis in foreground

Running blink_syn|synthesis

Running Flow: compile (Compile) on blink_syn|synthesis
# Tue Oct 31 10:43:21 2023

Running Flow: compile_flow (Compile Process) on blink_syn|synthesis
# Tue Oct 31 10:43:21 2023

Running: compiler (Compile Input) on blink_syn|synthesis
# Tue Oct 31 10:43:21 2023
Copied C:\00digitalesysteme\01-projekt\projekt1\synthesis\synwork\blink_comp.srs to C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srs

compiler completed
# Tue Oct 31 10:43:22 2023

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on blink_syn|synthesis
# Tue Oct 31 10:43:22 2023

multi_srs_gen completed
# Tue Oct 31 10:43:23 2023

Return Code: 0
Run Time:00h:00m:01s
Copied C:\00digitalesysteme\01-projekt\projekt1\synthesis\synwork\blink_mult.srs to C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srs
Complete: Compile Process on blink_syn|synthesis

Running: premap (Premap) on blink_syn|synthesis
# Tue Oct 31 10:43:23 2023

premap completed with warnings
# Tue Oct 31 10:43:23 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on blink_syn|synthesis

Running Flow: map (Map) on blink_syn|synthesis
# Tue Oct 31 10:43:23 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on blink_syn|synthesis
# Tue Oct 31 10:43:23 2023
Copied C:\00digitalesysteme\01-projekt\projekt1\synthesis\synwork\blink_m.srm to C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srm

fpga_mapper completed with warnings
# Tue Oct 31 10:43:24 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on blink_syn|synthesis
Complete: Logic Synthesis on blink_syn|synthesis
0Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=1
@N Implementation 'C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink_syn.prj|synthesis' design hierarchy loaded from database
Copied C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srr to C:\00digitalesysteme\01-projekt\projekt1\synthesis\backup\blink.srr
log file: "C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srr"
Running: synthesis in foreground

Running blink_syn|synthesis

Running Flow: compile (Compile) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023

Running Flow: compile_flow (Compile Process) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023

Running: compiler (Compile Input) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023

compiler completed
# Tue Oct 31 10:46:53 2023

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on blink_syn|synthesis

Running: premap (Premap) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023
Up-To-Date: premap. No run necessary
Complete: Compile on blink_syn|synthesis

Running Flow: map (Map) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on blink_syn|synthesis
# Tue Oct 31 10:46:53 2023
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on blink_syn|synthesis
Complete: Logic Synthesis on blink_syn|synthesis
0log file: "C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srr"
Running: synthesis in foreground

Running blink_syn|synthesis

Running Flow: compile (Compile) on blink_syn|synthesis
# Tue Oct 31 10:47:05 2023

Running Flow: compile_flow (Compile Process) on blink_syn|synthesis
# Tue Oct 31 10:47:05 2023

Running: compiler (Compile Input) on blink_syn|synthesis
# Tue Oct 31 10:47:05 2023

compiler completed
# Tue Oct 31 10:47:05 2023

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on blink_syn|synthesis
# Tue Oct 31 10:47:05 2023
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on blink_syn|synthesis

Running: premap (Premap) on blink_syn|synthesis
# Tue Oct 31 10:47:05 2023
Up-To-Date: premap. No run necessary
Complete: Compile on blink_syn|synthesis

Running Flow: map (Map) on blink_syn|synthesis
# Tue Oct 31 10:47:06 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on blink_syn|synthesis
# Tue Oct 31 10:47:06 2023
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on blink_syn|synthesis
Complete: Logic Synthesis on blink_syn|synthesis
0log file: "C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srr"
Running: synthesis in foreground

Running blink_syn|synthesis

Running Flow: compile (Compile) on blink_syn|synthesis
# Tue Oct 31 10:49:50 2023

Running Flow: compile_flow (Compile Process) on blink_syn|synthesis
# Tue Oct 31 10:49:50 2023

Running: compiler (Compile Input) on blink_syn|synthesis
# Tue Oct 31 10:49:50 2023

compiler completed
# Tue Oct 31 10:49:51 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on blink_syn|synthesis
# Tue Oct 31 10:49:51 2023
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on blink_syn|synthesis

Running: premap (Premap) on blink_syn|synthesis
# Tue Oct 31 10:49:51 2023
Up-To-Date: premap. No run necessary
Complete: Compile on blink_syn|synthesis

Running Flow: map (Map) on blink_syn|synthesis
# Tue Oct 31 10:49:51 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on blink_syn|synthesis
# Tue Oct 31 10:49:51 2023
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on blink_syn|synthesis
Complete: Logic Synthesis on blink_syn|synthesis
0exit status=0
License checkin: synplifypro_actel
