{
    "name": "stm32f1",
    "peripherals": [
        {
            "name": "stm32f1xx:exti",
            "desc": "External interrupt/event controller (PWR)",
            "default_access_flags": "32_word",
            "registers": [
                {
                    "name": "imr",
                    "desc": "Interrupt mask register (EXTI_IMR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                },
                {
                    "name": "emr",
                    "desc": "Event mask register (EXTI_EMR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                },
                {
                    "name": "rtsr",
                    "desc": "Rising trigger selection register (EXTI_RTSR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                },
                {
                    "name": "ftsr",
                    "desc": "Falling trigger selection register (EXTI_FTSR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                },
                {
                    "name": "swier",
                    "desc": "Software interrupt event register (EXTI_SWIER)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                },
                {
                    "name": "pr",
                    "desc": "Pending register (EXTI_PR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000FFFFF",
                    "writable_bits": "0x000FFFFF"
                }
            ]
        },
        {
            "name": "stm32f1xd:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 3
                        },
                        {
                            "name": "hlfcya",
                            "desc": "Flash half cycle access enable",
                            "first_bit": 3
                        },
                        {
                            "name": "prftbe",
                            "desc": "Prefetch buffer enable",
                            "first_bit": 4
                        },
                        {
                            "name": "prftbs",
                            "desc": "Prefetch buffer status",
                            "first_bit": 5,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "ar",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "obr",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "wrpr",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "keyr2",
                    "offset_bytes": "0x044",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr2",
                    "offset_bytes": "0x04C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr2",
                    "offset_bytes": "0x050",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "ar2",
                    "offset_bytes": "0x054",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f1xx:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 3
                        },
                        {
                            "name": "hlfcya",
                            "desc": "Flash half cycle access enable",
                            "first_bit": 3
                        },
                        {
                            "name": "prftbe",
                            "desc": "Prefetch buffer enable",
                            "first_bit": 4
                        },
                        {
                            "name": "prftbs",
                            "desc": "Prefetch buffer status",
                            "first_bit": 5,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "ar",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "obr",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "wrpr",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f1xx:gpio",
            "desc": "General-purpose I/Os (GPIO)",
            "default_access_flags": "32_word",
            "registers": [
                {
                    "name": "crl",
                    "desc": "Port configuration register low (GPIOx_CRL)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x44444444"
                },
                {
                    "name": "crh",
                    "desc": "Port configuration register low (GPIOx_CRH)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x44444444"
                },
                {
                    "name": "idr",
                    "desc": "Port input data register (GPIOx_IDR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "reset_mask": "0xFFFF0000",
                    "readable_bits": "0x0000FFFF",
                    "rw_mode": "r"
                },
                {
                    "name": "odr",
                    "desc": "Port output data register (GPIOx_ODR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "writable_bits": "0x0000FFFF",
                    "rw_mode": "w"
                },
                {
                    "name": "bsrr",
                    "desc": "Port bit set/reset register (GPIOx_BSRR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "writable_bits": "0xFFFFFFFF",
                    "rw_mode": "w"
                },
                {
                    "name": "brr",
                    "desc": "Port bit reset register (GPIOx_BRR) ",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "writable_bits": "0x0000FFFF",
                    "rw_mode": "w"
                },
                {
                    "name": "lckr",
                    "desc": "Port configuration lock register (GPIOx_LCKR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x0001FFFF",
                    "readable_bits": "0x0001FFFF",
                    "writable_bits": "0x0001FFFF"
                }
            ]
        },
        {
            "name": "stm32f1xx:pwr",
            "desc": "Power controller (PWR)",
            "default_access_flags": "32_word_halfword",
            "registers": [
                {
                    "name": "cr",
                    "desc": "PWR power control register (PWR_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00004000",
                    "bitfields": [
                        {
                            "name": "lpds",
                            "desc": "Low-power deep sleep",
                            "first_bit": 0
                        },
                        {
                            "name": "pdds",
                            "desc": "Power-down deepsleep",
                            "first_bit": 1
                        },
                        {
                            "name": "cwuf",
                            "desc": "Clear wakeup flag",
                            "first_bit": 2,
                            "rw_mode": "w"
                        },
                        {
                            "name": "csbf",
                            "desc": "Clear standby flag",
                            "first_bit": 3,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pvde",
                            "desc": "Power voltage detector enable",
                            "first_bit": 4
                        },
                        {
                            "name": "pls",
                            "desc": "PVD level selection",
                            "first_bit": 5,
                            "width_bits": 3
                        },
                        {
                            "name": "dbp",
                            "desc": "Disable backup domain write protection",
                            "first_bit": 8
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "PWR power control/status register (PWR_CSR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "wuf",
                            "desc": "Wakeup flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "sbf",
                            "desc": "Standby flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pvdo",
                            "desc": "PVD output",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "ewup",
                            "desc": "Enable WKUP pin",
                            "first_bit": 8
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f1cl:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "Internal high-speed clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "Internal high-speed clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "Internal high-speed clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "Internal high-speed clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "External clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "External high-speed clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "External high-speed clock bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pll2on",
                            "desc": "PLL2 enable",
                            "first_bit": 26
                        },
                        {
                            "name": "pll2rdy",
                            "desc": "PLL2 clock ready flag",
                            "first_bit": 27,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pll3on",
                            "desc": "PLL3 enable",
                            "first_bit": 28
                        },
                        {
                            "name": "pll3rdy",
                            "desc": "PLL3 clock ready flag",
                            "first_bit": 29,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "Clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "AHB prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre1",
                            "desc": "APB low-speed prescaler (APB1)",
                            "first_bit": 8,
                            "width_bits": 3
                        },
                        {
                            "name": "ppre2",
                            "desc": "APB high-speed prescaler (APB2)",
                            "first_bit": 11,
                            "width_bits": 3
                        },
                        {
                            "name": "adcpre",
                            "desc": "ADC prescaler",
                            "first_bit": 14,
                            "width_bits": 2
                        },
                        {
                            "name": "pllsrc",
                            "desc": "PLL entry clock source",
                            "first_bit": 16
                        },
                        {
                            "name": "pllxtpre",
                            "desc": "HSE divider for PLL entry",
                            "first_bit": 17
                        },
                        {
                            "name": "pllmul",
                            "desc": "PLL multiplication factor",
                            "first_bit": 18,
                            "width_bits": 4
                        },
                        {
                            "name": "otgfspre",
                            "desc": "OTG FS prescaler",
                            "first_bit": 22
                        },
                        {
                            "name": "mco",
                            "desc": "Microcontroller clock output",
                            "first_bit": 24,
                            "width_bits": 3
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pll2rdyf",
                            "desc": "PLL2 ready interrupt flag",
                            "first_bit": 5,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pll3rdyf",
                            "desc": "PLL3 ready interrupt flag",
                            "first_bit": 6,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "pll2rdyie",
                            "desc": "PLL2 ready interrupt enable",
                            "first_bit": 13
                        },
                        {
                            "name": "pll3rdyie",
                            "desc": "PLL3 ready interrupt enable",
                            "first_bit": 14
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pll2rdyc",
                            "desc": "PLL2 ready interrupt clear",
                            "first_bit": 21,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pll3rdyc",
                            "desc": "PLL3 ready interrupt clear",
                            "first_bit": 22,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "apb2rstr",
                    "desc": "APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00005E7D",
                    "writable_bits": "0x00005E7D"
                },
                {
                    "name": "apb1rstr",
                    "desc": "APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x377EC83F",
                    "writable_bits": "0x377EC83F"
                },
                {
                    "name": "ahbenr",
                    "desc": "AHB peripheral clock enable register (RCC_AHBENR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0001D057",
                    "writable_bits": "0x0001D057"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "afioen",
                            "desc": "Alternate function IO clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "iopaen",
                            "desc": "IO port A clock enable",
                            "first_bit": 2
                        },
                        {
                            "name": "iopben",
                            "desc": "IO port B clock enable",
                            "first_bit": 3
                        },
                        {
                            "name": "iopcen",
                            "desc": "IO port C clock enable",
                            "first_bit": 4
                        },
                        {
                            "name": "iopden",
                            "desc": "IO port D clock enable",
                            "first_bit": 5
                        },
                        {
                            "name": "iopeen",
                            "desc": "IO port E clock enable",
                            "first_bit": 6
                        },
                        {
                            "name": "adc1en",
                            "desc": "ADC1 interface clock enable",
                            "first_bit": 9
                        },
                        {
                            "name": "adc2en",
                            "desc": "ADC2 interface clock enable",
                            "first_bit": 10
                        },
                        {
                            "name": "tim1en",
                            "desc": "TIM1 timer clock enable",
                            "first_bit": 11
                        },
                        {
                            "name": "spi1en",
                            "desc": "SPI1 clock enable",
                            "first_bit": 12
                        },
                        {
                            "name": "usart1en",
                            "desc": "USART1 clock enable",
                            "first_bit": 14
                        }
                    ]
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x3E7EC83F",
                    "writable_bits": "0x3E7EC83F"
                },
                {
                    "name": "bdcr",
                    "desc": "Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "External low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "External low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "Backup domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x0C000000",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30
                        },
                        {
                            "name": "lrwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31
                        }
                    ]
                },
                {
                    "name": "ahbrstr",
                    "desc": "AHB peripheral clock reset register (RCC_AHBRSTR)",
                    "offset_bytes": "0x028",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00005000",
                    "writable_bits": "0x00005000"
                },
                {
                    "name": "cfgr2",
                    "desc": "Clock configuration register2 (RCC_CFGR2)",
                    "offset_bytes": "0x02C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "prediv1",
                            "desc": "PREDIV1 division factor",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "prediv2",
                            "desc": "PREDIV2 division factor",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "pll2mul",
                            "desc": "PLL2 Multiplication factor",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "pll3mul",
                            "desc": "PLL3 Multiplication factor",
                            "first_bit": 12,
                            "width_bits": 4
                        },
                        {
                            "name": "prediv1src",
                            "desc": "PREDIV1 entry clock source",
                            "first_bit": 16
                        },
                        {
                            "name": "i2s2src",
                            "desc": "I2S2 clock source",
                            "first_bit": 17
                        },
                        {
                            "name": "i2s3src",
                            "desc": "I2S2 clock source",
                            "first_bit": 18
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f1xx:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "Internal high-speed clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "Internal high-speed clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "Internal high-speed clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "Internal high-speed clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "External clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "External high-speed clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "External high-speed clock bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "Clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "AHB prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre1",
                            "desc": "APB low-speed prescaler (APB1)",
                            "first_bit": 8,
                            "width_bits": 3
                        },
                        {
                            "name": "ppre2",
                            "desc": "APB high-speed prescaler (APB2)",
                            "first_bit": 11,
                            "width_bits": 3
                        },
                        {
                            "name": "adcpre",
                            "desc": "ADC prescaler",
                            "first_bit": 14,
                            "width_bits": 2
                        },
                        {
                            "name": "pllsrc",
                            "desc": "PLL entry clock source",
                            "first_bit": 16
                        },
                        {
                            "name": "pllxtpre",
                            "desc": "HSE divider for PLL entry",
                            "first_bit": 17
                        },
                        {
                            "name": "pllmul",
                            "desc": "PLL multiplication factor",
                            "first_bit": 18,
                            "width_bits": 4
                        },
                        {
                            "name": "usbpre",
                            "desc": "USB prescaler",
                            "first_bit": 22
                        },
                        {
                            "name": "mco",
                            "desc": "Microcontroller clock output",
                            "first_bit": 24,
                            "width_bits": 3
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "apb2rstr",
                    "desc": "APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0038FFFD",
                    "writable_bits": "0x0038FFFD"
                },
                {
                    "name": "apb1rstr",
                    "desc": "APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x3AFEC9FF",
                    "writable_bits": "0x3AFEC9FF"
                },
                {
                    "name": "ahbenr",
                    "desc": "AHB peripheral clock enable register (RCC_AHBENR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000557",
                    "writable_bits": "0x00000557"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "afioen",
                            "desc": "Alternate function IO clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "iopaen",
                            "desc": "IO port A clock enable",
                            "first_bit": 2
                        },
                        {
                            "name": "iopben",
                            "desc": "IO port B clock enable",
                            "first_bit": 3
                        },
                        {
                            "name": "iopcen",
                            "desc": "IO port C clock enable",
                            "first_bit": 4
                        },
                        {
                            "name": "iopden",
                            "desc": "IO port D clock enable",
                            "first_bit": 5
                        },
                        {
                            "name": "iopeen",
                            "desc": "IO port E clock enable",
                            "first_bit": 6
                        },
                        {
                            "name": "iopfen",
                            "desc": "IO port F clock enable",
                            "first_bit": 7
                        },
                        {
                            "name": "iopgen",
                            "desc": "IO port G clock enable",
                            "first_bit": 8
                        },
                        {
                            "name": "adc1en",
                            "desc": "ADC1 interface clock enable",
                            "first_bit": 9
                        },
                        {
                            "name": "adc2en",
                            "desc": "ADC2 interface clock enable",
                            "first_bit": 10
                        },
                        {
                            "name": "tim1en",
                            "desc": "TIM1 timer clock enable",
                            "first_bit": 11
                        },
                        {
                            "name": "spi1en",
                            "desc": "SPI1 clock enable",
                            "first_bit": 12
                        },
                        {
                            "name": "tim8en",
                            "desc": "TIM8 timer clock enable",
                            "first_bit": 13
                        },
                        {
                            "name": "usart1en",
                            "desc": "USART1 clock enable",
                            "first_bit": 14
                        },
                        {
                            "name": "adc3en",
                            "desc": "ADC3 interface clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "tim9en",
                            "desc": "TIM9 timer clock enable",
                            "first_bit": 19
                        },
                        {
                            "name": "tim10en",
                            "desc": "TIM10 timer clock enable",
                            "first_bit": 20
                        },
                        {
                            "name": "tim11en",
                            "desc": "TIM11 timer clock enable",
                            "first_bit": 21
                        }
                    ]
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x3AFEC9FF",
                    "writable_bits": "0x3AFEC9FF"
                },
                {
                    "name": "bdcr",
                    "desc": "Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "External low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "External low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "Backup domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x0C000000",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30
                        },
                        {
                            "name": "lrwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31
                        }
                    ]
                }
            ]
        }
    ]}
