# ===== Auto-generated from J1B/J1C/J1D/J1E connector maps =====
# Voltage domain: 1.8 V  鈫�  LVCMOS18
set_property PACKAGE_PIN D26 [get_ports {CLK_spw_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_spw_1v8}]
set_property PACKAGE_PIN T30 [get_ports {RAD_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_12}]
set_property PACKAGE_PIN U22 [get_ports {DIN_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_12}]
set_property PACKAGE_PIN D12 [get_ports {ROUT_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_12}]
set_property PACKAGE_PIN A14 [get_ports {DIN_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_4}]
set_property PACKAGE_PIN B14 [get_ports {ROUT_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_4}]
set_property PACKAGE_PIN E12 [get_ports {ROUT_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_3}]
set_property PACKAGE_PIN F13 [get_ports {ROUT_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_1}]
set_property PACKAGE_PIN H13 [get_ports {DIN_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_2}]
set_property PACKAGE_PIN J13 [get_ports {RAD_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_2}]
set_property PACKAGE_PIN G14 [get_ports {ROUT_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_2}]
set_property PACKAGE_PIN G15 [get_ports {REFWWL_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {REFWWL_1v8}]
set_property PACKAGE_PIN L15 [get_ports {LIMIN_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_10}]
set_property PACKAGE_PIN AE24 [get_ports {ROUT_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_16}]
set_property PACKAGE_PIN AB24 [get_ports {DIN_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_16}]
set_property PACKAGE_PIN E9 [get_ports {RAD_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_16}]
set_property PACKAGE_PIN E7 [get_ports {RAD_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_11}]
set_property PACKAGE_PIN E6 [get_ports {DIN_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_11}]
set_property PACKAGE_PIN J15 [get_ports {RAD_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_4}]
set_property PACKAGE_PIN K15 [get_ports {ROUT_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_6}]
set_property PACKAGE_PIN L13 [get_ports {DIN_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_7}]
set_property PACKAGE_PIN F34 [get_ports {DIN_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_3}]
set_property PACKAGE_PIN F32 [get_ports {LIMIN_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_6}]
set_property PACKAGE_PIN B15 [get_ports {RAD_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_1}]
set_property PACKAGE_PIN F29 [get_ports {CLK_chip_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_chip_1v8}]
set_property PACKAGE_PIN B16 [get_ports {CLRb_spr_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLRb_spr_1v8}]
set_property PACKAGE_PIN F23 [get_ports {LIMIN_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_13}]
set_property PACKAGE_PIN F17 [get_ports {SW3}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW3}]
set_property PACKAGE_PIN F11 [get_ports {RAD_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_15}]
set_property PACKAGE_PIN AB22 [get_ports {DIN_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_15}]
set_property PACKAGE_PIN F8 [get_ports {RAD_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_13}]
set_property PACKAGE_PIN F7 [get_ports {ROUT_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_15}]
set_property PACKAGE_PIN AG27 [get_ports {DIN_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_6}]
set_property PACKAGE_PIN AG26 [get_ports {ROUT_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_5}]
set_property PACKAGE_PIN AE26 [get_ports {RAD_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_3}]
set_property PACKAGE_PIN AD25 [get_ports {LIMIN_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_3}]
set_property PACKAGE_PIN AA30 [get_ports {DIN_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_1}]
set_property PACKAGE_PIN Y30 [get_ports {VSAEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {VSAEN_1v8}]
set_property PACKAGE_PIN Y27 [get_ports {ADDIN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDIN_1v8}]
set_property PACKAGE_PIN Y26 [get_ports {LIMSEL0_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMSEL0_1v8}]
set_property PACKAGE_PIN R30 [get_ports {CLK_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_ps_1v8}]
set_property PACKAGE_PIN P30 [get_ports {LIMIN_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_9}]
set_property PACKAGE_PIN N26 [get_ports {SW11}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW11}]
set_property PACKAGE_PIN P25 [get_ports {SW5}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW5}]
set_property PACKAGE_PIN N28 [get_ports {RAD_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_14}]
set_property PACKAGE_PIN G9 [get_ports {DIN_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_14}]
set_property PACKAGE_PIN AH27 [get_ports {RAD_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_6}]
set_property PACKAGE_PIN AH26 [get_ports {RAD_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_5}]
set_property PACKAGE_PIN AK26 [get_ports {RAD_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_7}]
set_property PACKAGE_PIN AJ26 [get_ports {LIMIN_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_1}]
set_property PACKAGE_PIN AD29 [get_ports {LIMIN_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_5}]
set_property PACKAGE_PIN AC29 [get_ports {RDEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {RDEN_1v8}]
set_property PACKAGE_PIN AE30 [get_ports {WRIEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {WRIEN_1v8}]
set_property PACKAGE_PIN AD30 [get_ports {DVLD_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVLD_1v8}]
set_property PACKAGE_PIN W24 [get_ports {CLK_spr_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_spr_1v8}]
set_property PACKAGE_PIN V23 [get_ports {CINH_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CINH_ps_1v8}]
set_property PACKAGE_PIN T23 [get_ports {LIMIN_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_12}]
set_property PACKAGE_PIN T22 [get_ports {LIMIN_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_16}]
set_property PACKAGE_PIN P24 [get_ports {SW9}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW9}]
set_property PACKAGE_PIN R23 [get_ports {SW4}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW4}]
set_property PACKAGE_PIN R22 [get_ports {SW1}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW1}]
set_property PACKAGE_PIN T24 [get_ports {RAD_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_10}]
set_property PACKAGE_PIN R21 [get_ports {DIN_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_9}]
set_property PACKAGE_PIN P21 [get_ports {DIN_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_13}]
set_property PACKAGE_PIN F12 [get_ports {DIN_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_5}]
set_property PACKAGE_PIN J36 [get_ports {ROUT_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_7}]
set_property PACKAGE_PIN J34 [get_ports {DIN_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_8}]
set_property PACKAGE_PIN C11 [get_ports {LIMIN_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_2}]
set_property PACKAGE_PIN C14 [get_ports {LIMIN_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_8}]
set_property PACKAGE_PIN J30 [get_ports {DMX2_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DMX2_1v8}]
set_property PACKAGE_PIN J14 [get_ports {ADVLD_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADVLD_1v8}]
set_property PACKAGE_PIN J27 [get_ports {LIMSEL1_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMSEL1_1v8}]
set_property PACKAGE_PIN B17 [get_ports {CLRb_spw_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLRb_spw_1v8}]
set_property PACKAGE_PIN J24 [get_ports {SR_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {SR_ps_1v8}]
set_property PACKAGE_PIN AE21 [get_ports {LIMIN_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_15}]
set_property PACKAGE_PIN AD21 [get_ports {SW12}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW12}]
set_property PACKAGE_PIN J19 [get_ports {SW7}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW7}]
set_property PACKAGE_PIN J18 [get_ports {SW6}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW6}]
set_property PACKAGE_PIN AG22 [get_ports {SW2}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW2}]
set_property PACKAGE_PIN AG25 [get_ports {ROUT_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_14}]
set_property PACKAGE_PIN J9 [get_ports {DIN_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_10}]
set_property PACKAGE_PIN AD23 [get_ports {ROUT_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_11}]
set_property PACKAGE_PIN J6 [get_ports {ROUT_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_13}]
set_property PACKAGE_PIN G16 [get_ports {ROUT_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_8}]
set_property PACKAGE_PIN G17 [get_ports {RAD_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_8}]
set_property PACKAGE_PIN A13 [get_ports {LIMIN_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_4}]
set_property PACKAGE_PIN K30 [get_ports {LIMIN_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_7}]
set_property PACKAGE_PIN AJ20 [get_ports {LIMIN_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_11}]
set_property PACKAGE_PIN K21 [get_ports {LIMIN_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_14}]
set_property PACKAGE_PIN AK21 [get_ports {SW10}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW10}]
set_property PACKAGE_PIN AJ21 [get_ports {SW8}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW8}]
set_property PACKAGE_PIN K10 [get_ports {ROUT_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_10}]
set_property PACKAGE_PIN K9 [get_ports {RAD_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_9}]
set_property PACKAGE_PIN K7 [get_ports {ROUT_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_9}]

# Example clock constraints (fill real periods as needed):
create_clock -name CLK -period 10.000 [get_ports CLK]
