[preface]
== Bit-manipulation a, b, c and s extensions grouped for public review and ratification

The bit-manipulation (bitmanip) extension collection is comprised of several component extensions to the base RISC-V architecture that are intended to provide some combination of code size reduction, performance improvement, and energy reduction.
While the instructions are intended to have general use, some instructions are more useful in some domains than others.
Hence, several smaller bitmanip extensions are provided, rather than one large extension.
Each of these smaller extensions is grouped by common function and use case, and each has its own Zb*-extension name.

Each bitmanip extension includes a group of several bitmanip instructions that have similar purposes and that can often share the same logic. Some instructions are available in only one extension while others are available in several.
The instructions have mnemonics and encodings that are independent of the extensions in which they appear.
Thus, when implementing extensions with overlapping instructions, there is no redundancy in logic or encoding.

The bitmanip extensions are defined for RV32 and RV64.
Most of the instructions are expected to be forward compatible with RV128.
While the shift-immediate instructions are defined to have at most a 6-bit immediate field, a 7th bit is available in the encoding space should this be needed for RV128.

[preface]
== Word Instructions

The bitmanip extension follows the convention in RV64 that _w_-suffixed instructions (without a dot before the _w_) ignore the upper 32 bits of their inputs, operate on the least-significant 32-bits as signed values and produce a 32-bit signed result that is sign-extended to XLEN.

Bitmanip instructions with the suffix _.uw_ have one operand that is an unsigned 32-bit value that is extracted from the least significant 32 bits of the specified register.  Other than that, these perform full XLEN operations.

Bitmanip instructions with the suffix _.b_, _.h_ and _.w_ only look at the least significant 8-bits, 16-bits and 32-bits of the input (respectively) and produce an XLEN-wide result that is sign-extended or zero-extended, based on the specific instruction.

[preface]
== Pseudocode for instruction semantics

The semantics of each instruction in <<#insns>> is expressed in a SAIL-like syntax.

== Extensions

The first group of bitmanip extensions to be released for Public Review are:

* <<#zba>>
* <<#zbb>>
* <<#zbc>>
* <<#zbs>>

Below is a list of all of the instructions (and pseudoinstructions) that are included in these extensions
along with their specific mapping:

[%header,cols="^3,^3,10,16,^2,^2,^2,^2"]
|====
|RV32
|RV64
|Mnemonic
|Instruction
|Zba
|Zbb
|Zbc
|Zbs

|
|&#88;
|add.uw _rd_, _rs1_, _rs2_
|<<#insns-add_uw>>
|&#88;
|
|
|

|&#88;
|&#88;
|andn _rd_, _rs1_, _rs2_
|<<#insns-andn>>
|
|&#88;
|
|


|&#88;
|&#88;
|clmul _rd_, _rs1_, _rs2_
|<<#insns-clmul>>
|
|
|&#88;
|

|&#88;
|&#88;
|clmulh _rd_, _rs1_, _rs2_
|<<#insns-clmulh>>
|
|
|&#88;
|

|&#88;
|&#88;
|clmulr _rd_, _rs1_, _rs2_
|<<#insns-clmulr>>
|
|
|&#88;
|

|&#88;
|&#88;
|clz _rd_, _rs_
|<<#insns-clz>>
|
|&#88;
|
|

|
|&#88;
|clzw _rd_, _rs_
|<<#insns-clzw>>
|
|&#88;
|
|
|&#88;
|&#88;
|cpop _rd_, _rs_
|<<#insns-cpop>>
|
|&#88;
|
|

|
|&#88;
|cpopw _rd_, _rs_
|<<#insns-cpopw>>
|
|&#88;
|
|

|&#88;
|&#88;
|ctz _rd_, _rs_
|<<#insns-ctz>>
|
|&#88;
|
|

|
|&#88;
|ctzw _rd_, _rs_
|<<#insns-ctzw>>
|
|&#88;
|
|

|&#88;
|&#88;
|max _rd_, _rs1_, _rs2_
|<<#insns-max>>
|
|&#88;
|
|

|&#88;
|&#88;
|maxu _rd_, _rs1_, _rs2_
|<<#insns-maxu>>
|
|&#88;
|
|

|&#88;
|&#88;
|min _rd_, _rs1_, _rs2_
|<<#insns-min>>
|
|&#88;
|
|

|&#88;
|&#88;
|minu _rd_, _rs1_, _rs2_
|<<#insns-minu>>
|
|&#88;
|
|

|&#88;
|&#88;
|orc.b _rd_, _rs1_, _rs2_
|<<#insns-orc_b>>
|
|&#88;
|
|

|&#88;
|&#88;
|orn _rd_, _rs1_, _rs2_
|<<#insns-orn>>
|
|&#88;
|
|

|&#88;
|&#88;
|rev8 _rd_, _rs_
|<<#insns-rev8>>
|
|&#88;
|
|

|&#88;
|&#88;
|rol _rd_, _rs1_, _rs2_
|<<#insns-rol>>
|
|&#88;
|
|

|
|&#88;
|rolw _rd_, _rs1_, _rs2_
|<<#insns-rolw>>
|
|&#88;
|
|

|&#88;
|&#88;
|ror _rd_, _rs1_, _rs2_
|<<#insns-ror>>
|
|&#88;
|
|

|&#88;
|&#88;
|rori _rd_, _rs1_, _shamt_
|<<#insns-rori>>
|
|&#88;
|
|

|
|&#88;
|roriw _rd_, _rs1_, _shamt_
|<<#insns-roriw>>
|
|&#88;
|
|

|
|&#88;
|rorw _rd_, _rs1_, _rs2_
|<<#insns-rorw>>
|
|&#88;
|
|

|&#88;
|&#88;
|bclr _rd_, _rs1_, _rs2_
|<<#insns-bclr>>
|
|
|
|&#88;

|&#88;
|&#88;
|bclri _rd_, _rs1_, _imm_
|<<#insns-bclri>>
|
|
|
|&#88;

|&#88;
|&#88;
|bext _rd_, _rs1_, _rs2_
|<<#insns-bext>>
|
|
|
|&#88;

|&#88;
|&#88;
|bexti _rd_, _rs1_, _imm_
|<<#insns-bexti>>
|
|
|
|&#88;

|&#88;
|&#88;
|binv _rd_, _rs1_, _rs2_
|<<#insns-binv>>
|
|
|
|&#88;

|&#88;
|&#88;
|binvi _rd_, _rs1_, _imm_
|<<#insns-binvi>>
|
|
|
|&#88;

|&#88;
|&#88;
|bset _rd_, _rs1_, _rs2_
|<<#insns-bset>>
|
|
|
|&#88;

|&#88;
|&#88;
|bseti _rd_, _rs1_, _imm_
|<<#insns-bseti>>
|
|
|
|&#88;

|&#88;
|&#88;
|sext.b _rd_, _rs_
|<<#insns-sext_b>>
|
|&#88;
|
|

|&#88;
|&#88;
|sext.h _rd_, _rs_
|<<#insns-sext_h>>
|
|&#88;
|
|

|&#88;
|&#88;
|sh1add _rd_, _rs1_, _rs2_
|<<#insns-sh1add>>
|&#88;
|
|
|

|
|&#88;
|sh1add.uw _rd_, _rs1_, _rs2_
|<<#insns-sh1add_uw>>
|&#88;
|
|
|

|&#88;
|&#88;
|sh2add _rd_, _rs1_, _rs2_
|<<#insns-sh2add>>
|&#88;
|
|
|

|
|&#88;
|sh2add.uw _rd_, _rs1_, _rs2_
|<<#insns-sh2add_uw>>
|&#88;
|
|
|

|&#88;
|&#88;
|sh3add _rd_, _rs2_, _rs2_
|<<#insns-sh3add>>
|&#88;
|
|
|

|
|&#88;
|sh3add.uw _rd_, _rs1_, _rs2_
|<<#insns-sh3add_uw>>
|&#88;
|
|
|

|
|&#88;
|slli.uw _rd_, _rs1_, _imm_
|<<#insns-slli_uw>>
|&#88;
|
|
|

|&#88;
|&#88;
|xnor _rd_, _rs1_, _rs2_
|<<#insns-xnor>>
|
|&#88;
|
|

|&#88;
|&#88;
|zext.h _rd_, _rs_
|<<#insns-zext_h>>
|
|&#88;
|
|

|====
