
---------- Begin Simulation Statistics ----------
final_tick                               345039542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666024                       # Number of bytes of host memory used
host_op_rate                                   343793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   290.88                       # Real time elapsed on the host
host_tick_rate                             1186180242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.345040                       # Number of seconds simulated
sim_ticks                                345039542000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003638                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.725198                       # CPI: cycles per instruction
system.cpu.discardedOps                         21325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        57410321                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579644                       # IPC: instructions per cycle
system.cpu.numCycles                        172519771                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995336     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892300     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115893     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003638                       # Class of committed instruction
system.cpu.tickCycles                       115109450                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       728016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1472185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5860                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          405                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       765057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1531311                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1704                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606701                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602537                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601362                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.804991                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     593                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47276573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47276573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47276613                       # number of overall hits
system.cpu.dcache.overall_hits::total        47276613                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1518668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1518668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1518680                       # number of overall misses
system.cpu.dcache.overall_misses::total       1518680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 218114460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 218114460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 218114460000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 218114460000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795241                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795241                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 143622.213677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 143622.213677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 143621.078832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 143621.078832                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       758728                       # number of writebacks
system.cpu.dcache.writebacks::total            758728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       753032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       753032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       753032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       753032                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       765636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       765636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       765644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       765644                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 113089568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 113089568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 113090752000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 113090752000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 147706.701357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 147706.701357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 147706.704421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 147706.704421                       # average overall mshr miss latency
system.cpu.dcache.replacements                 764621                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35690986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35690986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1115160000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1115160000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95174.532730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95174.532730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1067680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1067680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91153.419278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91153.419278                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11585587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11585587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1506951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1506951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 216999300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 216999300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.115100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.115100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 143998.909055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 143998.909055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       753028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       753028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       753923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       753923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 112021888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 112021888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 148585.317068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 148585.317068                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       148000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       148000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        52000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        52000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.048192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48042285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            765645                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.747468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            330000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.048192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          807                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49560966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49560966                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161240                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246458                       # number of overall hits
system.cpu.icache.overall_hits::total         4246458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67006000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67006000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67006000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67006000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247068                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109845.901639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109845.901639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109845.901639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109845.901639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          435                       # number of writebacks
system.cpu.icache.writebacks::total               435                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64566000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64566000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105845.901639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105845.901639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105845.901639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105845.901639                       # average overall mshr miss latency
system.cpu.icache.replacements                    435                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109845.901639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109845.901639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105845.901639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105845.901639                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           174.981163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247068                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6962.406557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            158000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   174.981163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.683520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.683520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247678                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 345039542000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003638                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21400                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 278                       # number of overall hits
system.l2.overall_hits::.cpu.data               21400                       # number of overall hits
system.l2.overall_hits::total                   21678                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744245                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data            744245                       # number of overall misses
system.l2.overall_misses::total                744577                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 106475594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     106524328000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 106475594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    106524328000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           765645                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               766255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          765645                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              766255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.544262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.972050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.544262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.972050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 146789.156627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 143065.245988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143066.906445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 146789.156627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 143065.245988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143066.906445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727391                       # number of writebacks
system.l2.writebacks::total                    727391                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  76699311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76734759000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  76699311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76734759000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.972046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.972046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971705                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 106771.084337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103056.950562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103058.606666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 106771.084337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103056.950562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103058.606666                       # average overall mshr miss latency
system.l2.replacements                         729315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       758728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           758728                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       758728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       758728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          394                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              394                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          394                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          394                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10165                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10165                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 106400518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106400518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        753923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            753923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.986517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 143057.981225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143057.981225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  76644127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76644127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.986517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103049.818624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103049.818624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.544262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.544262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 146789.156627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 146789.156627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.544262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 106771.084337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106771.084337                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75076000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75076000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 154160.164271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 154160.164271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     55184000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     55184000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114016.528926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114016.528926                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16207.310967                       # Cycle average of tags in use
system.l2.tags.total_refs                     1525448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    745699                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.045662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    116000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.039980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.292270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16199.978717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2271150                       # Number of tag accesses
system.l2.tags.data_accesses                  2271150                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001892525750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3036605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1383383                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727391                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489148                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454782                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489148                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454782                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        81058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.371265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.954197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.390657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        81057    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.947112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.943996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.322420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2144      2.65%      2.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.05%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78837     97.26%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95305472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93106048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    276.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  345039332000                       # Total gap between requests
system.mem_ctrls.avgGap                     234407.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95262976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93104448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 123162.695364347557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 276092923.865520358086                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 269837037.982156872749                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1488484                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454782                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21196500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  42014713750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7914909620500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31922.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28226.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5440615.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95262976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95305472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       744242                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       727391                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        727391                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       123163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    276092924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        276216087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       123163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       123163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    269841675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       269841675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    269841675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       123163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    276092924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       546057762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489148                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454757                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90884                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             14114385250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7445740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        42035910250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9478.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28228.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1321507                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1291665                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       330731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   569.675295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   394.713675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   399.070863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3474      1.05%      1.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       119256     36.06%     37.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16351      4.94%     42.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        15173      4.59%     46.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15505      4.69%     51.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        15267      4.62%     55.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        13605      4.11%     60.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14655      4.43%     64.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       117445     35.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       330731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95305472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93104448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              276.216087                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              269.837038                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1179970680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       627169290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5320071120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3798092880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27236542320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  78339172080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  66525355200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  183026373570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.450430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 170923205250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11521380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 162594956750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1181462940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       627954855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312445600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795738660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 27236542320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  77955672090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  66848302560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  182958119025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.252614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 171728297500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11521380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 161789864500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727391                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           816                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2216759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2216759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188411520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188411520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744574                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7291313000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6945420000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             12332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1486119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          435                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           753923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          753923                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1655                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2295911                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2297566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       133760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    195119744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              195253504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          729315                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93106048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1495570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076435                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1488005     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7160      0.48%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    405      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1495570                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 345039542000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9135926000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7656455997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
