0.7
2020.2
May  7 2023
15:24:31
C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.srcs/sim_1/new/tb.v,1755594410,verilog,,,,tb,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.srcs/sources_1/new/sub_2bit.v,1755595057,verilog,,C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.srcs/sim_1/new/tb.v,,sub_2bit,,,,,,,,
