
Lab6_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08005b84  08005b84  00015b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d84  08005d84  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005d84  08005d84  00015d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d8c  08005d8c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d8c  08005d8c  00015d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d90  08005d90  00015d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005d94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049ec  20000074  08005e08  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a60  08005e08  00024a60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e91  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002870  00000000  00000000  00031f35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  000347a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d80  00000000  00000000  00035610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b12  00000000  00000000  00036390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa9d  00000000  00000000  00038ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f42c  00000000  00000000  0004893f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7d6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003efc  00000000  00000000  000d7dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005b6c 	.word	0x08005b6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005b6c 	.word	0x08005b6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000598:	f000 fb72 	bl	8000c80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059c:	f000 f886 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f000 f918 	bl	80007d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a4:	f000 f8ec 	bl	8000780 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005a8:	f001 ff08 	bl	80023bc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UART_Queue */
  UART_QueueHandle = osMessageQueueNew (16, 32, &UART_Queue_attributes);
 80005ac:	4a25      	ldr	r2, [pc, #148]	; (8000644 <main+0xb0>)
 80005ae:	2120      	movs	r1, #32
 80005b0:	2010      	movs	r0, #16
 80005b2:	f001 fffa 	bl	80025aa <osMessageQueueNew>
 80005b6:	4603      	mov	r3, r0
 80005b8:	4a23      	ldr	r2, [pc, #140]	; (8000648 <main+0xb4>)
 80005ba:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005bc:	4a23      	ldr	r2, [pc, #140]	; (800064c <main+0xb8>)
 80005be:	2100      	movs	r1, #0
 80005c0:	4823      	ldr	r0, [pc, #140]	; (8000650 <main+0xbc>)
 80005c2:	f001 ff45 	bl	8002450 <osThreadNew>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a22      	ldr	r2, [pc, #136]	; (8000654 <main+0xc0>)
 80005ca:	6013      	str	r3, [r2, #0]

  /* creation of Led1 */
  Led1Handle = osThreadNew(StartTask02, NULL, &Led1_attributes);
 80005cc:	4a22      	ldr	r2, [pc, #136]	; (8000658 <main+0xc4>)
 80005ce:	2100      	movs	r1, #0
 80005d0:	4822      	ldr	r0, [pc, #136]	; (800065c <main+0xc8>)
 80005d2:	f001 ff3d 	bl	8002450 <osThreadNew>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a21      	ldr	r2, [pc, #132]	; (8000660 <main+0xcc>)
 80005da:	6013      	str	r3, [r2, #0]

  /* creation of Led2 */
  Led2Handle = osThreadNew(StartTask03, NULL, &Led2_attributes);
 80005dc:	4a21      	ldr	r2, [pc, #132]	; (8000664 <main+0xd0>)
 80005de:	2100      	movs	r1, #0
 80005e0:	4821      	ldr	r0, [pc, #132]	; (8000668 <main+0xd4>)
 80005e2:	f001 ff35 	bl	8002450 <osThreadNew>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a20      	ldr	r2, [pc, #128]	; (800066c <main+0xd8>)
 80005ea:	6013      	str	r3, [r2, #0]

  /* creation of Led3 */
  Led3Handle = osThreadNew(StartTask04, NULL, &Led3_attributes);
 80005ec:	4a20      	ldr	r2, [pc, #128]	; (8000670 <main+0xdc>)
 80005ee:	2100      	movs	r1, #0
 80005f0:	4820      	ldr	r0, [pc, #128]	; (8000674 <main+0xe0>)
 80005f2:	f001 ff2d 	bl	8002450 <osThreadNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a1f      	ldr	r2, [pc, #124]	; (8000678 <main+0xe4>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* creation of Led4 */
  Led4Handle = osThreadNew(StartTask05, NULL, &Led4_attributes);
 80005fc:	4a1f      	ldr	r2, [pc, #124]	; (800067c <main+0xe8>)
 80005fe:	2100      	movs	r1, #0
 8000600:	481f      	ldr	r0, [pc, #124]	; (8000680 <main+0xec>)
 8000602:	f001 ff25 	bl	8002450 <osThreadNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a1e      	ldr	r2, [pc, #120]	; (8000684 <main+0xf0>)
 800060a:	6013      	str	r3, [r2, #0]

  /* creation of Uart1 */
  Uart1Handle = osThreadNew(StartTask06, NULL, &Uart1_attributes);
 800060c:	4a1e      	ldr	r2, [pc, #120]	; (8000688 <main+0xf4>)
 800060e:	2100      	movs	r1, #0
 8000610:	481e      	ldr	r0, [pc, #120]	; (800068c <main+0xf8>)
 8000612:	f001 ff1d 	bl	8002450 <osThreadNew>
 8000616:	4603      	mov	r3, r0
 8000618:	4a1d      	ldr	r2, [pc, #116]	; (8000690 <main+0xfc>)
 800061a:	6013      	str	r3, [r2, #0]

  /* creation of Uart2 */
  Uart2Handle = osThreadNew(StartTask07, NULL, &Uart2_attributes);
 800061c:	4a1d      	ldr	r2, [pc, #116]	; (8000694 <main+0x100>)
 800061e:	2100      	movs	r1, #0
 8000620:	481d      	ldr	r0, [pc, #116]	; (8000698 <main+0x104>)
 8000622:	f001 ff15 	bl	8002450 <osThreadNew>
 8000626:	4603      	mov	r3, r0
 8000628:	4a1c      	ldr	r2, [pc, #112]	; (800069c <main+0x108>)
 800062a:	6013      	str	r3, [r2, #0]

  /* creation of Transmitter */
  TransmitterHandle = osThreadNew(StartTask08, NULL, &Transmitter_attributes);
 800062c:	4a1c      	ldr	r2, [pc, #112]	; (80006a0 <main+0x10c>)
 800062e:	2100      	movs	r1, #0
 8000630:	481c      	ldr	r0, [pc, #112]	; (80006a4 <main+0x110>)
 8000632:	f001 ff0d 	bl	8002450 <osThreadNew>
 8000636:	4603      	mov	r3, r0
 8000638:	4a1b      	ldr	r2, [pc, #108]	; (80006a8 <main+0x114>)
 800063a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800063c:	f001 fee2 	bl	8002404 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000640:	e7fe      	b.n	8000640 <main+0xac>
 8000642:	bf00      	nop
 8000644:	08005d20 	.word	0x08005d20
 8000648:	200000f4 	.word	0x200000f4
 800064c:	08005c00 	.word	0x08005c00
 8000650:	08000909 	.word	0x08000909
 8000654:	200000d4 	.word	0x200000d4
 8000658:	08005c24 	.word	0x08005c24
 800065c:	08000919 	.word	0x08000919
 8000660:	200000d8 	.word	0x200000d8
 8000664:	08005c48 	.word	0x08005c48
 8000668:	08000935 	.word	0x08000935
 800066c:	200000dc 	.word	0x200000dc
 8000670:	08005c6c 	.word	0x08005c6c
 8000674:	08000951 	.word	0x08000951
 8000678:	200000e0 	.word	0x200000e0
 800067c:	08005c90 	.word	0x08005c90
 8000680:	08000971 	.word	0x08000971
 8000684:	200000e4 	.word	0x200000e4
 8000688:	08005cb4 	.word	0x08005cb4
 800068c:	08000991 	.word	0x08000991
 8000690:	200000e8 	.word	0x200000e8
 8000694:	08005cd8 	.word	0x08005cd8
 8000698:	080009d5 	.word	0x080009d5
 800069c:	200000ec 	.word	0x200000ec
 80006a0:	08005cfc 	.word	0x08005cfc
 80006a4:	08000a19 	.word	0x08000a19
 80006a8:	200000f0 	.word	0x200000f0

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	; 0x50
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0320 	add.w	r3, r7, #32
 80006b6:	2230      	movs	r2, #48	; 0x30
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f004 fdee 	bl	800529c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	4b28      	ldr	r3, [pc, #160]	; (8000778 <SystemClock_Config+0xcc>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d8:	4a27      	ldr	r2, [pc, #156]	; (8000778 <SystemClock_Config+0xcc>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	; 0x40
 80006e0:	4b25      	ldr	r3, [pc, #148]	; (8000778 <SystemClock_Config+0xcc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <SystemClock_Config+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a21      	ldr	r2, [pc, #132]	; (800077c <SystemClock_Config+0xd0>)
 80006f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006fa:	6013      	str	r3, [r2, #0]
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <SystemClock_Config+0xd0>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000708:	2302      	movs	r3, #2
 800070a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000710:	2310      	movs	r3, #16
 8000712:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000714:	2302      	movs	r3, #2
 8000716:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800071c:	2310      	movs	r3, #16
 800071e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000720:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000724:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000726:	2304      	movs	r3, #4
 8000728:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800072a:	2304      	movs	r3, #4
 800072c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	4618      	mov	r0, r3
 8000734:	f000 fdb4 	bl	80012a0 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800073e:	f000 f98f 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2302      	movs	r3, #2
 8000748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2102      	movs	r1, #2
 800075e:	4618      	mov	r0, r3
 8000760:	f001 f816 	bl	8001790 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800076a:	f000 f979 	bl	8000a60 <Error_Handler>
  }
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	; 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800
 800077c:	40007000 	.word	0x40007000

08000780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 8000786:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <MX_USART2_UART_Init+0x50>)
 8000788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 800078c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a6:	220c      	movs	r2, #12
 80007a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b8:	f001 fa0a 	bl	8001bd0 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007c2:	f000 f94d 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000090 	.word	0x20000090
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b42      	ldr	r3, [pc, #264]	; (80008f8 <MX_GPIO_Init+0x124>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a41      	ldr	r2, [pc, #260]	; (80008f8 <MX_GPIO_Init+0x124>)
 80007f4:	f043 0304 	orr.w	r3, r3, #4
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b3f      	ldr	r3, [pc, #252]	; (80008f8 <MX_GPIO_Init+0x124>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0304 	and.w	r3, r3, #4
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	4b3b      	ldr	r3, [pc, #236]	; (80008f8 <MX_GPIO_Init+0x124>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a3a      	ldr	r2, [pc, #232]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b38      	ldr	r3, [pc, #224]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	4b34      	ldr	r3, [pc, #208]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a33      	ldr	r2, [pc, #204]	; (80008f8 <MX_GPIO_Init+0x124>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b31      	ldr	r3, [pc, #196]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	4b2d      	ldr	r3, [pc, #180]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a2c      	ldr	r2, [pc, #176]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000848:	f043 0302 	orr.w	r3, r3, #2
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <MX_GPIO_Init+0x124>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0302 	and.w	r3, r3, #2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	21a0      	movs	r1, #160	; 0xa0
 800085e:	4827      	ldr	r0, [pc, #156]	; (80008fc <MX_GPIO_Init+0x128>)
 8000860:	f000 fcea 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800086a:	4825      	ldr	r0, [pc, #148]	; (8000900 <MX_GPIO_Init+0x12c>)
 800086c:	f000 fce4 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000876:	4823      	ldr	r0, [pc, #140]	; (8000904 <MX_GPIO_Init+0x130>)
 8000878:	f000 fcde 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000882:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4619      	mov	r1, r3
 8000892:	481b      	ldr	r0, [pc, #108]	; (8000900 <MX_GPIO_Init+0x12c>)
 8000894:	f000 fb4c 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7;
 8000898:	23a0      	movs	r3, #160	; 0xa0
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	4813      	ldr	r0, [pc, #76]	; (80008fc <MX_GPIO_Init+0x128>)
 80008b0:	f000 fb3e 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80008b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4619      	mov	r1, r3
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <MX_GPIO_Init+0x12c>)
 80008ce:	f000 fb2f 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d8:	2301      	movs	r3, #1
 80008da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e0:	2300      	movs	r3, #0
 80008e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e4:	f107 0314 	add.w	r3, r7, #20
 80008e8:	4619      	mov	r1, r3
 80008ea:	4806      	ldr	r0, [pc, #24]	; (8000904 <MX_GPIO_Init+0x130>)
 80008ec:	f000 fb20 	bl	8000f30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f0:	bf00      	nop
 80008f2:	3728      	adds	r7, #40	; 0x28
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40020000 	.word	0x40020000
 8000900:	40020800 	.word	0x40020800
 8000904:	40020400 	.word	0x40020400

08000908 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000910:	2001      	movs	r0, #1
 8000912:	f001 fe2f 	bl	8002574 <osDelay>
 8000916:	e7fb      	b.n	8000910 <StartDefaultTask+0x8>

08000918 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000920:	2120      	movs	r1, #32
 8000922:	4803      	ldr	r0, [pc, #12]	; (8000930 <StartTask02+0x18>)
 8000924:	f000 fca1 	bl	800126a <HAL_GPIO_TogglePin>
    osDelay(50);
 8000928:	2032      	movs	r0, #50	; 0x32
 800092a:	f001 fe23 	bl	8002574 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800092e:	e7f7      	b.n	8000920 <StartTask02+0x8>
 8000930:	40020000 	.word	0x40020000

08000934 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 800093c:	2180      	movs	r1, #128	; 0x80
 800093e:	4803      	ldr	r0, [pc, #12]	; (800094c <StartTask03+0x18>)
 8000940:	f000 fc93 	bl	800126a <HAL_GPIO_TogglePin>
    osDelay(18);
 8000944:	2012      	movs	r0, #18
 8000946:	f001 fe15 	bl	8002574 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 800094a:	e7f7      	b.n	800093c <StartTask03+0x8>
 800094c:	40020000 	.word	0x40020000

08000950 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000958:	f44f 7180 	mov.w	r1, #256	; 0x100
 800095c:	4803      	ldr	r0, [pc, #12]	; (800096c <StartTask04+0x1c>)
 800095e:	f000 fc84 	bl	800126a <HAL_GPIO_TogglePin>
    osDelay(128);
 8000962:	2080      	movs	r0, #128	; 0x80
 8000964:	f001 fe06 	bl	8002574 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000968:	e7f6      	b.n	8000958 <StartTask04+0x8>
 800096a:	bf00      	nop
 800096c:	40020400 	.word	0x40020400

08000970 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_11);
 8000978:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800097c:	4803      	ldr	r0, [pc, #12]	; (800098c <StartTask05+0x1c>)
 800097e:	f000 fc74 	bl	800126a <HAL_GPIO_TogglePin>
    osDelay(64);
 8000982:	2040      	movs	r0, #64	; 0x40
 8000984:	f001 fdf6 	bl	8002574 <osDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_11);
 8000988:	e7f6      	b.n	8000978 <StartTask05+0x8>
 800098a:	bf00      	nop
 800098c:	40020800 	.word	0x40020800

08000990 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
	int threadID = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	62bb      	str	r3, [r7, #40]	; 0x28
	int idx = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	62fb      	str	r3, [r7, #44]	; 0x2c
	char buffer[32];
	while(1) {
		sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 80009a0:	f107 0008 	add.w	r0, r7, #8
 80009a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80009a8:	4908      	ldr	r1, [pc, #32]	; (80009cc <StartTask06+0x3c>)
 80009aa:	f004 fc7f 	bl	80052ac <siprintf>
		idx ++;
 80009ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009b0:	3301      	adds	r3, #1
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
		osMessageQueuePut(UART_QueueHandle, buffer, 0, 0);
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <StartTask06+0x40>)
 80009b6:	6818      	ldr	r0, [r3, #0]
 80009b8:	f107 0108 	add.w	r1, r7, #8
 80009bc:	2300      	movs	r3, #0
 80009be:	2200      	movs	r2, #0
 80009c0:	f001 fe66 	bl	8002690 <osMessageQueuePut>
		//HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
		osDelay(10);
 80009c4:	200a      	movs	r0, #10
 80009c6:	f001 fdd5 	bl	8002574 <osDelay>
	while(1) {
 80009ca:	e7e9      	b.n	80009a0 <StartTask06+0x10>
 80009cc:	08005bd8 	.word	0x08005bd8
 80009d0:	200000f4 	.word	0x200000f4

080009d4 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
	int threadID = 1;
 80009dc:	2301      	movs	r3, #1
 80009de:	62bb      	str	r3, [r7, #40]	; 0x28
	int idx = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	char buffer[32];
	while(1) {
		sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 80009e4:	f107 0008 	add.w	r0, r7, #8
 80009e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80009ec:	4908      	ldr	r1, [pc, #32]	; (8000a10 <StartTask07+0x3c>)
 80009ee:	f004 fc5d 	bl	80052ac <siprintf>
		idx ++;
 80009f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f4:	3301      	adds	r3, #1
 80009f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		osMessageQueuePut(UART_QueueHandle, buffer, 0, 0);
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <StartTask07+0x40>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	f107 0108 	add.w	r1, r7, #8
 8000a00:	2300      	movs	r3, #0
 8000a02:	2200      	movs	r2, #0
 8000a04:	f001 fe44 	bl	8002690 <osMessageQueuePut>
		//HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
		osDelay(10);
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f001 fdb3 	bl	8002574 <osDelay>
	while(1) {
 8000a0e:	e7e9      	b.n	80009e4 <StartTask07+0x10>
 8000a10:	08005bd8 	.word	0x08005bd8
 8000a14:	200000f4 	.word	0x200000f4

08000a18 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08c      	sub	sp, #48	; 0x30
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	osStatus_t status;

	  while (1) {
	     // Insert thread code here...
	    char buffer[32];
	    status = osMessageQueueGet(UART_QueueHandle, buffer, NULL, 0U);   // wait for message
 8000a20:	4b0d      	ldr	r3, [pc, #52]	; (8000a58 <StartTask08+0x40>)
 8000a22:	6818      	ldr	r0, [r3, #0]
 8000a24:	f107 010c 	add.w	r1, r7, #12
 8000a28:	2300      	movs	r3, #0
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f001 fe90 	bl	8002750 <osMessageQueueGet>
 8000a30:	62f8      	str	r0, [r7, #44]	; 0x2c
	    if (status == osOK) {
 8000a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d1f3      	bne.n	8000a20 <StartTask08+0x8>
	       // process data
	    	HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 8000a38:	f107 030c 	add.w	r3, r7, #12
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff fbcf 	bl	80001e0 <strlen>
 8000a42:	4603      	mov	r3, r0
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	f107 010c 	add.w	r1, r7, #12
 8000a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a4e:	4803      	ldr	r0, [pc, #12]	; (8000a5c <StartTask08+0x44>)
 8000a50:	f001 f90b 	bl	8001c6a <HAL_UART_Transmit>
	  while (1) {
 8000a54:	e7e4      	b.n	8000a20 <StartTask08+0x8>
 8000a56:	bf00      	nop
 8000a58:	200000f4 	.word	0x200000f4
 8000a5c:	20000090 	.word	0x20000090

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <Error_Handler+0x8>
	...

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <HAL_MspInit+0x54>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7a:	4a11      	ldr	r2, [pc, #68]	; (8000ac0 <HAL_MspInit+0x54>)
 8000a7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a80:	6453      	str	r3, [r2, #68]	; 0x44
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <HAL_MspInit+0x54>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <HAL_MspInit+0x54>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a96:	4a0a      	ldr	r2, [pc, #40]	; (8000ac0 <HAL_MspInit+0x54>)
 8000a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <HAL_MspInit+0x54>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	603b      	str	r3, [r7, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	210f      	movs	r1, #15
 8000aae:	f06f 0001 	mvn.w	r0, #1
 8000ab2:	f000 fa14 	bl	8000ede <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a19      	ldr	r2, [pc, #100]	; (8000b48 <HAL_UART_MspInit+0x84>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d12b      	bne.n	8000b3e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	4b18      	ldr	r3, [pc, #96]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	4a17      	ldr	r2, [pc, #92]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000af0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af4:	6413      	str	r3, [r2, #64]	; 0x40
 8000af6:	4b15      	ldr	r3, [pc, #84]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a10      	ldr	r2, [pc, #64]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <HAL_UART_MspInit+0x88>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b1e:	230c      	movs	r3, #12
 8000b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b2e:	2307      	movs	r3, #7
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b32:	f107 0314 	add.w	r3, r7, #20
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	; (8000b50 <HAL_UART_MspInit+0x8c>)
 8000b3a:	f000 f9f9 	bl	8000f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b3e:	bf00      	nop
 8000b40:	3728      	adds	r7, #40	; 0x28
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40004400 	.word	0x40004400
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40020000 	.word	0x40020000

08000b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <NMI_Handler+0x4>

08000b5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <MemManage_Handler+0x4>

08000b66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6a:	e7fe      	b.n	8000b6a <BusFault_Handler+0x4>

08000b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <UsageFault_Handler+0x4>

08000b72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b84:	f000 f8ce 	bl	8000d24 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b88:	f003 faec 	bl	8004164 <xTaskGetSchedulerState>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d001      	beq.n	8000b96 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b92:	f004 f8d1 	bl	8004d38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba4:	4a14      	ldr	r2, [pc, #80]	; (8000bf8 <_sbrk+0x5c>)
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <_sbrk+0x60>)
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb0:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <_sbrk+0x64>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d102      	bne.n	8000bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb8:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <_sbrk+0x64>)
 8000bba:	4a12      	ldr	r2, [pc, #72]	; (8000c04 <_sbrk+0x68>)
 8000bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bbe:	4b10      	ldr	r3, [pc, #64]	; (8000c00 <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d207      	bcs.n	8000bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bcc:	f004 fb2e 	bl	800522c <__errno>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	220c      	movs	r2, #12
 8000bd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	e009      	b.n	8000bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000be2:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <_sbrk+0x64>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	4a05      	ldr	r2, [pc, #20]	; (8000c00 <_sbrk+0x64>)
 8000bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bee:	68fb      	ldr	r3, [r7, #12]
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3718      	adds	r7, #24
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20020000 	.word	0x20020000
 8000bfc:	00000400 	.word	0x00000400
 8000c00:	200000f8 	.word	0x200000f8
 8000c04:	20004a60 	.word	0x20004a60

08000c08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <SystemInit+0x20>)
 8000c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <SystemInit+0x20>)
 8000c14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c30:	480d      	ldr	r0, [pc, #52]	; (8000c68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c32:	490e      	ldr	r1, [pc, #56]	; (8000c6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c34:	4a0e      	ldr	r2, [pc, #56]	; (8000c70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c38:	e002      	b.n	8000c40 <LoopCopyDataInit>

08000c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c3e:	3304      	adds	r3, #4

08000c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c44:	d3f9      	bcc.n	8000c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c46:	4a0b      	ldr	r2, [pc, #44]	; (8000c74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c48:	4c0b      	ldr	r4, [pc, #44]	; (8000c78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c4c:	e001      	b.n	8000c52 <LoopFillZerobss>

08000c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c50:	3204      	adds	r2, #4

08000c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c54:	d3fb      	bcc.n	8000c4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c56:	f7ff ffd7 	bl	8000c08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c5a:	f004 faed 	bl	8005238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c5e:	f7ff fc99 	bl	8000594 <main>
  bx  lr    
 8000c62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c6c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c70:	08005d94 	.word	0x08005d94
  ldr r2, =_sbss
 8000c74:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c78:	20004a60 	.word	0x20004a60

08000c7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c7c:	e7fe      	b.n	8000c7c <ADC_IRQHandler>
	...

08000c80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c84:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <HAL_Init+0x40>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a0d      	ldr	r2, [pc, #52]	; (8000cc0 <HAL_Init+0x40>)
 8000c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c90:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <HAL_Init+0x40>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a0a      	ldr	r2, [pc, #40]	; (8000cc0 <HAL_Init+0x40>)
 8000c96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <HAL_Init+0x40>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a07      	ldr	r2, [pc, #28]	; (8000cc0 <HAL_Init+0x40>)
 8000ca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f000 f90d 	bl	8000ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cae:	200f      	movs	r0, #15
 8000cb0:	f000 f808 	bl	8000cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cb4:	f7ff feda 	bl	8000a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40023c00 	.word	0x40023c00

08000cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <HAL_InitTick+0x54>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <HAL_InitTick+0x58>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f917 	bl	8000f16 <HAL_SYSTICK_Config>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00e      	b.n	8000d10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b0f      	cmp	r3, #15
 8000cf6:	d80a      	bhi.n	8000d0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	f000 f8ed 	bl	8000ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d04:	4a06      	ldr	r2, [pc, #24]	; (8000d20 <HAL_InitTick+0x5c>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e000      	b.n	8000d10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	20000004 	.word	0x20000004

08000d24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_IncTick+0x20>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <HAL_IncTick+0x24>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <HAL_IncTick+0x24>)
 8000d36:	6013      	str	r3, [r2, #0]
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	20000008 	.word	0x20000008
 8000d48:	200000fc 	.word	0x200000fc

08000d4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d50:	4b03      	ldr	r3, [pc, #12]	; (8000d60 <HAL_GetTick+0x14>)
 8000d52:	681b      	ldr	r3, [r3, #0]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	200000fc 	.word	0x200000fc

08000d64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f003 0307 	and.w	r3, r3, #7
 8000d72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d74:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d80:	4013      	ands	r3, r2
 8000d82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d96:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	60d3      	str	r3, [r2, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db0:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	0a1b      	lsrs	r3, r3, #8
 8000db6:	f003 0307 	and.w	r3, r3, #7
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
	...

08000e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e94:	d301      	bcc.n	8000e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e96:	2301      	movs	r3, #1
 8000e98:	e00f      	b.n	8000eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <SysTick_Config+0x40>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea2:	210f      	movs	r1, #15
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea8:	f7ff ff8e 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <SysTick_Config+0x40>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <SysTick_Config+0x40>)
 8000eb4:	2207      	movs	r2, #7
 8000eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	e000e010 	.word	0xe000e010

08000ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff47 	bl	8000d64 <__NVIC_SetPriorityGrouping>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b086      	sub	sp, #24
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	607a      	str	r2, [r7, #4]
 8000eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef0:	f7ff ff5c 	bl	8000dac <__NVIC_GetPriorityGrouping>
 8000ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff ff8e 	bl	8000e1c <NVIC_EncodePriority>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff5d 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffb0 	bl	8000e84 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b089      	sub	sp, #36	; 0x24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
 8000f4a:	e159      	b.n	8001200 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	f040 8148 	bne.w	80011fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f003 0303 	and.w	r3, r3, #3
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d005      	beq.n	8000f82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d130      	bne.n	8000fe4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43db      	mvns	r3, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb8:	2201      	movs	r2, #1
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	091b      	lsrs	r3, r3, #4
 8000fce:	f003 0201 	and.w	r2, r3, #1
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	d017      	beq.n	8001020 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	689a      	ldr	r2, [r3, #8]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0303 	and.w	r3, r3, #3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d123      	bne.n	8001074 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	08da      	lsrs	r2, r3, #3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3208      	adds	r2, #8
 8001034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001038:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	f003 0307 	and.w	r3, r3, #7
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	220f      	movs	r2, #15
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	691a      	ldr	r2, [r3, #16]
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	f003 0307 	and.w	r3, r3, #7
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	08da      	lsrs	r2, r3, #3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	3208      	adds	r2, #8
 800106e:	69b9      	ldr	r1, [r7, #24]
 8001070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	2203      	movs	r2, #3
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4013      	ands	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 0203 	and.w	r2, r3, #3
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	f000 80a2 	beq.w	80011fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b57      	ldr	r3, [pc, #348]	; (8001218 <HAL_GPIO_Init+0x2e8>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a56      	ldr	r2, [pc, #344]	; (8001218 <HAL_GPIO_Init+0x2e8>)
 80010c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b54      	ldr	r3, [pc, #336]	; (8001218 <HAL_GPIO_Init+0x2e8>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010d2:	4a52      	ldr	r2, [pc, #328]	; (800121c <HAL_GPIO_Init+0x2ec>)
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	3302      	adds	r3, #2
 80010da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	f003 0303 	and.w	r3, r3, #3
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	220f      	movs	r2, #15
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a49      	ldr	r2, [pc, #292]	; (8001220 <HAL_GPIO_Init+0x2f0>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d019      	beq.n	8001132 <HAL_GPIO_Init+0x202>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a48      	ldr	r2, [pc, #288]	; (8001224 <HAL_GPIO_Init+0x2f4>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d013      	beq.n	800112e <HAL_GPIO_Init+0x1fe>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a47      	ldr	r2, [pc, #284]	; (8001228 <HAL_GPIO_Init+0x2f8>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d00d      	beq.n	800112a <HAL_GPIO_Init+0x1fa>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a46      	ldr	r2, [pc, #280]	; (800122c <HAL_GPIO_Init+0x2fc>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d007      	beq.n	8001126 <HAL_GPIO_Init+0x1f6>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a45      	ldr	r2, [pc, #276]	; (8001230 <HAL_GPIO_Init+0x300>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d101      	bne.n	8001122 <HAL_GPIO_Init+0x1f2>
 800111e:	2304      	movs	r3, #4
 8001120:	e008      	b.n	8001134 <HAL_GPIO_Init+0x204>
 8001122:	2307      	movs	r3, #7
 8001124:	e006      	b.n	8001134 <HAL_GPIO_Init+0x204>
 8001126:	2303      	movs	r3, #3
 8001128:	e004      	b.n	8001134 <HAL_GPIO_Init+0x204>
 800112a:	2302      	movs	r3, #2
 800112c:	e002      	b.n	8001134 <HAL_GPIO_Init+0x204>
 800112e:	2301      	movs	r3, #1
 8001130:	e000      	b.n	8001134 <HAL_GPIO_Init+0x204>
 8001132:	2300      	movs	r3, #0
 8001134:	69fa      	ldr	r2, [r7, #28]
 8001136:	f002 0203 	and.w	r2, r2, #3
 800113a:	0092      	lsls	r2, r2, #2
 800113c:	4093      	lsls	r3, r2
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001144:	4935      	ldr	r1, [pc, #212]	; (800121c <HAL_GPIO_Init+0x2ec>)
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	089b      	lsrs	r3, r3, #2
 800114a:	3302      	adds	r3, #2
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001152:	4b38      	ldr	r3, [pc, #224]	; (8001234 <HAL_GPIO_Init+0x304>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001176:	4a2f      	ldr	r2, [pc, #188]	; (8001234 <HAL_GPIO_Init+0x304>)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800117c:	4b2d      	ldr	r3, [pc, #180]	; (8001234 <HAL_GPIO_Init+0x304>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011a0:	4a24      	ldr	r2, [pc, #144]	; (8001234 <HAL_GPIO_Init+0x304>)
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011a6:	4b23      	ldr	r3, [pc, #140]	; (8001234 <HAL_GPIO_Init+0x304>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ca:	4a1a      	ldr	r2, [pc, #104]	; (8001234 <HAL_GPIO_Init+0x304>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <HAL_GPIO_Init+0x304>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f4:	4a0f      	ldr	r2, [pc, #60]	; (8001234 <HAL_GPIO_Init+0x304>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3301      	adds	r3, #1
 80011fe:	61fb      	str	r3, [r7, #28]
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	2b0f      	cmp	r3, #15
 8001204:	f67f aea2 	bls.w	8000f4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001208:	bf00      	nop
 800120a:	bf00      	nop
 800120c:	3724      	adds	r7, #36	; 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800
 800121c:	40013800 	.word	0x40013800
 8001220:	40020000 	.word	0x40020000
 8001224:	40020400 	.word	0x40020400
 8001228:	40020800 	.word	0x40020800
 800122c:	40020c00 	.word	0x40020c00
 8001230:	40021000 	.word	0x40021000
 8001234:	40013c00 	.word	0x40013c00

08001238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
 8001244:	4613      	mov	r3, r2
 8001246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001248:	787b      	ldrb	r3, [r7, #1]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124e:	887a      	ldrh	r2, [r7, #2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001254:	e003      	b.n	800125e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	041a      	lsls	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	619a      	str	r2, [r3, #24]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800126a:	b480      	push	{r7}
 800126c:	b085      	sub	sp, #20
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800127c:	887a      	ldrh	r2, [r7, #2]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4013      	ands	r3, r2
 8001282:	041a      	lsls	r2, r3, #16
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	43d9      	mvns	r1, r3
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	400b      	ands	r3, r1
 800128c:	431a      	orrs	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	619a      	str	r2, [r3, #24]
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e267      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d075      	beq.n	80013aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012be:	4b88      	ldr	r3, [pc, #544]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d00c      	beq.n	80012e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ca:	4b85      	ldr	r3, [pc, #532]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	d112      	bne.n	80012fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d6:	4b82      	ldr	r3, [pc, #520]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012e2:	d10b      	bne.n	80012fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e4:	4b7e      	ldr	r3, [pc, #504]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d05b      	beq.n	80013a8 <HAL_RCC_OscConfig+0x108>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d157      	bne.n	80013a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e242      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001304:	d106      	bne.n	8001314 <HAL_RCC_OscConfig+0x74>
 8001306:	4b76      	ldr	r3, [pc, #472]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a75      	ldr	r2, [pc, #468]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e01d      	b.n	8001350 <HAL_RCC_OscConfig+0xb0>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0x98>
 800131e:	4b70      	ldr	r3, [pc, #448]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a6f      	ldr	r2, [pc, #444]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	4b6d      	ldr	r3, [pc, #436]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a6c      	ldr	r2, [pc, #432]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e00b      	b.n	8001350 <HAL_RCC_OscConfig+0xb0>
 8001338:	4b69      	ldr	r3, [pc, #420]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a68      	ldr	r2, [pc, #416]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800133e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4b66      	ldr	r3, [pc, #408]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a65      	ldr	r2, [pc, #404]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800134a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800134e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d013      	beq.n	8001380 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001358:	f7ff fcf8 	bl	8000d4c <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001360:	f7ff fcf4 	bl	8000d4c <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b64      	cmp	r3, #100	; 0x64
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e207      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b5b      	ldr	r3, [pc, #364]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0xc0>
 800137e:	e014      	b.n	80013aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fce4 	bl	8000d4c <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fce0 	bl	8000d4c <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e1f3      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800139a:	4b51      	ldr	r3, [pc, #324]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0xe8>
 80013a6:	e000      	b.n	80013aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d063      	beq.n	800147e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b6:	4b4a      	ldr	r3, [pc, #296]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 030c 	and.w	r3, r3, #12
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00b      	beq.n	80013da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013c2:	4b47      	ldr	r3, [pc, #284]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ca:	2b08      	cmp	r3, #8
 80013cc:	d11c      	bne.n	8001408 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ce:	4b44      	ldr	r3, [pc, #272]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d116      	bne.n	8001408 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013da:	4b41      	ldr	r3, [pc, #260]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d005      	beq.n	80013f2 <HAL_RCC_OscConfig+0x152>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e1c7      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f2:	4b3b      	ldr	r3, [pc, #236]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	4937      	ldr	r1, [pc, #220]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001406:	e03a      	b.n	800147e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d020      	beq.n	8001452 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001410:	4b34      	ldr	r3, [pc, #208]	; (80014e4 <HAL_RCC_OscConfig+0x244>)
 8001412:	2201      	movs	r2, #1
 8001414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001416:	f7ff fc99 	bl	8000d4c <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141e:	f7ff fc95 	bl	8000d4c <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e1a8      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001430:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143c:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	4925      	ldr	r1, [pc, #148]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 800144c:	4313      	orrs	r3, r2
 800144e:	600b      	str	r3, [r1, #0]
 8001450:	e015      	b.n	800147e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001452:	4b24      	ldr	r3, [pc, #144]	; (80014e4 <HAL_RCC_OscConfig+0x244>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fc78 	bl	8000d4c <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001460:	f7ff fc74 	bl	8000d4c <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e187      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001472:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d036      	beq.n	80014f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d016      	beq.n	80014c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_RCC_OscConfig+0x248>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001498:	f7ff fc58 	bl	8000d4c <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a0:	f7ff fc54 	bl	8000d4c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e167      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <HAL_RCC_OscConfig+0x240>)
 80014b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x200>
 80014be:	e01b      	b.n	80014f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <HAL_RCC_OscConfig+0x248>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c6:	f7ff fc41 	bl	8000d4c <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	e00e      	b.n	80014ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ce:	f7ff fc3d 	bl	8000d4c <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d907      	bls.n	80014ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e150      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
 80014e0:	40023800 	.word	0x40023800
 80014e4:	42470000 	.word	0x42470000
 80014e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ec:	4b88      	ldr	r3, [pc, #544]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1ea      	bne.n	80014ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 8097 	beq.w	8001634 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150a:	4b81      	ldr	r3, [pc, #516]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10f      	bne.n	8001536 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b7d      	ldr	r3, [pc, #500]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a7c      	ldr	r2, [pc, #496]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b7a      	ldr	r3, [pc, #488]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001532:	2301      	movs	r3, #1
 8001534:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001536:	4b77      	ldr	r3, [pc, #476]	; (8001714 <HAL_RCC_OscConfig+0x474>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	2b00      	cmp	r3, #0
 8001540:	d118      	bne.n	8001574 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001542:	4b74      	ldr	r3, [pc, #464]	; (8001714 <HAL_RCC_OscConfig+0x474>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a73      	ldr	r2, [pc, #460]	; (8001714 <HAL_RCC_OscConfig+0x474>)
 8001548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800154c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154e:	f7ff fbfd 	bl	8000d4c <HAL_GetTick>
 8001552:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001554:	e008      	b.n	8001568 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001556:	f7ff fbf9 	bl	8000d4c <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e10c      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001568:	4b6a      	ldr	r3, [pc, #424]	; (8001714 <HAL_RCC_OscConfig+0x474>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0f0      	beq.n	8001556 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d106      	bne.n	800158a <HAL_RCC_OscConfig+0x2ea>
 800157c:	4b64      	ldr	r3, [pc, #400]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 800157e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001580:	4a63      	ldr	r2, [pc, #396]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6713      	str	r3, [r2, #112]	; 0x70
 8001588:	e01c      	b.n	80015c4 <HAL_RCC_OscConfig+0x324>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2b05      	cmp	r3, #5
 8001590:	d10c      	bne.n	80015ac <HAL_RCC_OscConfig+0x30c>
 8001592:	4b5f      	ldr	r3, [pc, #380]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001596:	4a5e      	ldr	r2, [pc, #376]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6713      	str	r3, [r2, #112]	; 0x70
 800159e:	4b5c      	ldr	r3, [pc, #368]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	4a5b      	ldr	r2, [pc, #364]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6713      	str	r3, [r2, #112]	; 0x70
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0x324>
 80015ac:	4b58      	ldr	r3, [pc, #352]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b0:	4a57      	ldr	r2, [pc, #348]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6713      	str	r3, [r2, #112]	; 0x70
 80015b8:	4b55      	ldr	r3, [pc, #340]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015bc:	4a54      	ldr	r2, [pc, #336]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015be:	f023 0304 	bic.w	r3, r3, #4
 80015c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d015      	beq.n	80015f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015cc:	f7ff fbbe 	bl	8000d4c <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d2:	e00a      	b.n	80015ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d4:	f7ff fbba 	bl	8000d4c <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e0cb      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ea:	4b49      	ldr	r3, [pc, #292]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0ee      	beq.n	80015d4 <HAL_RCC_OscConfig+0x334>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f8:	f7ff fba8 	bl	8000d4c <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fe:	e00a      	b.n	8001616 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001600:	f7ff fba4 	bl	8000d4c <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	f241 3288 	movw	r2, #5000	; 0x1388
 800160e:	4293      	cmp	r3, r2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e0b5      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001616:	4b3e      	ldr	r3, [pc, #248]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1ee      	bne.n	8001600 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001622:	7dfb      	ldrb	r3, [r7, #23]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d105      	bne.n	8001634 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001628:	4b39      	ldr	r3, [pc, #228]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	4a38      	ldr	r2, [pc, #224]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 800162e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001632:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 80a1 	beq.w	8001780 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163e:	4b34      	ldr	r3, [pc, #208]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
 8001646:	2b08      	cmp	r3, #8
 8001648:	d05c      	beq.n	8001704 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d141      	bne.n	80016d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	4b31      	ldr	r3, [pc, #196]	; (8001718 <HAL_RCC_OscConfig+0x478>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb78 	bl	8000d4c <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fb74 	bl	8000d4c <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e087      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	4b27      	ldr	r3, [pc, #156]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69da      	ldr	r2, [r3, #28]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168c:	019b      	lsls	r3, r3, #6
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001694:	085b      	lsrs	r3, r3, #1
 8001696:	3b01      	subs	r3, #1
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	431a      	orrs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	491b      	ldr	r1, [pc, #108]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a8:	4b1b      	ldr	r3, [pc, #108]	; (8001718 <HAL_RCC_OscConfig+0x478>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ae:	f7ff fb4d 	bl	8000d4c <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b6:	f7ff fb49 	bl	8000d4c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e05c      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0f0      	beq.n	80016b6 <HAL_RCC_OscConfig+0x416>
 80016d4:	e054      	b.n	8001780 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <HAL_RCC_OscConfig+0x478>)
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff fb36 	bl	8000d4c <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e4:	f7ff fb32 	bl	8000d4c <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e045      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_RCC_OscConfig+0x470>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f0      	bne.n	80016e4 <HAL_RCC_OscConfig+0x444>
 8001702:	e03d      	b.n	8001780 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d107      	bne.n	800171c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e038      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
 8001710:	40023800 	.word	0x40023800
 8001714:	40007000 	.word	0x40007000
 8001718:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <HAL_RCC_OscConfig+0x4ec>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d028      	beq.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001734:	429a      	cmp	r2, r3
 8001736:	d121      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001742:	429a      	cmp	r2, r3
 8001744:	d11a      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800174c:	4013      	ands	r3, r2
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001752:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001754:	4293      	cmp	r3, r2
 8001756:	d111      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001762:	085b      	lsrs	r3, r3, #1
 8001764:	3b01      	subs	r3, #1
 8001766:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d107      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001776:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800

08001790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0cc      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017a4:	4b68      	ldr	r3, [pc, #416]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d90c      	bls.n	80017cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b2:	4b65      	ldr	r3, [pc, #404]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ba:	4b63      	ldr	r3, [pc, #396]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e0b8      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d020      	beq.n	800181a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e4:	4b59      	ldr	r3, [pc, #356]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4a58      	ldr	r2, [pc, #352]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d005      	beq.n	8001808 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017fc:	4b53      	ldr	r3, [pc, #332]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	4a52      	ldr	r2, [pc, #328]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001802:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001806:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001808:	4b50      	ldr	r3, [pc, #320]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	494d      	ldr	r1, [pc, #308]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001816:	4313      	orrs	r3, r2
 8001818:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	d044      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d107      	bne.n	800183e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182e:	4b47      	ldr	r3, [pc, #284]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d119      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e07f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b02      	cmp	r3, #2
 8001844:	d003      	beq.n	800184e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800184a:	2b03      	cmp	r3, #3
 800184c:	d107      	bne.n	800185e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800184e:	4b3f      	ldr	r3, [pc, #252]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d109      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e06f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185e:	4b3b      	ldr	r3, [pc, #236]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e067      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186e:	4b37      	ldr	r3, [pc, #220]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f023 0203 	bic.w	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4934      	ldr	r1, [pc, #208]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	4313      	orrs	r3, r2
 800187e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001880:	f7ff fa64 	bl	8000d4c <HAL_GetTick>
 8001884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001886:	e00a      	b.n	800189e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001888:	f7ff fa60 	bl	8000d4c <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	f241 3288 	movw	r2, #5000	; 0x1388
 8001896:	4293      	cmp	r3, r2
 8001898:	d901      	bls.n	800189e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e04f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189e:	4b2b      	ldr	r3, [pc, #172]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 020c 	and.w	r2, r3, #12
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d1eb      	bne.n	8001888 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018b0:	4b25      	ldr	r3, [pc, #148]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d20c      	bcs.n	80018d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018be:	4b22      	ldr	r3, [pc, #136]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c6:	4b20      	ldr	r3, [pc, #128]	; (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d001      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e032      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d008      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018e4:	4b19      	ldr	r3, [pc, #100]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	4916      	ldr	r1, [pc, #88]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d009      	beq.n	8001916 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001902:	4b12      	ldr	r3, [pc, #72]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	490e      	ldr	r1, [pc, #56]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	4313      	orrs	r3, r2
 8001914:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001916:	f000 f821 	bl	800195c <HAL_RCC_GetSysClockFreq>
 800191a:	4602      	mov	r2, r0
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	490a      	ldr	r1, [pc, #40]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 8001928:	5ccb      	ldrb	r3, [r1, r3]
 800192a:	fa22 f303 	lsr.w	r3, r2, r3
 800192e:	4a09      	ldr	r2, [pc, #36]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <HAL_RCC_ClockConfig+0x1c8>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff f9c4 	bl	8000cc4 <HAL_InitTick>

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023c00 	.word	0x40023c00
 800194c:	40023800 	.word	0x40023800
 8001950:	08005d38 	.word	0x08005d38
 8001954:	20000000 	.word	0x20000000
 8001958:	20000004 	.word	0x20000004

0800195c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800195c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001960:	b094      	sub	sp, #80	; 0x50
 8001962:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	647b      	str	r3, [r7, #68]	; 0x44
 8001968:	2300      	movs	r3, #0
 800196a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800196c:	2300      	movs	r3, #0
 800196e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001970:	2300      	movs	r3, #0
 8001972:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001974:	4b79      	ldr	r3, [pc, #484]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b08      	cmp	r3, #8
 800197e:	d00d      	beq.n	800199c <HAL_RCC_GetSysClockFreq+0x40>
 8001980:	2b08      	cmp	r3, #8
 8001982:	f200 80e1 	bhi.w	8001b48 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001986:	2b00      	cmp	r3, #0
 8001988:	d002      	beq.n	8001990 <HAL_RCC_GetSysClockFreq+0x34>
 800198a:	2b04      	cmp	r3, #4
 800198c:	d003      	beq.n	8001996 <HAL_RCC_GetSysClockFreq+0x3a>
 800198e:	e0db      	b.n	8001b48 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001990:	4b73      	ldr	r3, [pc, #460]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001992:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001994:	e0db      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001996:	4b73      	ldr	r3, [pc, #460]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x208>)
 8001998:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800199a:	e0d8      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800199c:	4b6f      	ldr	r3, [pc, #444]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019a6:	4b6d      	ldr	r3, [pc, #436]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d063      	beq.n	8001a7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019b2:	4b6a      	ldr	r3, [pc, #424]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	099b      	lsrs	r3, r3, #6
 80019b8:	2200      	movs	r2, #0
 80019ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80019bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019c4:	633b      	str	r3, [r7, #48]	; 0x30
 80019c6:	2300      	movs	r3, #0
 80019c8:	637b      	str	r3, [r7, #52]	; 0x34
 80019ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019ce:	4622      	mov	r2, r4
 80019d0:	462b      	mov	r3, r5
 80019d2:	f04f 0000 	mov.w	r0, #0
 80019d6:	f04f 0100 	mov.w	r1, #0
 80019da:	0159      	lsls	r1, r3, #5
 80019dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019e0:	0150      	lsls	r0, r2, #5
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4621      	mov	r1, r4
 80019e8:	1a51      	subs	r1, r2, r1
 80019ea:	6139      	str	r1, [r7, #16]
 80019ec:	4629      	mov	r1, r5
 80019ee:	eb63 0301 	sbc.w	r3, r3, r1
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a00:	4659      	mov	r1, fp
 8001a02:	018b      	lsls	r3, r1, #6
 8001a04:	4651      	mov	r1, sl
 8001a06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a0a:	4651      	mov	r1, sl
 8001a0c:	018a      	lsls	r2, r1, #6
 8001a0e:	4651      	mov	r1, sl
 8001a10:	ebb2 0801 	subs.w	r8, r2, r1
 8001a14:	4659      	mov	r1, fp
 8001a16:	eb63 0901 	sbc.w	r9, r3, r1
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a2e:	4690      	mov	r8, r2
 8001a30:	4699      	mov	r9, r3
 8001a32:	4623      	mov	r3, r4
 8001a34:	eb18 0303 	adds.w	r3, r8, r3
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	eb49 0303 	adc.w	r3, r9, r3
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a4e:	4629      	mov	r1, r5
 8001a50:	024b      	lsls	r3, r1, #9
 8001a52:	4621      	mov	r1, r4
 8001a54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a58:	4621      	mov	r1, r4
 8001a5a:	024a      	lsls	r2, r1, #9
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a62:	2200      	movs	r2, #0
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a6c:	f7fe fc10 	bl	8000290 <__aeabi_uldivmod>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4613      	mov	r3, r2
 8001a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a78:	e058      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a7a:	4b38      	ldr	r3, [pc, #224]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	099b      	lsrs	r3, r3, #6
 8001a80:	2200      	movs	r2, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	4611      	mov	r1, r2
 8001a86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a8a:	623b      	str	r3, [r7, #32]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a94:	4642      	mov	r2, r8
 8001a96:	464b      	mov	r3, r9
 8001a98:	f04f 0000 	mov.w	r0, #0
 8001a9c:	f04f 0100 	mov.w	r1, #0
 8001aa0:	0159      	lsls	r1, r3, #5
 8001aa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aa6:	0150      	lsls	r0, r2, #5
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4641      	mov	r1, r8
 8001aae:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ab2:	4649      	mov	r1, r9
 8001ab4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ac4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ac8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001acc:	ebb2 040a 	subs.w	r4, r2, sl
 8001ad0:	eb63 050b 	sbc.w	r5, r3, fp
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	00eb      	lsls	r3, r5, #3
 8001ade:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ae2:	00e2      	lsls	r2, r4, #3
 8001ae4:	4614      	mov	r4, r2
 8001ae6:	461d      	mov	r5, r3
 8001ae8:	4643      	mov	r3, r8
 8001aea:	18e3      	adds	r3, r4, r3
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	464b      	mov	r3, r9
 8001af0:	eb45 0303 	adc.w	r3, r5, r3
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b02:	4629      	mov	r1, r5
 8001b04:	028b      	lsls	r3, r1, #10
 8001b06:	4621      	mov	r1, r4
 8001b08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b0c:	4621      	mov	r1, r4
 8001b0e:	028a      	lsls	r2, r1, #10
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b16:	2200      	movs	r2, #0
 8001b18:	61bb      	str	r3, [r7, #24]
 8001b1a:	61fa      	str	r2, [r7, #28]
 8001b1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b20:	f7fe fbb6 	bl	8000290 <__aeabi_uldivmod>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4613      	mov	r3, r2
 8001b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	0c1b      	lsrs	r3, r3, #16
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	3301      	adds	r3, #1
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b46:	e002      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3750      	adds	r7, #80	; 0x50
 8001b54:	46bd      	mov	sp, r7
 8001b56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	00f42400 	.word	0x00f42400
 8001b64:	007a1200 	.word	0x007a1200

08001b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b6c:	4b03      	ldr	r3, [pc, #12]	; (8001b7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000000 	.word	0x20000000

08001b80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b84:	f7ff fff0 	bl	8001b68 <HAL_RCC_GetHCLKFreq>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	0a9b      	lsrs	r3, r3, #10
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	4903      	ldr	r1, [pc, #12]	; (8001ba4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b96:	5ccb      	ldrb	r3, [r1, r3]
 8001b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	08005d48 	.word	0x08005d48

08001ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bac:	f7ff ffdc 	bl	8001b68 <HAL_RCC_GetHCLKFreq>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	0b5b      	lsrs	r3, r3, #13
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	4903      	ldr	r1, [pc, #12]	; (8001bcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bbe:	5ccb      	ldrb	r3, [r1, r3]
 8001bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	08005d48 	.word	0x08005d48

08001bd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e03f      	b.n	8001c62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d106      	bne.n	8001bfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7fe ff64 	bl	8000ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2224      	movs	r2, #36	; 0x24
 8001c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68da      	ldr	r2, [r3, #12]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f929 	bl	8001e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	695a      	ldr	r2, [r3, #20]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2220      	movs	r2, #32
 8001c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b08a      	sub	sp, #40	; 0x28
 8001c6e:	af02      	add	r7, sp, #8
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	603b      	str	r3, [r7, #0]
 8001c76:	4613      	mov	r3, r2
 8001c78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b20      	cmp	r3, #32
 8001c88:	d17c      	bne.n	8001d84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d002      	beq.n	8001c96 <HAL_UART_Transmit+0x2c>
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e075      	b.n	8001d86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d101      	bne.n	8001ca8 <HAL_UART_Transmit+0x3e>
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	e06e      	b.n	8001d86 <HAL_UART_Transmit+0x11c>
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2221      	movs	r2, #33	; 0x21
 8001cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cbe:	f7ff f845 	bl	8000d4c <HAL_GetTick>
 8001cc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	88fa      	ldrh	r2, [r7, #6]
 8001cc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	88fa      	ldrh	r2, [r7, #6]
 8001cce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cd8:	d108      	bne.n	8001cec <HAL_UART_Transmit+0x82>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d104      	bne.n	8001cec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	61bb      	str	r3, [r7, #24]
 8001cea:	e003      	b.n	8001cf4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001cfc:	e02a      	b.n	8001d54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2200      	movs	r2, #0
 8001d06:	2180      	movs	r1, #128	; 0x80
 8001d08:	68f8      	ldr	r0, [r7, #12]
 8001d0a:	f000 f840 	bl	8001d8e <UART_WaitOnFlagUntilTimeout>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e036      	b.n	8001d86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10b      	bne.n	8001d36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	3302      	adds	r3, #2
 8001d32:	61bb      	str	r3, [r7, #24]
 8001d34:	e007      	b.n	8001d46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	781a      	ldrb	r2, [r3, #0]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	3301      	adds	r3, #1
 8001d44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1cf      	bne.n	8001cfe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	2200      	movs	r2, #0
 8001d66:	2140      	movs	r1, #64	; 0x40
 8001d68:	68f8      	ldr	r0, [r7, #12]
 8001d6a:	f000 f810 	bl	8001d8e <UART_WaitOnFlagUntilTimeout>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e006      	b.n	8001d86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	e000      	b.n	8001d86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001d84:	2302      	movs	r3, #2
  }
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3720      	adds	r7, #32
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b090      	sub	sp, #64	; 0x40
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	603b      	str	r3, [r7, #0]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d9e:	e050      	b.n	8001e42 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001da0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da6:	d04c      	beq.n	8001e42 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <UART_WaitOnFlagUntilTimeout+0x30>
 8001dae:	f7fe ffcd 	bl	8000d4c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d241      	bcs.n	8001e42 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	330c      	adds	r3, #12
 8001dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc8:	e853 3f00 	ldrex	r3, [r3]
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	330c      	adds	r3, #12
 8001ddc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dde:	637a      	str	r2, [r7, #52]	; 0x34
 8001de0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001de2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001de4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001de6:	e841 2300 	strex	r3, r2, [r1]
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1e5      	bne.n	8001dbe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	3314      	adds	r3, #20
 8001df8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	e853 3f00 	ldrex	r3, [r3]
 8001e00:	613b      	str	r3, [r7, #16]
   return(result);
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	f023 0301 	bic.w	r3, r3, #1
 8001e08:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	3314      	adds	r3, #20
 8001e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e12:	623a      	str	r2, [r7, #32]
 8001e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e16:	69f9      	ldr	r1, [r7, #28]
 8001e18:	6a3a      	ldr	r2, [r7, #32]
 8001e1a:	e841 2300 	strex	r3, r2, [r1]
 8001e1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1e5      	bne.n	8001df2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2220      	movs	r2, #32
 8001e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e00f      	b.n	8001e62 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	bf0c      	ite	eq
 8001e52:	2301      	moveq	r3, #1
 8001e54:	2300      	movne	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d09f      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3740      	adds	r7, #64	; 0x40
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e70:	b0c0      	sub	sp, #256	; 0x100
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e88:	68d9      	ldr	r1, [r3, #12]
 8001e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	ea40 0301 	orr.w	r3, r0, r1
 8001e94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	431a      	orrs	r2, r3
 8001eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001ec4:	f021 010c 	bic.w	r1, r1, #12
 8001ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001ed2:	430b      	orrs	r3, r1
 8001ed4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ee6:	6999      	ldr	r1, [r3, #24]
 8001ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	ea40 0301 	orr.w	r3, r0, r1
 8001ef2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4b8f      	ldr	r3, [pc, #572]	; (8002138 <UART_SetConfig+0x2cc>)
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d005      	beq.n	8001f0c <UART_SetConfig+0xa0>
 8001f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	4b8d      	ldr	r3, [pc, #564]	; (800213c <UART_SetConfig+0x2d0>)
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d104      	bne.n	8001f16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f0c:	f7ff fe4c 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8001f10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001f14:	e003      	b.n	8001f1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f16:	f7ff fe33 	bl	8001b80 <HAL_RCC_GetPCLK1Freq>
 8001f1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f28:	f040 810c 	bne.w	8002144 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f30:	2200      	movs	r2, #0
 8001f32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001f36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001f3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001f3e:	4622      	mov	r2, r4
 8001f40:	462b      	mov	r3, r5
 8001f42:	1891      	adds	r1, r2, r2
 8001f44:	65b9      	str	r1, [r7, #88]	; 0x58
 8001f46:	415b      	adcs	r3, r3
 8001f48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f4e:	4621      	mov	r1, r4
 8001f50:	eb12 0801 	adds.w	r8, r2, r1
 8001f54:	4629      	mov	r1, r5
 8001f56:	eb43 0901 	adc.w	r9, r3, r1
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	f04f 0300 	mov.w	r3, #0
 8001f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f6e:	4690      	mov	r8, r2
 8001f70:	4699      	mov	r9, r3
 8001f72:	4623      	mov	r3, r4
 8001f74:	eb18 0303 	adds.w	r3, r8, r3
 8001f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001f7c:	462b      	mov	r3, r5
 8001f7e:	eb49 0303 	adc.w	r3, r9, r3
 8001f82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001f92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001f96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	18db      	adds	r3, r3, r3
 8001f9e:	653b      	str	r3, [r7, #80]	; 0x50
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	eb42 0303 	adc.w	r3, r2, r3
 8001fa6:	657b      	str	r3, [r7, #84]	; 0x54
 8001fa8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001fac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001fb0:	f7fe f96e 	bl	8000290 <__aeabi_uldivmod>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	4b61      	ldr	r3, [pc, #388]	; (8002140 <UART_SetConfig+0x2d4>)
 8001fba:	fba3 2302 	umull	r2, r3, r3, r2
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	011c      	lsls	r4, r3, #4
 8001fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001fcc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001fd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001fd4:	4642      	mov	r2, r8
 8001fd6:	464b      	mov	r3, r9
 8001fd8:	1891      	adds	r1, r2, r2
 8001fda:	64b9      	str	r1, [r7, #72]	; 0x48
 8001fdc:	415b      	adcs	r3, r3
 8001fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001fe0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001fe4:	4641      	mov	r1, r8
 8001fe6:	eb12 0a01 	adds.w	sl, r2, r1
 8001fea:	4649      	mov	r1, r9
 8001fec:	eb43 0b01 	adc.w	fp, r3, r1
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001ffc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002000:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002004:	4692      	mov	sl, r2
 8002006:	469b      	mov	fp, r3
 8002008:	4643      	mov	r3, r8
 800200a:	eb1a 0303 	adds.w	r3, sl, r3
 800200e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002012:	464b      	mov	r3, r9
 8002014:	eb4b 0303 	adc.w	r3, fp, r3
 8002018:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800201c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002028:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800202c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002030:	460b      	mov	r3, r1
 8002032:	18db      	adds	r3, r3, r3
 8002034:	643b      	str	r3, [r7, #64]	; 0x40
 8002036:	4613      	mov	r3, r2
 8002038:	eb42 0303 	adc.w	r3, r2, r3
 800203c:	647b      	str	r3, [r7, #68]	; 0x44
 800203e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002042:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002046:	f7fe f923 	bl	8000290 <__aeabi_uldivmod>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4611      	mov	r1, r2
 8002050:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <UART_SetConfig+0x2d4>)
 8002052:	fba3 2301 	umull	r2, r3, r3, r1
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	2264      	movs	r2, #100	; 0x64
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	1acb      	subs	r3, r1, r3
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002066:	4b36      	ldr	r3, [pc, #216]	; (8002140 <UART_SetConfig+0x2d4>)
 8002068:	fba3 2302 	umull	r2, r3, r3, r2
 800206c:	095b      	lsrs	r3, r3, #5
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002074:	441c      	add	r4, r3
 8002076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800207a:	2200      	movs	r2, #0
 800207c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002080:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002084:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002088:	4642      	mov	r2, r8
 800208a:	464b      	mov	r3, r9
 800208c:	1891      	adds	r1, r2, r2
 800208e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002090:	415b      	adcs	r3, r3
 8002092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002098:	4641      	mov	r1, r8
 800209a:	1851      	adds	r1, r2, r1
 800209c:	6339      	str	r1, [r7, #48]	; 0x30
 800209e:	4649      	mov	r1, r9
 80020a0:	414b      	adcs	r3, r1
 80020a2:	637b      	str	r3, [r7, #52]	; 0x34
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80020b0:	4659      	mov	r1, fp
 80020b2:	00cb      	lsls	r3, r1, #3
 80020b4:	4651      	mov	r1, sl
 80020b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020ba:	4651      	mov	r1, sl
 80020bc:	00ca      	lsls	r2, r1, #3
 80020be:	4610      	mov	r0, r2
 80020c0:	4619      	mov	r1, r3
 80020c2:	4603      	mov	r3, r0
 80020c4:	4642      	mov	r2, r8
 80020c6:	189b      	adds	r3, r3, r2
 80020c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80020cc:	464b      	mov	r3, r9
 80020ce:	460a      	mov	r2, r1
 80020d0:	eb42 0303 	adc.w	r3, r2, r3
 80020d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80020d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80020e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80020e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80020ec:	460b      	mov	r3, r1
 80020ee:	18db      	adds	r3, r3, r3
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80020f2:	4613      	mov	r3, r2
 80020f4:	eb42 0303 	adc.w	r3, r2, r3
 80020f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002102:	f7fe f8c5 	bl	8000290 <__aeabi_uldivmod>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4b0d      	ldr	r3, [pc, #52]	; (8002140 <UART_SetConfig+0x2d4>)
 800210c:	fba3 1302 	umull	r1, r3, r3, r2
 8002110:	095b      	lsrs	r3, r3, #5
 8002112:	2164      	movs	r1, #100	; 0x64
 8002114:	fb01 f303 	mul.w	r3, r1, r3
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	3332      	adds	r3, #50	; 0x32
 800211e:	4a08      	ldr	r2, [pc, #32]	; (8002140 <UART_SetConfig+0x2d4>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	095b      	lsrs	r3, r3, #5
 8002126:	f003 0207 	and.w	r2, r3, #7
 800212a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4422      	add	r2, r4
 8002132:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002134:	e105      	b.n	8002342 <UART_SetConfig+0x4d6>
 8002136:	bf00      	nop
 8002138:	40011000 	.word	0x40011000
 800213c:	40011400 	.word	0x40011400
 8002140:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002148:	2200      	movs	r2, #0
 800214a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800214e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002152:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002156:	4642      	mov	r2, r8
 8002158:	464b      	mov	r3, r9
 800215a:	1891      	adds	r1, r2, r2
 800215c:	6239      	str	r1, [r7, #32]
 800215e:	415b      	adcs	r3, r3
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
 8002162:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002166:	4641      	mov	r1, r8
 8002168:	1854      	adds	r4, r2, r1
 800216a:	4649      	mov	r1, r9
 800216c:	eb43 0501 	adc.w	r5, r3, r1
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	f04f 0300 	mov.w	r3, #0
 8002178:	00eb      	lsls	r3, r5, #3
 800217a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800217e:	00e2      	lsls	r2, r4, #3
 8002180:	4614      	mov	r4, r2
 8002182:	461d      	mov	r5, r3
 8002184:	4643      	mov	r3, r8
 8002186:	18e3      	adds	r3, r4, r3
 8002188:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800218c:	464b      	mov	r3, r9
 800218e:	eb45 0303 	adc.w	r3, r5, r3
 8002192:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80021a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80021b2:	4629      	mov	r1, r5
 80021b4:	008b      	lsls	r3, r1, #2
 80021b6:	4621      	mov	r1, r4
 80021b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021bc:	4621      	mov	r1, r4
 80021be:	008a      	lsls	r2, r1, #2
 80021c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80021c4:	f7fe f864 	bl	8000290 <__aeabi_uldivmod>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4b60      	ldr	r3, [pc, #384]	; (8002350 <UART_SetConfig+0x4e4>)
 80021ce:	fba3 2302 	umull	r2, r3, r3, r2
 80021d2:	095b      	lsrs	r3, r3, #5
 80021d4:	011c      	lsls	r4, r3, #4
 80021d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021da:	2200      	movs	r2, #0
 80021dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80021e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80021e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80021e8:	4642      	mov	r2, r8
 80021ea:	464b      	mov	r3, r9
 80021ec:	1891      	adds	r1, r2, r2
 80021ee:	61b9      	str	r1, [r7, #24]
 80021f0:	415b      	adcs	r3, r3
 80021f2:	61fb      	str	r3, [r7, #28]
 80021f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021f8:	4641      	mov	r1, r8
 80021fa:	1851      	adds	r1, r2, r1
 80021fc:	6139      	str	r1, [r7, #16]
 80021fe:	4649      	mov	r1, r9
 8002200:	414b      	adcs	r3, r1
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002210:	4659      	mov	r1, fp
 8002212:	00cb      	lsls	r3, r1, #3
 8002214:	4651      	mov	r1, sl
 8002216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800221a:	4651      	mov	r1, sl
 800221c:	00ca      	lsls	r2, r1, #3
 800221e:	4610      	mov	r0, r2
 8002220:	4619      	mov	r1, r3
 8002222:	4603      	mov	r3, r0
 8002224:	4642      	mov	r2, r8
 8002226:	189b      	adds	r3, r3, r2
 8002228:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800222c:	464b      	mov	r3, r9
 800222e:	460a      	mov	r2, r1
 8002230:	eb42 0303 	adc.w	r3, r2, r3
 8002234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	67bb      	str	r3, [r7, #120]	; 0x78
 8002242:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002250:	4649      	mov	r1, r9
 8002252:	008b      	lsls	r3, r1, #2
 8002254:	4641      	mov	r1, r8
 8002256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800225a:	4641      	mov	r1, r8
 800225c:	008a      	lsls	r2, r1, #2
 800225e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002262:	f7fe f815 	bl	8000290 <__aeabi_uldivmod>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4b39      	ldr	r3, [pc, #228]	; (8002350 <UART_SetConfig+0x4e4>)
 800226c:	fba3 1302 	umull	r1, r3, r3, r2
 8002270:	095b      	lsrs	r3, r3, #5
 8002272:	2164      	movs	r1, #100	; 0x64
 8002274:	fb01 f303 	mul.w	r3, r1, r3
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	3332      	adds	r3, #50	; 0x32
 800227e:	4a34      	ldr	r2, [pc, #208]	; (8002350 <UART_SetConfig+0x4e4>)
 8002280:	fba2 2303 	umull	r2, r3, r2, r3
 8002284:	095b      	lsrs	r3, r3, #5
 8002286:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800228a:	441c      	add	r4, r3
 800228c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002290:	2200      	movs	r2, #0
 8002292:	673b      	str	r3, [r7, #112]	; 0x70
 8002294:	677a      	str	r2, [r7, #116]	; 0x74
 8002296:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800229a:	4642      	mov	r2, r8
 800229c:	464b      	mov	r3, r9
 800229e:	1891      	adds	r1, r2, r2
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	415b      	adcs	r3, r3
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022aa:	4641      	mov	r1, r8
 80022ac:	1851      	adds	r1, r2, r1
 80022ae:	6039      	str	r1, [r7, #0]
 80022b0:	4649      	mov	r1, r9
 80022b2:	414b      	adcs	r3, r1
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	f04f 0300 	mov.w	r3, #0
 80022be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80022c2:	4659      	mov	r1, fp
 80022c4:	00cb      	lsls	r3, r1, #3
 80022c6:	4651      	mov	r1, sl
 80022c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022cc:	4651      	mov	r1, sl
 80022ce:	00ca      	lsls	r2, r1, #3
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	4603      	mov	r3, r0
 80022d6:	4642      	mov	r2, r8
 80022d8:	189b      	adds	r3, r3, r2
 80022da:	66bb      	str	r3, [r7, #104]	; 0x68
 80022dc:	464b      	mov	r3, r9
 80022de:	460a      	mov	r2, r1
 80022e0:	eb42 0303 	adc.w	r3, r2, r3
 80022e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80022e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	663b      	str	r3, [r7, #96]	; 0x60
 80022f0:	667a      	str	r2, [r7, #100]	; 0x64
 80022f2:	f04f 0200 	mov.w	r2, #0
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80022fe:	4649      	mov	r1, r9
 8002300:	008b      	lsls	r3, r1, #2
 8002302:	4641      	mov	r1, r8
 8002304:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002308:	4641      	mov	r1, r8
 800230a:	008a      	lsls	r2, r1, #2
 800230c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002310:	f7fd ffbe 	bl	8000290 <__aeabi_uldivmod>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <UART_SetConfig+0x4e4>)
 800231a:	fba3 1302 	umull	r1, r3, r3, r2
 800231e:	095b      	lsrs	r3, r3, #5
 8002320:	2164      	movs	r1, #100	; 0x64
 8002322:	fb01 f303 	mul.w	r3, r1, r3
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	3332      	adds	r3, #50	; 0x32
 800232c:	4a08      	ldr	r2, [pc, #32]	; (8002350 <UART_SetConfig+0x4e4>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	f003 020f 	and.w	r2, r3, #15
 8002338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4422      	add	r2, r4
 8002340:	609a      	str	r2, [r3, #8]
}
 8002342:	bf00      	nop
 8002344:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002348:	46bd      	mov	sp, r7
 800234a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800234e:	bf00      	nop
 8002350:	51eb851f 	.word	0x51eb851f

08002354 <__NVIC_SetPriority>:
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	2b00      	cmp	r3, #0
 8002366:	db0a      	blt.n	800237e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	b2da      	uxtb	r2, r3
 800236c:	490c      	ldr	r1, [pc, #48]	; (80023a0 <__NVIC_SetPriority+0x4c>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	0112      	lsls	r2, r2, #4
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	440b      	add	r3, r1
 8002378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800237c:	e00a      	b.n	8002394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4908      	ldr	r1, [pc, #32]	; (80023a4 <__NVIC_SetPriority+0x50>)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	3b04      	subs	r3, #4
 800238c:	0112      	lsls	r2, r2, #4
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	440b      	add	r3, r1
 8002392:	761a      	strb	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000e100 	.word	0xe000e100
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80023ac:	2100      	movs	r1, #0
 80023ae:	f06f 0004 	mvn.w	r0, #4
 80023b2:	f7ff ffcf 	bl	8002354 <__NVIC_SetPriority>
#endif
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023c2:	f3ef 8305 	mrs	r3, IPSR
 80023c6:	603b      	str	r3, [r7, #0]
  return(result);
 80023c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80023ce:	f06f 0305 	mvn.w	r3, #5
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	e00c      	b.n	80023f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <osKernelInitialize+0x44>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d105      	bne.n	80023ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80023de:	4b08      	ldr	r3, [pc, #32]	; (8002400 <osKernelInitialize+0x44>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	607b      	str	r3, [r7, #4]
 80023e8:	e002      	b.n	80023f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
 80023ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80023f0:	687b      	ldr	r3, [r7, #4]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000100 	.word	0x20000100

08002404 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800240a:	f3ef 8305 	mrs	r3, IPSR
 800240e:	603b      	str	r3, [r7, #0]
  return(result);
 8002410:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <osKernelStart+0x1a>
    stat = osErrorISR;
 8002416:	f06f 0305 	mvn.w	r3, #5
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	e010      	b.n	8002440 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <osKernelStart+0x48>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d109      	bne.n	800243a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002426:	f7ff ffbf 	bl	80023a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <osKernelStart+0x48>)
 800242c:	2202      	movs	r2, #2
 800242e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002430:	f001 fa50 	bl	80038d4 <vTaskStartScheduler>
      stat = osOK;
 8002434:	2300      	movs	r3, #0
 8002436:	607b      	str	r3, [r7, #4]
 8002438:	e002      	b.n	8002440 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002440:	687b      	ldr	r3, [r7, #4]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000100 	.word	0x20000100

08002450 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b08e      	sub	sp, #56	; 0x38
 8002454:	af04      	add	r7, sp, #16
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002460:	f3ef 8305 	mrs	r3, IPSR
 8002464:	617b      	str	r3, [r7, #20]
  return(result);
 8002466:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002468:	2b00      	cmp	r3, #0
 800246a:	d17e      	bne.n	800256a <osThreadNew+0x11a>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d07b      	beq.n	800256a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002476:	2318      	movs	r3, #24
 8002478:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800247e:	f04f 33ff 	mov.w	r3, #4294967295
 8002482:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d045      	beq.n	8002516 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d002      	beq.n	8002498 <osThreadNew+0x48>
        name = attr->name;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d002      	beq.n	80024a6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <osThreadNew+0x6e>
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	2b38      	cmp	r3, #56	; 0x38
 80024b0:	d805      	bhi.n	80024be <osThreadNew+0x6e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <osThreadNew+0x72>
        return (NULL);
 80024be:	2300      	movs	r3, #0
 80024c0:	e054      	b.n	800256c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	089b      	lsrs	r3, r3, #2
 80024d0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00e      	beq.n	80024f8 <osThreadNew+0xa8>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b5b      	cmp	r3, #91	; 0x5b
 80024e0:	d90a      	bls.n	80024f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d006      	beq.n	80024f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <osThreadNew+0xa8>
        mem = 1;
 80024f2:	2301      	movs	r3, #1
 80024f4:	61bb      	str	r3, [r7, #24]
 80024f6:	e010      	b.n	800251a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10c      	bne.n	800251a <osThreadNew+0xca>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d108      	bne.n	800251a <osThreadNew+0xca>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d104      	bne.n	800251a <osThreadNew+0xca>
          mem = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	61bb      	str	r3, [r7, #24]
 8002514:	e001      	b.n	800251a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d110      	bne.n	8002542 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002528:	9202      	str	r2, [sp, #8]
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	6a3a      	ldr	r2, [r7, #32]
 8002534:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 fff6 	bl	8003528 <xTaskCreateStatic>
 800253c:	4603      	mov	r3, r0
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	e013      	b.n	800256a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d110      	bne.n	800256a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002548:	6a3b      	ldr	r3, [r7, #32]
 800254a:	b29a      	uxth	r2, r3
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f001 f841 	bl	80035e2 <xTaskCreate>
 8002560:	4603      	mov	r3, r0
 8002562:	2b01      	cmp	r3, #1
 8002564:	d001      	beq.n	800256a <osThreadNew+0x11a>
            hTask = NULL;
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800256a:	693b      	ldr	r3, [r7, #16]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3728      	adds	r7, #40	; 0x28
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800257c:	f3ef 8305 	mrs	r3, IPSR
 8002580:	60bb      	str	r3, [r7, #8]
  return(result);
 8002582:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002584:	2b00      	cmp	r3, #0
 8002586:	d003      	beq.n	8002590 <osDelay+0x1c>
    stat = osErrorISR;
 8002588:	f06f 0305 	mvn.w	r3, #5
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	e007      	b.n	80025a0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002590:	2300      	movs	r3, #0
 8002592:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f001 f966 	bl	800386c <vTaskDelay>
    }
  }

  return (stat);
 80025a0:	68fb      	ldr	r3, [r7, #12]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b08a      	sub	sp, #40	; 0x28
 80025ae:	af02      	add	r7, sp, #8
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025ba:	f3ef 8305 	mrs	r3, IPSR
 80025be:	613b      	str	r3, [r7, #16]
  return(result);
 80025c0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d15f      	bne.n	8002686 <osMessageQueueNew+0xdc>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d05c      	beq.n	8002686 <osMessageQueueNew+0xdc>
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d059      	beq.n	8002686 <osMessageQueueNew+0xdc>
    mem = -1;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d029      	beq.n	8002632 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d012      	beq.n	800260c <osMessageQueueNew+0x62>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	2b4f      	cmp	r3, #79	; 0x4f
 80025ec:	d90e      	bls.n	800260c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00a      	beq.n	800260c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	695a      	ldr	r2, [r3, #20]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	fb01 f303 	mul.w	r3, r1, r3
 8002602:	429a      	cmp	r2, r3
 8002604:	d302      	bcc.n	800260c <osMessageQueueNew+0x62>
        mem = 1;
 8002606:	2301      	movs	r3, #1
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	e014      	b.n	8002636 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d110      	bne.n	8002636 <osMessageQueueNew+0x8c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10c      	bne.n	8002636 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d104      	bne.n	8002636 <osMessageQueueNew+0x8c>
          mem = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	e001      	b.n	8002636 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d10b      	bne.n	8002654 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	2100      	movs	r1, #0
 8002646:	9100      	str	r1, [sp, #0]
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f000 fa2e 	bl	8002aac <xQueueGenericCreateStatic>
 8002650:	61f8      	str	r0, [r7, #28]
 8002652:	e008      	b.n	8002666 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d105      	bne.n	8002666 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800265a:	2200      	movs	r2, #0
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fa9c 	bl	8002b9c <xQueueGenericCreate>
 8002664:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00c      	beq.n	8002686 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <osMessageQueueNew+0xd0>
        name = attr->name;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	e001      	b.n	800267e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800267e:	6979      	ldr	r1, [r7, #20]
 8002680:	69f8      	ldr	r0, [r7, #28]
 8002682:	f000 fef3 	bl	800346c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002686:	69fb      	ldr	r3, [r7, #28]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3720      	adds	r7, #32
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	603b      	str	r3, [r7, #0]
 800269c:	4613      	mov	r3, r2
 800269e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026a8:	f3ef 8305 	mrs	r3, IPSR
 80026ac:	617b      	str	r3, [r7, #20]
  return(result);
 80026ae:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d028      	beq.n	8002706 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d005      	beq.n	80026c6 <osMessageQueuePut+0x36>
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <osMessageQueuePut+0x36>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80026c6:	f06f 0303 	mvn.w	r3, #3
 80026ca:	61fb      	str	r3, [r7, #28]
 80026cc:	e038      	b.n	8002740 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80026d2:	f107 0210 	add.w	r2, r7, #16
 80026d6:	2300      	movs	r3, #0
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	69b8      	ldr	r0, [r7, #24]
 80026dc:	f000 fbba 	bl	8002e54 <xQueueGenericSendFromISR>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d003      	beq.n	80026ee <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80026e6:	f06f 0302 	mvn.w	r3, #2
 80026ea:	61fb      	str	r3, [r7, #28]
 80026ec:	e028      	b.n	8002740 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d025      	beq.n	8002740 <osMessageQueuePut+0xb0>
 80026f4:	4b15      	ldr	r3, [pc, #84]	; (800274c <osMessageQueuePut+0xbc>)
 80026f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	f3bf 8f4f 	dsb	sy
 8002700:	f3bf 8f6f 	isb	sy
 8002704:	e01c      	b.n	8002740 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d002      	beq.n	8002712 <osMessageQueuePut+0x82>
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d103      	bne.n	800271a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8002712:	f06f 0303 	mvn.w	r3, #3
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	e012      	b.n	8002740 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800271a:	2300      	movs	r3, #0
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	68b9      	ldr	r1, [r7, #8]
 8002720:	69b8      	ldr	r0, [r7, #24]
 8002722:	f000 fa99 	bl	8002c58 <xQueueGenericSend>
 8002726:	4603      	mov	r3, r0
 8002728:	2b01      	cmp	r3, #1
 800272a:	d009      	beq.n	8002740 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d003      	beq.n	800273a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8002732:	f06f 0301 	mvn.w	r3, #1
 8002736:	61fb      	str	r3, [r7, #28]
 8002738:	e002      	b.n	8002740 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800273a:	f06f 0302 	mvn.w	r3, #2
 800273e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002740:	69fb      	ldr	r3, [r7, #28]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3720      	adds	r7, #32
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	e000ed04 	.word	0xe000ed04

08002750 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002766:	f3ef 8305 	mrs	r3, IPSR
 800276a:	617b      	str	r3, [r7, #20]
  return(result);
 800276c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800276e:	2b00      	cmp	r3, #0
 8002770:	d028      	beq.n	80027c4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <osMessageQueueGet+0x34>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <osMessageQueueGet+0x34>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8002784:	f06f 0303 	mvn.w	r3, #3
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	e037      	b.n	80027fc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800278c:	2300      	movs	r3, #0
 800278e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002790:	f107 0310 	add.w	r3, r7, #16
 8002794:	461a      	mov	r2, r3
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	69b8      	ldr	r0, [r7, #24]
 800279a:	f000 fcd7 	bl	800314c <xQueueReceiveFromISR>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d003      	beq.n	80027ac <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80027a4:	f06f 0302 	mvn.w	r3, #2
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	e027      	b.n	80027fc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d024      	beq.n	80027fc <osMessageQueueGet+0xac>
 80027b2:	4b15      	ldr	r3, [pc, #84]	; (8002808 <osMessageQueueGet+0xb8>)
 80027b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	f3bf 8f4f 	dsb	sy
 80027be:	f3bf 8f6f 	isb	sy
 80027c2:	e01b      	b.n	80027fc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d002      	beq.n	80027d0 <osMessageQueueGet+0x80>
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80027d0:	f06f 0303 	mvn.w	r3, #3
 80027d4:	61fb      	str	r3, [r7, #28]
 80027d6:	e011      	b.n	80027fc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	69b8      	ldr	r0, [r7, #24]
 80027de:	f000 fbd5 	bl	8002f8c <xQueueReceive>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d009      	beq.n	80027fc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80027ee:	f06f 0301 	mvn.w	r3, #1
 80027f2:	61fb      	str	r3, [r7, #28]
 80027f4:	e002      	b.n	80027fc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80027f6:	f06f 0302 	mvn.w	r3, #2
 80027fa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80027fc:	69fb      	ldr	r3, [r7, #28]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3720      	adds	r7, #32
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	e000ed04 	.word	0xe000ed04

0800280c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4a07      	ldr	r2, [pc, #28]	; (8002838 <vApplicationGetIdleTaskMemory+0x2c>)
 800281c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	4a06      	ldr	r2, [pc, #24]	; (800283c <vApplicationGetIdleTaskMemory+0x30>)
 8002822:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2280      	movs	r2, #128	; 0x80
 8002828:	601a      	str	r2, [r3, #0]
}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	20000104 	.word	0x20000104
 800283c:	20000160 	.word	0x20000160

08002840 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4a07      	ldr	r2, [pc, #28]	; (800286c <vApplicationGetTimerTaskMemory+0x2c>)
 8002850:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	4a06      	ldr	r2, [pc, #24]	; (8002870 <vApplicationGetTimerTaskMemory+0x30>)
 8002856:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800285e:	601a      	str	r2, [r3, #0]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	20000360 	.word	0x20000360
 8002870:	200003bc 	.word	0x200003bc

08002874 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f103 0208 	add.w	r2, r3, #8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f04f 32ff 	mov.w	r2, #4294967295
 800288c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f103 0208 	add.w	r2, r3, #8
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f103 0208 	add.w	r2, r3, #8
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028ce:	b480      	push	{r7}
 80028d0:	b085      	sub	sp, #20
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
 80028d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	1c5a      	adds	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	601a      	str	r2, [r3, #0]
}
 800290a:	bf00      	nop
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002916:	b480      	push	{r7}
 8002918:	b085      	sub	sp, #20
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292c:	d103      	bne.n	8002936 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e00c      	b.n	8002950 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3308      	adds	r3, #8
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	e002      	b.n	8002944 <vListInsert+0x2e>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	429a      	cmp	r2, r3
 800294e:	d2f6      	bcs.n	800293e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	1c5a      	adds	r2, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	601a      	str	r2, [r3, #0]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6892      	ldr	r2, [r2, #8]
 800299e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6852      	ldr	r2, [r2, #4]
 80029a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d103      	bne.n	80029bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	1e5a      	subs	r2, r3, #1
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10a      	bne.n	8002a06 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f4:	f383 8811 	msr	BASEPRI, r3
 80029f8:	f3bf 8f6f 	isb	sy
 80029fc:	f3bf 8f4f 	dsb	sy
 8002a00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002a02:	bf00      	nop
 8002a04:	e7fe      	b.n	8002a04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a06:	f002 f905 	bl	8004c14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a12:	68f9      	ldr	r1, [r7, #12]
 8002a14:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a16:	fb01 f303 	mul.w	r3, r1, r3
 8002a1a:	441a      	add	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a36:	3b01      	subs	r3, #1
 8002a38:	68f9      	ldr	r1, [r7, #12]
 8002a3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a3c:	fb01 f303 	mul.w	r3, r1, r3
 8002a40:	441a      	add	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	22ff      	movs	r2, #255	; 0xff
 8002a4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	22ff      	movs	r2, #255	; 0xff
 8002a52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d114      	bne.n	8002a86 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d01a      	beq.n	8002a9a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3310      	adds	r3, #16
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f001 f9bd 	bl	8003de8 <xTaskRemoveFromEventList>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d012      	beq.n	8002a9a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a74:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <xQueueGenericReset+0xcc>)
 8002a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	f3bf 8f6f 	isb	sy
 8002a84:	e009      	b.n	8002a9a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3310      	adds	r3, #16
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fef2 	bl	8002874 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	3324      	adds	r3, #36	; 0x24
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff feed 	bl	8002874 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a9a:	f002 f8eb 	bl	8004c74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a9e:	2301      	movs	r3, #1
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	e000ed04 	.word	0xe000ed04

08002aac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08e      	sub	sp, #56	; 0x38
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10a      	bne.n	8002ad6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac4:	f383 8811 	msr	BASEPRI, r3
 8002ac8:	f3bf 8f6f 	isb	sy
 8002acc:	f3bf 8f4f 	dsb	sy
 8002ad0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002ad2:	bf00      	nop
 8002ad4:	e7fe      	b.n	8002ad4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10a      	bne.n	8002af2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae0:	f383 8811 	msr	BASEPRI, r3
 8002ae4:	f3bf 8f6f 	isb	sy
 8002ae8:	f3bf 8f4f 	dsb	sy
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002aee:	bf00      	nop
 8002af0:	e7fe      	b.n	8002af0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d002      	beq.n	8002afe <xQueueGenericCreateStatic+0x52>
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <xQueueGenericCreateStatic+0x56>
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <xQueueGenericCreateStatic+0x58>
 8002b02:	2300      	movs	r3, #0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10a      	bne.n	8002b1e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b0c:	f383 8811 	msr	BASEPRI, r3
 8002b10:	f3bf 8f6f 	isb	sy
 8002b14:	f3bf 8f4f 	dsb	sy
 8002b18:	623b      	str	r3, [r7, #32]
}
 8002b1a:	bf00      	nop
 8002b1c:	e7fe      	b.n	8002b1c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d102      	bne.n	8002b2a <xQueueGenericCreateStatic+0x7e>
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <xQueueGenericCreateStatic+0x82>
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e000      	b.n	8002b30 <xQueueGenericCreateStatic+0x84>
 8002b2e:	2300      	movs	r3, #0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10a      	bne.n	8002b4a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b38:	f383 8811 	msr	BASEPRI, r3
 8002b3c:	f3bf 8f6f 	isb	sy
 8002b40:	f3bf 8f4f 	dsb	sy
 8002b44:	61fb      	str	r3, [r7, #28]
}
 8002b46:	bf00      	nop
 8002b48:	e7fe      	b.n	8002b48 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b4a:	2350      	movs	r3, #80	; 0x50
 8002b4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	2b50      	cmp	r3, #80	; 0x50
 8002b52:	d00a      	beq.n	8002b6a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b58:	f383 8811 	msr	BASEPRI, r3
 8002b5c:	f3bf 8f6f 	isb	sy
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	61bb      	str	r3, [r7, #24]
}
 8002b66:	bf00      	nop
 8002b68:	e7fe      	b.n	8002b68 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002b6a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00d      	beq.n	8002b92 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b7e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	4613      	mov	r3, r2
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 f83f 	bl	8002c10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3730      	adds	r7, #48	; 0x30
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08a      	sub	sp, #40	; 0x28
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10a      	bne.n	8002bc6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	613b      	str	r3, [r7, #16]
}
 8002bc2:	bf00      	nop
 8002bc4:	e7fe      	b.n	8002bc4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	3350      	adds	r3, #80	; 0x50
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f002 f93f 	bl	8004e58 <pvPortMalloc>
 8002bda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d011      	beq.n	8002c06 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	3350      	adds	r3, #80	; 0x50
 8002bea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bf4:	79fa      	ldrb	r2, [r7, #7]
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	68b9      	ldr	r1, [r7, #8]
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f805 	bl	8002c10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c06:	69bb      	ldr	r3, [r7, #24]
	}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3720      	adds	r7, #32
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d103      	bne.n	8002c2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	e002      	b.n	8002c32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c3e:	2101      	movs	r1, #1
 8002c40:	69b8      	ldr	r0, [r7, #24]
 8002c42:	f7ff fecb 	bl	80029dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c4e:	bf00      	nop
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08e      	sub	sp, #56	; 0x38
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
 8002c64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c66:	2300      	movs	r3, #0
 8002c68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10a      	bne.n	8002c8a <xQueueGenericSend+0x32>
	__asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c86:	bf00      	nop
 8002c88:	e7fe      	b.n	8002c88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d103      	bne.n	8002c98 <xQueueGenericSend+0x40>
 8002c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <xQueueGenericSend+0x44>
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <xQueueGenericSend+0x46>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10a      	bne.n	8002cb8 <xQueueGenericSend+0x60>
	__asm volatile
 8002ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca6:	f383 8811 	msr	BASEPRI, r3
 8002caa:	f3bf 8f6f 	isb	sy
 8002cae:	f3bf 8f4f 	dsb	sy
 8002cb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cb4:	bf00      	nop
 8002cb6:	e7fe      	b.n	8002cb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d103      	bne.n	8002cc6 <xQueueGenericSend+0x6e>
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d101      	bne.n	8002cca <xQueueGenericSend+0x72>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <xQueueGenericSend+0x74>
 8002cca:	2300      	movs	r3, #0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10a      	bne.n	8002ce6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd4:	f383 8811 	msr	BASEPRI, r3
 8002cd8:	f3bf 8f6f 	isb	sy
 8002cdc:	f3bf 8f4f 	dsb	sy
 8002ce0:	623b      	str	r3, [r7, #32]
}
 8002ce2:	bf00      	nop
 8002ce4:	e7fe      	b.n	8002ce4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ce6:	f001 fa3d 	bl	8004164 <xTaskGetSchedulerState>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d102      	bne.n	8002cf6 <xQueueGenericSend+0x9e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <xQueueGenericSend+0xa2>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <xQueueGenericSend+0xa4>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10a      	bne.n	8002d16 <xQueueGenericSend+0xbe>
	__asm volatile
 8002d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d04:	f383 8811 	msr	BASEPRI, r3
 8002d08:	f3bf 8f6f 	isb	sy
 8002d0c:	f3bf 8f4f 	dsb	sy
 8002d10:	61fb      	str	r3, [r7, #28]
}
 8002d12:	bf00      	nop
 8002d14:	e7fe      	b.n	8002d14 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d16:	f001 ff7d 	bl	8004c14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d302      	bcc.n	8002d2c <xQueueGenericSend+0xd4>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d129      	bne.n	8002d80 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	68b9      	ldr	r1, [r7, #8]
 8002d30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d32:	f000 fa8b 	bl	800324c <prvCopyDataToQueue>
 8002d36:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d010      	beq.n	8002d62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d42:	3324      	adds	r3, #36	; 0x24
 8002d44:	4618      	mov	r0, r3
 8002d46:	f001 f84f 	bl	8003de8 <xTaskRemoveFromEventList>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d013      	beq.n	8002d78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d50:	4b3f      	ldr	r3, [pc, #252]	; (8002e50 <xQueueGenericSend+0x1f8>)
 8002d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	f3bf 8f4f 	dsb	sy
 8002d5c:	f3bf 8f6f 	isb	sy
 8002d60:	e00a      	b.n	8002d78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d007      	beq.n	8002d78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d68:	4b39      	ldr	r3, [pc, #228]	; (8002e50 <xQueueGenericSend+0x1f8>)
 8002d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	f3bf 8f4f 	dsb	sy
 8002d74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d78:	f001 ff7c 	bl	8004c74 <vPortExitCritical>
				return pdPASS;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e063      	b.n	8002e48 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d103      	bne.n	8002d8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d86:	f001 ff75 	bl	8004c74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	e05c      	b.n	8002e48 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d106      	bne.n	8002da2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d94:	f107 0314 	add.w	r3, r7, #20
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f001 f889 	bl	8003eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002da2:	f001 ff67 	bl	8004c74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002da6:	f000 fdfb 	bl	80039a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002daa:	f001 ff33 	bl	8004c14 <vPortEnterCritical>
 8002dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002db4:	b25b      	sxtb	r3, r3
 8002db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dba:	d103      	bne.n	8002dc4 <xQueueGenericSend+0x16c>
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dca:	b25b      	sxtb	r3, r3
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d103      	bne.n	8002dda <xQueueGenericSend+0x182>
 8002dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dda:	f001 ff4b 	bl	8004c74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002dde:	1d3a      	adds	r2, r7, #4
 8002de0:	f107 0314 	add.w	r3, r7, #20
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f001 f878 	bl	8003edc <xTaskCheckForTimeOut>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d124      	bne.n	8002e3c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002df2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df4:	f000 fb22 	bl	800343c <prvIsQueueFull>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d018      	beq.n	8002e30 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	3310      	adds	r3, #16
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	4611      	mov	r1, r2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f000 ff9e 	bl	8003d48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e0e:	f000 faad 	bl	800336c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e12:	f000 fdd3 	bl	80039bc <xTaskResumeAll>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f47f af7c 	bne.w	8002d16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	; (8002e50 <xQueueGenericSend+0x1f8>)
 8002e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	e772      	b.n	8002d16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e32:	f000 fa9b 	bl	800336c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e36:	f000 fdc1 	bl	80039bc <xTaskResumeAll>
 8002e3a:	e76c      	b.n	8002d16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e3e:	f000 fa95 	bl	800336c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e42:	f000 fdbb 	bl	80039bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3738      	adds	r7, #56	; 0x38
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	e000ed04 	.word	0xe000ed04

08002e54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b090      	sub	sp, #64	; 0x40
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10a      	bne.n	8002e82 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e70:	f383 8811 	msr	BASEPRI, r3
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	f3bf 8f4f 	dsb	sy
 8002e7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e7e:	bf00      	nop
 8002e80:	e7fe      	b.n	8002e80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d103      	bne.n	8002e90 <xQueueGenericSendFromISR+0x3c>
 8002e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <xQueueGenericSendFromISR+0x40>
 8002e90:	2301      	movs	r3, #1
 8002e92:	e000      	b.n	8002e96 <xQueueGenericSendFromISR+0x42>
 8002e94:	2300      	movs	r3, #0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10a      	bne.n	8002eb0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e9e:	f383 8811 	msr	BASEPRI, r3
 8002ea2:	f3bf 8f6f 	isb	sy
 8002ea6:	f3bf 8f4f 	dsb	sy
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002eac:	bf00      	nop
 8002eae:	e7fe      	b.n	8002eae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d103      	bne.n	8002ebe <xQueueGenericSendFromISR+0x6a>
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <xQueueGenericSendFromISR+0x6e>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <xQueueGenericSendFromISR+0x70>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10a      	bne.n	8002ede <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	623b      	str	r3, [r7, #32]
}
 8002eda:	bf00      	nop
 8002edc:	e7fe      	b.n	8002edc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ede:	f001 ff7b 	bl	8004dd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ee2:	f3ef 8211 	mrs	r2, BASEPRI
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	61fa      	str	r2, [r7, #28]
 8002ef8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002efa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002efc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d302      	bcc.n	8002f10 <xQueueGenericSendFromISR+0xbc>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d12f      	bne.n	8002f70 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	68b9      	ldr	r1, [r7, #8]
 8002f24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f26:	f000 f991 	bl	800324c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f2a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f32:	d112      	bne.n	8002f5a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d016      	beq.n	8002f6a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3e:	3324      	adds	r3, #36	; 0x24
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 ff51 	bl	8003de8 <xTaskRemoveFromEventList>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00e      	beq.n	8002f6a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00b      	beq.n	8002f6a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	e007      	b.n	8002f6a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f5a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f5e:	3301      	adds	r3, #1
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	b25a      	sxtb	r2, r3
 8002f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f6e:	e001      	b.n	8002f74 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f76:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f7e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3740      	adds	r7, #64	; 0x40
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08c      	sub	sp, #48	; 0x30
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10a      	bne.n	8002fbc <xQueueReceive+0x30>
	__asm volatile
 8002fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	623b      	str	r3, [r7, #32]
}
 8002fb8:	bf00      	nop
 8002fba:	e7fe      	b.n	8002fba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d103      	bne.n	8002fca <xQueueReceive+0x3e>
 8002fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <xQueueReceive+0x42>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <xQueueReceive+0x44>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10a      	bne.n	8002fea <xQueueReceive+0x5e>
	__asm volatile
 8002fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	61fb      	str	r3, [r7, #28]
}
 8002fe6:	bf00      	nop
 8002fe8:	e7fe      	b.n	8002fe8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fea:	f001 f8bb 	bl	8004164 <xTaskGetSchedulerState>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d102      	bne.n	8002ffa <xQueueReceive+0x6e>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <xQueueReceive+0x72>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <xQueueReceive+0x74>
 8002ffe:	2300      	movs	r3, #0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10a      	bne.n	800301a <xQueueReceive+0x8e>
	__asm volatile
 8003004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003008:	f383 8811 	msr	BASEPRI, r3
 800300c:	f3bf 8f6f 	isb	sy
 8003010:	f3bf 8f4f 	dsb	sy
 8003014:	61bb      	str	r3, [r7, #24]
}
 8003016:	bf00      	nop
 8003018:	e7fe      	b.n	8003018 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800301a:	f001 fdfb 	bl	8004c14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800301e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003022:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	d01f      	beq.n	800306a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800302a:	68b9      	ldr	r1, [r7, #8]
 800302c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800302e:	f000 f977 	bl	8003320 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003034:	1e5a      	subs	r2, r3, #1
 8003036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003038:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800303a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00f      	beq.n	8003062 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003044:	3310      	adds	r3, #16
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fece 	bl	8003de8 <xTaskRemoveFromEventList>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d007      	beq.n	8003062 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003052:	4b3d      	ldr	r3, [pc, #244]	; (8003148 <xQueueReceive+0x1bc>)
 8003054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	f3bf 8f4f 	dsb	sy
 800305e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003062:	f001 fe07 	bl	8004c74 <vPortExitCritical>
				return pdPASS;
 8003066:	2301      	movs	r3, #1
 8003068:	e069      	b.n	800313e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d103      	bne.n	8003078 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003070:	f001 fe00 	bl	8004c74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003074:	2300      	movs	r3, #0
 8003076:	e062      	b.n	800313e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800307e:	f107 0310 	add.w	r3, r7, #16
 8003082:	4618      	mov	r0, r3
 8003084:	f000 ff14 	bl	8003eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003088:	2301      	movs	r3, #1
 800308a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800308c:	f001 fdf2 	bl	8004c74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003090:	f000 fc86 	bl	80039a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003094:	f001 fdbe 	bl	8004c14 <vPortEnterCritical>
 8003098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800309e:	b25b      	sxtb	r3, r3
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a4:	d103      	bne.n	80030ae <xQueueReceive+0x122>
 80030a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030b4:	b25b      	sxtb	r3, r3
 80030b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ba:	d103      	bne.n	80030c4 <xQueueReceive+0x138>
 80030bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030c4:	f001 fdd6 	bl	8004c74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030c8:	1d3a      	adds	r2, r7, #4
 80030ca:	f107 0310 	add.w	r3, r7, #16
 80030ce:	4611      	mov	r1, r2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 ff03 	bl	8003edc <xTaskCheckForTimeOut>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d123      	bne.n	8003124 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030de:	f000 f997 	bl	8003410 <prvIsQueueEmpty>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d017      	beq.n	8003118 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ea:	3324      	adds	r3, #36	; 0x24
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fe29 	bl	8003d48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030f8:	f000 f938 	bl	800336c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030fc:	f000 fc5e 	bl	80039bc <xTaskResumeAll>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d189      	bne.n	800301a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003106:	4b10      	ldr	r3, [pc, #64]	; (8003148 <xQueueReceive+0x1bc>)
 8003108:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	f3bf 8f6f 	isb	sy
 8003116:	e780      	b.n	800301a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003118:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800311a:	f000 f927 	bl	800336c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800311e:	f000 fc4d 	bl	80039bc <xTaskResumeAll>
 8003122:	e77a      	b.n	800301a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003124:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003126:	f000 f921 	bl	800336c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800312a:	f000 fc47 	bl	80039bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800312e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003130:	f000 f96e 	bl	8003410 <prvIsQueueEmpty>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	f43f af6f 	beq.w	800301a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800313c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800313e:	4618      	mov	r0, r3
 8003140:	3730      	adds	r7, #48	; 0x30
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	e000ed04 	.word	0xe000ed04

0800314c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b08e      	sub	sp, #56	; 0x38
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10a      	bne.n	8003178 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8003162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003166:	f383 8811 	msr	BASEPRI, r3
 800316a:	f3bf 8f6f 	isb	sy
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	623b      	str	r3, [r7, #32]
}
 8003174:	bf00      	nop
 8003176:	e7fe      	b.n	8003176 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d103      	bne.n	8003186 <xQueueReceiveFromISR+0x3a>
 800317e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <xQueueReceiveFromISR+0x3e>
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <xQueueReceiveFromISR+0x40>
 800318a:	2300      	movs	r3, #0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10a      	bne.n	80031a6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8003190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003194:	f383 8811 	msr	BASEPRI, r3
 8003198:	f3bf 8f6f 	isb	sy
 800319c:	f3bf 8f4f 	dsb	sy
 80031a0:	61fb      	str	r3, [r7, #28]
}
 80031a2:	bf00      	nop
 80031a4:	e7fe      	b.n	80031a4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031a6:	f001 fe17 	bl	8004dd8 <vPortValidateInterruptPriority>
	__asm volatile
 80031aa:	f3ef 8211 	mrs	r2, BASEPRI
 80031ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b2:	f383 8811 	msr	BASEPRI, r3
 80031b6:	f3bf 8f6f 	isb	sy
 80031ba:	f3bf 8f4f 	dsb	sy
 80031be:	61ba      	str	r2, [r7, #24]
 80031c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80031c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d02f      	beq.n	8003232 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80031d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80031dc:	68b9      	ldr	r1, [r7, #8]
 80031de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031e0:	f000 f89e 	bl	8003320 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80031e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e6:	1e5a      	subs	r2, r3, #1
 80031e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80031ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f4:	d112      	bne.n	800321c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d016      	beq.n	800322c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003200:	3310      	adds	r3, #16
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fdf0 	bl	8003de8 <xTaskRemoveFromEventList>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00e      	beq.n	800322c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00b      	beq.n	800322c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	e007      	b.n	800322c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800321c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003220:	3301      	adds	r3, #1
 8003222:	b2db      	uxtb	r3, r3
 8003224:	b25a      	sxtb	r2, r3
 8003226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800322c:	2301      	movs	r3, #1
 800322e:	637b      	str	r3, [r7, #52]	; 0x34
 8003230:	e001      	b.n	8003236 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8003232:	2300      	movs	r3, #0
 8003234:	637b      	str	r3, [r7, #52]	; 0x34
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003238:	613b      	str	r3, [r7, #16]
	__asm volatile
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	f383 8811 	msr	BASEPRI, r3
}
 8003240:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003244:	4618      	mov	r0, r3
 8003246:	3738      	adds	r7, #56	; 0x38
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003260:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10d      	bne.n	8003286 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d14d      	bne.n	800330e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	4618      	mov	r0, r3
 8003278:	f000 ff92 	bl	80041a0 <xTaskPriorityDisinherit>
 800327c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	e043      	b.n	800330e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d119      	bne.n	80032c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6858      	ldr	r0, [r3, #4]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	461a      	mov	r2, r3
 8003296:	68b9      	ldr	r1, [r7, #8]
 8003298:	f001 fff2 	bl	8005280 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	441a      	add	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d32b      	bcc.n	800330e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	e026      	b.n	800330e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	68d8      	ldr	r0, [r3, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	461a      	mov	r2, r3
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	f001 ffd8 	bl	8005280 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	68da      	ldr	r2, [r3, #12]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	425b      	negs	r3, r3
 80032da:	441a      	add	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d207      	bcs.n	80032fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	425b      	negs	r3, r3
 80032f6:	441a      	add	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d105      	bne.n	800330e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	3b01      	subs	r3, #1
 800330c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003316:	697b      	ldr	r3, [r7, #20]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	d018      	beq.n	8003364 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	441a      	add	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	429a      	cmp	r2, r3
 800334a:	d303      	bcc.n	8003354 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68d9      	ldr	r1, [r3, #12]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	461a      	mov	r2, r3
 800335e:	6838      	ldr	r0, [r7, #0]
 8003360:	f001 ff8e 	bl	8005280 <memcpy>
	}
}
 8003364:	bf00      	nop
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003374:	f001 fc4e 	bl	8004c14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800337e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003380:	e011      	b.n	80033a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	2b00      	cmp	r3, #0
 8003388:	d012      	beq.n	80033b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3324      	adds	r3, #36	; 0x24
 800338e:	4618      	mov	r0, r3
 8003390:	f000 fd2a 	bl	8003de8 <xTaskRemoveFromEventList>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800339a:	f000 fe01 	bl	8003fa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800339e:	7bfb      	ldrb	r3, [r7, #15]
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	dce9      	bgt.n	8003382 <prvUnlockQueue+0x16>
 80033ae:	e000      	b.n	80033b2 <prvUnlockQueue+0x46>
					break;
 80033b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	22ff      	movs	r2, #255	; 0xff
 80033b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80033ba:	f001 fc5b 	bl	8004c74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80033be:	f001 fc29 	bl	8004c14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80033ca:	e011      	b.n	80033f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d012      	beq.n	80033fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3310      	adds	r3, #16
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fd05 	bl	8003de8 <xTaskRemoveFromEventList>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80033e4:	f000 fddc 	bl	8003fa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80033e8:	7bbb      	ldrb	r3, [r7, #14]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80033f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	dce9      	bgt.n	80033cc <prvUnlockQueue+0x60>
 80033f8:	e000      	b.n	80033fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80033fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	22ff      	movs	r2, #255	; 0xff
 8003400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003404:	f001 fc36 	bl	8004c74 <vPortExitCritical>
}
 8003408:	bf00      	nop
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003418:	f001 fbfc 	bl	8004c14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003420:	2b00      	cmp	r3, #0
 8003422:	d102      	bne.n	800342a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003424:	2301      	movs	r3, #1
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	e001      	b.n	800342e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800342e:	f001 fc21 	bl	8004c74 <vPortExitCritical>

	return xReturn;
 8003432:	68fb      	ldr	r3, [r7, #12]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003444:	f001 fbe6 	bl	8004c14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003450:	429a      	cmp	r2, r3
 8003452:	d102      	bne.n	800345a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003454:	2301      	movs	r3, #1
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	e001      	b.n	800345e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800345e:	f001 fc09 	bl	8004c74 <vPortExitCritical>

	return xReturn;
 8003462:	68fb      	ldr	r3, [r7, #12]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	e014      	b.n	80034a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800347c:	4a0f      	ldr	r2, [pc, #60]	; (80034bc <vQueueAddToRegistry+0x50>)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10b      	bne.n	80034a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003488:	490c      	ldr	r1, [pc, #48]	; (80034bc <vQueueAddToRegistry+0x50>)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003492:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <vQueueAddToRegistry+0x50>)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	4413      	add	r3, r2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800349e:	e006      	b.n	80034ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b07      	cmp	r3, #7
 80034aa:	d9e7      	bls.n	800347c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	200007bc 	.word	0x200007bc

080034c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80034d0:	f001 fba0 	bl	8004c14 <vPortEnterCritical>
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034da:	b25b      	sxtb	r3, r3
 80034dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e0:	d103      	bne.n	80034ea <vQueueWaitForMessageRestricted+0x2a>
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034f0:	b25b      	sxtb	r3, r3
 80034f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f6:	d103      	bne.n	8003500 <vQueueWaitForMessageRestricted+0x40>
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003500:	f001 fbb8 	bl	8004c74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003508:	2b00      	cmp	r3, #0
 800350a:	d106      	bne.n	800351a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	3324      	adds	r3, #36	; 0x24
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	68b9      	ldr	r1, [r7, #8]
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fc3b 	bl	8003d90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800351a:	6978      	ldr	r0, [r7, #20]
 800351c:	f7ff ff26 	bl	800336c <prvUnlockQueue>
	}
 8003520:	bf00      	nop
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08e      	sub	sp, #56	; 0x38
 800352c:	af04      	add	r7, sp, #16
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10a      	bne.n	8003552 <xTaskCreateStatic+0x2a>
	__asm volatile
 800353c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003540:	f383 8811 	msr	BASEPRI, r3
 8003544:	f3bf 8f6f 	isb	sy
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	623b      	str	r3, [r7, #32]
}
 800354e:	bf00      	nop
 8003550:	e7fe      	b.n	8003550 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <xTaskCreateStatic+0x46>
	__asm volatile
 8003558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355c:	f383 8811 	msr	BASEPRI, r3
 8003560:	f3bf 8f6f 	isb	sy
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	61fb      	str	r3, [r7, #28]
}
 800356a:	bf00      	nop
 800356c:	e7fe      	b.n	800356c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800356e:	235c      	movs	r3, #92	; 0x5c
 8003570:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	2b5c      	cmp	r3, #92	; 0x5c
 8003576:	d00a      	beq.n	800358e <xTaskCreateStatic+0x66>
	__asm volatile
 8003578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357c:	f383 8811 	msr	BASEPRI, r3
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	f3bf 8f4f 	dsb	sy
 8003588:	61bb      	str	r3, [r7, #24]
}
 800358a:	bf00      	nop
 800358c:	e7fe      	b.n	800358c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800358e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003592:	2b00      	cmp	r3, #0
 8003594:	d01e      	beq.n	80035d4 <xTaskCreateStatic+0xac>
 8003596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01b      	beq.n	80035d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800359c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	2202      	movs	r2, #2
 80035aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035ae:	2300      	movs	r3, #0
 80035b0:	9303      	str	r3, [sp, #12]
 80035b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b4:	9302      	str	r3, [sp, #8]
 80035b6:	f107 0314 	add.w	r3, r7, #20
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 f850 	bl	800366c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035ce:	f000 f8dd 	bl	800378c <prvAddNewTaskToReadyList>
 80035d2:	e001      	b.n	80035d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80035d8:	697b      	ldr	r3, [r7, #20]
	}
 80035da:	4618      	mov	r0, r3
 80035dc:	3728      	adds	r7, #40	; 0x28
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b08c      	sub	sp, #48	; 0x30
 80035e6:	af04      	add	r7, sp, #16
 80035e8:	60f8      	str	r0, [r7, #12]
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	4613      	mov	r3, r2
 80035f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4618      	mov	r0, r3
 80035f8:	f001 fc2e 	bl	8004e58 <pvPortMalloc>
 80035fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00e      	beq.n	8003622 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003604:	205c      	movs	r0, #92	; 0x5c
 8003606:	f001 fc27 	bl	8004e58 <pvPortMalloc>
 800360a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
 8003618:	e005      	b.n	8003626 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800361a:	6978      	ldr	r0, [r7, #20]
 800361c:	f001 fce8 	bl	8004ff0 <vPortFree>
 8003620:	e001      	b.n	8003626 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d017      	beq.n	800365c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003634:	88fa      	ldrh	r2, [r7, #6]
 8003636:	2300      	movs	r3, #0
 8003638:	9303      	str	r3, [sp, #12]
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	9302      	str	r3, [sp, #8]
 800363e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003640:	9301      	str	r3, [sp, #4]
 8003642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 f80e 	bl	800366c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003650:	69f8      	ldr	r0, [r7, #28]
 8003652:	f000 f89b 	bl	800378c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003656:	2301      	movs	r3, #1
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	e002      	b.n	8003662 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800365c:	f04f 33ff 	mov.w	r3, #4294967295
 8003660:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003662:	69bb      	ldr	r3, [r7, #24]
	}
 8003664:	4618      	mov	r0, r3
 8003666:	3720      	adds	r7, #32
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
 8003678:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800367a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	461a      	mov	r2, r3
 8003684:	21a5      	movs	r1, #165	; 0xa5
 8003686:	f001 fe09 	bl	800529c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800368a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003694:	3b01      	subs	r3, #1
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	4413      	add	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	f023 0307 	bic.w	r3, r3, #7
 80036a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	f003 0307 	and.w	r3, r3, #7
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	617b      	str	r3, [r7, #20]
}
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d01f      	beq.n	800370a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036ca:	2300      	movs	r3, #0
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	e012      	b.n	80036f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	4413      	add	r3, r2
 80036d6:	7819      	ldrb	r1, [r3, #0]
 80036d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	4413      	add	r3, r2
 80036de:	3334      	adds	r3, #52	; 0x34
 80036e0:	460a      	mov	r2, r1
 80036e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	4413      	add	r3, r2
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d006      	beq.n	80036fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	3301      	adds	r3, #1
 80036f4:	61fb      	str	r3, [r7, #28]
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	2b0f      	cmp	r3, #15
 80036fa:	d9e9      	bls.n	80036d0 <prvInitialiseNewTask+0x64>
 80036fc:	e000      	b.n	8003700 <prvInitialiseNewTask+0x94>
			{
				break;
 80036fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003708:	e003      	b.n	8003712 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800370a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003714:	2b37      	cmp	r3, #55	; 0x37
 8003716:	d901      	bls.n	800371c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003718:	2337      	movs	r3, #55	; 0x37
 800371a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800371c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003720:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003726:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800372a:	2200      	movs	r2, #0
 800372c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800372e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003730:	3304      	adds	r3, #4
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff f8be 	bl	80028b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373a:	3318      	adds	r3, #24
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff f8b9 	bl	80028b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003746:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800374e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003750:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003756:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375a:	2200      	movs	r2, #0
 800375c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	68f9      	ldr	r1, [r7, #12]
 800376a:	69b8      	ldr	r0, [r7, #24]
 800376c:	f001 f928 	bl	80049c0 <pxPortInitialiseStack>
 8003770:	4602      	mov	r2, r0
 8003772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003774:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800377c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003780:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003782:	bf00      	nop
 8003784:	3720      	adds	r7, #32
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003794:	f001 fa3e 	bl	8004c14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003798:	4b2d      	ldr	r3, [pc, #180]	; (8003850 <prvAddNewTaskToReadyList+0xc4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3301      	adds	r3, #1
 800379e:	4a2c      	ldr	r2, [pc, #176]	; (8003850 <prvAddNewTaskToReadyList+0xc4>)
 80037a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80037a2:	4b2c      	ldr	r3, [pc, #176]	; (8003854 <prvAddNewTaskToReadyList+0xc8>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d109      	bne.n	80037be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80037aa:	4a2a      	ldr	r2, [pc, #168]	; (8003854 <prvAddNewTaskToReadyList+0xc8>)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80037b0:	4b27      	ldr	r3, [pc, #156]	; (8003850 <prvAddNewTaskToReadyList+0xc4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d110      	bne.n	80037da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80037b8:	f000 fc16 	bl	8003fe8 <prvInitialiseTaskLists>
 80037bc:	e00d      	b.n	80037da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80037be:	4b26      	ldr	r3, [pc, #152]	; (8003858 <prvAddNewTaskToReadyList+0xcc>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d109      	bne.n	80037da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037c6:	4b23      	ldr	r3, [pc, #140]	; (8003854 <prvAddNewTaskToReadyList+0xc8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d802      	bhi.n	80037da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80037d4:	4a1f      	ldr	r2, [pc, #124]	; (8003854 <prvAddNewTaskToReadyList+0xc8>)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80037da:	4b20      	ldr	r3, [pc, #128]	; (800385c <prvAddNewTaskToReadyList+0xd0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	3301      	adds	r3, #1
 80037e0:	4a1e      	ldr	r2, [pc, #120]	; (800385c <prvAddNewTaskToReadyList+0xd0>)
 80037e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80037e4:	4b1d      	ldr	r3, [pc, #116]	; (800385c <prvAddNewTaskToReadyList+0xd0>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f0:	4b1b      	ldr	r3, [pc, #108]	; (8003860 <prvAddNewTaskToReadyList+0xd4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d903      	bls.n	8003800 <prvAddNewTaskToReadyList+0x74>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	4a18      	ldr	r2, [pc, #96]	; (8003860 <prvAddNewTaskToReadyList+0xd4>)
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003804:	4613      	mov	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4a15      	ldr	r2, [pc, #84]	; (8003864 <prvAddNewTaskToReadyList+0xd8>)
 800380e:	441a      	add	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3304      	adds	r3, #4
 8003814:	4619      	mov	r1, r3
 8003816:	4610      	mov	r0, r2
 8003818:	f7ff f859 	bl	80028ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800381c:	f001 fa2a 	bl	8004c74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003820:	4b0d      	ldr	r3, [pc, #52]	; (8003858 <prvAddNewTaskToReadyList+0xcc>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00e      	beq.n	8003846 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003828:	4b0a      	ldr	r3, [pc, #40]	; (8003854 <prvAddNewTaskToReadyList+0xc8>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003832:	429a      	cmp	r2, r3
 8003834:	d207      	bcs.n	8003846 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003836:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <prvAddNewTaskToReadyList+0xdc>)
 8003838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	f3bf 8f4f 	dsb	sy
 8003842:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000cd0 	.word	0x20000cd0
 8003854:	200007fc 	.word	0x200007fc
 8003858:	20000cdc 	.word	0x20000cdc
 800385c:	20000cec 	.word	0x20000cec
 8003860:	20000cd8 	.word	0x20000cd8
 8003864:	20000800 	.word	0x20000800
 8003868:	e000ed04 	.word	0xe000ed04

0800386c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003874:	2300      	movs	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d017      	beq.n	80038ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <vTaskDelay+0x60>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <vTaskDelay+0x30>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	60bb      	str	r3, [r7, #8]
}
 8003898:	bf00      	nop
 800389a:	e7fe      	b.n	800389a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800389c:	f000 f880 	bl	80039a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80038a0:	2100      	movs	r1, #0
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fcea 	bl	800427c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80038a8:	f000 f888 	bl	80039bc <xTaskResumeAll>
 80038ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d107      	bne.n	80038c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80038b4:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <vTaskDelay+0x64>)
 80038b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	f3bf 8f4f 	dsb	sy
 80038c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80038c4:	bf00      	nop
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	20000cf8 	.word	0x20000cf8
 80038d0:	e000ed04 	.word	0xe000ed04

080038d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08a      	sub	sp, #40	; 0x28
 80038d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038da:	2300      	movs	r3, #0
 80038dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038e2:	463a      	mov	r2, r7
 80038e4:	1d39      	adds	r1, r7, #4
 80038e6:	f107 0308 	add.w	r3, r7, #8
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe ff8e 	bl	800280c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038f0:	6839      	ldr	r1, [r7, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	9202      	str	r2, [sp, #8]
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	2300      	movs	r3, #0
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	2300      	movs	r3, #0
 8003900:	460a      	mov	r2, r1
 8003902:	4921      	ldr	r1, [pc, #132]	; (8003988 <vTaskStartScheduler+0xb4>)
 8003904:	4821      	ldr	r0, [pc, #132]	; (800398c <vTaskStartScheduler+0xb8>)
 8003906:	f7ff fe0f 	bl	8003528 <xTaskCreateStatic>
 800390a:	4603      	mov	r3, r0
 800390c:	4a20      	ldr	r2, [pc, #128]	; (8003990 <vTaskStartScheduler+0xbc>)
 800390e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003910:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <vTaskStartScheduler+0xbc>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003918:	2301      	movs	r3, #1
 800391a:	617b      	str	r3, [r7, #20]
 800391c:	e001      	b.n	8003922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d102      	bne.n	800392e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003928:	f000 fcfc 	bl	8004324 <xTimerCreateTimerTask>
 800392c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2b01      	cmp	r3, #1
 8003932:	d116      	bne.n	8003962 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003938:	f383 8811 	msr	BASEPRI, r3
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	613b      	str	r3, [r7, #16]
}
 8003946:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003948:	4b12      	ldr	r3, [pc, #72]	; (8003994 <vTaskStartScheduler+0xc0>)
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
 800394e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <vTaskStartScheduler+0xc4>)
 8003952:	2201      	movs	r2, #1
 8003954:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003956:	4b11      	ldr	r3, [pc, #68]	; (800399c <vTaskStartScheduler+0xc8>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800395c:	f001 f8b8 	bl	8004ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003960:	e00e      	b.n	8003980 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003968:	d10a      	bne.n	8003980 <vTaskStartScheduler+0xac>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	60fb      	str	r3, [r7, #12]
}
 800397c:	bf00      	nop
 800397e:	e7fe      	b.n	800397e <vTaskStartScheduler+0xaa>
}
 8003980:	bf00      	nop
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	08005be8 	.word	0x08005be8
 800398c:	08003fb9 	.word	0x08003fb9
 8003990:	20000cf4 	.word	0x20000cf4
 8003994:	20000cf0 	.word	0x20000cf0
 8003998:	20000cdc 	.word	0x20000cdc
 800399c:	20000cd4 	.word	0x20000cd4

080039a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80039a4:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <vTaskSuspendAll+0x18>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	3301      	adds	r3, #1
 80039aa:	4a03      	ldr	r2, [pc, #12]	; (80039b8 <vTaskSuspendAll+0x18>)
 80039ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80039ae:	bf00      	nop
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	20000cf8 	.word	0x20000cf8

080039bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039ca:	4b42      	ldr	r3, [pc, #264]	; (8003ad4 <xTaskResumeAll+0x118>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10a      	bne.n	80039e8 <xTaskResumeAll+0x2c>
	__asm volatile
 80039d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d6:	f383 8811 	msr	BASEPRI, r3
 80039da:	f3bf 8f6f 	isb	sy
 80039de:	f3bf 8f4f 	dsb	sy
 80039e2:	603b      	str	r3, [r7, #0]
}
 80039e4:	bf00      	nop
 80039e6:	e7fe      	b.n	80039e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039e8:	f001 f914 	bl	8004c14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039ec:	4b39      	ldr	r3, [pc, #228]	; (8003ad4 <xTaskResumeAll+0x118>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3b01      	subs	r3, #1
 80039f2:	4a38      	ldr	r2, [pc, #224]	; (8003ad4 <xTaskResumeAll+0x118>)
 80039f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039f6:	4b37      	ldr	r3, [pc, #220]	; (8003ad4 <xTaskResumeAll+0x118>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d162      	bne.n	8003ac4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039fe:	4b36      	ldr	r3, [pc, #216]	; (8003ad8 <xTaskResumeAll+0x11c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d05e      	beq.n	8003ac4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a06:	e02f      	b.n	8003a68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a08:	4b34      	ldr	r3, [pc, #208]	; (8003adc <xTaskResumeAll+0x120>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	3318      	adds	r3, #24
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fe ffb7 	bl	8002988 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe ffb2 	bl	8002988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a28:	4b2d      	ldr	r3, [pc, #180]	; (8003ae0 <xTaskResumeAll+0x124>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d903      	bls.n	8003a38 <xTaskResumeAll+0x7c>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <xTaskResumeAll+0x124>)
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4a27      	ldr	r2, [pc, #156]	; (8003ae4 <xTaskResumeAll+0x128>)
 8003a46:	441a      	add	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4610      	mov	r0, r2
 8003a50:	f7fe ff3d 	bl	80028ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a58:	4b23      	ldr	r3, [pc, #140]	; (8003ae8 <xTaskResumeAll+0x12c>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d302      	bcc.n	8003a68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003a62:	4b22      	ldr	r3, [pc, #136]	; (8003aec <xTaskResumeAll+0x130>)
 8003a64:	2201      	movs	r2, #1
 8003a66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a68:	4b1c      	ldr	r3, [pc, #112]	; (8003adc <xTaskResumeAll+0x120>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1cb      	bne.n	8003a08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a76:	f000 fb55 	bl	8004124 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a7a:	4b1d      	ldr	r3, [pc, #116]	; (8003af0 <xTaskResumeAll+0x134>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d010      	beq.n	8003aa8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a86:	f000 f847 	bl	8003b18 <xTaskIncrementTick>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003a90:	4b16      	ldr	r3, [pc, #88]	; (8003aec <xTaskResumeAll+0x130>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f1      	bne.n	8003a86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003aa2:	4b13      	ldr	r3, [pc, #76]	; (8003af0 <xTaskResumeAll+0x134>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003aa8:	4b10      	ldr	r3, [pc, #64]	; (8003aec <xTaskResumeAll+0x130>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d009      	beq.n	8003ac4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ab4:	4b0f      	ldr	r3, [pc, #60]	; (8003af4 <xTaskResumeAll+0x138>)
 8003ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	f3bf 8f4f 	dsb	sy
 8003ac0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ac4:	f001 f8d6 	bl	8004c74 <vPortExitCritical>

	return xAlreadyYielded;
 8003ac8:	68bb      	ldr	r3, [r7, #8]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	20000cf8 	.word	0x20000cf8
 8003ad8:	20000cd0 	.word	0x20000cd0
 8003adc:	20000c90 	.word	0x20000c90
 8003ae0:	20000cd8 	.word	0x20000cd8
 8003ae4:	20000800 	.word	0x20000800
 8003ae8:	200007fc 	.word	0x200007fc
 8003aec:	20000ce4 	.word	0x20000ce4
 8003af0:	20000ce0 	.word	0x20000ce0
 8003af4:	e000ed04 	.word	0xe000ed04

08003af8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003afe:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <xTaskGetTickCount+0x1c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b04:	687b      	ldr	r3, [r7, #4]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	20000cd4 	.word	0x20000cd4

08003b18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b22:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <xTaskIncrementTick+0x148>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 808f 	bne.w	8003c4a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b2c:	4b4d      	ldr	r3, [pc, #308]	; (8003c64 <xTaskIncrementTick+0x14c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b34:	4a4b      	ldr	r2, [pc, #300]	; (8003c64 <xTaskIncrementTick+0x14c>)
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d120      	bne.n	8003b82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b40:	4b49      	ldr	r3, [pc, #292]	; (8003c68 <xTaskIncrementTick+0x150>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <xTaskIncrementTick+0x48>
	__asm volatile
 8003b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4e:	f383 8811 	msr	BASEPRI, r3
 8003b52:	f3bf 8f6f 	isb	sy
 8003b56:	f3bf 8f4f 	dsb	sy
 8003b5a:	603b      	str	r3, [r7, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	e7fe      	b.n	8003b5e <xTaskIncrementTick+0x46>
 8003b60:	4b41      	ldr	r3, [pc, #260]	; (8003c68 <xTaskIncrementTick+0x150>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	4b41      	ldr	r3, [pc, #260]	; (8003c6c <xTaskIncrementTick+0x154>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a3f      	ldr	r2, [pc, #252]	; (8003c68 <xTaskIncrementTick+0x150>)
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	4a3f      	ldr	r2, [pc, #252]	; (8003c6c <xTaskIncrementTick+0x154>)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6013      	str	r3, [r2, #0]
 8003b74:	4b3e      	ldr	r3, [pc, #248]	; (8003c70 <xTaskIncrementTick+0x158>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	4a3d      	ldr	r2, [pc, #244]	; (8003c70 <xTaskIncrementTick+0x158>)
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	f000 fad1 	bl	8004124 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b82:	4b3c      	ldr	r3, [pc, #240]	; (8003c74 <xTaskIncrementTick+0x15c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d349      	bcc.n	8003c20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b8c:	4b36      	ldr	r3, [pc, #216]	; (8003c68 <xTaskIncrementTick+0x150>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d104      	bne.n	8003ba0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b96:	4b37      	ldr	r3, [pc, #220]	; (8003c74 <xTaskIncrementTick+0x15c>)
 8003b98:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9c:	601a      	str	r2, [r3, #0]
					break;
 8003b9e:	e03f      	b.n	8003c20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ba0:	4b31      	ldr	r3, [pc, #196]	; (8003c68 <xTaskIncrementTick+0x150>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d203      	bcs.n	8003bc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003bb8:	4a2e      	ldr	r2, [pc, #184]	; (8003c74 <xTaskIncrementTick+0x15c>)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003bbe:	e02f      	b.n	8003c20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fe fedf 	bl	8002988 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d004      	beq.n	8003bdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3318      	adds	r3, #24
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fe fed6 	bl	8002988 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be0:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <xTaskIncrementTick+0x160>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d903      	bls.n	8003bf0 <xTaskIncrementTick+0xd8>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bec:	4a22      	ldr	r2, [pc, #136]	; (8003c78 <xTaskIncrementTick+0x160>)
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4a1f      	ldr	r2, [pc, #124]	; (8003c7c <xTaskIncrementTick+0x164>)
 8003bfe:	441a      	add	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	3304      	adds	r3, #4
 8003c04:	4619      	mov	r1, r3
 8003c06:	4610      	mov	r0, r2
 8003c08:	f7fe fe61 	bl	80028ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c10:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <xTaskIncrementTick+0x168>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d3b8      	bcc.n	8003b8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c1e:	e7b5      	b.n	8003b8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c20:	4b17      	ldr	r3, [pc, #92]	; (8003c80 <xTaskIncrementTick+0x168>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c26:	4915      	ldr	r1, [pc, #84]	; (8003c7c <xTaskIncrementTick+0x164>)
 8003c28:	4613      	mov	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d901      	bls.n	8003c3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <xTaskIncrementTick+0x16c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d007      	beq.n	8003c54 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003c44:	2301      	movs	r3, #1
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e004      	b.n	8003c54 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c4a:	4b0f      	ldr	r3, [pc, #60]	; (8003c88 <xTaskIncrementTick+0x170>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	4a0d      	ldr	r2, [pc, #52]	; (8003c88 <xTaskIncrementTick+0x170>)
 8003c52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c54:	697b      	ldr	r3, [r7, #20]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000cf8 	.word	0x20000cf8
 8003c64:	20000cd4 	.word	0x20000cd4
 8003c68:	20000c88 	.word	0x20000c88
 8003c6c:	20000c8c 	.word	0x20000c8c
 8003c70:	20000ce8 	.word	0x20000ce8
 8003c74:	20000cf0 	.word	0x20000cf0
 8003c78:	20000cd8 	.word	0x20000cd8
 8003c7c:	20000800 	.word	0x20000800
 8003c80:	200007fc 	.word	0x200007fc
 8003c84:	20000ce4 	.word	0x20000ce4
 8003c88:	20000ce0 	.word	0x20000ce0

08003c8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c92:	4b28      	ldr	r3, [pc, #160]	; (8003d34 <vTaskSwitchContext+0xa8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c9a:	4b27      	ldr	r3, [pc, #156]	; (8003d38 <vTaskSwitchContext+0xac>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ca0:	e041      	b.n	8003d26 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003ca2:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <vTaskSwitchContext+0xac>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca8:	4b24      	ldr	r3, [pc, #144]	; (8003d3c <vTaskSwitchContext+0xb0>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	e010      	b.n	8003cd2 <vTaskSwitchContext+0x46>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10a      	bne.n	8003ccc <vTaskSwitchContext+0x40>
	__asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	607b      	str	r3, [r7, #4]
}
 8003cc8:	bf00      	nop
 8003cca:	e7fe      	b.n	8003cca <vTaskSwitchContext+0x3e>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	491b      	ldr	r1, [pc, #108]	; (8003d40 <vTaskSwitchContext+0xb4>)
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	440b      	add	r3, r1
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0e4      	beq.n	8003cb0 <vTaskSwitchContext+0x24>
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <vTaskSwitchContext+0xb4>)
 8003cf2:	4413      	add	r3, r2
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	605a      	str	r2, [r3, #4]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	3308      	adds	r3, #8
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d104      	bne.n	8003d16 <vTaskSwitchContext+0x8a>
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	605a      	str	r2, [r3, #4]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4a09      	ldr	r2, [pc, #36]	; (8003d44 <vTaskSwitchContext+0xb8>)
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	4a06      	ldr	r2, [pc, #24]	; (8003d3c <vTaskSwitchContext+0xb0>)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6013      	str	r3, [r2, #0]
}
 8003d26:	bf00      	nop
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000cf8 	.word	0x20000cf8
 8003d38:	20000ce4 	.word	0x20000ce4
 8003d3c:	20000cd8 	.word	0x20000cd8
 8003d40:	20000800 	.word	0x20000800
 8003d44:	200007fc 	.word	0x200007fc

08003d48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5c:	f383 8811 	msr	BASEPRI, r3
 8003d60:	f3bf 8f6f 	isb	sy
 8003d64:	f3bf 8f4f 	dsb	sy
 8003d68:	60fb      	str	r3, [r7, #12]
}
 8003d6a:	bf00      	nop
 8003d6c:	e7fe      	b.n	8003d6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d6e:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <vTaskPlaceOnEventList+0x44>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3318      	adds	r3, #24
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fe fdcd 	bl	8002916 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	6838      	ldr	r0, [r7, #0]
 8003d80:	f000 fa7c 	bl	800427c <prvAddCurrentTaskToDelayedList>
}
 8003d84:	bf00      	nop
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	200007fc 	.word	0x200007fc

08003d90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10a      	bne.n	8003db8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	617b      	str	r3, [r7, #20]
}
 8003db4:	bf00      	nop
 8003db6:	e7fe      	b.n	8003db6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003db8:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	3318      	adds	r3, #24
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f7fe fd84 	bl	80028ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	68b8      	ldr	r0, [r7, #8]
 8003dd6:	f000 fa51 	bl	800427c <prvAddCurrentTaskToDelayedList>
	}
 8003dda:	bf00      	nop
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	200007fc 	.word	0x200007fc

08003de8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	60fb      	str	r3, [r7, #12]
}
 8003e10:	bf00      	nop
 8003e12:	e7fe      	b.n	8003e12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	3318      	adds	r3, #24
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fe fdb5 	bl	8002988 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e1e:	4b1e      	ldr	r3, [pc, #120]	; (8003e98 <xTaskRemoveFromEventList+0xb0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d11d      	bne.n	8003e62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fe fdac 	bl	8002988 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e34:	4b19      	ldr	r3, [pc, #100]	; (8003e9c <xTaskRemoveFromEventList+0xb4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d903      	bls.n	8003e44 <xTaskRemoveFromEventList+0x5c>
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e40:	4a16      	ldr	r2, [pc, #88]	; (8003e9c <xTaskRemoveFromEventList+0xb4>)
 8003e42:	6013      	str	r3, [r2, #0]
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e48:	4613      	mov	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	4413      	add	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4a13      	ldr	r2, [pc, #76]	; (8003ea0 <xTaskRemoveFromEventList+0xb8>)
 8003e52:	441a      	add	r2, r3
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	3304      	adds	r3, #4
 8003e58:	4619      	mov	r1, r3
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	f7fe fd37 	bl	80028ce <vListInsertEnd>
 8003e60:	e005      	b.n	8003e6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	3318      	adds	r3, #24
 8003e66:	4619      	mov	r1, r3
 8003e68:	480e      	ldr	r0, [pc, #56]	; (8003ea4 <xTaskRemoveFromEventList+0xbc>)
 8003e6a:	f7fe fd30 	bl	80028ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e72:	4b0d      	ldr	r3, [pc, #52]	; (8003ea8 <xTaskRemoveFromEventList+0xc0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d905      	bls.n	8003e88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e80:	4b0a      	ldr	r3, [pc, #40]	; (8003eac <xTaskRemoveFromEventList+0xc4>)
 8003e82:	2201      	movs	r2, #1
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	e001      	b.n	8003e8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e8c:	697b      	ldr	r3, [r7, #20]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3718      	adds	r7, #24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000cf8 	.word	0x20000cf8
 8003e9c:	20000cd8 	.word	0x20000cd8
 8003ea0:	20000800 	.word	0x20000800
 8003ea4:	20000c90 	.word	0x20000c90
 8003ea8:	200007fc 	.word	0x200007fc
 8003eac:	20000ce4 	.word	0x20000ce4

08003eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <vTaskInternalSetTimeOutState+0x24>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ec0:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <vTaskInternalSetTimeOutState+0x28>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	605a      	str	r2, [r3, #4]
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	20000ce8 	.word	0x20000ce8
 8003ed8:	20000cd4 	.word	0x20000cd4

08003edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10a      	bne.n	8003f02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	613b      	str	r3, [r7, #16]
}
 8003efe:	bf00      	nop
 8003f00:	e7fe      	b.n	8003f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10a      	bne.n	8003f1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0c:	f383 8811 	msr	BASEPRI, r3
 8003f10:	f3bf 8f6f 	isb	sy
 8003f14:	f3bf 8f4f 	dsb	sy
 8003f18:	60fb      	str	r3, [r7, #12]
}
 8003f1a:	bf00      	nop
 8003f1c:	e7fe      	b.n	8003f1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f1e:	f000 fe79 	bl	8004c14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <xTaskCheckForTimeOut+0xbc>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3a:	d102      	bne.n	8003f42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61fb      	str	r3, [r7, #28]
 8003f40:	e023      	b.n	8003f8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <xTaskCheckForTimeOut+0xc0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d007      	beq.n	8003f5e <xTaskCheckForTimeOut+0x82>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d302      	bcc.n	8003f5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	61fb      	str	r3, [r7, #28]
 8003f5c:	e015      	b.n	8003f8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d20b      	bcs.n	8003f80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	1ad2      	subs	r2, r2, r3
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff ff9b 	bl	8003eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	e004      	b.n	8003f8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f86:	2301      	movs	r3, #1
 8003f88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f8a:	f000 fe73 	bl	8004c74 <vPortExitCritical>

	return xReturn;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3720      	adds	r7, #32
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	20000cd4 	.word	0x20000cd4
 8003f9c:	20000ce8 	.word	0x20000ce8

08003fa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fa4:	4b03      	ldr	r3, [pc, #12]	; (8003fb4 <vTaskMissedYield+0x14>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
}
 8003faa:	bf00      	nop
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	20000ce4 	.word	0x20000ce4

08003fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fc0:	f000 f852 	bl	8004068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fc4:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <prvIdleTask+0x28>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d9f9      	bls.n	8003fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fcc:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <prvIdleTask+0x2c>)
 8003fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fdc:	e7f0      	b.n	8003fc0 <prvIdleTask+0x8>
 8003fde:	bf00      	nop
 8003fe0:	20000800 	.word	0x20000800
 8003fe4:	e000ed04 	.word	0xe000ed04

08003fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fee:	2300      	movs	r3, #0
 8003ff0:	607b      	str	r3, [r7, #4]
 8003ff2:	e00c      	b.n	800400e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4a12      	ldr	r2, [pc, #72]	; (8004048 <prvInitialiseTaskLists+0x60>)
 8004000:	4413      	add	r3, r2
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe fc36 	bl	8002874 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3301      	adds	r3, #1
 800400c:	607b      	str	r3, [r7, #4]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b37      	cmp	r3, #55	; 0x37
 8004012:	d9ef      	bls.n	8003ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004014:	480d      	ldr	r0, [pc, #52]	; (800404c <prvInitialiseTaskLists+0x64>)
 8004016:	f7fe fc2d 	bl	8002874 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800401a:	480d      	ldr	r0, [pc, #52]	; (8004050 <prvInitialiseTaskLists+0x68>)
 800401c:	f7fe fc2a 	bl	8002874 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004020:	480c      	ldr	r0, [pc, #48]	; (8004054 <prvInitialiseTaskLists+0x6c>)
 8004022:	f7fe fc27 	bl	8002874 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004026:	480c      	ldr	r0, [pc, #48]	; (8004058 <prvInitialiseTaskLists+0x70>)
 8004028:	f7fe fc24 	bl	8002874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800402c:	480b      	ldr	r0, [pc, #44]	; (800405c <prvInitialiseTaskLists+0x74>)
 800402e:	f7fe fc21 	bl	8002874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004032:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <prvInitialiseTaskLists+0x78>)
 8004034:	4a05      	ldr	r2, [pc, #20]	; (800404c <prvInitialiseTaskLists+0x64>)
 8004036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004038:	4b0a      	ldr	r3, [pc, #40]	; (8004064 <prvInitialiseTaskLists+0x7c>)
 800403a:	4a05      	ldr	r2, [pc, #20]	; (8004050 <prvInitialiseTaskLists+0x68>)
 800403c:	601a      	str	r2, [r3, #0]
}
 800403e:	bf00      	nop
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000800 	.word	0x20000800
 800404c:	20000c60 	.word	0x20000c60
 8004050:	20000c74 	.word	0x20000c74
 8004054:	20000c90 	.word	0x20000c90
 8004058:	20000ca4 	.word	0x20000ca4
 800405c:	20000cbc 	.word	0x20000cbc
 8004060:	20000c88 	.word	0x20000c88
 8004064:	20000c8c 	.word	0x20000c8c

08004068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800406e:	e019      	b.n	80040a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004070:	f000 fdd0 	bl	8004c14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004074:	4b10      	ldr	r3, [pc, #64]	; (80040b8 <prvCheckTasksWaitingTermination+0x50>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3304      	adds	r3, #4
 8004080:	4618      	mov	r0, r3
 8004082:	f7fe fc81 	bl	8002988 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004086:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <prvCheckTasksWaitingTermination+0x54>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3b01      	subs	r3, #1
 800408c:	4a0b      	ldr	r2, [pc, #44]	; (80040bc <prvCheckTasksWaitingTermination+0x54>)
 800408e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004090:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <prvCheckTasksWaitingTermination+0x58>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	3b01      	subs	r3, #1
 8004096:	4a0a      	ldr	r2, [pc, #40]	; (80040c0 <prvCheckTasksWaitingTermination+0x58>)
 8004098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800409a:	f000 fdeb 	bl	8004c74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f810 	bl	80040c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040a4:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <prvCheckTasksWaitingTermination+0x58>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e1      	bne.n	8004070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040ac:	bf00      	nop
 80040ae:	bf00      	nop
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000ca4 	.word	0x20000ca4
 80040bc:	20000cd0 	.word	0x20000cd0
 80040c0:	20000cb8 	.word	0x20000cb8

080040c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d108      	bne.n	80040e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	4618      	mov	r0, r3
 80040dc:	f000 ff88 	bl	8004ff0 <vPortFree>
				vPortFree( pxTCB );
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 ff85 	bl	8004ff0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040e6:	e018      	b.n	800411a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d103      	bne.n	80040fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 ff7c 	bl	8004ff0 <vPortFree>
	}
 80040f8:	e00f      	b.n	800411a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004100:	2b02      	cmp	r3, #2
 8004102:	d00a      	beq.n	800411a <prvDeleteTCB+0x56>
	__asm volatile
 8004104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	60fb      	str	r3, [r7, #12]
}
 8004116:	bf00      	nop
 8004118:	e7fe      	b.n	8004118 <prvDeleteTCB+0x54>
	}
 800411a:	bf00      	nop
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800412a:	4b0c      	ldr	r3, [pc, #48]	; (800415c <prvResetNextTaskUnblockTime+0x38>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d104      	bne.n	800413e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004134:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <prvResetNextTaskUnblockTime+0x3c>)
 8004136:	f04f 32ff 	mov.w	r2, #4294967295
 800413a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800413c:	e008      	b.n	8004150 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800413e:	4b07      	ldr	r3, [pc, #28]	; (800415c <prvResetNextTaskUnblockTime+0x38>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	4a04      	ldr	r2, [pc, #16]	; (8004160 <prvResetNextTaskUnblockTime+0x3c>)
 800414e:	6013      	str	r3, [r2, #0]
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	20000c88 	.word	0x20000c88
 8004160:	20000cf0 	.word	0x20000cf0

08004164 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800416a:	4b0b      	ldr	r3, [pc, #44]	; (8004198 <xTaskGetSchedulerState+0x34>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004172:	2301      	movs	r3, #1
 8004174:	607b      	str	r3, [r7, #4]
 8004176:	e008      	b.n	800418a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004178:	4b08      	ldr	r3, [pc, #32]	; (800419c <xTaskGetSchedulerState+0x38>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d102      	bne.n	8004186 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004180:	2302      	movs	r3, #2
 8004182:	607b      	str	r3, [r7, #4]
 8004184:	e001      	b.n	800418a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004186:	2300      	movs	r3, #0
 8004188:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800418a:	687b      	ldr	r3, [r7, #4]
	}
 800418c:	4618      	mov	r0, r3
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	20000cdc 	.word	0x20000cdc
 800419c:	20000cf8 	.word	0x20000cf8

080041a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80041ac:	2300      	movs	r3, #0
 80041ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d056      	beq.n	8004264 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041b6:	4b2e      	ldr	r3, [pc, #184]	; (8004270 <xTaskPriorityDisinherit+0xd0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d00a      	beq.n	80041d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	60fb      	str	r3, [r7, #12]
}
 80041d2:	bf00      	nop
 80041d4:	e7fe      	b.n	80041d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10a      	bne.n	80041f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80041de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e2:	f383 8811 	msr	BASEPRI, r3
 80041e6:	f3bf 8f6f 	isb	sy
 80041ea:	f3bf 8f4f 	dsb	sy
 80041ee:	60bb      	str	r3, [r7, #8]
}
 80041f0:	bf00      	nop
 80041f2:	e7fe      	b.n	80041f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f8:	1e5a      	subs	r2, r3, #1
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004206:	429a      	cmp	r2, r3
 8004208:	d02c      	beq.n	8004264 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800420e:	2b00      	cmp	r3, #0
 8004210:	d128      	bne.n	8004264 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	3304      	adds	r3, #4
 8004216:	4618      	mov	r0, r3
 8004218:	f7fe fbb6 	bl	8002988 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004234:	4b0f      	ldr	r3, [pc, #60]	; (8004274 <xTaskPriorityDisinherit+0xd4>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d903      	bls.n	8004244 <xTaskPriorityDisinherit+0xa4>
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004240:	4a0c      	ldr	r2, [pc, #48]	; (8004274 <xTaskPriorityDisinherit+0xd4>)
 8004242:	6013      	str	r3, [r2, #0]
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4a09      	ldr	r2, [pc, #36]	; (8004278 <xTaskPriorityDisinherit+0xd8>)
 8004252:	441a      	add	r2, r3
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	3304      	adds	r3, #4
 8004258:	4619      	mov	r1, r3
 800425a:	4610      	mov	r0, r2
 800425c:	f7fe fb37 	bl	80028ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004260:	2301      	movs	r3, #1
 8004262:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004264:	697b      	ldr	r3, [r7, #20]
	}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	200007fc 	.word	0x200007fc
 8004274:	20000cd8 	.word	0x20000cd8
 8004278:	20000800 	.word	0x20000800

0800427c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004286:	4b21      	ldr	r3, [pc, #132]	; (800430c <prvAddCurrentTaskToDelayedList+0x90>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800428c:	4b20      	ldr	r3, [pc, #128]	; (8004310 <prvAddCurrentTaskToDelayedList+0x94>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	3304      	adds	r3, #4
 8004292:	4618      	mov	r0, r3
 8004294:	f7fe fb78 	bl	8002988 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429e:	d10a      	bne.n	80042b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042a6:	4b1a      	ldr	r3, [pc, #104]	; (8004310 <prvAddCurrentTaskToDelayedList+0x94>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	3304      	adds	r3, #4
 80042ac:	4619      	mov	r1, r3
 80042ae:	4819      	ldr	r0, [pc, #100]	; (8004314 <prvAddCurrentTaskToDelayedList+0x98>)
 80042b0:	f7fe fb0d 	bl	80028ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042b4:	e026      	b.n	8004304 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4413      	add	r3, r2
 80042bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042be:	4b14      	ldr	r3, [pc, #80]	; (8004310 <prvAddCurrentTaskToDelayedList+0x94>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d209      	bcs.n	80042e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042ce:	4b12      	ldr	r3, [pc, #72]	; (8004318 <prvAddCurrentTaskToDelayedList+0x9c>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <prvAddCurrentTaskToDelayedList+0x94>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	3304      	adds	r3, #4
 80042d8:	4619      	mov	r1, r3
 80042da:	4610      	mov	r0, r2
 80042dc:	f7fe fb1b 	bl	8002916 <vListInsert>
}
 80042e0:	e010      	b.n	8004304 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042e2:	4b0e      	ldr	r3, [pc, #56]	; (800431c <prvAddCurrentTaskToDelayedList+0xa0>)
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	4b0a      	ldr	r3, [pc, #40]	; (8004310 <prvAddCurrentTaskToDelayedList+0x94>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	f7fe fb11 	bl	8002916 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042f4:	4b0a      	ldr	r3, [pc, #40]	; (8004320 <prvAddCurrentTaskToDelayedList+0xa4>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d202      	bcs.n	8004304 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80042fe:	4a08      	ldr	r2, [pc, #32]	; (8004320 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	6013      	str	r3, [r2, #0]
}
 8004304:	bf00      	nop
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20000cd4 	.word	0x20000cd4
 8004310:	200007fc 	.word	0x200007fc
 8004314:	20000cbc 	.word	0x20000cbc
 8004318:	20000c8c 	.word	0x20000c8c
 800431c:	20000c88 	.word	0x20000c88
 8004320:	20000cf0 	.word	0x20000cf0

08004324 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b08a      	sub	sp, #40	; 0x28
 8004328:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800432e:	f000 fb07 	bl	8004940 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004332:	4b1c      	ldr	r3, [pc, #112]	; (80043a4 <xTimerCreateTimerTask+0x80>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d021      	beq.n	800437e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800433a:	2300      	movs	r3, #0
 800433c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800433e:	2300      	movs	r3, #0
 8004340:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004342:	1d3a      	adds	r2, r7, #4
 8004344:	f107 0108 	add.w	r1, r7, #8
 8004348:	f107 030c 	add.w	r3, r7, #12
 800434c:	4618      	mov	r0, r3
 800434e:	f7fe fa77 	bl	8002840 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	9202      	str	r2, [sp, #8]
 800435a:	9301      	str	r3, [sp, #4]
 800435c:	2302      	movs	r3, #2
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	2300      	movs	r3, #0
 8004362:	460a      	mov	r2, r1
 8004364:	4910      	ldr	r1, [pc, #64]	; (80043a8 <xTimerCreateTimerTask+0x84>)
 8004366:	4811      	ldr	r0, [pc, #68]	; (80043ac <xTimerCreateTimerTask+0x88>)
 8004368:	f7ff f8de 	bl	8003528 <xTaskCreateStatic>
 800436c:	4603      	mov	r3, r0
 800436e:	4a10      	ldr	r2, [pc, #64]	; (80043b0 <xTimerCreateTimerTask+0x8c>)
 8004370:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004372:	4b0f      	ldr	r3, [pc, #60]	; (80043b0 <xTimerCreateTimerTask+0x8c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800437a:	2301      	movs	r3, #1
 800437c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10a      	bne.n	800439a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	613b      	str	r3, [r7, #16]
}
 8004396:	bf00      	nop
 8004398:	e7fe      	b.n	8004398 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800439a:	697b      	ldr	r3, [r7, #20]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3718      	adds	r7, #24
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20000d2c 	.word	0x20000d2c
 80043a8:	08005bf0 	.word	0x08005bf0
 80043ac:	080044e9 	.word	0x080044e9
 80043b0:	20000d30 	.word	0x20000d30

080043b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b08a      	sub	sp, #40	; 0x28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
 80043c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10a      	bne.n	80043e2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	623b      	str	r3, [r7, #32]
}
 80043de:	bf00      	nop
 80043e0:	e7fe      	b.n	80043e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80043e2:	4b1a      	ldr	r3, [pc, #104]	; (800444c <xTimerGenericCommand+0x98>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d02a      	beq.n	8004440 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b05      	cmp	r3, #5
 80043fa:	dc18      	bgt.n	800442e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80043fc:	f7ff feb2 	bl	8004164 <xTaskGetSchedulerState>
 8004400:	4603      	mov	r3, r0
 8004402:	2b02      	cmp	r3, #2
 8004404:	d109      	bne.n	800441a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004406:	4b11      	ldr	r3, [pc, #68]	; (800444c <xTimerGenericCommand+0x98>)
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	f107 0110 	add.w	r1, r7, #16
 800440e:	2300      	movs	r3, #0
 8004410:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004412:	f7fe fc21 	bl	8002c58 <xQueueGenericSend>
 8004416:	6278      	str	r0, [r7, #36]	; 0x24
 8004418:	e012      	b.n	8004440 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800441a:	4b0c      	ldr	r3, [pc, #48]	; (800444c <xTimerGenericCommand+0x98>)
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	f107 0110 	add.w	r1, r7, #16
 8004422:	2300      	movs	r3, #0
 8004424:	2200      	movs	r2, #0
 8004426:	f7fe fc17 	bl	8002c58 <xQueueGenericSend>
 800442a:	6278      	str	r0, [r7, #36]	; 0x24
 800442c:	e008      	b.n	8004440 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800442e:	4b07      	ldr	r3, [pc, #28]	; (800444c <xTimerGenericCommand+0x98>)
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	f107 0110 	add.w	r1, r7, #16
 8004436:	2300      	movs	r3, #0
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	f7fe fd0b 	bl	8002e54 <xQueueGenericSendFromISR>
 800443e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004442:	4618      	mov	r0, r3
 8004444:	3728      	adds	r7, #40	; 0x28
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	20000d2c 	.word	0x20000d2c

08004450 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b088      	sub	sp, #32
 8004454:	af02      	add	r7, sp, #8
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800445a:	4b22      	ldr	r3, [pc, #136]	; (80044e4 <prvProcessExpiredTimer+0x94>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	3304      	adds	r3, #4
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe fa8d 	bl	8002988 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d022      	beq.n	80044c2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	18d1      	adds	r1, r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	6978      	ldr	r0, [r7, #20]
 800448a:	f000 f8d1 	bl	8004630 <prvInsertTimerInActiveList>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d01f      	beq.n	80044d4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004494:	2300      	movs	r3, #0
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	2300      	movs	r3, #0
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	2100      	movs	r1, #0
 800449e:	6978      	ldr	r0, [r7, #20]
 80044a0:	f7ff ff88 	bl	80043b4 <xTimerGenericCommand>
 80044a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d113      	bne.n	80044d4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	60fb      	str	r3, [r7, #12]
}
 80044be:	bf00      	nop
 80044c0:	e7fe      	b.n	80044c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044c8:	f023 0301 	bic.w	r3, r3, #1
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	6978      	ldr	r0, [r7, #20]
 80044da:	4798      	blx	r3
}
 80044dc:	bf00      	nop
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	20000d24 	.word	0x20000d24

080044e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044f0:	f107 0308 	add.w	r3, r7, #8
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 f857 	bl	80045a8 <prvGetNextExpireTime>
 80044fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	4619      	mov	r1, r3
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f803 	bl	800450c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004506:	f000 f8d5 	bl	80046b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800450a:	e7f1      	b.n	80044f0 <prvTimerTask+0x8>

0800450c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004516:	f7ff fa43 	bl	80039a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800451a:	f107 0308 	add.w	r3, r7, #8
 800451e:	4618      	mov	r0, r3
 8004520:	f000 f866 	bl	80045f0 <prvSampleTimeNow>
 8004524:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d130      	bne.n	800458e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10a      	bne.n	8004548 <prvProcessTimerOrBlockTask+0x3c>
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	429a      	cmp	r2, r3
 8004538:	d806      	bhi.n	8004548 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800453a:	f7ff fa3f 	bl	80039bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800453e:	68f9      	ldr	r1, [r7, #12]
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff ff85 	bl	8004450 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004546:	e024      	b.n	8004592 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d008      	beq.n	8004560 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800454e:	4b13      	ldr	r3, [pc, #76]	; (800459c <prvProcessTimerOrBlockTask+0x90>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <prvProcessTimerOrBlockTask+0x50>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <prvProcessTimerOrBlockTask+0x52>
 800455c:	2300      	movs	r3, #0
 800455e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004560:	4b0f      	ldr	r3, [pc, #60]	; (80045a0 <prvProcessTimerOrBlockTask+0x94>)
 8004562:	6818      	ldr	r0, [r3, #0]
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	4619      	mov	r1, r3
 800456e:	f7fe ffa7 	bl	80034c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004572:	f7ff fa23 	bl	80039bc <xTaskResumeAll>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10a      	bne.n	8004592 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800457c:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <prvProcessTimerOrBlockTask+0x98>)
 800457e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	f3bf 8f6f 	isb	sy
}
 800458c:	e001      	b.n	8004592 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800458e:	f7ff fa15 	bl	80039bc <xTaskResumeAll>
}
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	20000d28 	.word	0x20000d28
 80045a0:	20000d2c 	.word	0x20000d2c
 80045a4:	e000ed04 	.word	0xe000ed04

080045a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80045b0:	4b0e      	ldr	r3, [pc, #56]	; (80045ec <prvGetNextExpireTime+0x44>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <prvGetNextExpireTime+0x16>
 80045ba:	2201      	movs	r2, #1
 80045bc:	e000      	b.n	80045c0 <prvGetNextExpireTime+0x18>
 80045be:	2200      	movs	r2, #0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d105      	bne.n	80045d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045cc:	4b07      	ldr	r3, [pc, #28]	; (80045ec <prvGetNextExpireTime+0x44>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60fb      	str	r3, [r7, #12]
 80045d6:	e001      	b.n	80045dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80045d8:	2300      	movs	r3, #0
 80045da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80045dc:	68fb      	ldr	r3, [r7, #12]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	20000d24 	.word	0x20000d24

080045f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80045f8:	f7ff fa7e 	bl	8003af8 <xTaskGetTickCount>
 80045fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80045fe:	4b0b      	ldr	r3, [pc, #44]	; (800462c <prvSampleTimeNow+0x3c>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	429a      	cmp	r2, r3
 8004606:	d205      	bcs.n	8004614 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004608:	f000 f936 	bl	8004878 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	e002      	b.n	800461a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800461a:	4a04      	ldr	r2, [pc, #16]	; (800462c <prvSampleTimeNow+0x3c>)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004620:	68fb      	ldr	r3, [r7, #12]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000d34 	.word	0x20000d34

08004630 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	429a      	cmp	r2, r3
 8004654:	d812      	bhi.n	800467c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	1ad2      	subs	r2, r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	429a      	cmp	r2, r3
 8004662:	d302      	bcc.n	800466a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004664:	2301      	movs	r3, #1
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	e01b      	b.n	80046a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800466a:	4b10      	ldr	r3, [pc, #64]	; (80046ac <prvInsertTimerInActiveList+0x7c>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	3304      	adds	r3, #4
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f7fe f94e 	bl	8002916 <vListInsert>
 800467a:	e012      	b.n	80046a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	429a      	cmp	r2, r3
 8004682:	d206      	bcs.n	8004692 <prvInsertTimerInActiveList+0x62>
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	429a      	cmp	r2, r3
 800468a:	d302      	bcc.n	8004692 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800468c:	2301      	movs	r3, #1
 800468e:	617b      	str	r3, [r7, #20]
 8004690:	e007      	b.n	80046a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004692:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <prvInsertTimerInActiveList+0x80>)
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	3304      	adds	r3, #4
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f7fe f93a 	bl	8002916 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80046a2:	697b      	ldr	r3, [r7, #20]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	20000d28 	.word	0x20000d28
 80046b0:	20000d24 	.word	0x20000d24

080046b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08e      	sub	sp, #56	; 0x38
 80046b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046ba:	e0ca      	b.n	8004852 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	da18      	bge.n	80046f4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046c2:	1d3b      	adds	r3, r7, #4
 80046c4:	3304      	adds	r3, #4
 80046c6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10a      	bne.n	80046e4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	61fb      	str	r3, [r7, #28]
}
 80046e0:	bf00      	nop
 80046e2:	e7fe      	b.n	80046e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80046e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046ea:	6850      	ldr	r0, [r2, #4]
 80046ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046ee:	6892      	ldr	r2, [r2, #8]
 80046f0:	4611      	mov	r1, r2
 80046f2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f2c0 80aa 	blt.w	8004850 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d004      	beq.n	8004712 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470a:	3304      	adds	r3, #4
 800470c:	4618      	mov	r0, r3
 800470e:	f7fe f93b 	bl	8002988 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004712:	463b      	mov	r3, r7
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff ff6b 	bl	80045f0 <prvSampleTimeNow>
 800471a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b09      	cmp	r3, #9
 8004720:	f200 8097 	bhi.w	8004852 <prvProcessReceivedCommands+0x19e>
 8004724:	a201      	add	r2, pc, #4	; (adr r2, 800472c <prvProcessReceivedCommands+0x78>)
 8004726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472a:	bf00      	nop
 800472c:	08004755 	.word	0x08004755
 8004730:	08004755 	.word	0x08004755
 8004734:	08004755 	.word	0x08004755
 8004738:	080047c9 	.word	0x080047c9
 800473c:	080047dd 	.word	0x080047dd
 8004740:	08004827 	.word	0x08004827
 8004744:	08004755 	.word	0x08004755
 8004748:	08004755 	.word	0x08004755
 800474c:	080047c9 	.word	0x080047c9
 8004750:	080047dd 	.word	0x080047dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004756:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	b2da      	uxtb	r2, r3
 8004760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004762:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	18d1      	adds	r1, r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004774:	f7ff ff5c 	bl	8004630 <prvInsertTimerInActiveList>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d069      	beq.n	8004852 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800477e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004784:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004788:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	2b00      	cmp	r3, #0
 8004792:	d05e      	beq.n	8004852 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	441a      	add	r2, r3
 800479c:	2300      	movs	r3, #0
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	2300      	movs	r3, #0
 80047a2:	2100      	movs	r1, #0
 80047a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047a6:	f7ff fe05 	bl	80043b4 <xTimerGenericCommand>
 80047aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d14f      	bne.n	8004852 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	61bb      	str	r3, [r7, #24]
}
 80047c4:	bf00      	nop
 80047c6:	e7fe      	b.n	80047c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047ce:	f023 0301 	bic.w	r3, r3, #1
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80047da:	e03a      	b.n	8004852 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80047f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10a      	bne.n	8004812 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	617b      	str	r3, [r7, #20]
}
 800480e:	bf00      	nop
 8004810:	e7fe      	b.n	8004810 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004814:	699a      	ldr	r2, [r3, #24]
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	18d1      	adds	r1, r2, r3
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800481e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004820:	f7ff ff06 	bl	8004630 <prvInsertTimerInActiveList>
					break;
 8004824:	e015      	b.n	8004852 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004828:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d103      	bne.n	800483c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004836:	f000 fbdb 	bl	8004ff0 <vPortFree>
 800483a:	e00a      	b.n	8004852 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800483c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	b2da      	uxtb	r2, r3
 8004848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800484e:	e000      	b.n	8004852 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004850:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004852:	4b08      	ldr	r3, [pc, #32]	; (8004874 <prvProcessReceivedCommands+0x1c0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	1d39      	adds	r1, r7, #4
 8004858:	2200      	movs	r2, #0
 800485a:	4618      	mov	r0, r3
 800485c:	f7fe fb96 	bl	8002f8c <xQueueReceive>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	f47f af2a 	bne.w	80046bc <prvProcessReceivedCommands+0x8>
	}
}
 8004868:	bf00      	nop
 800486a:	bf00      	nop
 800486c:	3730      	adds	r7, #48	; 0x30
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	20000d2c 	.word	0x20000d2c

08004878 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800487e:	e048      	b.n	8004912 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004880:	4b2d      	ldr	r3, [pc, #180]	; (8004938 <prvSwitchTimerLists+0xc0>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800488a:	4b2b      	ldr	r3, [pc, #172]	; (8004938 <prvSwitchTimerLists+0xc0>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3304      	adds	r3, #4
 8004898:	4618      	mov	r0, r3
 800489a:	f7fe f875 	bl	8002988 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d02e      	beq.n	8004912 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4413      	add	r3, r2
 80048bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d90e      	bls.n	80048e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048d2:	4b19      	ldr	r3, [pc, #100]	; (8004938 <prvSwitchTimerLists+0xc0>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3304      	adds	r3, #4
 80048da:	4619      	mov	r1, r3
 80048dc:	4610      	mov	r0, r2
 80048de:	f7fe f81a 	bl	8002916 <vListInsert>
 80048e2:	e016      	b.n	8004912 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80048e4:	2300      	movs	r3, #0
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	2300      	movs	r3, #0
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	2100      	movs	r1, #0
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f7ff fd60 	bl	80043b4 <xTimerGenericCommand>
 80048f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10a      	bne.n	8004912 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	603b      	str	r3, [r7, #0]
}
 800490e:	bf00      	nop
 8004910:	e7fe      	b.n	8004910 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004912:	4b09      	ldr	r3, [pc, #36]	; (8004938 <prvSwitchTimerLists+0xc0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1b1      	bne.n	8004880 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800491c:	4b06      	ldr	r3, [pc, #24]	; (8004938 <prvSwitchTimerLists+0xc0>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004922:	4b06      	ldr	r3, [pc, #24]	; (800493c <prvSwitchTimerLists+0xc4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a04      	ldr	r2, [pc, #16]	; (8004938 <prvSwitchTimerLists+0xc0>)
 8004928:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800492a:	4a04      	ldr	r2, [pc, #16]	; (800493c <prvSwitchTimerLists+0xc4>)
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	6013      	str	r3, [r2, #0]
}
 8004930:	bf00      	nop
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	20000d24 	.word	0x20000d24
 800493c:	20000d28 	.word	0x20000d28

08004940 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004946:	f000 f965 	bl	8004c14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800494a:	4b15      	ldr	r3, [pc, #84]	; (80049a0 <prvCheckForValidListAndQueue+0x60>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d120      	bne.n	8004994 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004952:	4814      	ldr	r0, [pc, #80]	; (80049a4 <prvCheckForValidListAndQueue+0x64>)
 8004954:	f7fd ff8e 	bl	8002874 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004958:	4813      	ldr	r0, [pc, #76]	; (80049a8 <prvCheckForValidListAndQueue+0x68>)
 800495a:	f7fd ff8b 	bl	8002874 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800495e:	4b13      	ldr	r3, [pc, #76]	; (80049ac <prvCheckForValidListAndQueue+0x6c>)
 8004960:	4a10      	ldr	r2, [pc, #64]	; (80049a4 <prvCheckForValidListAndQueue+0x64>)
 8004962:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004964:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <prvCheckForValidListAndQueue+0x70>)
 8004966:	4a10      	ldr	r2, [pc, #64]	; (80049a8 <prvCheckForValidListAndQueue+0x68>)
 8004968:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800496a:	2300      	movs	r3, #0
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <prvCheckForValidListAndQueue+0x74>)
 8004970:	4a11      	ldr	r2, [pc, #68]	; (80049b8 <prvCheckForValidListAndQueue+0x78>)
 8004972:	2110      	movs	r1, #16
 8004974:	200a      	movs	r0, #10
 8004976:	f7fe f899 	bl	8002aac <xQueueGenericCreateStatic>
 800497a:	4603      	mov	r3, r0
 800497c:	4a08      	ldr	r2, [pc, #32]	; (80049a0 <prvCheckForValidListAndQueue+0x60>)
 800497e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <prvCheckForValidListAndQueue+0x60>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004988:	4b05      	ldr	r3, [pc, #20]	; (80049a0 <prvCheckForValidListAndQueue+0x60>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	490b      	ldr	r1, [pc, #44]	; (80049bc <prvCheckForValidListAndQueue+0x7c>)
 800498e:	4618      	mov	r0, r3
 8004990:	f7fe fd6c 	bl	800346c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004994:	f000 f96e 	bl	8004c74 <vPortExitCritical>
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	20000d2c 	.word	0x20000d2c
 80049a4:	20000cfc 	.word	0x20000cfc
 80049a8:	20000d10 	.word	0x20000d10
 80049ac:	20000d24 	.word	0x20000d24
 80049b0:	20000d28 	.word	0x20000d28
 80049b4:	20000dd8 	.word	0x20000dd8
 80049b8:	20000d38 	.word	0x20000d38
 80049bc:	08005bf8 	.word	0x08005bf8

080049c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	3b04      	subs	r3, #4
 80049d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80049d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3b04      	subs	r3, #4
 80049de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	f023 0201 	bic.w	r2, r3, #1
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3b04      	subs	r3, #4
 80049ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80049f0:	4a0c      	ldr	r2, [pc, #48]	; (8004a24 <pxPortInitialiseStack+0x64>)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	3b14      	subs	r3, #20
 80049fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3b04      	subs	r3, #4
 8004a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f06f 0202 	mvn.w	r2, #2
 8004a0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3b20      	subs	r3, #32
 8004a14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a16:	68fb      	ldr	r3, [r7, #12]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	08004a29 	.word	0x08004a29

08004a28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a32:	4b12      	ldr	r3, [pc, #72]	; (8004a7c <prvTaskExitError+0x54>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a3a:	d00a      	beq.n	8004a52 <prvTaskExitError+0x2a>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	60fb      	str	r3, [r7, #12]
}
 8004a4e:	bf00      	nop
 8004a50:	e7fe      	b.n	8004a50 <prvTaskExitError+0x28>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	60bb      	str	r3, [r7, #8]
}
 8004a64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a66:	bf00      	nop
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0fc      	beq.n	8004a68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a6e:	bf00      	nop
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	2000000c 	.word	0x2000000c

08004a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004a80:	4b07      	ldr	r3, [pc, #28]	; (8004aa0 <pxCurrentTCBConst2>)
 8004a82:	6819      	ldr	r1, [r3, #0]
 8004a84:	6808      	ldr	r0, [r1, #0]
 8004a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a8a:	f380 8809 	msr	PSP, r0
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f04f 0000 	mov.w	r0, #0
 8004a96:	f380 8811 	msr	BASEPRI, r0
 8004a9a:	4770      	bx	lr
 8004a9c:	f3af 8000 	nop.w

08004aa0 <pxCurrentTCBConst2>:
 8004aa0:	200007fc 	.word	0x200007fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop

08004aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004aa8:	4808      	ldr	r0, [pc, #32]	; (8004acc <prvPortStartFirstTask+0x24>)
 8004aaa:	6800      	ldr	r0, [r0, #0]
 8004aac:	6800      	ldr	r0, [r0, #0]
 8004aae:	f380 8808 	msr	MSP, r0
 8004ab2:	f04f 0000 	mov.w	r0, #0
 8004ab6:	f380 8814 	msr	CONTROL, r0
 8004aba:	b662      	cpsie	i
 8004abc:	b661      	cpsie	f
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	f3bf 8f6f 	isb	sy
 8004ac6:	df00      	svc	0
 8004ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004aca:	bf00      	nop
 8004acc:	e000ed08 	.word	0xe000ed08

08004ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ad6:	4b46      	ldr	r3, [pc, #280]	; (8004bf0 <xPortStartScheduler+0x120>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a46      	ldr	r2, [pc, #280]	; (8004bf4 <xPortStartScheduler+0x124>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d10a      	bne.n	8004af6 <xPortStartScheduler+0x26>
	__asm volatile
 8004ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae4:	f383 8811 	msr	BASEPRI, r3
 8004ae8:	f3bf 8f6f 	isb	sy
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	613b      	str	r3, [r7, #16]
}
 8004af2:	bf00      	nop
 8004af4:	e7fe      	b.n	8004af4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004af6:	4b3e      	ldr	r3, [pc, #248]	; (8004bf0 <xPortStartScheduler+0x120>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a3f      	ldr	r2, [pc, #252]	; (8004bf8 <xPortStartScheduler+0x128>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d10a      	bne.n	8004b16 <xPortStartScheduler+0x46>
	__asm volatile
 8004b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b04:	f383 8811 	msr	BASEPRI, r3
 8004b08:	f3bf 8f6f 	isb	sy
 8004b0c:	f3bf 8f4f 	dsb	sy
 8004b10:	60fb      	str	r3, [r7, #12]
}
 8004b12:	bf00      	nop
 8004b14:	e7fe      	b.n	8004b14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b16:	4b39      	ldr	r3, [pc, #228]	; (8004bfc <xPortStartScheduler+0x12c>)
 8004b18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	22ff      	movs	r2, #255	; 0xff
 8004b26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b30:	78fb      	ldrb	r3, [r7, #3]
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	4b31      	ldr	r3, [pc, #196]	; (8004c00 <xPortStartScheduler+0x130>)
 8004b3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b3e:	4b31      	ldr	r3, [pc, #196]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b40:	2207      	movs	r2, #7
 8004b42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b44:	e009      	b.n	8004b5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004b46:	4b2f      	ldr	r3, [pc, #188]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	4a2d      	ldr	r2, [pc, #180]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b50:	78fb      	ldrb	r3, [r7, #3]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b62:	2b80      	cmp	r3, #128	; 0x80
 8004b64:	d0ef      	beq.n	8004b46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b66:	4b27      	ldr	r3, [pc, #156]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f1c3 0307 	rsb	r3, r3, #7
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d00a      	beq.n	8004b88 <xPortStartScheduler+0xb8>
	__asm volatile
 8004b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b76:	f383 8811 	msr	BASEPRI, r3
 8004b7a:	f3bf 8f6f 	isb	sy
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	60bb      	str	r3, [r7, #8]
}
 8004b84:	bf00      	nop
 8004b86:	e7fe      	b.n	8004b86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b88:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	4a1d      	ldr	r2, [pc, #116]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b92:	4b1c      	ldr	r3, [pc, #112]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b9a:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <xPortStartScheduler+0x134>)
 8004b9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ba6:	4b18      	ldr	r3, [pc, #96]	; (8004c08 <xPortStartScheduler+0x138>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a17      	ldr	r2, [pc, #92]	; (8004c08 <xPortStartScheduler+0x138>)
 8004bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004bb2:	4b15      	ldr	r3, [pc, #84]	; (8004c08 <xPortStartScheduler+0x138>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a14      	ldr	r2, [pc, #80]	; (8004c08 <xPortStartScheduler+0x138>)
 8004bb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004bbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004bbe:	f000 f8dd 	bl	8004d7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004bc2:	4b12      	ldr	r3, [pc, #72]	; (8004c0c <xPortStartScheduler+0x13c>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004bc8:	f000 f8fc 	bl	8004dc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004bcc:	4b10      	ldr	r3, [pc, #64]	; (8004c10 <xPortStartScheduler+0x140>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a0f      	ldr	r2, [pc, #60]	; (8004c10 <xPortStartScheduler+0x140>)
 8004bd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004bd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004bd8:	f7ff ff66 	bl	8004aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004bdc:	f7ff f856 	bl	8003c8c <vTaskSwitchContext>
	prvTaskExitError();
 8004be0:	f7ff ff22 	bl	8004a28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3718      	adds	r7, #24
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	e000ed00 	.word	0xe000ed00
 8004bf4:	410fc271 	.word	0x410fc271
 8004bf8:	410fc270 	.word	0x410fc270
 8004bfc:	e000e400 	.word	0xe000e400
 8004c00:	20000e28 	.word	0x20000e28
 8004c04:	20000e2c 	.word	0x20000e2c
 8004c08:	e000ed20 	.word	0xe000ed20
 8004c0c:	2000000c 	.word	0x2000000c
 8004c10:	e000ef34 	.word	0xe000ef34

08004c14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
	__asm volatile
 8004c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	607b      	str	r3, [r7, #4]
}
 8004c2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c2e:	4b0f      	ldr	r3, [pc, #60]	; (8004c6c <vPortEnterCritical+0x58>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3301      	adds	r3, #1
 8004c34:	4a0d      	ldr	r2, [pc, #52]	; (8004c6c <vPortEnterCritical+0x58>)
 8004c36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c38:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <vPortEnterCritical+0x58>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d10f      	bne.n	8004c60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c40:	4b0b      	ldr	r3, [pc, #44]	; (8004c70 <vPortEnterCritical+0x5c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <vPortEnterCritical+0x4c>
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	603b      	str	r3, [r7, #0]
}
 8004c5c:	bf00      	nop
 8004c5e:	e7fe      	b.n	8004c5e <vPortEnterCritical+0x4a>
	}
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	2000000c 	.word	0x2000000c
 8004c70:	e000ed04 	.word	0xe000ed04

08004c74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004c7a:	4b12      	ldr	r3, [pc, #72]	; (8004cc4 <vPortExitCritical+0x50>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10a      	bne.n	8004c98 <vPortExitCritical+0x24>
	__asm volatile
 8004c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	607b      	str	r3, [r7, #4]
}
 8004c94:	bf00      	nop
 8004c96:	e7fe      	b.n	8004c96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004c98:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <vPortExitCritical+0x50>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	4a09      	ldr	r2, [pc, #36]	; (8004cc4 <vPortExitCritical+0x50>)
 8004ca0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ca2:	4b08      	ldr	r3, [pc, #32]	; (8004cc4 <vPortExitCritical+0x50>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d105      	bne.n	8004cb6 <vPortExitCritical+0x42>
 8004caa:	2300      	movs	r3, #0
 8004cac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	f383 8811 	msr	BASEPRI, r3
}
 8004cb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	2000000c 	.word	0x2000000c
	...

08004cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004cd0:	f3ef 8009 	mrs	r0, PSP
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	4b15      	ldr	r3, [pc, #84]	; (8004d30 <pxCurrentTCBConst>)
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	f01e 0f10 	tst.w	lr, #16
 8004ce0:	bf08      	it	eq
 8004ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cea:	6010      	str	r0, [r2, #0]
 8004cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004cf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004cf4:	f380 8811 	msr	BASEPRI, r0
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f7fe ffc4 	bl	8003c8c <vTaskSwitchContext>
 8004d04:	f04f 0000 	mov.w	r0, #0
 8004d08:	f380 8811 	msr	BASEPRI, r0
 8004d0c:	bc09      	pop	{r0, r3}
 8004d0e:	6819      	ldr	r1, [r3, #0]
 8004d10:	6808      	ldr	r0, [r1, #0]
 8004d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d16:	f01e 0f10 	tst.w	lr, #16
 8004d1a:	bf08      	it	eq
 8004d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d20:	f380 8809 	msr	PSP, r0
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	f3af 8000 	nop.w

08004d30 <pxCurrentTCBConst>:
 8004d30:	200007fc 	.word	0x200007fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop

08004d38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	607b      	str	r3, [r7, #4]
}
 8004d50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d52:	f7fe fee1 	bl	8003b18 <xTaskIncrementTick>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d5c:	4b06      	ldr	r3, [pc, #24]	; (8004d78 <xPortSysTickHandler+0x40>)
 8004d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	2300      	movs	r3, #0
 8004d66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f383 8811 	msr	BASEPRI, r3
}
 8004d6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d70:	bf00      	nop
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d80:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <vPortSetupTimerInterrupt+0x34>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d86:	4b0b      	ldr	r3, [pc, #44]	; (8004db4 <vPortSetupTimerInterrupt+0x38>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d8c:	4b0a      	ldr	r3, [pc, #40]	; (8004db8 <vPortSetupTimerInterrupt+0x3c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0a      	ldr	r2, [pc, #40]	; (8004dbc <vPortSetupTimerInterrupt+0x40>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	099b      	lsrs	r3, r3, #6
 8004d98:	4a09      	ldr	r2, [pc, #36]	; (8004dc0 <vPortSetupTimerInterrupt+0x44>)
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d9e:	4b04      	ldr	r3, [pc, #16]	; (8004db0 <vPortSetupTimerInterrupt+0x34>)
 8004da0:	2207      	movs	r2, #7
 8004da2:	601a      	str	r2, [r3, #0]
}
 8004da4:	bf00      	nop
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	e000e010 	.word	0xe000e010
 8004db4:	e000e018 	.word	0xe000e018
 8004db8:	20000000 	.word	0x20000000
 8004dbc:	10624dd3 	.word	0x10624dd3
 8004dc0:	e000e014 	.word	0xe000e014

08004dc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004dc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004dd4 <vPortEnableVFP+0x10>
 8004dc8:	6801      	ldr	r1, [r0, #0]
 8004dca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004dce:	6001      	str	r1, [r0, #0]
 8004dd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004dd2:	bf00      	nop
 8004dd4:	e000ed88 	.word	0xe000ed88

08004dd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004dde:	f3ef 8305 	mrs	r3, IPSR
 8004de2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2b0f      	cmp	r3, #15
 8004de8:	d914      	bls.n	8004e14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004dea:	4a17      	ldr	r2, [pc, #92]	; (8004e48 <vPortValidateInterruptPriority+0x70>)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4413      	add	r3, r2
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004df4:	4b15      	ldr	r3, [pc, #84]	; (8004e4c <vPortValidateInterruptPriority+0x74>)
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	7afa      	ldrb	r2, [r7, #11]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d20a      	bcs.n	8004e14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	607b      	str	r3, [r7, #4]
}
 8004e10:	bf00      	nop
 8004e12:	e7fe      	b.n	8004e12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e14:	4b0e      	ldr	r3, [pc, #56]	; (8004e50 <vPortValidateInterruptPriority+0x78>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e1c:	4b0d      	ldr	r3, [pc, #52]	; (8004e54 <vPortValidateInterruptPriority+0x7c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d90a      	bls.n	8004e3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e28:	f383 8811 	msr	BASEPRI, r3
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	f3bf 8f4f 	dsb	sy
 8004e34:	603b      	str	r3, [r7, #0]
}
 8004e36:	bf00      	nop
 8004e38:	e7fe      	b.n	8004e38 <vPortValidateInterruptPriority+0x60>
	}
 8004e3a:	bf00      	nop
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	e000e3f0 	.word	0xe000e3f0
 8004e4c:	20000e28 	.word	0x20000e28
 8004e50:	e000ed0c 	.word	0xe000ed0c
 8004e54:	20000e2c 	.word	0x20000e2c

08004e58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	; 0x28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e60:	2300      	movs	r3, #0
 8004e62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e64:	f7fe fd9c 	bl	80039a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e68:	4b5b      	ldr	r3, [pc, #364]	; (8004fd8 <pvPortMalloc+0x180>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e70:	f000 f920 	bl	80050b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e74:	4b59      	ldr	r3, [pc, #356]	; (8004fdc <pvPortMalloc+0x184>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f040 8093 	bne.w	8004fa8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d01d      	beq.n	8004ec4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004e88:	2208      	movs	r2, #8
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f003 0307 	and.w	r3, r3, #7
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d014      	beq.n	8004ec4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f023 0307 	bic.w	r3, r3, #7
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <pvPortMalloc+0x6c>
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	617b      	str	r3, [r7, #20]
}
 8004ec0:	bf00      	nop
 8004ec2:	e7fe      	b.n	8004ec2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d06e      	beq.n	8004fa8 <pvPortMalloc+0x150>
 8004eca:	4b45      	ldr	r3, [pc, #276]	; (8004fe0 <pvPortMalloc+0x188>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d869      	bhi.n	8004fa8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ed4:	4b43      	ldr	r3, [pc, #268]	; (8004fe4 <pvPortMalloc+0x18c>)
 8004ed6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ed8:	4b42      	ldr	r3, [pc, #264]	; (8004fe4 <pvPortMalloc+0x18c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ede:	e004      	b.n	8004eea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d903      	bls.n	8004efc <pvPortMalloc+0xa4>
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1f1      	bne.n	8004ee0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004efc:	4b36      	ldr	r3, [pc, #216]	; (8004fd8 <pvPortMalloc+0x180>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d050      	beq.n	8004fa8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2208      	movs	r2, #8
 8004f0c:	4413      	add	r3, r2
 8004f0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	1ad2      	subs	r2, r2, r3
 8004f20:	2308      	movs	r3, #8
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d91f      	bls.n	8004f68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <pvPortMalloc+0xf8>
	__asm volatile
 8004f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f3e:	f383 8811 	msr	BASEPRI, r3
 8004f42:	f3bf 8f6f 	isb	sy
 8004f46:	f3bf 8f4f 	dsb	sy
 8004f4a:	613b      	str	r3, [r7, #16]
}
 8004f4c:	bf00      	nop
 8004f4e:	e7fe      	b.n	8004f4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	1ad2      	subs	r2, r2, r3
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f62:	69b8      	ldr	r0, [r7, #24]
 8004f64:	f000 f908 	bl	8005178 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f68:	4b1d      	ldr	r3, [pc, #116]	; (8004fe0 <pvPortMalloc+0x188>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	4a1b      	ldr	r2, [pc, #108]	; (8004fe0 <pvPortMalloc+0x188>)
 8004f74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f76:	4b1a      	ldr	r3, [pc, #104]	; (8004fe0 <pvPortMalloc+0x188>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b1b      	ldr	r3, [pc, #108]	; (8004fe8 <pvPortMalloc+0x190>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d203      	bcs.n	8004f8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f82:	4b17      	ldr	r3, [pc, #92]	; (8004fe0 <pvPortMalloc+0x188>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a18      	ldr	r2, [pc, #96]	; (8004fe8 <pvPortMalloc+0x190>)
 8004f88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	4b13      	ldr	r3, [pc, #76]	; (8004fdc <pvPortMalloc+0x184>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	431a      	orrs	r2, r3
 8004f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004f9e:	4b13      	ldr	r3, [pc, #76]	; (8004fec <pvPortMalloc+0x194>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	4a11      	ldr	r2, [pc, #68]	; (8004fec <pvPortMalloc+0x194>)
 8004fa6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004fa8:	f7fe fd08 	bl	80039bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	f003 0307 	and.w	r3, r3, #7
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00a      	beq.n	8004fcc <pvPortMalloc+0x174>
	__asm volatile
 8004fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fba:	f383 8811 	msr	BASEPRI, r3
 8004fbe:	f3bf 8f6f 	isb	sy
 8004fc2:	f3bf 8f4f 	dsb	sy
 8004fc6:	60fb      	str	r3, [r7, #12]
}
 8004fc8:	bf00      	nop
 8004fca:	e7fe      	b.n	8004fca <pvPortMalloc+0x172>
	return pvReturn;
 8004fcc:	69fb      	ldr	r3, [r7, #28]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3728      	adds	r7, #40	; 0x28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20004a38 	.word	0x20004a38
 8004fdc:	20004a4c 	.word	0x20004a4c
 8004fe0:	20004a3c 	.word	0x20004a3c
 8004fe4:	20004a30 	.word	0x20004a30
 8004fe8:	20004a40 	.word	0x20004a40
 8004fec:	20004a44 	.word	0x20004a44

08004ff0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d04d      	beq.n	800509e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005002:	2308      	movs	r3, #8
 8005004:	425b      	negs	r3, r3
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	4413      	add	r3, r2
 800500a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	4b24      	ldr	r3, [pc, #144]	; (80050a8 <vPortFree+0xb8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4013      	ands	r3, r2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10a      	bne.n	8005034 <vPortFree+0x44>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	60fb      	str	r3, [r7, #12]
}
 8005030:	bf00      	nop
 8005032:	e7fe      	b.n	8005032 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <vPortFree+0x62>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	60bb      	str	r3, [r7, #8]
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	4b14      	ldr	r3, [pc, #80]	; (80050a8 <vPortFree+0xb8>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4013      	ands	r3, r2
 800505c:	2b00      	cmp	r3, #0
 800505e:	d01e      	beq.n	800509e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d11a      	bne.n	800509e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	4b0e      	ldr	r3, [pc, #56]	; (80050a8 <vPortFree+0xb8>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	43db      	mvns	r3, r3
 8005072:	401a      	ands	r2, r3
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005078:	f7fe fc92 	bl	80039a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <vPortFree+0xbc>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4413      	add	r3, r2
 8005086:	4a09      	ldr	r2, [pc, #36]	; (80050ac <vPortFree+0xbc>)
 8005088:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800508a:	6938      	ldr	r0, [r7, #16]
 800508c:	f000 f874 	bl	8005178 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005090:	4b07      	ldr	r3, [pc, #28]	; (80050b0 <vPortFree+0xc0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3301      	adds	r3, #1
 8005096:	4a06      	ldr	r2, [pc, #24]	; (80050b0 <vPortFree+0xc0>)
 8005098:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800509a:	f7fe fc8f 	bl	80039bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20004a4c 	.word	0x20004a4c
 80050ac:	20004a3c 	.word	0x20004a3c
 80050b0:	20004a48 	.word	0x20004a48

080050b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80050be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050c0:	4b27      	ldr	r3, [pc, #156]	; (8005160 <prvHeapInit+0xac>)
 80050c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00c      	beq.n	80050e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	3307      	adds	r3, #7
 80050d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0307 	bic.w	r3, r3, #7
 80050da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	4a1f      	ldr	r2, [pc, #124]	; (8005160 <prvHeapInit+0xac>)
 80050e4:	4413      	add	r3, r2
 80050e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050ec:	4a1d      	ldr	r2, [pc, #116]	; (8005164 <prvHeapInit+0xb0>)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050f2:	4b1c      	ldr	r3, [pc, #112]	; (8005164 <prvHeapInit+0xb0>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	4413      	add	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005100:	2208      	movs	r2, #8
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 0307 	bic.w	r3, r3, #7
 800510e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4a15      	ldr	r2, [pc, #84]	; (8005168 <prvHeapInit+0xb4>)
 8005114:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005116:	4b14      	ldr	r3, [pc, #80]	; (8005168 <prvHeapInit+0xb4>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2200      	movs	r2, #0
 800511c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800511e:	4b12      	ldr	r3, [pc, #72]	; (8005168 <prvHeapInit+0xb4>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2200      	movs	r2, #0
 8005124:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	1ad2      	subs	r2, r2, r3
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005134:	4b0c      	ldr	r3, [pc, #48]	; (8005168 <prvHeapInit+0xb4>)
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	4a0a      	ldr	r2, [pc, #40]	; (800516c <prvHeapInit+0xb8>)
 8005142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	4a09      	ldr	r2, [pc, #36]	; (8005170 <prvHeapInit+0xbc>)
 800514a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800514c:	4b09      	ldr	r3, [pc, #36]	; (8005174 <prvHeapInit+0xc0>)
 800514e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005152:	601a      	str	r2, [r3, #0]
}
 8005154:	bf00      	nop
 8005156:	3714      	adds	r7, #20
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	20000e30 	.word	0x20000e30
 8005164:	20004a30 	.word	0x20004a30
 8005168:	20004a38 	.word	0x20004a38
 800516c:	20004a40 	.word	0x20004a40
 8005170:	20004a3c 	.word	0x20004a3c
 8005174:	20004a4c 	.word	0x20004a4c

08005178 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005180:	4b28      	ldr	r3, [pc, #160]	; (8005224 <prvInsertBlockIntoFreeList+0xac>)
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	e002      	b.n	800518c <prvInsertBlockIntoFreeList+0x14>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60fb      	str	r3, [r7, #12]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	429a      	cmp	r2, r3
 8005194:	d8f7      	bhi.n	8005186 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	4413      	add	r3, r2
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d108      	bne.n	80051ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	441a      	add	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	441a      	add	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d118      	bne.n	8005200 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	4b15      	ldr	r3, [pc, #84]	; (8005228 <prvInsertBlockIntoFreeList+0xb0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d00d      	beq.n	80051f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	441a      	add	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	601a      	str	r2, [r3, #0]
 80051f4:	e008      	b.n	8005208 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051f6:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <prvInsertBlockIntoFreeList+0xb0>)
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	e003      	b.n	8005208 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	429a      	cmp	r2, r3
 800520e:	d002      	beq.n	8005216 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005216:	bf00      	nop
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	20004a30 	.word	0x20004a30
 8005228:	20004a38 	.word	0x20004a38

0800522c <__errno>:
 800522c:	4b01      	ldr	r3, [pc, #4]	; (8005234 <__errno+0x8>)
 800522e:	6818      	ldr	r0, [r3, #0]
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20000010 	.word	0x20000010

08005238 <__libc_init_array>:
 8005238:	b570      	push	{r4, r5, r6, lr}
 800523a:	4d0d      	ldr	r5, [pc, #52]	; (8005270 <__libc_init_array+0x38>)
 800523c:	4c0d      	ldr	r4, [pc, #52]	; (8005274 <__libc_init_array+0x3c>)
 800523e:	1b64      	subs	r4, r4, r5
 8005240:	10a4      	asrs	r4, r4, #2
 8005242:	2600      	movs	r6, #0
 8005244:	42a6      	cmp	r6, r4
 8005246:	d109      	bne.n	800525c <__libc_init_array+0x24>
 8005248:	4d0b      	ldr	r5, [pc, #44]	; (8005278 <__libc_init_array+0x40>)
 800524a:	4c0c      	ldr	r4, [pc, #48]	; (800527c <__libc_init_array+0x44>)
 800524c:	f000 fc8e 	bl	8005b6c <_init>
 8005250:	1b64      	subs	r4, r4, r5
 8005252:	10a4      	asrs	r4, r4, #2
 8005254:	2600      	movs	r6, #0
 8005256:	42a6      	cmp	r6, r4
 8005258:	d105      	bne.n	8005266 <__libc_init_array+0x2e>
 800525a:	bd70      	pop	{r4, r5, r6, pc}
 800525c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005260:	4798      	blx	r3
 8005262:	3601      	adds	r6, #1
 8005264:	e7ee      	b.n	8005244 <__libc_init_array+0xc>
 8005266:	f855 3b04 	ldr.w	r3, [r5], #4
 800526a:	4798      	blx	r3
 800526c:	3601      	adds	r6, #1
 800526e:	e7f2      	b.n	8005256 <__libc_init_array+0x1e>
 8005270:	08005d8c 	.word	0x08005d8c
 8005274:	08005d8c 	.word	0x08005d8c
 8005278:	08005d8c 	.word	0x08005d8c
 800527c:	08005d90 	.word	0x08005d90

08005280 <memcpy>:
 8005280:	440a      	add	r2, r1
 8005282:	4291      	cmp	r1, r2
 8005284:	f100 33ff 	add.w	r3, r0, #4294967295
 8005288:	d100      	bne.n	800528c <memcpy+0xc>
 800528a:	4770      	bx	lr
 800528c:	b510      	push	{r4, lr}
 800528e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005296:	4291      	cmp	r1, r2
 8005298:	d1f9      	bne.n	800528e <memcpy+0xe>
 800529a:	bd10      	pop	{r4, pc}

0800529c <memset>:
 800529c:	4402      	add	r2, r0
 800529e:	4603      	mov	r3, r0
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d100      	bne.n	80052a6 <memset+0xa>
 80052a4:	4770      	bx	lr
 80052a6:	f803 1b01 	strb.w	r1, [r3], #1
 80052aa:	e7f9      	b.n	80052a0 <memset+0x4>

080052ac <siprintf>:
 80052ac:	b40e      	push	{r1, r2, r3}
 80052ae:	b500      	push	{lr}
 80052b0:	b09c      	sub	sp, #112	; 0x70
 80052b2:	ab1d      	add	r3, sp, #116	; 0x74
 80052b4:	9002      	str	r0, [sp, #8]
 80052b6:	9006      	str	r0, [sp, #24]
 80052b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052bc:	4809      	ldr	r0, [pc, #36]	; (80052e4 <siprintf+0x38>)
 80052be:	9107      	str	r1, [sp, #28]
 80052c0:	9104      	str	r1, [sp, #16]
 80052c2:	4909      	ldr	r1, [pc, #36]	; (80052e8 <siprintf+0x3c>)
 80052c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80052c8:	9105      	str	r1, [sp, #20]
 80052ca:	6800      	ldr	r0, [r0, #0]
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	a902      	add	r1, sp, #8
 80052d0:	f000 f868 	bl	80053a4 <_svfiprintf_r>
 80052d4:	9b02      	ldr	r3, [sp, #8]
 80052d6:	2200      	movs	r2, #0
 80052d8:	701a      	strb	r2, [r3, #0]
 80052da:	b01c      	add	sp, #112	; 0x70
 80052dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80052e0:	b003      	add	sp, #12
 80052e2:	4770      	bx	lr
 80052e4:	20000010 	.word	0x20000010
 80052e8:	ffff0208 	.word	0xffff0208

080052ec <__ssputs_r>:
 80052ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052f0:	688e      	ldr	r6, [r1, #8]
 80052f2:	429e      	cmp	r6, r3
 80052f4:	4682      	mov	sl, r0
 80052f6:	460c      	mov	r4, r1
 80052f8:	4690      	mov	r8, r2
 80052fa:	461f      	mov	r7, r3
 80052fc:	d838      	bhi.n	8005370 <__ssputs_r+0x84>
 80052fe:	898a      	ldrh	r2, [r1, #12]
 8005300:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005304:	d032      	beq.n	800536c <__ssputs_r+0x80>
 8005306:	6825      	ldr	r5, [r4, #0]
 8005308:	6909      	ldr	r1, [r1, #16]
 800530a:	eba5 0901 	sub.w	r9, r5, r1
 800530e:	6965      	ldr	r5, [r4, #20]
 8005310:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005314:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005318:	3301      	adds	r3, #1
 800531a:	444b      	add	r3, r9
 800531c:	106d      	asrs	r5, r5, #1
 800531e:	429d      	cmp	r5, r3
 8005320:	bf38      	it	cc
 8005322:	461d      	movcc	r5, r3
 8005324:	0553      	lsls	r3, r2, #21
 8005326:	d531      	bpl.n	800538c <__ssputs_r+0xa0>
 8005328:	4629      	mov	r1, r5
 800532a:	f000 fb55 	bl	80059d8 <_malloc_r>
 800532e:	4606      	mov	r6, r0
 8005330:	b950      	cbnz	r0, 8005348 <__ssputs_r+0x5c>
 8005332:	230c      	movs	r3, #12
 8005334:	f8ca 3000 	str.w	r3, [sl]
 8005338:	89a3      	ldrh	r3, [r4, #12]
 800533a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800533e:	81a3      	strh	r3, [r4, #12]
 8005340:	f04f 30ff 	mov.w	r0, #4294967295
 8005344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005348:	6921      	ldr	r1, [r4, #16]
 800534a:	464a      	mov	r2, r9
 800534c:	f7ff ff98 	bl	8005280 <memcpy>
 8005350:	89a3      	ldrh	r3, [r4, #12]
 8005352:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800535a:	81a3      	strh	r3, [r4, #12]
 800535c:	6126      	str	r6, [r4, #16]
 800535e:	6165      	str	r5, [r4, #20]
 8005360:	444e      	add	r6, r9
 8005362:	eba5 0509 	sub.w	r5, r5, r9
 8005366:	6026      	str	r6, [r4, #0]
 8005368:	60a5      	str	r5, [r4, #8]
 800536a:	463e      	mov	r6, r7
 800536c:	42be      	cmp	r6, r7
 800536e:	d900      	bls.n	8005372 <__ssputs_r+0x86>
 8005370:	463e      	mov	r6, r7
 8005372:	6820      	ldr	r0, [r4, #0]
 8005374:	4632      	mov	r2, r6
 8005376:	4641      	mov	r1, r8
 8005378:	f000 faa8 	bl	80058cc <memmove>
 800537c:	68a3      	ldr	r3, [r4, #8]
 800537e:	1b9b      	subs	r3, r3, r6
 8005380:	60a3      	str	r3, [r4, #8]
 8005382:	6823      	ldr	r3, [r4, #0]
 8005384:	4433      	add	r3, r6
 8005386:	6023      	str	r3, [r4, #0]
 8005388:	2000      	movs	r0, #0
 800538a:	e7db      	b.n	8005344 <__ssputs_r+0x58>
 800538c:	462a      	mov	r2, r5
 800538e:	f000 fb97 	bl	8005ac0 <_realloc_r>
 8005392:	4606      	mov	r6, r0
 8005394:	2800      	cmp	r0, #0
 8005396:	d1e1      	bne.n	800535c <__ssputs_r+0x70>
 8005398:	6921      	ldr	r1, [r4, #16]
 800539a:	4650      	mov	r0, sl
 800539c:	f000 fab0 	bl	8005900 <_free_r>
 80053a0:	e7c7      	b.n	8005332 <__ssputs_r+0x46>
	...

080053a4 <_svfiprintf_r>:
 80053a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a8:	4698      	mov	r8, r3
 80053aa:	898b      	ldrh	r3, [r1, #12]
 80053ac:	061b      	lsls	r3, r3, #24
 80053ae:	b09d      	sub	sp, #116	; 0x74
 80053b0:	4607      	mov	r7, r0
 80053b2:	460d      	mov	r5, r1
 80053b4:	4614      	mov	r4, r2
 80053b6:	d50e      	bpl.n	80053d6 <_svfiprintf_r+0x32>
 80053b8:	690b      	ldr	r3, [r1, #16]
 80053ba:	b963      	cbnz	r3, 80053d6 <_svfiprintf_r+0x32>
 80053bc:	2140      	movs	r1, #64	; 0x40
 80053be:	f000 fb0b 	bl	80059d8 <_malloc_r>
 80053c2:	6028      	str	r0, [r5, #0]
 80053c4:	6128      	str	r0, [r5, #16]
 80053c6:	b920      	cbnz	r0, 80053d2 <_svfiprintf_r+0x2e>
 80053c8:	230c      	movs	r3, #12
 80053ca:	603b      	str	r3, [r7, #0]
 80053cc:	f04f 30ff 	mov.w	r0, #4294967295
 80053d0:	e0d1      	b.n	8005576 <_svfiprintf_r+0x1d2>
 80053d2:	2340      	movs	r3, #64	; 0x40
 80053d4:	616b      	str	r3, [r5, #20]
 80053d6:	2300      	movs	r3, #0
 80053d8:	9309      	str	r3, [sp, #36]	; 0x24
 80053da:	2320      	movs	r3, #32
 80053dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80053e4:	2330      	movs	r3, #48	; 0x30
 80053e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005590 <_svfiprintf_r+0x1ec>
 80053ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053ee:	f04f 0901 	mov.w	r9, #1
 80053f2:	4623      	mov	r3, r4
 80053f4:	469a      	mov	sl, r3
 80053f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053fa:	b10a      	cbz	r2, 8005400 <_svfiprintf_r+0x5c>
 80053fc:	2a25      	cmp	r2, #37	; 0x25
 80053fe:	d1f9      	bne.n	80053f4 <_svfiprintf_r+0x50>
 8005400:	ebba 0b04 	subs.w	fp, sl, r4
 8005404:	d00b      	beq.n	800541e <_svfiprintf_r+0x7a>
 8005406:	465b      	mov	r3, fp
 8005408:	4622      	mov	r2, r4
 800540a:	4629      	mov	r1, r5
 800540c:	4638      	mov	r0, r7
 800540e:	f7ff ff6d 	bl	80052ec <__ssputs_r>
 8005412:	3001      	adds	r0, #1
 8005414:	f000 80aa 	beq.w	800556c <_svfiprintf_r+0x1c8>
 8005418:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800541a:	445a      	add	r2, fp
 800541c:	9209      	str	r2, [sp, #36]	; 0x24
 800541e:	f89a 3000 	ldrb.w	r3, [sl]
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 80a2 	beq.w	800556c <_svfiprintf_r+0x1c8>
 8005428:	2300      	movs	r3, #0
 800542a:	f04f 32ff 	mov.w	r2, #4294967295
 800542e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005432:	f10a 0a01 	add.w	sl, sl, #1
 8005436:	9304      	str	r3, [sp, #16]
 8005438:	9307      	str	r3, [sp, #28]
 800543a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800543e:	931a      	str	r3, [sp, #104]	; 0x68
 8005440:	4654      	mov	r4, sl
 8005442:	2205      	movs	r2, #5
 8005444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005448:	4851      	ldr	r0, [pc, #324]	; (8005590 <_svfiprintf_r+0x1ec>)
 800544a:	f7fa fed1 	bl	80001f0 <memchr>
 800544e:	9a04      	ldr	r2, [sp, #16]
 8005450:	b9d8      	cbnz	r0, 800548a <_svfiprintf_r+0xe6>
 8005452:	06d0      	lsls	r0, r2, #27
 8005454:	bf44      	itt	mi
 8005456:	2320      	movmi	r3, #32
 8005458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800545c:	0711      	lsls	r1, r2, #28
 800545e:	bf44      	itt	mi
 8005460:	232b      	movmi	r3, #43	; 0x2b
 8005462:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005466:	f89a 3000 	ldrb.w	r3, [sl]
 800546a:	2b2a      	cmp	r3, #42	; 0x2a
 800546c:	d015      	beq.n	800549a <_svfiprintf_r+0xf6>
 800546e:	9a07      	ldr	r2, [sp, #28]
 8005470:	4654      	mov	r4, sl
 8005472:	2000      	movs	r0, #0
 8005474:	f04f 0c0a 	mov.w	ip, #10
 8005478:	4621      	mov	r1, r4
 800547a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800547e:	3b30      	subs	r3, #48	; 0x30
 8005480:	2b09      	cmp	r3, #9
 8005482:	d94e      	bls.n	8005522 <_svfiprintf_r+0x17e>
 8005484:	b1b0      	cbz	r0, 80054b4 <_svfiprintf_r+0x110>
 8005486:	9207      	str	r2, [sp, #28]
 8005488:	e014      	b.n	80054b4 <_svfiprintf_r+0x110>
 800548a:	eba0 0308 	sub.w	r3, r0, r8
 800548e:	fa09 f303 	lsl.w	r3, r9, r3
 8005492:	4313      	orrs	r3, r2
 8005494:	9304      	str	r3, [sp, #16]
 8005496:	46a2      	mov	sl, r4
 8005498:	e7d2      	b.n	8005440 <_svfiprintf_r+0x9c>
 800549a:	9b03      	ldr	r3, [sp, #12]
 800549c:	1d19      	adds	r1, r3, #4
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	9103      	str	r1, [sp, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	bfbb      	ittet	lt
 80054a6:	425b      	neglt	r3, r3
 80054a8:	f042 0202 	orrlt.w	r2, r2, #2
 80054ac:	9307      	strge	r3, [sp, #28]
 80054ae:	9307      	strlt	r3, [sp, #28]
 80054b0:	bfb8      	it	lt
 80054b2:	9204      	strlt	r2, [sp, #16]
 80054b4:	7823      	ldrb	r3, [r4, #0]
 80054b6:	2b2e      	cmp	r3, #46	; 0x2e
 80054b8:	d10c      	bne.n	80054d4 <_svfiprintf_r+0x130>
 80054ba:	7863      	ldrb	r3, [r4, #1]
 80054bc:	2b2a      	cmp	r3, #42	; 0x2a
 80054be:	d135      	bne.n	800552c <_svfiprintf_r+0x188>
 80054c0:	9b03      	ldr	r3, [sp, #12]
 80054c2:	1d1a      	adds	r2, r3, #4
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	9203      	str	r2, [sp, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	bfb8      	it	lt
 80054cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80054d0:	3402      	adds	r4, #2
 80054d2:	9305      	str	r3, [sp, #20]
 80054d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80055a0 <_svfiprintf_r+0x1fc>
 80054d8:	7821      	ldrb	r1, [r4, #0]
 80054da:	2203      	movs	r2, #3
 80054dc:	4650      	mov	r0, sl
 80054de:	f7fa fe87 	bl	80001f0 <memchr>
 80054e2:	b140      	cbz	r0, 80054f6 <_svfiprintf_r+0x152>
 80054e4:	2340      	movs	r3, #64	; 0x40
 80054e6:	eba0 000a 	sub.w	r0, r0, sl
 80054ea:	fa03 f000 	lsl.w	r0, r3, r0
 80054ee:	9b04      	ldr	r3, [sp, #16]
 80054f0:	4303      	orrs	r3, r0
 80054f2:	3401      	adds	r4, #1
 80054f4:	9304      	str	r3, [sp, #16]
 80054f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054fa:	4826      	ldr	r0, [pc, #152]	; (8005594 <_svfiprintf_r+0x1f0>)
 80054fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005500:	2206      	movs	r2, #6
 8005502:	f7fa fe75 	bl	80001f0 <memchr>
 8005506:	2800      	cmp	r0, #0
 8005508:	d038      	beq.n	800557c <_svfiprintf_r+0x1d8>
 800550a:	4b23      	ldr	r3, [pc, #140]	; (8005598 <_svfiprintf_r+0x1f4>)
 800550c:	bb1b      	cbnz	r3, 8005556 <_svfiprintf_r+0x1b2>
 800550e:	9b03      	ldr	r3, [sp, #12]
 8005510:	3307      	adds	r3, #7
 8005512:	f023 0307 	bic.w	r3, r3, #7
 8005516:	3308      	adds	r3, #8
 8005518:	9303      	str	r3, [sp, #12]
 800551a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800551c:	4433      	add	r3, r6
 800551e:	9309      	str	r3, [sp, #36]	; 0x24
 8005520:	e767      	b.n	80053f2 <_svfiprintf_r+0x4e>
 8005522:	fb0c 3202 	mla	r2, ip, r2, r3
 8005526:	460c      	mov	r4, r1
 8005528:	2001      	movs	r0, #1
 800552a:	e7a5      	b.n	8005478 <_svfiprintf_r+0xd4>
 800552c:	2300      	movs	r3, #0
 800552e:	3401      	adds	r4, #1
 8005530:	9305      	str	r3, [sp, #20]
 8005532:	4619      	mov	r1, r3
 8005534:	f04f 0c0a 	mov.w	ip, #10
 8005538:	4620      	mov	r0, r4
 800553a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800553e:	3a30      	subs	r2, #48	; 0x30
 8005540:	2a09      	cmp	r2, #9
 8005542:	d903      	bls.n	800554c <_svfiprintf_r+0x1a8>
 8005544:	2b00      	cmp	r3, #0
 8005546:	d0c5      	beq.n	80054d4 <_svfiprintf_r+0x130>
 8005548:	9105      	str	r1, [sp, #20]
 800554a:	e7c3      	b.n	80054d4 <_svfiprintf_r+0x130>
 800554c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005550:	4604      	mov	r4, r0
 8005552:	2301      	movs	r3, #1
 8005554:	e7f0      	b.n	8005538 <_svfiprintf_r+0x194>
 8005556:	ab03      	add	r3, sp, #12
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	462a      	mov	r2, r5
 800555c:	4b0f      	ldr	r3, [pc, #60]	; (800559c <_svfiprintf_r+0x1f8>)
 800555e:	a904      	add	r1, sp, #16
 8005560:	4638      	mov	r0, r7
 8005562:	f3af 8000 	nop.w
 8005566:	1c42      	adds	r2, r0, #1
 8005568:	4606      	mov	r6, r0
 800556a:	d1d6      	bne.n	800551a <_svfiprintf_r+0x176>
 800556c:	89ab      	ldrh	r3, [r5, #12]
 800556e:	065b      	lsls	r3, r3, #25
 8005570:	f53f af2c 	bmi.w	80053cc <_svfiprintf_r+0x28>
 8005574:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005576:	b01d      	add	sp, #116	; 0x74
 8005578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800557c:	ab03      	add	r3, sp, #12
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	462a      	mov	r2, r5
 8005582:	4b06      	ldr	r3, [pc, #24]	; (800559c <_svfiprintf_r+0x1f8>)
 8005584:	a904      	add	r1, sp, #16
 8005586:	4638      	mov	r0, r7
 8005588:	f000 f87a 	bl	8005680 <_printf_i>
 800558c:	e7eb      	b.n	8005566 <_svfiprintf_r+0x1c2>
 800558e:	bf00      	nop
 8005590:	08005d50 	.word	0x08005d50
 8005594:	08005d5a 	.word	0x08005d5a
 8005598:	00000000 	.word	0x00000000
 800559c:	080052ed 	.word	0x080052ed
 80055a0:	08005d56 	.word	0x08005d56

080055a4 <_printf_common>:
 80055a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055a8:	4616      	mov	r6, r2
 80055aa:	4699      	mov	r9, r3
 80055ac:	688a      	ldr	r2, [r1, #8]
 80055ae:	690b      	ldr	r3, [r1, #16]
 80055b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055b4:	4293      	cmp	r3, r2
 80055b6:	bfb8      	it	lt
 80055b8:	4613      	movlt	r3, r2
 80055ba:	6033      	str	r3, [r6, #0]
 80055bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055c0:	4607      	mov	r7, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	b10a      	cbz	r2, 80055ca <_printf_common+0x26>
 80055c6:	3301      	adds	r3, #1
 80055c8:	6033      	str	r3, [r6, #0]
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	0699      	lsls	r1, r3, #26
 80055ce:	bf42      	ittt	mi
 80055d0:	6833      	ldrmi	r3, [r6, #0]
 80055d2:	3302      	addmi	r3, #2
 80055d4:	6033      	strmi	r3, [r6, #0]
 80055d6:	6825      	ldr	r5, [r4, #0]
 80055d8:	f015 0506 	ands.w	r5, r5, #6
 80055dc:	d106      	bne.n	80055ec <_printf_common+0x48>
 80055de:	f104 0a19 	add.w	sl, r4, #25
 80055e2:	68e3      	ldr	r3, [r4, #12]
 80055e4:	6832      	ldr	r2, [r6, #0]
 80055e6:	1a9b      	subs	r3, r3, r2
 80055e8:	42ab      	cmp	r3, r5
 80055ea:	dc26      	bgt.n	800563a <_printf_common+0x96>
 80055ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80055f0:	1e13      	subs	r3, r2, #0
 80055f2:	6822      	ldr	r2, [r4, #0]
 80055f4:	bf18      	it	ne
 80055f6:	2301      	movne	r3, #1
 80055f8:	0692      	lsls	r2, r2, #26
 80055fa:	d42b      	bmi.n	8005654 <_printf_common+0xb0>
 80055fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005600:	4649      	mov	r1, r9
 8005602:	4638      	mov	r0, r7
 8005604:	47c0      	blx	r8
 8005606:	3001      	adds	r0, #1
 8005608:	d01e      	beq.n	8005648 <_printf_common+0xa4>
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	68e5      	ldr	r5, [r4, #12]
 800560e:	6832      	ldr	r2, [r6, #0]
 8005610:	f003 0306 	and.w	r3, r3, #6
 8005614:	2b04      	cmp	r3, #4
 8005616:	bf08      	it	eq
 8005618:	1aad      	subeq	r5, r5, r2
 800561a:	68a3      	ldr	r3, [r4, #8]
 800561c:	6922      	ldr	r2, [r4, #16]
 800561e:	bf0c      	ite	eq
 8005620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005624:	2500      	movne	r5, #0
 8005626:	4293      	cmp	r3, r2
 8005628:	bfc4      	itt	gt
 800562a:	1a9b      	subgt	r3, r3, r2
 800562c:	18ed      	addgt	r5, r5, r3
 800562e:	2600      	movs	r6, #0
 8005630:	341a      	adds	r4, #26
 8005632:	42b5      	cmp	r5, r6
 8005634:	d11a      	bne.n	800566c <_printf_common+0xc8>
 8005636:	2000      	movs	r0, #0
 8005638:	e008      	b.n	800564c <_printf_common+0xa8>
 800563a:	2301      	movs	r3, #1
 800563c:	4652      	mov	r2, sl
 800563e:	4649      	mov	r1, r9
 8005640:	4638      	mov	r0, r7
 8005642:	47c0      	blx	r8
 8005644:	3001      	adds	r0, #1
 8005646:	d103      	bne.n	8005650 <_printf_common+0xac>
 8005648:	f04f 30ff 	mov.w	r0, #4294967295
 800564c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005650:	3501      	adds	r5, #1
 8005652:	e7c6      	b.n	80055e2 <_printf_common+0x3e>
 8005654:	18e1      	adds	r1, r4, r3
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	2030      	movs	r0, #48	; 0x30
 800565a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800565e:	4422      	add	r2, r4
 8005660:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005664:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005668:	3302      	adds	r3, #2
 800566a:	e7c7      	b.n	80055fc <_printf_common+0x58>
 800566c:	2301      	movs	r3, #1
 800566e:	4622      	mov	r2, r4
 8005670:	4649      	mov	r1, r9
 8005672:	4638      	mov	r0, r7
 8005674:	47c0      	blx	r8
 8005676:	3001      	adds	r0, #1
 8005678:	d0e6      	beq.n	8005648 <_printf_common+0xa4>
 800567a:	3601      	adds	r6, #1
 800567c:	e7d9      	b.n	8005632 <_printf_common+0x8e>
	...

08005680 <_printf_i>:
 8005680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005684:	7e0f      	ldrb	r7, [r1, #24]
 8005686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005688:	2f78      	cmp	r7, #120	; 0x78
 800568a:	4691      	mov	r9, r2
 800568c:	4680      	mov	r8, r0
 800568e:	460c      	mov	r4, r1
 8005690:	469a      	mov	sl, r3
 8005692:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005696:	d807      	bhi.n	80056a8 <_printf_i+0x28>
 8005698:	2f62      	cmp	r7, #98	; 0x62
 800569a:	d80a      	bhi.n	80056b2 <_printf_i+0x32>
 800569c:	2f00      	cmp	r7, #0
 800569e:	f000 80d8 	beq.w	8005852 <_printf_i+0x1d2>
 80056a2:	2f58      	cmp	r7, #88	; 0x58
 80056a4:	f000 80a3 	beq.w	80057ee <_printf_i+0x16e>
 80056a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056b0:	e03a      	b.n	8005728 <_printf_i+0xa8>
 80056b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056b6:	2b15      	cmp	r3, #21
 80056b8:	d8f6      	bhi.n	80056a8 <_printf_i+0x28>
 80056ba:	a101      	add	r1, pc, #4	; (adr r1, 80056c0 <_printf_i+0x40>)
 80056bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056c0:	08005719 	.word	0x08005719
 80056c4:	0800572d 	.word	0x0800572d
 80056c8:	080056a9 	.word	0x080056a9
 80056cc:	080056a9 	.word	0x080056a9
 80056d0:	080056a9 	.word	0x080056a9
 80056d4:	080056a9 	.word	0x080056a9
 80056d8:	0800572d 	.word	0x0800572d
 80056dc:	080056a9 	.word	0x080056a9
 80056e0:	080056a9 	.word	0x080056a9
 80056e4:	080056a9 	.word	0x080056a9
 80056e8:	080056a9 	.word	0x080056a9
 80056ec:	08005839 	.word	0x08005839
 80056f0:	0800575d 	.word	0x0800575d
 80056f4:	0800581b 	.word	0x0800581b
 80056f8:	080056a9 	.word	0x080056a9
 80056fc:	080056a9 	.word	0x080056a9
 8005700:	0800585b 	.word	0x0800585b
 8005704:	080056a9 	.word	0x080056a9
 8005708:	0800575d 	.word	0x0800575d
 800570c:	080056a9 	.word	0x080056a9
 8005710:	080056a9 	.word	0x080056a9
 8005714:	08005823 	.word	0x08005823
 8005718:	682b      	ldr	r3, [r5, #0]
 800571a:	1d1a      	adds	r2, r3, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	602a      	str	r2, [r5, #0]
 8005720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005728:	2301      	movs	r3, #1
 800572a:	e0a3      	b.n	8005874 <_printf_i+0x1f4>
 800572c:	6820      	ldr	r0, [r4, #0]
 800572e:	6829      	ldr	r1, [r5, #0]
 8005730:	0606      	lsls	r6, r0, #24
 8005732:	f101 0304 	add.w	r3, r1, #4
 8005736:	d50a      	bpl.n	800574e <_printf_i+0xce>
 8005738:	680e      	ldr	r6, [r1, #0]
 800573a:	602b      	str	r3, [r5, #0]
 800573c:	2e00      	cmp	r6, #0
 800573e:	da03      	bge.n	8005748 <_printf_i+0xc8>
 8005740:	232d      	movs	r3, #45	; 0x2d
 8005742:	4276      	negs	r6, r6
 8005744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005748:	485e      	ldr	r0, [pc, #376]	; (80058c4 <_printf_i+0x244>)
 800574a:	230a      	movs	r3, #10
 800574c:	e019      	b.n	8005782 <_printf_i+0x102>
 800574e:	680e      	ldr	r6, [r1, #0]
 8005750:	602b      	str	r3, [r5, #0]
 8005752:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005756:	bf18      	it	ne
 8005758:	b236      	sxthne	r6, r6
 800575a:	e7ef      	b.n	800573c <_printf_i+0xbc>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	6820      	ldr	r0, [r4, #0]
 8005760:	1d19      	adds	r1, r3, #4
 8005762:	6029      	str	r1, [r5, #0]
 8005764:	0601      	lsls	r1, r0, #24
 8005766:	d501      	bpl.n	800576c <_printf_i+0xec>
 8005768:	681e      	ldr	r6, [r3, #0]
 800576a:	e002      	b.n	8005772 <_printf_i+0xf2>
 800576c:	0646      	lsls	r6, r0, #25
 800576e:	d5fb      	bpl.n	8005768 <_printf_i+0xe8>
 8005770:	881e      	ldrh	r6, [r3, #0]
 8005772:	4854      	ldr	r0, [pc, #336]	; (80058c4 <_printf_i+0x244>)
 8005774:	2f6f      	cmp	r7, #111	; 0x6f
 8005776:	bf0c      	ite	eq
 8005778:	2308      	moveq	r3, #8
 800577a:	230a      	movne	r3, #10
 800577c:	2100      	movs	r1, #0
 800577e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005782:	6865      	ldr	r5, [r4, #4]
 8005784:	60a5      	str	r5, [r4, #8]
 8005786:	2d00      	cmp	r5, #0
 8005788:	bfa2      	ittt	ge
 800578a:	6821      	ldrge	r1, [r4, #0]
 800578c:	f021 0104 	bicge.w	r1, r1, #4
 8005790:	6021      	strge	r1, [r4, #0]
 8005792:	b90e      	cbnz	r6, 8005798 <_printf_i+0x118>
 8005794:	2d00      	cmp	r5, #0
 8005796:	d04d      	beq.n	8005834 <_printf_i+0x1b4>
 8005798:	4615      	mov	r5, r2
 800579a:	fbb6 f1f3 	udiv	r1, r6, r3
 800579e:	fb03 6711 	mls	r7, r3, r1, r6
 80057a2:	5dc7      	ldrb	r7, [r0, r7]
 80057a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057a8:	4637      	mov	r7, r6
 80057aa:	42bb      	cmp	r3, r7
 80057ac:	460e      	mov	r6, r1
 80057ae:	d9f4      	bls.n	800579a <_printf_i+0x11a>
 80057b0:	2b08      	cmp	r3, #8
 80057b2:	d10b      	bne.n	80057cc <_printf_i+0x14c>
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	07de      	lsls	r6, r3, #31
 80057b8:	d508      	bpl.n	80057cc <_printf_i+0x14c>
 80057ba:	6923      	ldr	r3, [r4, #16]
 80057bc:	6861      	ldr	r1, [r4, #4]
 80057be:	4299      	cmp	r1, r3
 80057c0:	bfde      	ittt	le
 80057c2:	2330      	movle	r3, #48	; 0x30
 80057c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057cc:	1b52      	subs	r2, r2, r5
 80057ce:	6122      	str	r2, [r4, #16]
 80057d0:	f8cd a000 	str.w	sl, [sp]
 80057d4:	464b      	mov	r3, r9
 80057d6:	aa03      	add	r2, sp, #12
 80057d8:	4621      	mov	r1, r4
 80057da:	4640      	mov	r0, r8
 80057dc:	f7ff fee2 	bl	80055a4 <_printf_common>
 80057e0:	3001      	adds	r0, #1
 80057e2:	d14c      	bne.n	800587e <_printf_i+0x1fe>
 80057e4:	f04f 30ff 	mov.w	r0, #4294967295
 80057e8:	b004      	add	sp, #16
 80057ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ee:	4835      	ldr	r0, [pc, #212]	; (80058c4 <_printf_i+0x244>)
 80057f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80057f4:	6829      	ldr	r1, [r5, #0]
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80057fc:	6029      	str	r1, [r5, #0]
 80057fe:	061d      	lsls	r5, r3, #24
 8005800:	d514      	bpl.n	800582c <_printf_i+0x1ac>
 8005802:	07df      	lsls	r7, r3, #31
 8005804:	bf44      	itt	mi
 8005806:	f043 0320 	orrmi.w	r3, r3, #32
 800580a:	6023      	strmi	r3, [r4, #0]
 800580c:	b91e      	cbnz	r6, 8005816 <_printf_i+0x196>
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	f023 0320 	bic.w	r3, r3, #32
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	2310      	movs	r3, #16
 8005818:	e7b0      	b.n	800577c <_printf_i+0xfc>
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	f043 0320 	orr.w	r3, r3, #32
 8005820:	6023      	str	r3, [r4, #0]
 8005822:	2378      	movs	r3, #120	; 0x78
 8005824:	4828      	ldr	r0, [pc, #160]	; (80058c8 <_printf_i+0x248>)
 8005826:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800582a:	e7e3      	b.n	80057f4 <_printf_i+0x174>
 800582c:	0659      	lsls	r1, r3, #25
 800582e:	bf48      	it	mi
 8005830:	b2b6      	uxthmi	r6, r6
 8005832:	e7e6      	b.n	8005802 <_printf_i+0x182>
 8005834:	4615      	mov	r5, r2
 8005836:	e7bb      	b.n	80057b0 <_printf_i+0x130>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	6826      	ldr	r6, [r4, #0]
 800583c:	6961      	ldr	r1, [r4, #20]
 800583e:	1d18      	adds	r0, r3, #4
 8005840:	6028      	str	r0, [r5, #0]
 8005842:	0635      	lsls	r5, r6, #24
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	d501      	bpl.n	800584c <_printf_i+0x1cc>
 8005848:	6019      	str	r1, [r3, #0]
 800584a:	e002      	b.n	8005852 <_printf_i+0x1d2>
 800584c:	0670      	lsls	r0, r6, #25
 800584e:	d5fb      	bpl.n	8005848 <_printf_i+0x1c8>
 8005850:	8019      	strh	r1, [r3, #0]
 8005852:	2300      	movs	r3, #0
 8005854:	6123      	str	r3, [r4, #16]
 8005856:	4615      	mov	r5, r2
 8005858:	e7ba      	b.n	80057d0 <_printf_i+0x150>
 800585a:	682b      	ldr	r3, [r5, #0]
 800585c:	1d1a      	adds	r2, r3, #4
 800585e:	602a      	str	r2, [r5, #0]
 8005860:	681d      	ldr	r5, [r3, #0]
 8005862:	6862      	ldr	r2, [r4, #4]
 8005864:	2100      	movs	r1, #0
 8005866:	4628      	mov	r0, r5
 8005868:	f7fa fcc2 	bl	80001f0 <memchr>
 800586c:	b108      	cbz	r0, 8005872 <_printf_i+0x1f2>
 800586e:	1b40      	subs	r0, r0, r5
 8005870:	6060      	str	r0, [r4, #4]
 8005872:	6863      	ldr	r3, [r4, #4]
 8005874:	6123      	str	r3, [r4, #16]
 8005876:	2300      	movs	r3, #0
 8005878:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800587c:	e7a8      	b.n	80057d0 <_printf_i+0x150>
 800587e:	6923      	ldr	r3, [r4, #16]
 8005880:	462a      	mov	r2, r5
 8005882:	4649      	mov	r1, r9
 8005884:	4640      	mov	r0, r8
 8005886:	47d0      	blx	sl
 8005888:	3001      	adds	r0, #1
 800588a:	d0ab      	beq.n	80057e4 <_printf_i+0x164>
 800588c:	6823      	ldr	r3, [r4, #0]
 800588e:	079b      	lsls	r3, r3, #30
 8005890:	d413      	bmi.n	80058ba <_printf_i+0x23a>
 8005892:	68e0      	ldr	r0, [r4, #12]
 8005894:	9b03      	ldr	r3, [sp, #12]
 8005896:	4298      	cmp	r0, r3
 8005898:	bfb8      	it	lt
 800589a:	4618      	movlt	r0, r3
 800589c:	e7a4      	b.n	80057e8 <_printf_i+0x168>
 800589e:	2301      	movs	r3, #1
 80058a0:	4632      	mov	r2, r6
 80058a2:	4649      	mov	r1, r9
 80058a4:	4640      	mov	r0, r8
 80058a6:	47d0      	blx	sl
 80058a8:	3001      	adds	r0, #1
 80058aa:	d09b      	beq.n	80057e4 <_printf_i+0x164>
 80058ac:	3501      	adds	r5, #1
 80058ae:	68e3      	ldr	r3, [r4, #12]
 80058b0:	9903      	ldr	r1, [sp, #12]
 80058b2:	1a5b      	subs	r3, r3, r1
 80058b4:	42ab      	cmp	r3, r5
 80058b6:	dcf2      	bgt.n	800589e <_printf_i+0x21e>
 80058b8:	e7eb      	b.n	8005892 <_printf_i+0x212>
 80058ba:	2500      	movs	r5, #0
 80058bc:	f104 0619 	add.w	r6, r4, #25
 80058c0:	e7f5      	b.n	80058ae <_printf_i+0x22e>
 80058c2:	bf00      	nop
 80058c4:	08005d61 	.word	0x08005d61
 80058c8:	08005d72 	.word	0x08005d72

080058cc <memmove>:
 80058cc:	4288      	cmp	r0, r1
 80058ce:	b510      	push	{r4, lr}
 80058d0:	eb01 0402 	add.w	r4, r1, r2
 80058d4:	d902      	bls.n	80058dc <memmove+0x10>
 80058d6:	4284      	cmp	r4, r0
 80058d8:	4623      	mov	r3, r4
 80058da:	d807      	bhi.n	80058ec <memmove+0x20>
 80058dc:	1e43      	subs	r3, r0, #1
 80058de:	42a1      	cmp	r1, r4
 80058e0:	d008      	beq.n	80058f4 <memmove+0x28>
 80058e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058ea:	e7f8      	b.n	80058de <memmove+0x12>
 80058ec:	4402      	add	r2, r0
 80058ee:	4601      	mov	r1, r0
 80058f0:	428a      	cmp	r2, r1
 80058f2:	d100      	bne.n	80058f6 <memmove+0x2a>
 80058f4:	bd10      	pop	{r4, pc}
 80058f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80058fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80058fe:	e7f7      	b.n	80058f0 <memmove+0x24>

08005900 <_free_r>:
 8005900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005902:	2900      	cmp	r1, #0
 8005904:	d044      	beq.n	8005990 <_free_r+0x90>
 8005906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800590a:	9001      	str	r0, [sp, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	f1a1 0404 	sub.w	r4, r1, #4
 8005912:	bfb8      	it	lt
 8005914:	18e4      	addlt	r4, r4, r3
 8005916:	f000 f913 	bl	8005b40 <__malloc_lock>
 800591a:	4a1e      	ldr	r2, [pc, #120]	; (8005994 <_free_r+0x94>)
 800591c:	9801      	ldr	r0, [sp, #4]
 800591e:	6813      	ldr	r3, [r2, #0]
 8005920:	b933      	cbnz	r3, 8005930 <_free_r+0x30>
 8005922:	6063      	str	r3, [r4, #4]
 8005924:	6014      	str	r4, [r2, #0]
 8005926:	b003      	add	sp, #12
 8005928:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800592c:	f000 b90e 	b.w	8005b4c <__malloc_unlock>
 8005930:	42a3      	cmp	r3, r4
 8005932:	d908      	bls.n	8005946 <_free_r+0x46>
 8005934:	6825      	ldr	r5, [r4, #0]
 8005936:	1961      	adds	r1, r4, r5
 8005938:	428b      	cmp	r3, r1
 800593a:	bf01      	itttt	eq
 800593c:	6819      	ldreq	r1, [r3, #0]
 800593e:	685b      	ldreq	r3, [r3, #4]
 8005940:	1949      	addeq	r1, r1, r5
 8005942:	6021      	streq	r1, [r4, #0]
 8005944:	e7ed      	b.n	8005922 <_free_r+0x22>
 8005946:	461a      	mov	r2, r3
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	b10b      	cbz	r3, 8005950 <_free_r+0x50>
 800594c:	42a3      	cmp	r3, r4
 800594e:	d9fa      	bls.n	8005946 <_free_r+0x46>
 8005950:	6811      	ldr	r1, [r2, #0]
 8005952:	1855      	adds	r5, r2, r1
 8005954:	42a5      	cmp	r5, r4
 8005956:	d10b      	bne.n	8005970 <_free_r+0x70>
 8005958:	6824      	ldr	r4, [r4, #0]
 800595a:	4421      	add	r1, r4
 800595c:	1854      	adds	r4, r2, r1
 800595e:	42a3      	cmp	r3, r4
 8005960:	6011      	str	r1, [r2, #0]
 8005962:	d1e0      	bne.n	8005926 <_free_r+0x26>
 8005964:	681c      	ldr	r4, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	6053      	str	r3, [r2, #4]
 800596a:	4421      	add	r1, r4
 800596c:	6011      	str	r1, [r2, #0]
 800596e:	e7da      	b.n	8005926 <_free_r+0x26>
 8005970:	d902      	bls.n	8005978 <_free_r+0x78>
 8005972:	230c      	movs	r3, #12
 8005974:	6003      	str	r3, [r0, #0]
 8005976:	e7d6      	b.n	8005926 <_free_r+0x26>
 8005978:	6825      	ldr	r5, [r4, #0]
 800597a:	1961      	adds	r1, r4, r5
 800597c:	428b      	cmp	r3, r1
 800597e:	bf04      	itt	eq
 8005980:	6819      	ldreq	r1, [r3, #0]
 8005982:	685b      	ldreq	r3, [r3, #4]
 8005984:	6063      	str	r3, [r4, #4]
 8005986:	bf04      	itt	eq
 8005988:	1949      	addeq	r1, r1, r5
 800598a:	6021      	streq	r1, [r4, #0]
 800598c:	6054      	str	r4, [r2, #4]
 800598e:	e7ca      	b.n	8005926 <_free_r+0x26>
 8005990:	b003      	add	sp, #12
 8005992:	bd30      	pop	{r4, r5, pc}
 8005994:	20004a50 	.word	0x20004a50

08005998 <sbrk_aligned>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	4e0e      	ldr	r6, [pc, #56]	; (80059d4 <sbrk_aligned+0x3c>)
 800599c:	460c      	mov	r4, r1
 800599e:	6831      	ldr	r1, [r6, #0]
 80059a0:	4605      	mov	r5, r0
 80059a2:	b911      	cbnz	r1, 80059aa <sbrk_aligned+0x12>
 80059a4:	f000 f8bc 	bl	8005b20 <_sbrk_r>
 80059a8:	6030      	str	r0, [r6, #0]
 80059aa:	4621      	mov	r1, r4
 80059ac:	4628      	mov	r0, r5
 80059ae:	f000 f8b7 	bl	8005b20 <_sbrk_r>
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	d00a      	beq.n	80059cc <sbrk_aligned+0x34>
 80059b6:	1cc4      	adds	r4, r0, #3
 80059b8:	f024 0403 	bic.w	r4, r4, #3
 80059bc:	42a0      	cmp	r0, r4
 80059be:	d007      	beq.n	80059d0 <sbrk_aligned+0x38>
 80059c0:	1a21      	subs	r1, r4, r0
 80059c2:	4628      	mov	r0, r5
 80059c4:	f000 f8ac 	bl	8005b20 <_sbrk_r>
 80059c8:	3001      	adds	r0, #1
 80059ca:	d101      	bne.n	80059d0 <sbrk_aligned+0x38>
 80059cc:	f04f 34ff 	mov.w	r4, #4294967295
 80059d0:	4620      	mov	r0, r4
 80059d2:	bd70      	pop	{r4, r5, r6, pc}
 80059d4:	20004a54 	.word	0x20004a54

080059d8 <_malloc_r>:
 80059d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059dc:	1ccd      	adds	r5, r1, #3
 80059de:	f025 0503 	bic.w	r5, r5, #3
 80059e2:	3508      	adds	r5, #8
 80059e4:	2d0c      	cmp	r5, #12
 80059e6:	bf38      	it	cc
 80059e8:	250c      	movcc	r5, #12
 80059ea:	2d00      	cmp	r5, #0
 80059ec:	4607      	mov	r7, r0
 80059ee:	db01      	blt.n	80059f4 <_malloc_r+0x1c>
 80059f0:	42a9      	cmp	r1, r5
 80059f2:	d905      	bls.n	8005a00 <_malloc_r+0x28>
 80059f4:	230c      	movs	r3, #12
 80059f6:	603b      	str	r3, [r7, #0]
 80059f8:	2600      	movs	r6, #0
 80059fa:	4630      	mov	r0, r6
 80059fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a00:	4e2e      	ldr	r6, [pc, #184]	; (8005abc <_malloc_r+0xe4>)
 8005a02:	f000 f89d 	bl	8005b40 <__malloc_lock>
 8005a06:	6833      	ldr	r3, [r6, #0]
 8005a08:	461c      	mov	r4, r3
 8005a0a:	bb34      	cbnz	r4, 8005a5a <_malloc_r+0x82>
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	4638      	mov	r0, r7
 8005a10:	f7ff ffc2 	bl	8005998 <sbrk_aligned>
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	4604      	mov	r4, r0
 8005a18:	d14d      	bne.n	8005ab6 <_malloc_r+0xde>
 8005a1a:	6834      	ldr	r4, [r6, #0]
 8005a1c:	4626      	mov	r6, r4
 8005a1e:	2e00      	cmp	r6, #0
 8005a20:	d140      	bne.n	8005aa4 <_malloc_r+0xcc>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	4631      	mov	r1, r6
 8005a26:	4638      	mov	r0, r7
 8005a28:	eb04 0803 	add.w	r8, r4, r3
 8005a2c:	f000 f878 	bl	8005b20 <_sbrk_r>
 8005a30:	4580      	cmp	r8, r0
 8005a32:	d13a      	bne.n	8005aaa <_malloc_r+0xd2>
 8005a34:	6821      	ldr	r1, [r4, #0]
 8005a36:	3503      	adds	r5, #3
 8005a38:	1a6d      	subs	r5, r5, r1
 8005a3a:	f025 0503 	bic.w	r5, r5, #3
 8005a3e:	3508      	adds	r5, #8
 8005a40:	2d0c      	cmp	r5, #12
 8005a42:	bf38      	it	cc
 8005a44:	250c      	movcc	r5, #12
 8005a46:	4629      	mov	r1, r5
 8005a48:	4638      	mov	r0, r7
 8005a4a:	f7ff ffa5 	bl	8005998 <sbrk_aligned>
 8005a4e:	3001      	adds	r0, #1
 8005a50:	d02b      	beq.n	8005aaa <_malloc_r+0xd2>
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	442b      	add	r3, r5
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	e00e      	b.n	8005a78 <_malloc_r+0xa0>
 8005a5a:	6822      	ldr	r2, [r4, #0]
 8005a5c:	1b52      	subs	r2, r2, r5
 8005a5e:	d41e      	bmi.n	8005a9e <_malloc_r+0xc6>
 8005a60:	2a0b      	cmp	r2, #11
 8005a62:	d916      	bls.n	8005a92 <_malloc_r+0xba>
 8005a64:	1961      	adds	r1, r4, r5
 8005a66:	42a3      	cmp	r3, r4
 8005a68:	6025      	str	r5, [r4, #0]
 8005a6a:	bf18      	it	ne
 8005a6c:	6059      	strne	r1, [r3, #4]
 8005a6e:	6863      	ldr	r3, [r4, #4]
 8005a70:	bf08      	it	eq
 8005a72:	6031      	streq	r1, [r6, #0]
 8005a74:	5162      	str	r2, [r4, r5]
 8005a76:	604b      	str	r3, [r1, #4]
 8005a78:	4638      	mov	r0, r7
 8005a7a:	f104 060b 	add.w	r6, r4, #11
 8005a7e:	f000 f865 	bl	8005b4c <__malloc_unlock>
 8005a82:	f026 0607 	bic.w	r6, r6, #7
 8005a86:	1d23      	adds	r3, r4, #4
 8005a88:	1af2      	subs	r2, r6, r3
 8005a8a:	d0b6      	beq.n	80059fa <_malloc_r+0x22>
 8005a8c:	1b9b      	subs	r3, r3, r6
 8005a8e:	50a3      	str	r3, [r4, r2]
 8005a90:	e7b3      	b.n	80059fa <_malloc_r+0x22>
 8005a92:	6862      	ldr	r2, [r4, #4]
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	bf0c      	ite	eq
 8005a98:	6032      	streq	r2, [r6, #0]
 8005a9a:	605a      	strne	r2, [r3, #4]
 8005a9c:	e7ec      	b.n	8005a78 <_malloc_r+0xa0>
 8005a9e:	4623      	mov	r3, r4
 8005aa0:	6864      	ldr	r4, [r4, #4]
 8005aa2:	e7b2      	b.n	8005a0a <_malloc_r+0x32>
 8005aa4:	4634      	mov	r4, r6
 8005aa6:	6876      	ldr	r6, [r6, #4]
 8005aa8:	e7b9      	b.n	8005a1e <_malloc_r+0x46>
 8005aaa:	230c      	movs	r3, #12
 8005aac:	603b      	str	r3, [r7, #0]
 8005aae:	4638      	mov	r0, r7
 8005ab0:	f000 f84c 	bl	8005b4c <__malloc_unlock>
 8005ab4:	e7a1      	b.n	80059fa <_malloc_r+0x22>
 8005ab6:	6025      	str	r5, [r4, #0]
 8005ab8:	e7de      	b.n	8005a78 <_malloc_r+0xa0>
 8005aba:	bf00      	nop
 8005abc:	20004a50 	.word	0x20004a50

08005ac0 <_realloc_r>:
 8005ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	4614      	mov	r4, r2
 8005ac8:	460e      	mov	r6, r1
 8005aca:	b921      	cbnz	r1, 8005ad6 <_realloc_r+0x16>
 8005acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	f7ff bf81 	b.w	80059d8 <_malloc_r>
 8005ad6:	b92a      	cbnz	r2, 8005ae4 <_realloc_r+0x24>
 8005ad8:	f7ff ff12 	bl	8005900 <_free_r>
 8005adc:	4625      	mov	r5, r4
 8005ade:	4628      	mov	r0, r5
 8005ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae4:	f000 f838 	bl	8005b58 <_malloc_usable_size_r>
 8005ae8:	4284      	cmp	r4, r0
 8005aea:	4607      	mov	r7, r0
 8005aec:	d802      	bhi.n	8005af4 <_realloc_r+0x34>
 8005aee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005af2:	d812      	bhi.n	8005b1a <_realloc_r+0x5a>
 8005af4:	4621      	mov	r1, r4
 8005af6:	4640      	mov	r0, r8
 8005af8:	f7ff ff6e 	bl	80059d8 <_malloc_r>
 8005afc:	4605      	mov	r5, r0
 8005afe:	2800      	cmp	r0, #0
 8005b00:	d0ed      	beq.n	8005ade <_realloc_r+0x1e>
 8005b02:	42bc      	cmp	r4, r7
 8005b04:	4622      	mov	r2, r4
 8005b06:	4631      	mov	r1, r6
 8005b08:	bf28      	it	cs
 8005b0a:	463a      	movcs	r2, r7
 8005b0c:	f7ff fbb8 	bl	8005280 <memcpy>
 8005b10:	4631      	mov	r1, r6
 8005b12:	4640      	mov	r0, r8
 8005b14:	f7ff fef4 	bl	8005900 <_free_r>
 8005b18:	e7e1      	b.n	8005ade <_realloc_r+0x1e>
 8005b1a:	4635      	mov	r5, r6
 8005b1c:	e7df      	b.n	8005ade <_realloc_r+0x1e>
	...

08005b20 <_sbrk_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	4d06      	ldr	r5, [pc, #24]	; (8005b3c <_sbrk_r+0x1c>)
 8005b24:	2300      	movs	r3, #0
 8005b26:	4604      	mov	r4, r0
 8005b28:	4608      	mov	r0, r1
 8005b2a:	602b      	str	r3, [r5, #0]
 8005b2c:	f7fb f836 	bl	8000b9c <_sbrk>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	d102      	bne.n	8005b3a <_sbrk_r+0x1a>
 8005b34:	682b      	ldr	r3, [r5, #0]
 8005b36:	b103      	cbz	r3, 8005b3a <_sbrk_r+0x1a>
 8005b38:	6023      	str	r3, [r4, #0]
 8005b3a:	bd38      	pop	{r3, r4, r5, pc}
 8005b3c:	20004a58 	.word	0x20004a58

08005b40 <__malloc_lock>:
 8005b40:	4801      	ldr	r0, [pc, #4]	; (8005b48 <__malloc_lock+0x8>)
 8005b42:	f000 b811 	b.w	8005b68 <__retarget_lock_acquire_recursive>
 8005b46:	bf00      	nop
 8005b48:	20004a5c 	.word	0x20004a5c

08005b4c <__malloc_unlock>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	; (8005b54 <__malloc_unlock+0x8>)
 8005b4e:	f000 b80c 	b.w	8005b6a <__retarget_lock_release_recursive>
 8005b52:	bf00      	nop
 8005b54:	20004a5c 	.word	0x20004a5c

08005b58 <_malloc_usable_size_r>:
 8005b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b5c:	1f18      	subs	r0, r3, #4
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bfbc      	itt	lt
 8005b62:	580b      	ldrlt	r3, [r1, r0]
 8005b64:	18c0      	addlt	r0, r0, r3
 8005b66:	4770      	bx	lr

08005b68 <__retarget_lock_acquire_recursive>:
 8005b68:	4770      	bx	lr

08005b6a <__retarget_lock_release_recursive>:
 8005b6a:	4770      	bx	lr

08005b6c <_init>:
 8005b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6e:	bf00      	nop
 8005b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b72:	bc08      	pop	{r3}
 8005b74:	469e      	mov	lr, r3
 8005b76:	4770      	bx	lr

08005b78 <_fini>:
 8005b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7a:	bf00      	nop
 8005b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7e:	bc08      	pop	{r3}
 8005b80:	469e      	mov	lr, r3
 8005b82:	4770      	bx	lr
