module dpcm(
	input clk, reset,
	input reg signed [7:0] entrada,
	output reg signed [7:0] saida
)

	reg signed [7:0] anterior;
	
	always @ (posedge clk or posedge reset) 
	begin
		if (reset)
		begin
			saida <= 0;
			anterior <= 0;
		end
		else 
			saida <= entrada - anterior;
	end	
endmodule 