// Seed: 3734455285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    input  wire id_0,
    input  tri  _id_1,
    output tri0 id_2
);
  wire [1 : (  id_1  )] id_4;
  wire id_5;
  wire [1 : id_1] id_6;
  assign id_2 = -1 - id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4
  );
  tri0 id_7 = id_4 == 1;
endmodule
