Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 11.7.0.113)
Date: Tue Jan 12 16:51:52 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                6.350                                                                           
Frequency (MHz):            157.480                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                11.823                                                                          
Frequency (MHz):            84.581                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        -0.211                                                                          
External Hold (ns):         0.720                                                                           
Min Clock-To-Out (ns):      8.037                                                                           
Max Clock-To-Out (ns):      19.333                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                8.370                                                                           
Frequency (MHz):            119.474                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                3.181                                                                           
Frequency (MHz):            314.367                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                5.376                                                                           
Frequency (MHz):            186.012                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.519                                                                           
Frequency (MHz):            396.983                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                15.444                                                                          
Frequency (MHz):            64.750                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi0OII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.018                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.662                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.350                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.003                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.630                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.318                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  5.877                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.504                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.192                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  5.768                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.395                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.083                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  5.705                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.341                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.029                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi0OII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  data required time                             N/C       
  data arrival time                          -   10.662    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.805          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.805                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  3.179                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.646          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  3.825                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.141                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:YR (r)
               +     0.503          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_YR
  4.644                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi0OII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.731                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi0OII:Q (r)
               +     0.720          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi0OII
  5.451                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNITDD81[1]:C (r)
               +     0.158          cell: ADLIB:CFG4
  5.609                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNITDD81[1]:Y (r)
               +     0.674          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_m2_e_1
  6.283                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI1DU22[4]:D (r)
               +     0.265          cell: ADLIB:CFG4
  6.548                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI1DU22[4]:Y (r)
               +     0.231          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_m2_e_3
  6.779                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIHTNF2:A (r)
               +     0.168          cell: ADLIB:CFG2
  6.947                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIHTNF2:Y (r)
               +     0.352          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1804
  7.299                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]:D (r)
               +     0.072          cell: ADLIB:CFG4
  7.371                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]:Y (r)
               +     0.554          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]
  7.925                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]:B (r)
               +     0.158          cell: ADLIB:CFG4
  8.083                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]:Y (r)
               +     0.640          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]
  8.723                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]:B (r)
               +     0.191          cell: ADLIB:CFG3
  8.914                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]:Y (r)
               +     0.432          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]
  9.346                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]:B (r)
               +     0.202          cell: ADLIB:CFG4
  9.548                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]:Y (r)
               +     0.310          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]
  9.858                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[15]:D (r)
               +     0.292          cell: ADLIB:CFG4
  10.150                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[15]:Y (r)
               +     0.512          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[15]
  10.662                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D (r)
                                    
  10.662                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.805          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YEn (f)
               +     0.602          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn_GEast
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB3:YL (r)
               +     0.468          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB3_rgbl_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[17]
  Delay (ns):                  10.934                                                                          
  Slack (ns):                  8.177                                                                           
  Arrival (ns):                19.728                                                                          
  Required (ns):               27.905                                                                          
  Setup (ns):                  1.067                                                                           
  Minimum Period (ns):         11.823                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[17]
  Delay (ns):                  10.724                                                                          
  Slack (ns):                  8.374                                                                           
  Arrival (ns):                19.531                                                                          
  Required (ns):               27.905                                                                          
  Setup (ns):                  1.067                                                                           
  Minimum Period (ns):         11.626                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4]
  Delay (ns):                  10.655                                                                          
  Slack (ns):                  8.646                                                                           
  Arrival (ns):                19.449                                                                          
  Required (ns):               28.095                                                                          
  Setup (ns):                  0.877                                                                           
  Minimum Period (ns):         11.354                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[2]
  Delay (ns):                  10.213                                                                          
  Slack (ns):                  8.781                                                                           
  Arrival (ns):                19.007                                                                          
  Required (ns):               27.788                                                                          
  Setup (ns):                  1.184                                                                           
  Minimum Period (ns):         11.219                                                                          

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[18]
  Delay (ns):                  10.209                                                                          
  Slack (ns):                  8.800                                                                           
  Arrival (ns):                19.003                                                                          
  Required (ns):               27.803                                                                          
  Setup (ns):                  1.169                                                                           
  Minimum Period (ns):         11.200                                                                          


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[17]
  data required time                             27.905    
  data arrival time                          -   19.728    
  slack                                          8.177     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.623          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.955                        FCCC_0/GL0_INST/U0_RGB1_RGB17:An (f)
               +     0.316          cell: ADLIB:RGB
  8.271                        FCCC_0/GL0_INST/U0_RGB1_RGB17:YR (r)
               +     0.523          net: FCCC_0/GL0_INST/U0_RGB1_RGB17_rgbr_net_1
  8.794                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.902                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:Q (f)
               +     2.001          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoi1[1]
  10.903                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/CORETSE_AHBI10i_1_0_0_i_o3:B (f)
               +     0.099          cell: ADLIB:CFG2
  11.002                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/CORETSE_AHBI10i_1_0_0_i_o3:Y (r)
               +     1.760          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI_CORETSE_AHBO0ooI/CORETSE_AHBo1li_inst_1/N_5195
  12.762                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/un75_CORETSE_AHBIOIi:C (r)
               +     0.225          cell: ADLIB:CFG3
  12.987                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/un75_CORETSE_AHBIOIi:Y (f)
               +     1.197          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/un75_CORETSE_AHBIOIi
  14.184                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[17]:B (f)
               +     0.087          cell: ADLIB:CFG4
  14.271                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[17]:Y (f)
               +     0.560          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[17]
  14.831                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_6[17]:B (f)
               +     0.087          cell: ADLIB:CFG3
  14.918                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_6[17]:Y (f)
               +     0.793          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_6[17]
  15.711                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[17]:C (f)
               +     0.209          cell: ADLIB:CFG4
  15.920                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[17]:Y (f)
               +     0.224          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[17]
  16.144                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_7L13:C (f)
               +     0.099          cell: ADLIB:CFG3
  16.243                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_7L13:Y (r)
               +     0.854          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_7L13
  17.097                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_8L15:C (r)
               +     0.202          cell: ADLIB:CFG3
  17.299                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_8L15:Y (r)
               +     0.690          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_N_8L15
  17.989                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[17]:D (r)
               +     0.326          cell: ADLIB:CFG4
  18.315                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[17]:Y (f)
               +     0.099          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIol0[17]
  18.414                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBlO1i/CoreAHBLite_0_AHBmslave3_HRDATA_m[17]:B (f)
               +     0.087          cell: ADLIB:CFG4
  18.501                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBlO1i/CoreAHBLite_0_AHBmslave3_HRDATA_m[17]:Y (f)
               +     0.916          net: CoreAHBLite_0_AHBmslave3_HRDATA_m[17]
  19.417                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  19.616                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA (f)
               +     0.112          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/F_HM0_RDATA_net[17]
  19.728                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[17] (f)
                                    
  19.728                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.961                       FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.277                       FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  28.684                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  28.893                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.079          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  28.972                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               -     1.067          Library setup time: ADLIB:MSS_075_IP
  27.905                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[17]
                                    
  27.905                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  8.156                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.156                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         -0.211                                                                          


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   8.156     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     3.429          net: BIBUF_0_Y
  6.069                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:B (f)
               +     0.209          cell: ADLIB:CFG4
  6.278                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     1.493          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  7.771                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.311          cell: ADLIB:CFG4
  8.082                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  8.156                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  8.156                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
               +     0.172          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.536          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB22:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB22:YR (r)
               +     0.447          net: FCCC_0/GL0_INST/U0_RGB1_RGB22_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.349                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.333                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.333                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.169                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.153                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.153                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.051                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.035                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.035                                                                          

Path 4
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_0_M2F
  Delay (ns):                  9.891                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                18.875                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.875                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_6_M2F
  Delay (ns):                  9.836                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                18.820                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.820                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_7_M2F
  data required time                             N/C       
  data arrival time                          -   19.333    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.961                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.277                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  8.684                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  8.893                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  8.984                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.423          cell: ADLIB:MSS_075_IP
  10.407                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SS0_MGPIO7A_H2F_B (f)
               +     5.917          net: GPIO_7_M2F_c
  16.324                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  16.667                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_7_M2F_obuf/U0/DOUT
  16.667                       GPIO_7_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  19.333                       GPIO_7_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_7_M2F
  19.333                       GPIO_7_M2F (f)
                                    
  19.333                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
                                    
  N/C                          GPIO_7_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBoioI:ALn
  Delay (ns):                  5.746                                                                           
  Slack (ns):                  13.819                                                                          
  Arrival (ns):                14.537                                                                          
  Required (ns):               28.356                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.181                                                                           
  Skew (ns):                   0.082                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBOooI:ALn
  Delay (ns):                  5.746                                                                           
  Slack (ns):                  13.828                                                                          
  Arrival (ns):                14.537                                                                          
  Required (ns):               28.365                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.172                                                                           
  Skew (ns):                   0.073                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBIioI[0]:ALn
  Delay (ns):                  5.745                                                                           
  Slack (ns):                  13.828                                                                          
  Arrival (ns):                14.536                                                                          
  Required (ns):               28.364                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.172                                                                           
  Skew (ns):                   0.074                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBOioI[9]:ALn
  Delay (ns):                  5.745                                                                           
  Slack (ns):                  13.829                                                                          
  Arrival (ns):                14.536                                                                          
  Required (ns):               28.365                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.171                                                                           
  Skew (ns):                   0.073                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBIiOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBi00I[5]:ALn
  Delay (ns):                  5.633                                                                           
  Slack (ns):                  13.945                                                                          
  Arrival (ns):                14.437                                                                          
  Required (ns):               28.382                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.055                                                                           
  Skew (ns):                   0.069                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBoioI:ALn
  data required time                             28.356    
  data arrival time                          -   14.537    
  slack                                          13.819    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.626          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.958                        FCCC_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.316          cell: ADLIB:RGB
  8.274                        FCCC_0/GL0_INST/U0_RGB1_RGB29:YR (r)
               +     0.517          net: FCCC_0/GL0_INST/U0_RGB1_RGB29_rgbr_net_1
  8.791                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  8.883                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     2.431          net: CoreResetP_0/MSS_HPMS_READY_int
  11.314                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:A (r)
               +     0.074          cell: ADLIB:CFG3
  11.388                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:Y (r)
               +     3.149          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII
  14.537                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBoioI:ALn (r)
                                    
  14.537                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.961                       FCCC_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.277                       FCCC_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.432          net: FCCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  28.709                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBoioI:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.356                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBoioI:ALn
                                    
  28.356                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

Path 1
  From:                        CoreConfigP_0/control_reg_1[0]:CLK
  To:                          CoreResetP_0/CONFIG1_DONE_q1:D
  Delay (ns):                  3.947                                                                           
  Slack (ns):                  19.315                                                                          
  Arrival (ns):                9.255                                                                           
  Required (ns):               28.570                                                                          
  Setup (ns):                  0.174                                                                           

Path 2
  From:                        CoreConfigP_0/control_reg_1[1]:CLK
  To:                          CoreResetP_0/CONFIG2_DONE_q1:D
  Delay (ns):                  3.799                                                                           
  Slack (ns):                  19.385                                                                          
  Arrival (ns):                9.107                                                                           
  Required (ns):               28.492                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreConfigP_0/control_reg_1[0]:CLK
  To: CoreResetP_0/CONFIG1_DONE_q1:D
  data required time                             28.570    
  data arrival time                          -   9.255     
  slack                                          19.315    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.478          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.478                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.852                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.603          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  4.455                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  4.771                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:YR (r)
               +     0.537          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0_rgbr_net_1
  5.308                        CoreConfigP_0/control_reg_1[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.416                        CoreConfigP_0/control_reg_1[0]:Q (f)
               +     1.101          net: CoreConfigP_0_CONFIG1_DONE
  6.517                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.889                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST_net2
  7.093                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.465                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST_net1
  7.766                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.138                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST_net0
  8.343                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.715                        mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST:Y (f)
               +     0.540          net: mdr_CoreResetP_0/CONFIG1_DONE_q1_CFG1D_TEST_net
  9.255                        CoreResetP_0/CONFIG1_DONE_q1:D (f)
                                    
  9.255                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.619          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.951                       FCCC_0/GL0_INST/U0_RGB1_RGB21:An (f)
               +     0.317          cell: ADLIB:RGB
  28.268                       FCCC_0/GL0_INST/U0_RGB1_RGB21:YL (r)
               +     0.476          net: FCCC_0/GL0_INST/U0_RGB1_RGB21_rgbl_net_1
  28.744                       CoreResetP_0/CONFIG1_DONE_q1:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  28.570                       CoreResetP_0/CONFIG1_DONE_q1:D
                                    
  28.570                       data required time


END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  8.050                                                                           
  Slack (ns):                  7.630                                                                           
  Arrival (ns):                15.836                                                                          
  Required (ns):               23.466                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.370                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.914                                                                           
  Slack (ns):                  7.747                                                                           
  Arrival (ns):                15.719                                                                          
  Required (ns):               23.466                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.253                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[12]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.936                                                                           
  Slack (ns):                  7.753                                                                           
  Arrival (ns):                15.713                                                                          
  Required (ns):               23.466                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.247                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.893                                                                           
  Slack (ns):                  7.769                                                                           
  Arrival (ns):                15.697                                                                          
  Required (ns):               23.466                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.231                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.896                                                                           
  Slack (ns):                  7.784                                                                           
  Arrival (ns):                15.682                                                                          
  Required (ns):               23.466                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.216                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  data required time                             23.466    
  data arrival time                          -   15.836    
  slack                                          7.630     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.335                        FCCC_1/GL0_INST:YEn (f)
               +     0.616          net: FCCC_1/GL0_INST/U0_YWn_GEast
  6.951                        FCCC_1/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  7.268                        FCCC_1/GL0_INST/U0_RGB1_RGB12:YL (r)
               +     0.518          net: FCCC_1/GL0_INST/U0_RGB1_RGB12_rgbl_net_1
  7.786                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.894                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:Q (f)
               +     0.631          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]
  8.525                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[0]:A (f)
               +     0.164          cell: ADLIB:CFG3
  8.689                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[0]:Y (f)
               +     0.437          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11[0]
  9.126                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:A (f)
               +     0.147          cell: ADLIB:CFG3
  9.273                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:Y (r)
               +     0.683          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m3
  9.956                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:B (r)
               +     0.202          cell: ADLIB:CFG4
  10.158                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:Y (r)
               +     0.221          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/i5_mux
  10.379                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:B (r)
               +     0.158          cell: ADLIB:CFG4
  10.537                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:Y (r)
               +     0.686          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_322
  11.223                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:D (r)
               +     0.292          cell: ADLIB:CFG4
  11.515                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:Y (r)
               +     0.698          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_294
  12.213                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:C (r)
               +     0.158          cell: ADLIB:CFG4
  12.371                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:Y (r)
               +     0.223          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0
  12.594                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:D (r)
               +     0.074          cell: ADLIB:CFG4
  12.668                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:Y (r)
               +     0.098          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI
  12.766                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  12.866                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:Y (f)
               +     0.601          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4
  13.467                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:C (f)
               +     0.209          cell: ADLIB:CFG4
  13.676                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:Y (f)
               +     0.685          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI
  14.361                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNO[1]:B (f)
               +     0.234          cell: ADLIB:CFG4
  14.595                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNO[1]:Y (r)
               +     0.290          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/N_388
  14.885                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1[1]:C (r)
               +     0.309          cell: ADLIB:CFG4
  15.194                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1[1]:Y (r)
               +     0.293          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/N_327_1
  15.487                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0[1]:B (r)
               +     0.282          cell: ADLIB:CFG4
  15.769                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0[1]:Y (r)
               +     0.067          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoloi[9]
  15.836                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D (r)
                                    
  15.836                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.335                       FCCC_1/GL0_INST:YEn (f)
               +     0.608          net: FCCC_1/GL0_INST/U0_YWn_GEast
  22.943                       FCCC_1/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  23.260                       FCCC_1/GL0_INST/U0_RGB1_RGB6:YL (r)
               +     0.460          net: FCCC_1/GL0_INST/U0_RGB1_RGB6_rgbl_net_1
  23.720                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.466                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
                                    
  23.466                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[10]:ALn
  Delay (ns):                  3.907                                                                           
  Slack (ns):                  11.702                                                                          
  Arrival (ns):                11.670                                                                          
  Required (ns):               23.372                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.298                                                                           
  Skew (ns):                   0.038                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[6]:ALn
  Delay (ns):                  3.907                                                                           
  Slack (ns):                  11.702                                                                          
  Arrival (ns):                11.670                                                                          
  Required (ns):               23.372                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.298                                                                           
  Skew (ns):                   0.038                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[1]:ALn
  Delay (ns):                  3.907                                                                           
  Slack (ns):                  11.702                                                                          
  Arrival (ns):                11.670                                                                          
  Required (ns):               23.372                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.298                                                                           
  Skew (ns):                   0.038                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBoOlOI[18]:ALn
  Delay (ns):                  3.918                                                                           
  Slack (ns):                  11.704                                                                          
  Arrival (ns):                11.681                                                                          
  Required (ns):               23.385                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.296                                                                           
  Skew (ns):                   0.025                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBoOlOI[17]:ALn
  Delay (ns):                  3.918                                                                           
  Slack (ns):                  11.704                                                                          
  Arrival (ns):                11.681                                                                          
  Required (ns):               23.385                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.296                                                                           
  Skew (ns):                   0.025                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[10]:ALn
  data required time                             23.372    
  data arrival time                          -   11.670    
  slack                                          11.702    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.611          net: FCCC_1/GL0_INST/U0_YWn
  6.945                        FCCC_1/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  7.261                        FCCC_1/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.502          net: FCCC_1/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  7.763                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.871                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  7.924                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.239                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.551          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  9.790                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  10.164                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.634          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  10.798                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  11.114                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:YR (r)
               +     0.556          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6_rgbr_net_1
  11.670                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[10]:ALn (r)
                                    
  11.670                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.623          net: FCCC_1/GL0_INST/U0_YWn
  22.957                       FCCC_1/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.316          cell: ADLIB:RGB
  23.273                       FCCC_1/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.452          net: FCCC_1/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  23.725                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[10]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.372                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[10]:ALn
                                    
  23.372                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  9.407                                                                           
  Slack (ns):                  6.172                                                                           
  Arrival (ns):                9.407                                                                           
  Required (ns):               15.579                                                                          
  Setup (ns):                  0.165                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  9.278                                                                           
  Slack (ns):                  6.292                                                                           
  Arrival (ns):                9.278                                                                           
  Required (ns):               15.570                                                                          
  Setup (ns):                  0.165                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[13]:D
  Delay (ns):                  9.232                                                                           
  Slack (ns):                  6.346                                                                           
  Arrival (ns):                9.232                                                                           
  Required (ns):               15.578                                                                          
  Setup (ns):                  0.165                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  8.712                                                                           
  Slack (ns):                  6.777                                                                           
  Arrival (ns):                8.712                                                                           
  Required (ns):               15.489                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[12]:D
  Delay (ns):                  8.657                                                                           
  Slack (ns):                  6.916                                                                           
  Arrival (ns):                8.657                                                                           
  Required (ns):               15.573                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  data required time                             15.579    
  data arrival time                          -   9.407     
  slack                                          6.172     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.410          cell: ADLIB:SERDESIF_075_IP
  0.410                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[35] (f)
               +     3.564          net: SERDES_IF2_0_EPCS_3_RX_DATA[5]
  3.974                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  4.061                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1A_TEST:Y (f)
               +     0.203          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1A_TEST_net
  4.264                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.636                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1D_TEST:Y (f)
               +     0.301          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4_CFG1D_TEST_net
  4.937                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.309                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST4:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net4
  5.512                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.884                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST3:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net3
  6.186                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.558                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST2:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net2
  6.761                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.133                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST1:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net1
  7.435                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.807                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST0:Y (f)
               +     0.202          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net0
  8.009                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.381                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST:Y (f)
               +     0.666          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net
  9.047                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:B (f)
               +     0.084          cell: ADLIB:CFG3
  9.131                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:Y (f)
               +     0.276          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]
  9.407                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D (f)
                                    
  9.407                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.632          net: FCCC_1/GL0_INST/U0_YWn
  14.966                       FCCC_1/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  15.282                       FCCC_1/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.462          net: FCCC_1/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  15.744                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:CLK (r)
               -     0.165          Library setup time: ADLIB:SLE
  15.579                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
                                    
  15.579                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  4.096                                                                           
  Slack (ns):                  3.549                                                                           
  Arrival (ns):                11.941                                                                          
  Required (ns):               15.490                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  3.514                                                                           
  Slack (ns):                  4.122                                                                           
  Arrival (ns):                11.368                                                                          
  Required (ns):               15.490                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[13]:D
  Delay (ns):                  3.329                                                                           
  Slack (ns):                  4.315                                                                           
  Arrival (ns):                11.174                                                                          
  Required (ns):               15.489                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  3.114                                                                           
  Slack (ns):                  4.529                                                                           
  Arrival (ns):                10.961                                                                          
  Required (ns):               15.490                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[19]:D
  Delay (ns):                  3.117                                                                           
  Slack (ns):                  4.536                                                                           
  Arrival (ns):                10.948                                                                          
  Required (ns):               15.484                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  data required time                             15.490    
  data arrival time                          -   11.941    
  slack                                          3.549     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.405                        FCCC_2/GL0_INST:YEn (f)
               +     0.607          net: FCCC_2/GL0_INST/U0_YWn_GEast
  7.012                        FCCC_2/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  7.329                        FCCC_2/GL0_INST/U0_RGB1_RGB7:YL (r)
               +     0.516          net: FCCC_2/GL0_INST/U0_RGB1_RGB7_rgbl_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.937                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     1.504          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  9.441                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.202          cell: ADLIB:CFG4
  9.643                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     2.036          net: CORETSE_AHB_0_TCG[1]
  11.679                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.191          cell: ADLIB:CFG3
  11.870                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.071          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  11.941                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D (r)
                                    
  11.941                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.632          net: FCCC_1/GL0_INST/U0_YWn
  14.966                       FCCC_1/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  15.282                       FCCC_1/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.462          net: FCCC_1/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  15.744                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.490                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
                                    
  15.490                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  15.204                                                                          
  Arrival (ns):                8.269                                                                           
  Required (ns):               23.473                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.796                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             23.473    
  data arrival time                          -   8.269     
  slack                                          15.204    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.608          net: FCCC_1/GL1_INST/U0_YWn
  6.973                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.289                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.513          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.802                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.889                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.380          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  8.269                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  8.269                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.608          net: FCCC_1/GL1_INST/U0_YWn
  22.973                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.289                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.438          net: FCCC_1/GL1_INST/U0_RGB1_YR
  23.727                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.473                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  23.473                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
  Delay (ns):                  2.786                                                                           
  Slack (ns):                  12.819                                                                          
  Arrival (ns):                10.579                                                                          
  Required (ns):               23.398                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         3.181                                                                           
  Skew (ns):                   0.041                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  Delay (ns):                  2.786                                                                           
  Slack (ns):                  12.826                                                                          
  Arrival (ns):                10.579                                                                          
  Required (ns):               23.405                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         3.174                                                                           
  Skew (ns):                   0.034                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn
  Delay (ns):                  2.786                                                                           
  Slack (ns):                  12.827                                                                          
  Arrival (ns):                10.579                                                                          
  Required (ns):               23.406                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         3.173                                                                           
  Skew (ns):                   0.033                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:ALn
  Delay (ns):                  2.487                                                                           
  Slack (ns):                  13.123                                                                          
  Arrival (ns):                10.280                                                                          
  Required (ns):               23.403                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.877                                                                           
  Skew (ns):                   0.036                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:ALn
  Delay (ns):                  2.487                                                                           
  Slack (ns):                  13.123                                                                          
  Arrival (ns):                10.280                                                                          
  Required (ns):               23.403                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.877                                                                           
  Skew (ns):                   0.036                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
  data required time                             23.398    
  data arrival time                          -   10.579    
  slack                                          12.819    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.608          net: FCCC_1/GL1_INST/U0_YWn
  6.973                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.289                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.504          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.793                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.901                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  7.954                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.269                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     2.310          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  10.579                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn (r)
                                    
  10.579                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.633          net: FCCC_1/GL1_INST/U0_YWn
  22.998                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  23.314                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.438          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  23.752                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  23.398                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
                                    
  23.398                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  Delay (ns):                  9.482                                                                           
  Slack (ns):                  6.116                                                                           
  Arrival (ns):                9.482                                                                           
  Required (ns):               15.598                                                                          
  Setup (ns):                  0.165                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  9.435                                                                           
  Slack (ns):                  6.157                                                                           
  Arrival (ns):                9.435                                                                           
  Required (ns):               15.592                                                                          
  Setup (ns):                  0.165                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  9.203                                                                           
  Slack (ns):                  6.384                                                                           
  Arrival (ns):                9.203                                                                           
  Required (ns):               15.587                                                                          
  Setup (ns):                  0.165                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  8.983                                                                           
  Slack (ns):                  6.520                                                                           
  Arrival (ns):                8.983                                                                           
  Required (ns):               15.503                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  Delay (ns):                  8.709                                                                           
  Slack (ns):                  6.783                                                                           
  Arrival (ns):                8.709                                                                           
  Required (ns):               15.492                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  data required time                             15.598    
  data arrival time                          -   9.482     
  slack                                          6.116     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.131          cell: ADLIB:SERDESIF_075_IP
  0.131                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[38] (f)
               +     3.530          net: SERDES_IF2_0_EPCS_3_RX_DATA[8]
  3.661                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  3.748                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1A_TEST:Y (f)
               +     0.300          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1A_TEST_net
  4.048                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.420                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1D_TEST:Y (f)
               +     0.230          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_CFG1D_TEST_net
  4.650                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST:A (f)
               +     0.209          cell: ADLIB:CFG1C_TEST
  4.859                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1C_TEST_net
  5.160                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.532                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net4
  5.736                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.108                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net3
  6.408                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.780                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net2
  6.984                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.356                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net1
  7.657                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.029                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net0
  8.234                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.606                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST:Y (f)
               +     0.516          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]_CFG1D_TEST_net
  9.122                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]:B (f)
               +     0.084          cell: ADLIB:CFG3
  9.206                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]:Y (f)
               +     0.276          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[18]
  9.482                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D (f)
                                    
  9.482                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.633          net: FCCC_1/GL1_INST/U0_YWn
  14.998                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.314                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.449          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  15.763                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:CLK (r)
               -     0.165          Library setup time: ADLIB:SLE
  15.598                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
                                    
  15.598                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  4.313                                                                           
  Slack (ns):                  3.348                                                                           
  Arrival (ns):                12.158                                                                          
  Required (ns):               15.506                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[7]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  3.697                                                                           
  Slack (ns):                  3.952                                                                           
  Arrival (ns):                11.551                                                                          
  Required (ns):               15.503                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  3.543                                                                           
  Slack (ns):                  4.115                                                                           
  Arrival (ns):                11.388                                                                          
  Required (ns):               15.503                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  Delay (ns):                  3.346                                                                           
  Slack (ns):                  4.315                                                                           
  Arrival (ns):                11.177                                                                          
  Required (ns):               15.492                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  3.331                                                                           
  Slack (ns):                  4.328                                                                           
  Arrival (ns):                11.178                                                                          
  Required (ns):               15.506                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  data required time                             15.506    
  data arrival time                          -   12.158    
  slack                                          3.348     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.405                        FCCC_2/GL0_INST:YEn (f)
               +     0.607          net: FCCC_2/GL0_INST/U0_YWn_GEast
  7.012                        FCCC_2/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  7.329                        FCCC_2/GL0_INST/U0_RGB1_RGB7:YL (r)
               +     0.516          net: FCCC_2/GL0_INST/U0_RGB1_RGB7_rgbl_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.937                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     1.504          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  9.441                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.202          cell: ADLIB:CFG4
  9.643                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     2.036          net: CORETSE_AHB_0_TCG[1]
  11.679                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.191          cell: ADLIB:CFG3
  11.870                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.288          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  12.158                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D (r)
                                    
  12.158                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.633          net: FCCC_1/GL1_INST/U0_YWn
  14.998                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.314                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.446          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  15.760                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.506                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
                                    
  15.506                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
  Delay (ns):                  5.039                                                                           
  Slack (ns):                  2.624                                                                           
  Arrival (ns):                12.920                                                                          
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.376                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.863                                                                           
  Slack (ns):                  2.787                                                                           
  Arrival (ns):                12.744                                                                          
  Required (ns):               15.531                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.213                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
  Delay (ns):                  4.838                                                                           
  Slack (ns):                  2.825                                                                           
  Arrival (ns):                12.719                                                                          
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.175                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
  Delay (ns):                  4.774                                                                           
  Slack (ns):                  2.877                                                                           
  Arrival (ns):                12.667                                                                          
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.123                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.692                                                                           
  Slack (ns):                  2.958                                                                           
  Arrival (ns):                12.573                                                                          
  Required (ns):               15.531                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.042                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
  data required time                             15.544    
  data arrival time                          -   12.920    
  slack                                          2.624     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.627          net: FCCC_2/GL0_INST/U0_YWn
  7.031                        FCCC_2/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  7.347                        FCCC_2/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.534          net: FCCC_2/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  7.881                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.968                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:Q (r)
               +     0.716          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]
  8.684                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1:C (r)
               +     0.457          cell: ADLIB:ARI1_CC
  9.141                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1:UB (r)
               +     0.000          net: NET_CC_CONFIG3474
  9.141                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:UB[0] (r)
               +     0.833          cell: ADLIB:CC_CONFIG
  9.974                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG3499
  9.974                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CC (f)
               +     0.073          cell: ADLIB:FCEND_BUFF_CC
  10.047                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CO (f)
               +     0.864          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_N_2
  10.911                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101_0_a2:C (f)
               +     0.099          cell: ADLIB:CFG4
  11.010                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101_0_a2:Y (r)
               +     0.606          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101
  11.616                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001_0_0:A (r)
               +     0.202          cell: ADLIB:CFG3
  11.818                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001_0_0:Y (r)
               +     0.691          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001_0_0
  12.509                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001_0:A (r)
               +     0.337          cell: ADLIB:CFG4
  12.846                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001_0:Y (r)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBO001
  12.920                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D (r)
                                    
  12.920                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.619          net: FCCC_2/GL0_INST/U0_YWn
  15.023                       FCCC_2/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.339                       FCCC_2/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.459          net: FCCC_2/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  15.798                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.544                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
                                    
  15.544                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[13]:ALn
  Delay (ns):                  4.061                                                                           
  Slack (ns):                  3.539                                                                           
  Arrival (ns):                11.903                                                                          
  Required (ns):               15.442                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.461                                                                           
  Skew (ns):                   0.047                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOoO1[12]:ALn
  Delay (ns):                  4.060                                                                           
  Slack (ns):                  3.540                                                                           
  Arrival (ns):                11.902                                                                          
  Required (ns):               15.442                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.460                                                                           
  Skew (ns):                   0.047                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOoO1[14]:ALn
  Delay (ns):                  4.060                                                                           
  Slack (ns):                  3.540                                                                           
  Arrival (ns):                11.902                                                                          
  Required (ns):               15.442                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.460                                                                           
  Skew (ns):                   0.047                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[12]:ALn
  Delay (ns):                  4.060                                                                           
  Slack (ns):                  3.540                                                                           
  Arrival (ns):                11.902                                                                          
  Required (ns):               15.442                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.460                                                                           
  Skew (ns):                   0.047                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[14]:ALn
  Delay (ns):                  4.060                                                                           
  Slack (ns):                  3.540                                                                           
  Arrival (ns):                11.902                                                                          
  Required (ns):               15.442                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.460                                                                           
  Skew (ns):                   0.047                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[13]:ALn
  data required time                             15.442    
  data arrival time                          -   11.903    
  slack                                          3.539     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.608          net: FCCC_2/GL0_INST/U0_YWn
  7.012                        FCCC_2/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  7.328                        FCCC_2/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.514          net: FCCC_2/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  7.842                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.950                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  8.004                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.319                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.709          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  10.028                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  10.402                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YWn (f)
               +     0.613          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn
  11.015                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  11.331                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB5:YR (r)
               +     0.572          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB5_rgbr_net_1
  11.903                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[13]:ALn (r)
                                    
  11.903                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.617          net: FCCC_2/GL0_INST/U0_YWn
  15.021                       FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  15.337                       FCCC_2/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.458          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  15.795                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[13]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.442                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIoO1[13]:ALn
                                    
  15.442                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  8.508                                                                           
  Slack (ns):                  7.099                                                                           
  Arrival (ns):                8.508                                                                           
  Required (ns):               15.607                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.607    
  data arrival time                          -   8.508     
  slack                                          7.099     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     3.891          net: SERDES_IF2_0_EPCS_3_READY
  4.769                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.141                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net4
  5.345                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.717                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  6.018                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.390                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  6.594                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.966                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.266                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.638                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  7.842                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.214                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.294          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  8.508                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  8.508                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  14.405                       FCCC_2/GL0_INST:YEn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn_GEast
  15.035                       FCCC_2/GL0_INST/U0_RGB1_RGB16:An (f)
               +     0.317          cell: ADLIB:RGB
  15.352                       FCCC_2/GL0_INST/U0_RGB1_RGB16:YL (r)
               +     0.429          net: FCCC_2/GL0_INST/U0_RGB1_RGB16_rgbl_net_1
  15.781                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.607                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.607                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  8.362                                                                           
  Slack (ns):                  7.129                                                                           
  Arrival (ns):                16.181                                                                          
  Required (ns):               23.310                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             23.310    
  data arrival time                          -   16.181    
  slack                                          7.129     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.405                        FCCC_2/GL0_INST:YEn (f)
               +     0.603          net: FCCC_2/GL0_INST/U0_YWn_GEast
  7.008                        FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  7.325                        FCCC_2/GL0_INST/U0_RGB1_RGB3:YL (r)
               +     0.494          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbl_net_1
  7.819                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.927                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (f)
               +     0.457          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  8.384                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  8.471                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  8.674                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST9:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  9.046                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST9:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net9
  9.347                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST8:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  9.719                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST8:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net8
  9.922                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST7:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  10.294                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST7:Y (f)
               +     0.305          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net7
  10.599                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  10.971                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST6:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net6
  11.174                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  11.546                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net5
  11.847                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  12.219                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST4:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net4
  12.422                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  12.794                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST3:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net3
  13.096                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  13.468                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST2:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net2
  13.671                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  14.043                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST1:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net1
  14.345                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  14.717                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST0:Y (f)
               +     0.202          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net0
  14.919                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  15.291                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:Y (f)
               +     0.605          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net
  15.896                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (f)
               +     0.209          cell: ADLIB:CFG3
  16.105                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (f)
               +     0.076          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  16.181                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (f)
                                    
  16.181                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL0
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL0 (r)
               +    10.579          Clock generation
  18.579                       
               +     0.199          net: FCCC_3/GL0_net
  18.778                       FCCC_3/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  18.955                       FCCC_3/GL0_INST:YWn (f)
               +     0.613          net: FCCC_3/GL0_INST/U0_YWn
  19.568                       FCCC_3/GL0_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  19.885                       FCCC_3/GL0_INST/U0_RGB1:YL (r)
               +     0.407          net: FCCC_3/FCCC_3_GL0
  20.292                       FCCC_3/CCC_INST/IP_INTERFACE_1:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  20.486                       FCCC_3/CCC_INST/IP_INTERFACE_1:IPA (r)
               +     0.000          net: FCCC_3/CCC_INST/CLK1_net
  20.486                       FCCC_3/CCC_INST/INST_CCC_IP:CLK1 (r)
               +     1.228          cell: ADLIB:CCC_IP
  21.714                       FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +     0.198          net: FCCC_3/GL1_net
  21.912                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.090                       FCCC_3/GL1_INST:YEn (f)
               +     0.610          net: FCCC_3/GL1_INST/U0_YWn_GEast
  22.700                       FCCC_3/GL1_INST/U0_RGB1_RGB17:An (f)
               +     0.317          cell: ADLIB:RGB
  23.017                       FCCC_3/GL1_INST/U0_RGB1_RGB17:YL (r)
               +     0.467          net: FCCC_3/GL1_INST/U0_RGB1_RGB17_rgbl_net_1
  23.484                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  23.310                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  23.310                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[5]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.087                                                                           
  Slack (ns):                  17.481                                                                          
  Arrival (ns):                10.310                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.519                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[11]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.923                                                                           
  Slack (ns):                  17.646                                                                          
  Arrival (ns):                10.145                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.354                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[0]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  2.015                                                                           
  Slack (ns):                  17.664                                                                          
  Arrival (ns):                10.208                                                                          
  Required (ns):               27.872                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.336                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[1]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  1.941                                                                           
  Slack (ns):                  17.709                                                                          
  Arrival (ns):                10.163                                                                          
  Required (ns):               27.872                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.291                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[2]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.844                                                                           
  Slack (ns):                  17.737                                                                          
  Arrival (ns):                10.054                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.263                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[5]:CLK
  To: CoreResetP_0/release_sdif0_core:EN
  data required time                             27.791    
  data arrival time                          -   10.310    
  slack                                          17.481    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.588          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.357                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  7.674                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.549          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  8.223                        CoreResetP_0/count_sdif0[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.331                        CoreResetP_0/count_sdif0[5]:Q (f)
               +     0.676          net: CoreResetP_0/count_sdif0[5]
  9.007                        CoreResetP_0/release_sdif0_core4_1:C (f)
               +     0.315          cell: ADLIB:CFG4
  9.322                        CoreResetP_0/release_sdif0_core4_1:Y (r)
               +     0.222          net: CoreResetP_0/release_sdif0_core4_1
  9.544                        CoreResetP_0/release_sdif0_core4:A (r)
               +     0.225          cell: ADLIB:CFG4
  9.769                        CoreResetP_0/release_sdif0_core4:Y (f)
               +     0.541          net: CoreResetP_0/release_sdif0_core4
  10.310                       CoreResetP_0/release_sdif0_core:EN (f)
                                    
  10.310                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.588          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.357                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  27.674                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.452          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.126                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  27.791                       CoreResetP_0/release_sdif0_core:EN
                                    
  27.791                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[4]:ALn
  Delay (ns):                  0.842                                                                           
  Slack (ns):                  18.764                                                                          
  Arrival (ns):                9.023                                                                           
  Required (ns):               27.787                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.236                                                                           
  Skew (ns):                   0.041                                                                           

Path 2
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[2]:ALn
  Delay (ns):                  0.841                                                                           
  Slack (ns):                  18.765                                                                          
  Arrival (ns):                9.022                                                                           
  Required (ns):               27.787                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.235                                                                           
  Skew (ns):                   0.041                                                                           

Path 3
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[10]:ALn
  Delay (ns):                  0.841                                                                           
  Slack (ns):                  18.765                                                                          
  Arrival (ns):                9.022                                                                           
  Required (ns):               27.787                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.235                                                                           
  Skew (ns):                   0.041                                                                           

Path 4
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[6]:ALn
  Delay (ns):                  0.841                                                                           
  Slack (ns):                  18.765                                                                          
  Arrival (ns):                9.022                                                                           
  Required (ns):               27.787                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.235                                                                           
  Skew (ns):                   0.041                                                                           

Path 5
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[8]:ALn
  Delay (ns):                  0.841                                                                           
  Slack (ns):                  18.766                                                                          
  Arrival (ns):                9.022                                                                           
  Required (ns):               27.788                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.234                                                                           
  Skew (ns):                   0.040                                                                           


Expanded Path 1
  From: CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To: CoreResetP_0/count_sdif0[4]:ALn
  data required time                             27.787    
  data arrival time                          -   9.023     
  slack                                          18.764    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.585          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.354                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  7.671                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.510          net: OSC_0_RCOSC_25_50MHZ_O2F
  8.181                        CoreResetP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.268                        CoreResetP_0/sdif0_areset_n_rcosc:Q (r)
               +     0.755          net: CoreResetP_0/sdif0_areset_n_rcosc
  9.023                        CoreResetP_0/count_sdif0[4]:ALn (r)
                                    
  9.023                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.588          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.357                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  27.674                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.466          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.140                       CoreResetP_0/count_sdif0[4]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  27.787                       CoreResetP_0/count_sdif0[4]:ALn
                                    
  27.787                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  5.025                                                                           
  Slack (ns):                  32.278                                                                          
  Arrival (ns):                10.506                                                                          
  Required (ns):               42.784                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         15.444                                                                          

Path 2
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  4.578                                                                           
  Slack (ns):                  34.672                                                                          
  Arrival (ns):                10.060                                                                          
  Required (ns):               44.732                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         10.656                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[17]:D
  Delay (ns):                  2.688                                                                           
  Slack (ns):                  36.824                                                                          
  Arrival (ns):                8.169                                                                           
  Required (ns):               44.993                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.352                                                                           

Path 4
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[16]:D
  Delay (ns):                  2.688                                                                           
  Slack (ns):                  36.824                                                                          
  Arrival (ns):                8.169                                                                           
  Required (ns):               44.993                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.352                                                                           

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[18]:D
  Delay (ns):                  2.687                                                                           
  Slack (ns):                  36.825                                                                          
  Arrival (ns):                8.168                                                                           
  Required (ns):               44.993                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.350                                                                           


Expanded Path 1
  From: CoreConfigP_0/psel:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  data required time                             42.784    
  data arrival time                          -   10.506    
  slack                                          32.278    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (f)
               +     3.715          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.715                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (r)
               +     0.384          cell: ADLIB:GBM
  4.099                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (r)
               +     0.578          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  4.677                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:An (r)
               +     0.248          cell: ADLIB:RGB
  4.925                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:YR (f)
               +     0.556          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0_rgbr_net_1
  5.481                        CoreConfigP_0/psel:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.589                        CoreConfigP_0/psel:Q (f)
               +     0.326          net: CoreConfigP_0/psel
  5.915                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:A (f)
               +     0.087          cell: ADLIB:CFG2
  6.002                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:Y (f)
               +     4.259          net: N_19
  10.261                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  10.460                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:IPA (f)
               +     0.046          net: SERDES_IF2_0/SERDESIF_INST/APB_PSEL_net
  10.506                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL (f)
                                    
  10.506                       data arrival time
  ________________________________________________________
  Data required time calculation
  40.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  40.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.478          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  43.478                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  43.852                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.609          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  44.461                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  44.778                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:YL (r)
               +     0.403          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2_rgbl_net_1
  45.181                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  45.390                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:IPB (r)
               +     0.057          net: SERDES_IF2_0/SERDESIF_INST/APB_CLK_net
  45.447                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_CLK (r)
               -     2.663          Library setup time: ADLIB:SERDESIF_075_IP
  42.784                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
                                    
  42.784                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

Path 1
  From:                        CoreResetP_0/INIT_DONE_int:CLK
  To:                          CoreConfigP_0/INIT_DONE_q1:D
  Delay (ns):                  1.080                                                                           
  Slack (ns):                  15.103                                                                          
  Arrival (ns):                9.890                                                                           
  Required (ns):               24.993                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreResetP_0/SDIF_RELEASED_int:CLK
  To:                          CoreConfigP_0/SDIF_RELEASED_q1:D
  Delay (ns):                  1.028                                                                           
  Slack (ns):                  15.161                                                                          
  Arrival (ns):                9.832                                                                           
  Required (ns):               24.993                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreResetP_0/INIT_DONE_int:CLK
  To: CoreConfigP_0/INIT_DONE_q1:D
  data required time                             24.993    
  data arrival time                          -   9.890     
  slack                                          15.103    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.619          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.951                        FCCC_0/GL0_INST/U0_RGB1_RGB21:An (f)
               +     0.317          cell: ADLIB:RGB
  8.268                        FCCC_0/GL0_INST/U0_RGB1_RGB21:YL (r)
               +     0.542          net: FCCC_0/GL0_INST/U0_RGB1_RGB21_rgbl_net_1
  8.810                        CoreResetP_0/INIT_DONE_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.897                        CoreResetP_0/INIT_DONE_int:Q (r)
               +     0.993          net: CoreResetP_0_INIT_DONE
  9.890                        CoreConfigP_0/INIT_DONE_q1:D (r)
                                    
  9.890                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  20.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.478          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  23.478                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  23.852                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.603          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  24.455                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  24.771                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB1:YR (r)
               +     0.476          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB1_rgbr_net_1
  25.247                       CoreConfigP_0/INIT_DONE_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  24.993                       CoreConfigP_0/INIT_DONE_q1:D
                                    
  24.993                       data required time


END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  5.937                                                                           
  Slack (ns):                  0.072                                                                           
  Arrival (ns):                13.782                                                                          
  Required (ns):               13.854                                                                          
  Setup (ns):                  2.146                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  Delay (ns):                  5.845                                                                           
  Slack (ns):                  0.192                                                                           
  Arrival (ns):                13.690                                                                          
  Required (ns):               13.882                                                                          
  Setup (ns):                  2.118                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]
  Delay (ns):                  5.802                                                                           
  Slack (ns):                  0.198                                                                           
  Arrival (ns):                13.638                                                                          
  Required (ns):               13.836                                                                          
  Setup (ns):                  2.164                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]
  Delay (ns):                  5.772                                                                           
  Slack (ns):                  0.289                                                                           
  Arrival (ns):                13.591                                                                          
  Required (ns):               13.880                                                                          
  Setup (ns):                  2.120                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]
  Delay (ns):                  5.795                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                13.649                                                                          
  Required (ns):               13.958                                                                          
  Setup (ns):                  2.042                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  data required time                             13.854    
  data arrival time                          -   13.782    
  slack                                          0.072     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.405                        FCCC_2/GL0_INST:YEn (f)
               +     0.607          net: FCCC_2/GL0_INST/U0_YWn_GEast
  7.012                        FCCC_2/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  7.329                        FCCC_2/GL0_INST/U0_RGB1_RGB7:YL (r)
               +     0.516          net: FCCC_2/GL0_INST/U0_RGB1_RGB7_rgbl_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK (r)
               +     0.110          cell: ADLIB:SLE
  7.955                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:Q (f)
               +     1.350          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[3]
  9.305                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[3]:D (f)
               +     0.296          cell: ADLIB:CFG4
  9.601                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[3]:Y (f)
               +     3.889          net: CORETSE_AHB_0_TCG[3]
  13.490                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_203:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  13.714                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_203:IPB (f)
               +     0.068          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[23]
  13.782                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23] (f)
                                    
  13.782                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  16.000                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.146          Library setup time: ADLIB:SERDESIF_075_IP
  13.854                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
                                    
  13.854                       data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  8.362                                                                           
  Slack (ns):                  7.129                                                                           
  Arrival (ns):                16.181                                                                          
  Required (ns):               23.310                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             23.310    
  data arrival time                          -   16.181    
  slack                                          7.129     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.405                        FCCC_2/GL0_INST:YEn (f)
               +     0.603          net: FCCC_2/GL0_INST/U0_YWn_GEast
  7.008                        FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  7.325                        FCCC_2/GL0_INST/U0_RGB1_RGB3:YL (r)
               +     0.494          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbl_net_1
  7.819                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.927                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (f)
               +     0.457          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  8.384                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  8.471                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  8.674                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST9:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  9.046                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST9:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net9
  9.347                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST8:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  9.719                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST8:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net8
  9.922                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST7:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  10.294                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST7:Y (f)
               +     0.305          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net7
  10.599                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  10.971                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST6:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net6
  11.174                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  11.546                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net5
  11.847                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  12.219                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST4:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net4
  12.422                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  12.794                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST3:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net3
  13.096                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  13.468                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST2:Y (f)
               +     0.203          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net2
  13.671                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  14.043                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST1:Y (f)
               +     0.302          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net1
  14.345                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  14.717                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST0:Y (f)
               +     0.202          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net0
  14.919                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  15.291                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:Y (f)
               +     0.605          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net
  15.896                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (f)
               +     0.209          cell: ADLIB:CFG3
  16.105                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (f)
               +     0.076          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  16.181                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (f)
                                    
  16.181                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL1
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +    13.714          Clock generation
  21.714                       
               +     0.198          net: FCCC_3/GL1_net
  21.912                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.090                       FCCC_3/GL1_INST:YEn (f)
               +     0.610          net: FCCC_3/GL1_INST/U0_YWn_GEast
  22.700                       FCCC_3/GL1_INST/U0_RGB1_RGB17:An (f)
               +     0.317          cell: ADLIB:RGB
  23.017                       FCCC_3/GL1_INST/U0_RGB1_RGB17:YL (r)
               +     0.467          net: FCCC_3/GL1_INST/U0_RGB1_RGB17_rgbl_net_1
  23.484                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  23.310                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  23.310                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

