read_verilog /content/input/0x16.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix /content/output/0x16/0x16_yosys
write_edif /content/output/0x16/0x16.edif
write_json /content/output/0x16/0x16.json
