
// +define+DUMP_FSDB
// +define+NETLIST
// +define+DUMP_VCD
// +define+DUMP_EVCD

// Please replace the cell library file to correct file
// -v /your_CBDK_path/for_verilog_simulation.v


-v /home/user2/test22/test2225/exercise/exercise_5/RA1SHD.v

/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_top.v
/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default.v
