// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_udpRxEngine (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxUdpDataIn_TVALID,
        ureDataPayload_din,
        ureDataPayload_full_n,
        ureDataPayload_write,
        ureMetaData_din,
        ureMetaData_full_n,
        ureMetaData_write,
        start_out,
        start_write,
        rxUdpDataIn_TDATA,
        rxUdpDataIn_TREADY,
        rxUdpDataIn_TKEEP,
        rxUdpDataIn_TSTRB,
        rxUdpDataIn_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   rxUdpDataIn_TVALID;
output  [1023:0] ureDataPayload_din;
input   ureDataPayload_full_n;
output   ureDataPayload_write;
output  [127:0] ureMetaData_din;
input   ureMetaData_full_n;
output   ureMetaData_write;
output   start_out;
output   start_write;
input  [511:0] rxUdpDataIn_TDATA;
output   rxUdpDataIn_TREADY;
input  [63:0] rxUdpDataIn_TKEEP;
input  [63:0] rxUdpDataIn_TSTRB;
input  [0:0] rxUdpDataIn_TLAST;

reg ap_done;
reg ap_idle;
reg[1023:0] ureDataPayload_din;
reg ureDataPayload_write;
reg ureMetaData_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    internal_ap_ready;
wire   [1:0] ure_state_load_load_fu_230_p1;
wire   [0:0] grp_nbreadreq_fu_134_p6;
reg    ap_predicate_op8_read_state1;
reg    ap_predicate_op26_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] ure_state_load_reg_548;
reg   [0:0] tmp_8_reg_552;
reg    ap_predicate_op75_write_state2;
reg   [0:0] tmp_reg_572;
reg    ap_predicate_op81_write_state2;
reg   [0:0] tmp_23_reg_576;
reg    ap_predicate_op84_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] ure_state;
reg   [511:0] prevWord_data_V_1;
reg   [63:0] prevWord_keep_V_1;
reg    rxUdpDataIn_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ureMetaData_blk_n;
reg    ureDataPayload_blk_n;
reg   [287:0] reg_222;
reg    ap_block_pp0_stage0_11001;
reg   [35:0] reg_226;
wire   [223:0] trunc_ln674_11_fu_240_p1;
reg   [223:0] trunc_ln674_11_reg_559;
wire   [27:0] trunc_ln674_12_fu_244_p1;
reg   [27:0] trunc_ln674_12_reg_564;
wire   [0:0] grp_fu_198_p1;
reg   [7:0] p_Result_148_i_reg_580;
reg   [7:0] p_Result_148_1_i_reg_585;
reg   [7:0] p_Result_148_2_i_reg_590;
reg   [7:0] p_Result_148_3_i_reg_595;
reg   [7:0] p_Result_151_i_reg_600;
reg   [7:0] p_Result_151_1_i_reg_605;
reg   [7:0] p_Result_151_2_i_reg_610;
reg   [7:0] p_Result_151_3_i_reg_615;
reg   [7:0] p_Result_154_i_reg_620;
reg   [7:0] p_Result_154_1_i_reg_625;
reg   [7:0] p_Result_157_i_reg_630;
reg   [7:0] p_Result_157_1_i_reg_635;
wire   [0:0] ap_phi_reg_pp0_iter0_sendWord_last_V_reg_174;
reg   [0:0] ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174;
wire   [0:0] tmp_20_fu_248_p3;
wire   [511:0] p_Result_s_fu_435_p5;
wire   [511:0] zext_ln414_fu_488_p1;
wire   [63:0] p_Result_18_fu_453_p5;
wire   [63:0] zext_ln414_2_fu_492_p1;
wire   [1023:0] zext_ln174_fu_422_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] zext_ln174_3_fu_483_p1;
wire   [1023:0] zext_ln174_2_fu_531_p1;
wire   [35:0] trunc_ln414_1_fu_406_p1;
wire   [287:0] trunc_ln414_fu_402_p1;
wire   [576:0] or_ln_fu_410_p5;
wire   [35:0] trunc_ln674_10_fu_431_p1;
wire   [287:0] trunc_ln674_fu_427_p1;
wire   [576:0] tmp_30_i_fu_471_p6;
wire   [96:0] or_ln174_1_fu_496_p14;
wire   [576:0] or_ln174_2_fu_519_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_rxUdpDataIn_V_data_V_U_apdone_blk;
wire   [511:0] rxUdpDataIn_TDATA_int_regslice;
wire    rxUdpDataIn_TVALID_int_regslice;
reg    rxUdpDataIn_TREADY_int_regslice;
wire    regslice_both_rxUdpDataIn_V_data_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_apdone_blk;
wire   [63:0] rxUdpDataIn_TKEEP_int_regslice;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_apdone_blk;
wire   [63:0] rxUdpDataIn_TSTRB_int_regslice;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_last_V_U_apdone_blk;
wire   [0:0] rxUdpDataIn_TLAST_int_regslice;
wire    regslice_both_rxUdpDataIn_V_last_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_last_V_U_ack_in;
reg    ap_condition_206;
reg    ap_condition_243;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ure_state = 2'd0;
#0 prevWord_data_V_1 = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
end

udp_regslice_both #(
    .DataWidth( 512 ))
regslice_both_rxUdpDataIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TDATA),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_data_V_U_ack_in),
    .data_out(rxUdpDataIn_TDATA_int_regslice),
    .vld_out(rxUdpDataIn_TVALID_int_regslice),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_data_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 64 ))
regslice_both_rxUdpDataIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TKEEP),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_keep_V_U_ack_in),
    .data_out(rxUdpDataIn_TKEEP_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_keep_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_keep_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 64 ))
regslice_both_rxUdpDataIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TSTRB),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_strb_V_U_ack_in),
    .data_out(rxUdpDataIn_TSTRB_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_strb_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_strb_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 1 ))
regslice_both_rxUdpDataIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TLAST),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_last_V_U_ack_in),
    .data_out(rxUdpDataIn_TLAST_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_last_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_20_fu_248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174 <= 1'd1;
    end else if ((((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_20_fu_248_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174 <= 1'd0;
    end else if (((real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174 <= ap_phi_reg_pp0_iter0_sendWord_last_V_reg_174;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if (((tmp_reg_572 == 1'd1) & (ure_state_load_reg_548 == 2'd0))) begin
            prevWord_data_V_1 <= zext_ln414_fu_488_p1;
        end else if (((tmp_8_reg_552 == 1'd1) & (ure_state_load_reg_548 == 2'd1))) begin
            prevWord_data_V_1 <= p_Result_s_fu_435_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if (((tmp_reg_572 == 1'd1) & (ure_state_load_reg_548 == 2'd0))) begin
            prevWord_keep_V_1 <= zext_ln414_2_fu_492_p1;
        end else if (((tmp_8_reg_552 == 1'd1) & (ure_state_load_reg_548 == 2'd1))) begin
            prevWord_keep_V_1 <= p_Result_18_fu_453_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd0) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ure_state <= 2'd1;
    end else if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_20_fu_248_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ure_state <= 2'd2;
    end else if ((((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_20_fu_248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_198_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ure_state_load_load_fu_230_p1 == 2'd2) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ure_state <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_148_1_i_reg_585 <= {{rxUdpDataIn_TDATA_int_regslice[119:112]}};
        p_Result_148_2_i_reg_590 <= {{rxUdpDataIn_TDATA_int_regslice[111:104]}};
        p_Result_148_3_i_reg_595 <= {{rxUdpDataIn_TDATA_int_regslice[103:96]}};
        p_Result_148_i_reg_580 <= {{rxUdpDataIn_TDATA_int_regslice[127:120]}};
        p_Result_151_1_i_reg_605 <= {{rxUdpDataIn_TDATA_int_regslice[151:144]}};
        p_Result_151_2_i_reg_610 <= {{rxUdpDataIn_TDATA_int_regslice[143:136]}};
        p_Result_151_3_i_reg_615 <= {{rxUdpDataIn_TDATA_int_regslice[135:128]}};
        p_Result_151_i_reg_600 <= {{rxUdpDataIn_TDATA_int_regslice[159:152]}};
        p_Result_154_1_i_reg_625 <= {{rxUdpDataIn_TDATA_int_regslice[167:160]}};
        p_Result_154_i_reg_620 <= {{rxUdpDataIn_TDATA_int_regslice[175:168]}};
        p_Result_157_1_i_reg_635 <= {{rxUdpDataIn_TDATA_int_regslice[183:176]}};
        p_Result_157_i_reg_630 <= {{rxUdpDataIn_TDATA_int_regslice[191:184]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd0) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_222 <= {{rxUdpDataIn_TDATA_int_regslice[511:224]}};
        reg_226 <= {{rxUdpDataIn_TKEEP_int_regslice[63:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd0) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_23_reg_576 <= rxUdpDataIn_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_552 <= grp_nbreadreq_fu_134_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ure_state == 2'd0) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_572 <= grp_nbreadreq_fu_134_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln674_11_reg_559 <= trunc_ln674_11_fu_240_p1;
        trunc_ln674_12_reg_564 <= trunc_ln674_12_fu_244_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ure_state_load_reg_548 <= ure_state;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op26_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxUdpDataIn_TDATA_blk_n = rxUdpDataIn_TVALID_int_regslice;
    end else begin
        rxUdpDataIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op26_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op8_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxUdpDataIn_TREADY_int_regslice = 1'b1;
    end else begin
        rxUdpDataIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op84_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ure_state_load_reg_548 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ureDataPayload_blk_n = ureDataPayload_full_n;
    end else begin
        ureDataPayload_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_243)) begin
        if ((ap_predicate_op84_write_state2 == 1'b1)) begin
            ureDataPayload_din = zext_ln174_2_fu_531_p1;
        end else if ((ap_predicate_op75_write_state2 == 1'b1)) begin
            ureDataPayload_din = zext_ln174_3_fu_483_p1;
        end else if ((ure_state_load_reg_548 == 2'd2)) begin
            ureDataPayload_din = zext_ln174_fu_422_p1;
        end else begin
            ureDataPayload_din = 'bx;
        end
    end else begin
        ureDataPayload_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op84_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ure_state_load_reg_548 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ureDataPayload_write = 1'b1;
    end else begin
        ureDataPayload_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op81_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ureMetaData_blk_n = ureMetaData_full_n;
    end else begin
        ureMetaData_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op81_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ureMetaData_write = 1'b1;
    end else begin
        ureMetaData_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op84_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ure_state_load_reg_548 == 2'd2) & (ureDataPayload_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op84_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ure_state_load_reg_548 == 2'd2) & (ureDataPayload_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op84_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ure_state_load_reg_548 == 2'd2) & (ureDataPayload_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op84_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ure_state_load_reg_548 == 2'd2) & (ureDataPayload_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_206 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_243 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter0_sendWord_last_V_reg_174 = 'bx;

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op75_write_state2 = ((tmp_8_reg_552 == 1'd1) & (ure_state_load_reg_548 == 2'd1));
end

always @ (*) begin
    ap_predicate_op81_write_state2 = ((tmp_reg_572 == 1'd1) & (ure_state_load_reg_548 == 2'd0));
end

always @ (*) begin
    ap_predicate_op84_write_state2 = ((tmp_23_reg_576 == 1'd1) & (tmp_reg_572 == 1'd1) & (ure_state_load_reg_548 == 2'd0));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((grp_nbreadreq_fu_134_p6 == 1'd1) & (ure_state == 2'd1));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_198_p1 = rxUdpDataIn_TLAST_int_regslice;

assign grp_nbreadreq_fu_134_p6 = rxUdpDataIn_TVALID_int_regslice;

assign or_ln174_1_fu_496_p14 = {{{{{{{{{{{{{{{{{{{{{{{{1'd1}, {p_Result_157_1_i_reg_635}}}, {p_Result_157_i_reg_630}}}, {p_Result_154_1_i_reg_625}}}, {p_Result_154_i_reg_620}}}, {p_Result_151_3_i_reg_615}}}, {p_Result_151_2_i_reg_610}}}, {p_Result_151_1_i_reg_605}}}, {p_Result_151_i_reg_600}}}, {p_Result_148_3_i_reg_595}}}, {p_Result_148_2_i_reg_590}}}, {p_Result_148_1_i_reg_585}}}, {p_Result_148_i_reg_580}};

assign or_ln174_2_fu_519_p5 = {{{{{{29'd268435456}, {reg_226}}}, {224'd0}}}, {reg_222}};

assign or_ln_fu_410_p5 = {{{{{{29'd268435456}, {trunc_ln414_1_fu_406_p1}}}, {224'd0}}}, {trunc_ln414_fu_402_p1}};

assign p_Result_18_fu_453_p5 = {{prevWord_keep_V_1[63:36]}, {reg_226}};

assign p_Result_s_fu_435_p5 = {{prevWord_data_V_1[511:288]}, {reg_222}};

assign rxUdpDataIn_TREADY = regslice_both_rxUdpDataIn_V_data_V_U_ack_in;

assign start_out = real_start;

assign tmp_20_fu_248_p3 = rxUdpDataIn_TKEEP_int_regslice[32'd28];

assign tmp_30_i_fu_471_p6 = {{{{{ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174}, {trunc_ln674_12_reg_564}}, {trunc_ln674_10_fu_431_p1}}, {trunc_ln674_11_reg_559}}, {trunc_ln674_fu_427_p1}};

assign trunc_ln414_1_fu_406_p1 = prevWord_keep_V_1[35:0];

assign trunc_ln414_fu_402_p1 = prevWord_data_V_1[287:0];

assign trunc_ln674_10_fu_431_p1 = prevWord_keep_V_1[35:0];

assign trunc_ln674_11_fu_240_p1 = rxUdpDataIn_TDATA_int_regslice[223:0];

assign trunc_ln674_12_fu_244_p1 = rxUdpDataIn_TKEEP_int_regslice[27:0];

assign trunc_ln674_fu_427_p1 = prevWord_data_V_1[287:0];

assign ureMetaData_din = or_ln174_1_fu_496_p14;

assign ure_state_load_load_fu_230_p1 = ure_state;

assign zext_ln174_2_fu_531_p1 = or_ln174_2_fu_519_p5;

assign zext_ln174_3_fu_483_p1 = tmp_30_i_fu_471_p6;

assign zext_ln174_fu_422_p1 = or_ln_fu_410_p5;

assign zext_ln414_2_fu_492_p1 = reg_226;

assign zext_ln414_fu_488_p1 = reg_222;

endmodule //udp_udpRxEngine
