{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx.v@86:96@HdlIdDef", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_tx.v@98:108", "    STATE_WRITE_HEADER = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@89:99", "reg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@145:155", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@101:111", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@101:111", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@100:110", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@92:102", "reg store_eth_hdr;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@86:96", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@100:110", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@92:102", "reg store_eth_hdr;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@84:94", "    STATE_WRITE_PAYLOAD = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@99:109", "    STATE_WRITE_HEADER = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\n"]], "Diff Content": {"Delete": [[91, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[91, "reg [7:0] frame_ptr_reg = 8'd0, frame_ptr_next;\n"]]}}