<html><body><samp><pre>
<!@TC:1618167575>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 184R, Oct 30 2020
#install: /usr/local/diamond/3.12/synpbase
#OS: Linux 
#Hostname: ee788b037f06

# Sun Apr 11 18:59:34 2021

#Implementation: A


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 184R, Built Oct 30 2020 10:19:07, @1018816</a>

@N: : <!@TM:1618167586> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 184R, Built Oct 30 2020 10:19:07, @1018816</a>

@N: : <!@TM:1618167586> | Running in 64-bit mode 
@N: : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:19:7:19:19:@N::@XP_MSG">TestVideoTop.vhd(19)</a><!@TM:1618167586> | Top entity is set to TestVideoTop.
File /usr/local/diamond/3.12/synpbase/lib/vhd/misc.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/vga.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/IpxLpc/Pll125to100x50.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/IpxLpc/Pll125to159.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto25.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto120.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto140.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto80.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd changed - recompiling
File /usr/local/diamond/3.12/synpbase/lib/lucent/ecp2m.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto34.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD643:@XP_HELP">CD643</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:6:27:6:28:@W:CD643:@XP_MSG">I2cMasterCommands.vhd(6)</a><!@TM:1618167586> | Ignoring use clause - pmi_components not found ...</font>
<font color=#A52A2A>@W:<a href="@W:CD645:@XP_HELP">CD645</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:7:8:7:16:@W:CD645:@XP_MSG">I2cMasterCommands.vhd(7)</a><!@TM:1618167586> | Ignoring undefined library pmi_work</font>
VHDL syntax check successful!
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd changed - recompiling
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:18:7:18:19:@N:CD630:@XP_MSG">TestVideoTop.vhd(18)</a><!@TM:1618167586> | Synthesizing work.testvideotop.rtl.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:66:10:66:23:@W:CD280:@XP_MSG">TestVideoTop.vhd(66)</a><!@TM:1618167586> | Unbound component Pll125toclock mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:418:0:418:4:@W:CD326:@XP_MSG">TestVideoTop.vhd(418)</a><!@TM:1618167586> | Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:141:10:141:18:@W:CD280:@XP_MSG">TestVideoTop.vhd(141)</a><!@TM:1618167586> | Unbound component pmi_fifo mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:512:0:512:10:@W:CD326:@XP_MSG">TestVideoTop.vhd(512)</a><!@TM:1618167586> | Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:512:0:512:10:@W:CD326:@XP_MSG">TestVideoTop.vhd(512)</a><!@TM:1618167586> | Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:512:0:512:10:@W:CD326:@XP_MSG">TestVideoTop.vhd(512)</a><!@TM:1618167586> | Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:512:0:512:10:@W:CD326:@XP_MSG">TestVideoTop.vhd(512)</a><!@TM:1618167586> | Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:141:10:141:18:@N:CD630:@XP_MSG">TestVideoTop.vhd(141)</a><!@TM:1618167586> | Synthesizing work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.12/cae_library/synthesis/vhdl/ecp3.vhd:177:10:177:13:@N:CD630:@XP_MSG">ecp3.vhd(177)</a><!@TM:1618167586> | Synthesizing work.dcs.syn_black_box.
Post processing for work.dcs.syn_black_box
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:357:25:357:32:@W:CD638:@XP_MSG">TestVideoTop.vhd(357)</a><!@TM:1618167586> | Signal salida2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:357:34:357:41:@W:CD638:@XP_MSG">TestVideoTop.vhd(357)</a><!@TM:1618167586> | Signal salida3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:357:43:357:50:@W:CD638:@XP_MSG">TestVideoTop.vhd(357)</a><!@TM:1618167586> | Signal salida4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:357:52:357:59:@W:CD638:@XP_MSG">TestVideoTop.vhd(357)</a><!@TM:1618167586> | Signal salida5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:362:7:362:16:@W:CD638:@XP_MSG">TestVideoTop.vhd(362)</a><!@TM:1618167586> | Signal selection is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:367:37:367:42:@W:CD638:@XP_MSG">TestVideoTop.vhd(367)</a><!@TM:1618167586> | Signal clk20 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:374:7:374:15:@W:CD638:@XP_MSG">TestVideoTop.vhd(374)</a><!@TM:1618167586> | Signal reloj1hz is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:375:8:375:19:@W:CD638:@XP_MSG">TestVideoTop.vhd(375)</a><!@TM:1618167586> | Signal s_pinclk125 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:383:7:383:11:@W:CD638:@XP_MSG">TestVideoTop.vhd(383)</a><!@TM:1618167586> | Signal datr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:383:13:383:17:@W:CD638:@XP_MSG">TestVideoTop.vhd(383)</a><!@TM:1618167586> | Signal datg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:383:19:383:23:@W:CD638:@XP_MSG">TestVideoTop.vhd(383)</a><!@TM:1618167586> | Signal datb is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:384:7:384:11:@W:CD638:@XP_MSG">TestVideoTop.vhd(384)</a><!@TM:1618167586> | Signal fcnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:384:13:384:17:@W:CD638:@XP_MSG">TestVideoTop.vhd(384)</a><!@TM:1618167586> | Signal hcnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:384:19:384:23:@W:CD638:@XP_MSG">TestVideoTop.vhd(384)</a><!@TM:1618167586> | Signal vcnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:8:8:8:13:@N:CD630:@XP_MSG">mires.vhd(8)</a><!@TM:1618167586> | Synthesizing work.mires.mires.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:31:7:31:13:@W:CD638:@XP_MSG">mires.vhd(31)</a><!@TM:1618167586> | Signal counti is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:32:7:32:15:@W:CD638:@XP_MSG">mires.vhd(32)</a><!@TM:1618167586> | Signal vertical is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:33:7:33:14:@W:CD638:@XP_MSG">mires.vhd(33)</a><!@TM:1618167586> | Signal intvcnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:34:7:34:8:@W:CD638:@XP_MSG">mires.vhd(34)</a><!@TM:1618167586> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.mires.mires
Running optimization stage 1 on mires .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:21:1:21:10:@W:CL240:@XP_MSG">mires.vhd(21)</a><!@TM:1618167586> | Signal HVertical is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:20:1:20:10:@W:CL240:@XP_MSG">mires.vhd(20)</a><!@TM:1618167586> | Signal HContador is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:8:8:8:18:@N:CD630:@XP_MSG">simulacion.vhd(8)</a><!@TM:1618167586> | Synthesizing work.simulacion.simulacion.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:43:9:43:17:@W:CD638:@XP_MSG">simulacion.vhd(43)</a><!@TM:1618167586> | Signal hlength1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:44:9:44:14:@W:CD638:@XP_MSG">simulacion.vhd(44)</a><!@TM:1618167586> | Signal hres1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:45:9:45:13:@W:CD638:@XP_MSG">simulacion.vhd(45)</a><!@TM:1618167586> | Signal hfp1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:46:9:46:20:@W:CD638:@XP_MSG">simulacion.vhd(46)</a><!@TM:1618167586> | Signal hsyncpulse1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:47:9:47:13:@W:CD638:@XP_MSG">simulacion.vhd(47)</a><!@TM:1618167586> | Signal hbp1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:48:9:48:18:@W:CD638:@XP_MSG">simulacion.vhd(48)</a><!@TM:1618167586> | Signal hpolsync1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:49:9:49:17:@W:CD638:@XP_MSG">simulacion.vhd(49)</a><!@TM:1618167586> | Signal vlength1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:50:9:50:14:@W:CD638:@XP_MSG">simulacion.vhd(50)</a><!@TM:1618167586> | Signal vres1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:51:9:51:13:@W:CD638:@XP_MSG">simulacion.vhd(51)</a><!@TM:1618167586> | Signal vfp1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:52:9:52:20:@W:CD638:@XP_MSG">simulacion.vhd(52)</a><!@TM:1618167586> | Signal vsyncpulse1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:53:9:53:13:@W:CD638:@XP_MSG">simulacion.vhd(53)</a><!@TM:1618167586> | Signal vbp1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:54:9:54:18:@W:CD638:@XP_MSG">simulacion.vhd(54)</a><!@TM:1618167586> | Signal vpolsync1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:59:9:59:17:@W:CD638:@XP_MSG">simulacion.vhd(59)</a><!@TM:1618167586> | Signal hlength2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:60:9:60:14:@W:CD638:@XP_MSG">simulacion.vhd(60)</a><!@TM:1618167586> | Signal hres2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:61:9:61:13:@W:CD638:@XP_MSG">simulacion.vhd(61)</a><!@TM:1618167586> | Signal hfp2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:62:9:62:20:@W:CD638:@XP_MSG">simulacion.vhd(62)</a><!@TM:1618167586> | Signal hsyncpulse2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:63:9:63:13:@W:CD638:@XP_MSG">simulacion.vhd(63)</a><!@TM:1618167586> | Signal hbp2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:64:9:64:18:@W:CD638:@XP_MSG">simulacion.vhd(64)</a><!@TM:1618167586> | Signal hpolsync2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:65:9:65:17:@W:CD638:@XP_MSG">simulacion.vhd(65)</a><!@TM:1618167586> | Signal vlength2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:66:9:66:14:@W:CD638:@XP_MSG">simulacion.vhd(66)</a><!@TM:1618167586> | Signal vres2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:67:9:67:13:@W:CD638:@XP_MSG">simulacion.vhd(67)</a><!@TM:1618167586> | Signal vfp2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:68:9:68:20:@W:CD638:@XP_MSG">simulacion.vhd(68)</a><!@TM:1618167586> | Signal vsyncpulse2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:69:9:69:13:@W:CD638:@XP_MSG">simulacion.vhd(69)</a><!@TM:1618167586> | Signal vbp2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:70:9:70:18:@W:CD638:@XP_MSG">simulacion.vhd(70)</a><!@TM:1618167586> | Signal vpolsync2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:75:9:75:17:@W:CD638:@XP_MSG">simulacion.vhd(75)</a><!@TM:1618167586> | Signal hlength3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:76:9:76:14:@W:CD638:@XP_MSG">simulacion.vhd(76)</a><!@TM:1618167586> | Signal hres3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:77:9:77:13:@W:CD638:@XP_MSG">simulacion.vhd(77)</a><!@TM:1618167586> | Signal hfp3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:78:9:78:20:@W:CD638:@XP_MSG">simulacion.vhd(78)</a><!@TM:1618167586> | Signal hsyncpulse3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:79:9:79:13:@W:CD638:@XP_MSG">simulacion.vhd(79)</a><!@TM:1618167586> | Signal hbp3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:80:9:80:18:@W:CD638:@XP_MSG">simulacion.vhd(80)</a><!@TM:1618167586> | Signal hpolsync3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:81:9:81:17:@W:CD638:@XP_MSG">simulacion.vhd(81)</a><!@TM:1618167586> | Signal vlength3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:82:9:82:14:@W:CD638:@XP_MSG">simulacion.vhd(82)</a><!@TM:1618167586> | Signal vres3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:83:9:83:13:@W:CD638:@XP_MSG">simulacion.vhd(83)</a><!@TM:1618167586> | Signal vfp3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:84:9:84:20:@W:CD638:@XP_MSG">simulacion.vhd(84)</a><!@TM:1618167586> | Signal vsyncpulse3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:85:9:85:13:@W:CD638:@XP_MSG">simulacion.vhd(85)</a><!@TM:1618167586> | Signal vbp3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:86:9:86:18:@W:CD638:@XP_MSG">simulacion.vhd(86)</a><!@TM:1618167586> | Signal vpolsync3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:90:9:90:17:@W:CD638:@XP_MSG">simulacion.vhd(90)</a><!@TM:1618167586> | Signal hlength4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:91:9:91:14:@W:CD638:@XP_MSG">simulacion.vhd(91)</a><!@TM:1618167586> | Signal hres4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:92:9:92:13:@W:CD638:@XP_MSG">simulacion.vhd(92)</a><!@TM:1618167586> | Signal hfp4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:93:9:93:20:@W:CD638:@XP_MSG">simulacion.vhd(93)</a><!@TM:1618167586> | Signal hsyncpulse4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:94:9:94:13:@W:CD638:@XP_MSG">simulacion.vhd(94)</a><!@TM:1618167586> | Signal hbp4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:95:9:95:18:@W:CD638:@XP_MSG">simulacion.vhd(95)</a><!@TM:1618167586> | Signal hpolsync4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:96:9:96:17:@W:CD638:@XP_MSG">simulacion.vhd(96)</a><!@TM:1618167586> | Signal vlength4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:97:9:97:14:@W:CD638:@XP_MSG">simulacion.vhd(97)</a><!@TM:1618167586> | Signal vres4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:98:9:98:13:@W:CD638:@XP_MSG">simulacion.vhd(98)</a><!@TM:1618167586> | Signal vfp4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:99:9:99:20:@W:CD638:@XP_MSG">simulacion.vhd(99)</a><!@TM:1618167586> | Signal vsyncpulse4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:100:9:100:13:@W:CD638:@XP_MSG">simulacion.vhd(100)</a><!@TM:1618167586> | Signal vbp4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:101:9:101:18:@W:CD638:@XP_MSG">simulacion.vhd(101)</a><!@TM:1618167586> | Signal vpolsync4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:106:9:106:17:@W:CD638:@XP_MSG">simulacion.vhd(106)</a><!@TM:1618167586> | Signal hlength5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:107:9:107:14:@W:CD638:@XP_MSG">simulacion.vhd(107)</a><!@TM:1618167586> | Signal hres5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:108:9:108:13:@W:CD638:@XP_MSG">simulacion.vhd(108)</a><!@TM:1618167586> | Signal hfp5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:109:9:109:20:@W:CD638:@XP_MSG">simulacion.vhd(109)</a><!@TM:1618167586> | Signal hsyncpulse5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:110:9:110:13:@W:CD638:@XP_MSG">simulacion.vhd(110)</a><!@TM:1618167586> | Signal hbp5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:111:9:111:18:@W:CD638:@XP_MSG">simulacion.vhd(111)</a><!@TM:1618167586> | Signal hpolsync5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:112:9:112:17:@W:CD638:@XP_MSG">simulacion.vhd(112)</a><!@TM:1618167586> | Signal vlength5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:113:9:113:14:@W:CD638:@XP_MSG">simulacion.vhd(113)</a><!@TM:1618167586> | Signal vres5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:114:9:114:13:@W:CD638:@XP_MSG">simulacion.vhd(114)</a><!@TM:1618167586> | Signal vfp5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:115:9:115:20:@W:CD638:@XP_MSG">simulacion.vhd(115)</a><!@TM:1618167586> | Signal vsyncpulse5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:116:9:116:13:@W:CD638:@XP_MSG">simulacion.vhd(116)</a><!@TM:1618167586> | Signal vbp5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:117:9:117:18:@W:CD638:@XP_MSG">simulacion.vhd(117)</a><!@TM:1618167586> | Signal vpolsync5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:122:9:122:17:@W:CD638:@XP_MSG">simulacion.vhd(122)</a><!@TM:1618167586> | Signal hlength6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:123:9:123:14:@W:CD638:@XP_MSG">simulacion.vhd(123)</a><!@TM:1618167586> | Signal hres6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:124:9:124:13:@W:CD638:@XP_MSG">simulacion.vhd(124)</a><!@TM:1618167586> | Signal hfp6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:125:9:125:20:@W:CD638:@XP_MSG">simulacion.vhd(125)</a><!@TM:1618167586> | Signal hsyncpulse6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:126:9:126:13:@W:CD638:@XP_MSG">simulacion.vhd(126)</a><!@TM:1618167586> | Signal hbp6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:127:9:127:18:@W:CD638:@XP_MSG">simulacion.vhd(127)</a><!@TM:1618167586> | Signal hpolsync6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:128:9:128:17:@W:CD638:@XP_MSG">simulacion.vhd(128)</a><!@TM:1618167586> | Signal vlength6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:129:9:129:14:@W:CD638:@XP_MSG">simulacion.vhd(129)</a><!@TM:1618167586> | Signal vres6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:130:9:130:13:@W:CD638:@XP_MSG">simulacion.vhd(130)</a><!@TM:1618167586> | Signal vfp6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:131:9:131:20:@W:CD638:@XP_MSG">simulacion.vhd(131)</a><!@TM:1618167586> | Signal vsyncpulse6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:132:9:132:13:@W:CD638:@XP_MSG">simulacion.vhd(132)</a><!@TM:1618167586> | Signal vbp6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:133:9:133:18:@W:CD638:@XP_MSG">simulacion.vhd(133)</a><!@TM:1618167586> | Signal vpolsync6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:138:9:138:17:@W:CD638:@XP_MSG">simulacion.vhd(138)</a><!@TM:1618167586> | Signal hlength7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:139:9:139:14:@W:CD638:@XP_MSG">simulacion.vhd(139)</a><!@TM:1618167586> | Signal hres7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:140:9:140:13:@W:CD638:@XP_MSG">simulacion.vhd(140)</a><!@TM:1618167586> | Signal hfp7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:141:9:141:20:@W:CD638:@XP_MSG">simulacion.vhd(141)</a><!@TM:1618167586> | Signal hsyncpulse7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:142:9:142:13:@W:CD638:@XP_MSG">simulacion.vhd(142)</a><!@TM:1618167586> | Signal hbp7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:143:9:143:18:@W:CD638:@XP_MSG">simulacion.vhd(143)</a><!@TM:1618167586> | Signal hpolsync7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:144:9:144:17:@W:CD638:@XP_MSG">simulacion.vhd(144)</a><!@TM:1618167586> | Signal vlength7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:145:9:145:14:@W:CD638:@XP_MSG">simulacion.vhd(145)</a><!@TM:1618167586> | Signal vres7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:146:9:146:13:@W:CD638:@XP_MSG">simulacion.vhd(146)</a><!@TM:1618167586> | Signal vfp7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:147:9:147:20:@W:CD638:@XP_MSG">simulacion.vhd(147)</a><!@TM:1618167586> | Signal vsyncpulse7 is undriven. Either assign the signal a value or remove the signal declaration.</font>

Only the first 100 messages of id 'CD638' are reported. To see all messages use 'report_messages -log /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synlog/Ext10GenDvi_A_compiler.srr -id CD638' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD638} -count unlimited' in the Tcl shell.
Post processing for work.simulacion.simulacion
Running optimization stage 1 on simulacion .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:27:5:27:14:@W:CL240:@XP_MSG">simulacion.vhd(27)</a><!@TM:1618167586> | Signal dataDispo is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:6:7:6:13:@N:CD630:@XP_MSG">Dvi410Main.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410.rtl.
<font color=#A52A2A>@W:<a href="@W:CD272:@XP_HELP">CD272</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:205:19:205:38:@W:CD272:@XP_MSG">Dvi410Main.vhd(205)</a><!@TM:1618167586> | Comparison (=) of different length arrays is always false!</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:6:7:6:20:@N:CD630:@XP_MSG">Dv i410Request.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410request.rtl.
Post processing for work.dvi410request.rtl
Running optimization stage 1 on Dvi410Request .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd:6:7:6:19:@N:CD630:@XP_MSG">Dvi410Timing.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410timing.rtl.
Post processing for work.dvi410timing.rtl
Running optimization stage 1 on Dvi410Timing .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd:27:2:27:4:@W:CL271:@XP_MSG">Dvi410Timing.vhd(27)</a><!@TM:1618167586> | Pruning unused bits 15 to 6 of bound_sr_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd:27:2:27:4:@W:CL177:@XP_MSG">Dvi410Timing.vhd(27)</a><!@TM:1618167586> | Sharing sequential element fifo_rd. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd:6:7:6:17:@N:CD630:@XP_MSG">Dvi410Sync.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410sync.rtl.
Post processing for work.dvi410sync.rtl
Running optimization stage 1 on Dvi410Sync .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:6:7:6:16:@N:CD630:@XP_MSG">Dvi410Cnt.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410cnt.rtl.
Post processing for work.dvi410cnt.rtl
Running optimization stage 1 on Dvi410Cnt .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:6:7:6:17:@N:CD630:@XP_MSG">Dvi410Conf.vhd(6)</a><!@TM:1618167586> | Synthesizing work.dvi410conf.rtl.
Post processing for work.dvi410conf.rtl
Running optimization stage 1 on Dvi410Conf .......
Post processing for work.dvi410.rtl
Running optimization stage 1 on Dvi410 .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:44:8:44:17:@W:CL240:@XP_MSG">Dvi410Main.vhd(44)</a><!@TM:1618167586> | Signal PinTfpClk is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:9:7:9:24:@N:CD630:@XP_MSG">I2cMasterCommands.vhd(9)</a><!@TM:1618167586> | Synthesizing work.i2cmastercommands.rtl.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:51:10:51:18:@W:CD280:@XP_MSG">I2cMasterCommands.vhd(51)</a><!@TM:1618167586> | Unbound component pmi_fifo mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:194:0:194:10:@W:CD326:@XP_MSG">I2cMasterCommands.vhd(194)</a><!@TM:1618167586> | Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:194:0:194:10:@W:CD326:@XP_MSG">I2cMasterCommands.vhd(194)</a><!@TM:1618167586> | Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:51:10:51:18:@N:CD630:@XP_MSG">I2cMasterCommands.vhd(51)</a><!@TM:1618167586> | Synthesizing work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_1 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2CMasterDevice.vhd:6:7:6:22:@N:CD630:@XP_MSG">I2CMasterDevice.vhd(6)</a><!@TM:1618167586> | Synthesizing work.i2cmasterdevice.rtl.
Post processing for work.i2cmasterdevice.rtl
Running optimization stage 1 on I2cMasterDevice .......
Post processing for work.i2cmastercommands.rtl
Running optimization stage 1 on I2cMasterCommands .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@N:CL189:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167586> | Register bit DeviceIdR(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@N:CL189:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167586> | Register bit DeviceIdW(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@N:CL189:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Register bit CmdState(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@N:CL189:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Register bit CmdState(3) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@W:CL279:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:CL260:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167586> | Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:CL260:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167586> | Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd:33:7:33:12:@N:CD630:@XP_MSG">Forth.vhd(33)</a><!@TM:1618167586> | Synthesizing work.forth.rtl.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd:85:10:85:20:@W:CD280:@XP_MSG">Forth.vhd(85)</a><!@TM:1618167586> | Unbound component pmi_ram_dq mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd:85:10:85:20:@N:CD630:@XP_MSG">Forth.vhd(85)</a><!@TM:1618167586> | Synthesizing work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_ram_dq_work_testvideotop_rtl_0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd:6:7:6:11:@N:CD630:@XP_MSG">UartTss.vhd(6)</a><!@TM:1618167586> | Synthesizing work.uart.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd:59:7:59:9:@N:CD630:@XP_MSG">Tx.vhd(59)</a><!@TM:1618167586> | Synthesizing work.tx.behavioral.
Post processing for work.tx.behavioral
Running optimization stage 1 on Tx .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd:64:7:64:9:@N:CD630:@XP_MSG">Rx.vhd(64)</a><!@TM:1618167586> | Synthesizing work.rx.behavioral.
Post processing for work.rx.behavioral
Running optimization stage 1 on Rx .......
Post processing for work.uart.rtl
Running optimization stage 1 on uart .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:29:7:29:11:@N:CD630:@XP_MSG">ep32Tss.vhd(29)</a><!@TM:1618167586> | Synthesizing work.ep32.behavioral.
Post processing for work.ep32.behavioral
Running optimization stage 1 on ep32 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@W:CL271:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167586> | Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for work.forth.rtl
Running optimization stage 1 on Forth .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:60:7:60:13:@N:CD630:@XP_MSG">SeqBlk1204.vhd(60)</a><!@TM:1618167586> | Synthesizing work.seqblk.behavioral.
Post processing for work.seqblk.behavioral
Running optimization stage 1 on SeqBlk .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:236:2:236:4:@W:CL177:@XP_MSG">SeqBlk1204.vhd(236)</a><!@TM:1618167586> | Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto80.vhd:14:7:14:17:@N:CD630:@XP_MSG">PllClkto80.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pllclkto80.structure.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.12/cae_library/synthesis/vhdl/ecp3.vhd:1967:10:1967:17:@N:CD630:@XP_MSG">ecp3.vhd(1967)</a><!@TM:1618167586> | Synthesizing work.ehxpllf.syn_black_box.
Post processing for work.ehxpllf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.12/cae_library/synthesis/vhdl/ecp3.vhd:1368:10:1368:13:@N:CD630:@XP_MSG">ecp3.vhd(1368)</a><!@TM:1618167586> | Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Post processing for work.pllclkto80.structure
Running optimization stage 1 on PllClkto80 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto140.vhd:14:7:14:18:@N:CD630:@XP_MSG">PllClkto140.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pllclkto140.structure.
Post processing for work.pllclkto140.structure
Running optimization stage 1 on PllClkto140 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto120.vhd:14:7:14:18:@N:CD630:@XP_MSG">PllClkto120.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pllclkto120.structure.
Post processing for work.pllclkto120.structure
Running optimization stage 1 on PllClkto120 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto25.vhd:14:7:14:17:@N:CD630:@XP_MSG">PllClkto25.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pllclkto25.structure.
Post processing for work.pllclkto25.structure
Running optimization stage 1 on PllClkto25 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/IpxLpc/Pll125to159.vhd:14:7:14:18:@N:CD630:@XP_MSG">Pll125to159.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pll125to159.structure.
Post processing for work.pll125to159.structure
Running optimization stage 1 on Pll125to159 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:66:10:66:23:@N:CD630:@XP_MSG">TestVideoTop.vhd(66)</a><!@TM:1618167586> | Synthesizing work.pll125toclock.syn_black_box.
Post processing for work.pll125toclock.syn_black_box
Running optimization stage 1 on Pll125toclock .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/IpxLpc/Pll125to100x50.vhd:14:7:14:21:@N:CD630:@XP_MSG">Pll125to100x50.vhd(14)</a><!@TM:1618167586> | Synthesizing work.pll125to100x50.structure.
Post processing for work.pll125to100x50.structure
Running optimization stage 1 on Pll125to100x50 .......
Post processing for work.testvideotop.rtl
Running optimization stage 1 on TestVideoTop .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:362:7:362:16:@W:CL240:@XP_MSG">TestVideoTop.vhd(362)</a><!@TM:1618167586> | Signal Selection is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:601:0:601:5:@W:CL168:@XP_MSG">TestVideoTop.vhd(601)</a><!@TM:1618167586> | Removing instance uDCS0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:596:0:596:5:@W:CL168:@XP_MSG">TestVideoTop.vhd(596)</a><!@TM:1618167586> | Removing instance uDCS1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:401:0:401:9:@W:CL168:@XP_MSG">TestVideoTop.vhd(401)</a><!@TM:1618167586> | Removing instance uPllclock because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 2 on Pll125to100x50 .......
Running optimization stage 2 on Pll125toclock .......
Running optimization stage 2 on Pll125to159 .......
Running optimization stage 2 on PllClkto25 .......
Running optimization stage 2 on PllClkto120 .......
Running optimization stage 2 on PllClkto140 .......
Running optimization stage 2 on PllClkto80 .......
Running optimization stage 2 on SeqBlk .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:CL189:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167586> | Register bit CntUs(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:CL189:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167586> | Register bit CntUs(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:CL189:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167586> | Register bit CntUs(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:CL189:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167586> | Register bit CntUs(9) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@W:CL279:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167586> | Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on ep32 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:CL134:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167586> | Found RAM s_stack, depth=32, width=33
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:CL134:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167586> | Found RAM r_stack, depth=32, width=33
Running optimization stage 2 on Rx .......
Running optimization stage 2 on Tx .......
Running optimization stage 2 on uart .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd:13:4:13:10:@W:CL246:@XP_MSG">UartTss.vhd(13)</a><!@TM:1618167586> | Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd:10:4:10:10:@N:CL159:@XP_MSG">UartTss.vhd(10)</a><!@TM:1618167586> | Input read_i is unused.
Running optimization stage 2 on pmi_ram_dq_work_testvideotop_rtl_0 .......
Running optimization stage 2 on Forth .......
Running optimization stage 2 on I2cMasterDevice .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2CMasterDevice.vhd:47:0:47:2:@N:CL201:@XP_MSG">I2CMasterDevice.vhd(47)</a><!@TM:1618167586> | Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_1 .......
Running optimization stage 2 on I2cMasterCommands .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@W:CL260:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@N:CL189:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Register bit CmdStateD(2) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:112:0:112:2:@W:CL260:@XP_MSG">I2cMasterCommands.vhd(112)</a><!@TM:1618167586> | Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:152:0:152:2:@N:CL201:@XP_MSG">I2cMasterCommands.vhd(152)</a><!@TM:1618167586> | Trying to extract state machine for register State.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:19:4:19:12:@W:CL247:@XP_MSG">I2cMasterCommands.vhd(19)</a><!@TM:1618167586> | Input port bit 0 of deviceid(7 downto 0) is unused </font>
Running optimization stage 2 on Dvi410Conf .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:28:1:28:4:@W:CL246:@XP_MSG">Dvi410Conf.vhd(28)</a><!@TM:1618167586> | Input port bits 15 to 12 of dat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:16:3:16:6:@N:CL159:@XP_MSG">Dvi410Conf.vhd(16)</a><!@TM:1618167586> | Input HBP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:21:3:21:6:@N:CL159:@XP_MSG">Dvi410Conf.vhd(21)</a><!@TM:1618167586> | Input VBP is unused.
Running optimization stage 2 on Dvi410Cnt .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:CL135:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167586> | Found sequential shift srst2 with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on Dvi410Sync .......
Running optimization stage 2 on Dvi410Timing .......
Running optimization stage 2 on Dvi410Request .......
Running optimization stage 2 on Dvi410 .......
Running optimization stage 2 on simulacion .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HLengthChoix(10) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 11 to 7 of VResChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 1 of VResChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 11 to 5 of VLengthChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 2 of VLengthChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 11 to 10 of HResChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 8 of HResChoix(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 5 to 1 of HResChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 10 of HLengthChoix(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 7 of HLengthChoix(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 5 of HLengthChoix(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 0 of HLengthChoix(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 7 to 5 of HBPChoix(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 1 of HBPChoix(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 4 to 1 of HSyncPulseChoix(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 7 of HFPChoix(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 5 of HFPChoix(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 1 of HFPChoix(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 2 of VBPCHoix(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL279:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bits 3 to 2 of relojSistemaChoix(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 3 of mireID(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 3 of VSyncPulseChoix(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 3 of VFPChoix(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HBPChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HFPChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HResChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HSyncPulseChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VResChoix(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HBPChoix(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VLengthChoix(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HResChoix(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VBPCHoix(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VBPCHoix(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit relojSistemaChoix(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VFPChoix(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VSyncPulseChoix(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VSyncPulseChoix(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit mireID(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit VResChoix(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@N:CL189:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Register bit HSyncPulseChoix(6) is always 1.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL177:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Sharing sequential element HLengthChoix. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL177:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Sharing sequential element HLengthChoix. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL177:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Sharing sequential element HPolSyncCHoix. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL177:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Sharing sequential element VPolSyncChoix. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register VBPCHoix(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register VLengthChoix(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL260:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning register bit 2 of VFPChoix(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HResChoix(7 downto 6). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HFPChoix(6). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HLengthChoix(6). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HBPChoix(8). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HLengthChoix(11). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Simulacion/simulacion.vhd:268:1:268:3:@W:CL169:@XP_MSG">simulacion.vhd(268)</a><!@TM:1618167586> | Pruning unused register HFPChoix(4). Make sure that there are no unused intermediate registers.</font>
Running optimization stage 2 on mires .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:12:1:12:3:@W:CL247:@XP_MSG">mires.vhd(12)</a><!@TM:1618167586> | Input port bit 11 of th(11 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:12:4:12:6:@W:CL247:@XP_MSG">mires.vhd(12)</a><!@TM:1618167586> | Input port bit 11 of tv(11 downto 0) is unused </font>
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_0 .......
Running optimization stage 2 on TestVideoTop .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 204MB peak: 204MB)

Process took 0h:00m:10s realtime, 0h:00m:07s cputime

Process completed successfully.
# Sun Apr 11 18:59:45 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 184R, Built Oct 30 2020 10:19:07, @1018816</a>

@N: : <!@TM:1618167586> | Running in 64-bit mode 
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 11 18:59:46 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_comp.rt.csv:@XP_FILE">Ext10GenDvi_A_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:10s realtime, 0h:00m:07s cputime

Process completed successfully.
# Sun Apr 11 18:59:46 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1618167575>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 184R, Built Oct 30 2020 10:19:07, @1018816</a>

@N: : <!@TM:1618167588> | Running in 64-bit mode 
File /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 11 18:59:48 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1618167575>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1618167575>
# Sun Apr 11 18:59:49 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 10:35:33, @1018937</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 204MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1618167591> | No constraint file specified. 
Linked File:  <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A_scck.rpt:@XP_FILE">Ext10GenDvi_A_scck.rpt</a>
See clock summary report "/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1618167591> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1618167591> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1618167591> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 216MB peak: 216MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 216MB peak: 216MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "000000000000000000000000" on instance RGB[23:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1618167591> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167591> | Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:179:2:179:4:@W:MO129:@XP_MSG">Dvi410Conf.vhd(179)</a><!@TM:1618167591> | Sequential instance uDvi.U_conf.wed is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:179:2:179:4:@W:MO129:@XP_MSG">Dvi410Conf.vhd(179)</a><!@TM:1618167591> | Sequential instance uDvi.U_conf.dat011A is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:408:0:408:15:@N:BN115:@XP_MSG">TestVideoTop.vhd(408)</a><!@TM:1618167591> | Removing instance uclock1400x1050 (in view: work.TestVideoTop(rtl)) of type view:work.PllClkto120(structure) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:412:0:412:13:@N:BN115:@XP_MSG">TestVideoTop.vhd(412)</a><!@TM:1618167591> | Removing instance uclock800x600 (in view: work.TestVideoTop(rtl)) of type view:work.PllClkto80_1(structure) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:133:2:133:4:@N:BN362:@XP_MSG">SeqBlk1204.vhd(133)</a><!@TM:1618167591> | Removing sequential instance Ce7 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:167:0:167:2:@N:BN362:@XP_MSG">SeqBlk1204.vhd(167)</a><!@TM:1618167591> | Removing sequential instance Ce1ms (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:198:2:198:4:@N:BN362:@XP_MSG">SeqBlk1204.vhd(198)</a><!@TM:1618167591> | Removing sequential instance StartupPCS[1:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:214:2:214:4:@N:BN362:@XP_MSG">SeqBlk1204.vhd(214)</a><!@TM:1618167591> | Removing sequential instance StartupSDR (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:225:2:225:4:@N:BN362:@XP_MSG">SeqBlk1204.vhd(225)</a><!@TM:1618167591> | Removing sequential instance StartupDDR2 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:132:0:132:2:@N:BN362:@XP_MSG">I2cMasterCommands.vhd(132)</a><!@TM:1618167591> | Removing sequential instance Done (in view: work.I2cMasterCommands(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@N:BN362:@XP_MSG">mires.vhd(55)</a><!@TM:1618167591> | Removing sequential instance FCnt[8:0] (in view: work.mires(mires)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:133:2:133:4:@N:BN362:@XP_MSG">SeqBlk1204.vhd(133)</a><!@TM:1618167591> | Removing sequential instance Cnt7[11:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:167:0:167:2:@N:BN362:@XP_MSG">SeqBlk1204.vhd(167)</a><!@TM:1618167591> | Removing sequential instance CntMs[9:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:BN362:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167591> | Removing sequential instance CntUs[5:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:149:0:149:2:@N:BN362:@XP_MSG">SeqBlk1204.vhd(149)</a><!@TM:1618167591> | Removing sequential instance Ce (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine State[0:10] (in view: work.I2cMasterDevice(rtl))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "1" on instance State[10]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[9]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[8]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1618167591> | Applying initial value "0" on instance State[0]. 

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1618167591> | Applying syn_allowed_resources blockrams=240 on top level netlist TestVideoTop  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1618167591> | Automatically generated clock TestVideoTop|PinTfpClkP_inferred_clock is not used and is being removed 


<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                   Requested     Requested     Clock                                                  Clock                   Clock
Level     Clock                                   Frequency     Period        Type                                                   Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     5.000         inferred                                               Inferred_clkgroup_0     695  
1 .         simulacion|Reloj1hz_derived_clock     200.0 MHz     5.000         derived (from Pll125to100x50|CLKOK_inferred_clock)     Inferred_clkgroup_0     7    
==================================================================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                              Clock Pin                           Non-clock Pin     Non-clock Pin         
Clock                                   Load      Pin                                 Seq Example                         Seq Example       Comb Example          
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock     695       uPll.PLLInst_0.CLKOK(EHXPLLF)       RdLen[7:0].C                        -                 uForth.m_clk.I[0](inv)
simulacion|Reloj1hz_derived_clock       7         uSimulacion.Reloj1hz.Q[0](dffe)     uSimulacion.temporizador[4:0].C     -                 -                     
==================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@W:MT531:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167591> | Found signal identified as System clock which controls 224 sequential elements including uDvi.U_gen_cnt.srst2_0.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:97:2:97:4:@W:MT529:@XP_MSG">SeqBlk1204.vhd(97)</a><!@TM:1618167591> | Found inferred clock Pll125to100x50|CLKOK_inferred_clock which controls 695 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 631 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 231 clock pin(s) of sequential element(s)
0 instances converted, 231 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
<a href="@|L:/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_prem.srm@|S:uPll.PLLInst_0.CLKOK@|E:Timer[31:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       uPll.PLLInst_0.CLKOK     EHXPLLF                631        Timer[31:0]    
============================================================================================
======================================================================== Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element               Drive Element Type     Unconverted Fanout     Sample Instance                 Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_prem.srm@|S:nogcc_PinTfpClkP.Q[0]@|E:umires.RGB[23]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       nogcc_PinTfpClkP.Q[0]         lat                    222                    umires.RGB[23]                  Clock source is invalid for GCC           
<a href="@|L:/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_prem.srm@|S:uSimulacion.Reloj1hz.Q[0]@|E:uSimulacion.VFPChoix_1[1:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       uSimulacion.Reloj1hz.Q[0]     dffe                   7                      uSimulacion.VFPChoix_1[1:0]     Derived clock on input (not legal for GCC)
<a href="@|L:/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_prem.srm@|S:un74_relojsistema.OUT@|E:nogcc_PinTfpClkP@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4 @XP_NAMES_BY_PROP">ClockId_0_4</a>       un74_relojsistema.OUT         or                     2                      nogcc_PinTfpClkP                Clock source is invalid for GCC           
========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1618167591> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Apr 11 18:59:51 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1618167575>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1618167575>
# Sun Apr 11 18:59:52 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: CentOS Linux 7 (Core)
Hostname: ee788b037f06
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : A
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 10:35:33, @1018937</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 204MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1618167677> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1618167677> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1618167677> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 256MB peak: 256MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto80.vhd:68:4:68:13:@W:BN114:@XP_MSG">PllClkto80.vhd(68)</a><!@TM:1618167677> | Removing instance uclock34.PLLInst_0 (in view: work.TestVideoTop(rtl)) of black box view:work.EHXPLLF(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto140.vhd:68:4:68:13:@W:BN114:@XP_MSG">PllClkto140.vhd(68)</a><!@TM:1618167677> | Removing instance uclock1680x.PLLInst_0 (in view: work.TestVideoTop(rtl)) of black box view:work.EHXPLLF(syn_black_box) because it does not drive other instances.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.tload_1[1:0] (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.tload_1[1:0] (in view: work.ep32(behavioral)) with 29 words by 2 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.spush_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.spopp_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.rload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.aload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@W:FA239:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:290:1:290:5:@N:MO106:@XP_MSG">ep32Tss.vhd(290)</a><!@TM:1618167677> | Found ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:485:64:485:79:@N:MF236:@XP_MSG">mires.vhd(485)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:478:62:478:77:@N:MF236:@XP_MSG">mires.vhd(478)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:464:62:464:77:@N:MF236:@XP_MSG">mires.vhd(464)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:433:61:433:74:@N:MF236:@XP_MSG">mires.vhd(433)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:426:61:426:74:@N:MF236:@XP_MSG">mires.vhd(426)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:414:61:414:74:@N:MF236:@XP_MSG">mires.vhd(414)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:298:58:298:73:@N:MF236:@XP_MSG">mires.vhd(298)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:294:58:294:73:@N:MF236:@XP_MSG">mires.vhd(294)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:290:58:290:73:@N:MF236:@XP_MSG">mires.vhd(290)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:286:58:286:73:@N:MF236:@XP_MSG">mires.vhd(286)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:282:58:282:73:@N:MF236:@XP_MSG">mires.vhd(282)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:278:57:278:72:@N:MF236:@XP_MSG">mires.vhd(278)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:266:57:266:71:@N:MF236:@XP_MSG">mires.vhd(266)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:262:57:262:71:@N:MF236:@XP_MSG">mires.vhd(262)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:258:57:258:71:@N:MF236:@XP_MSG">mires.vhd(258)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:250:57:250:71:@N:MF236:@XP_MSG">mires.vhd(250)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:224:60:224:77:@N:MF236:@XP_MSG">mires.vhd(224)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:220:60:220:77:@N:MF236:@XP_MSG">mires.vhd(220)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:216:60:216:77:@N:MF236:@XP_MSG">mires.vhd(216)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:212:60:212:77:@N:MF236:@XP_MSG">mires.vhd(212)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:208:60:208:77:@N:MF236:@XP_MSG">mires.vhd(208)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:204:59:204:76:@N:MF236:@XP_MSG">mires.vhd(204)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:192:59:192:75:@N:MF236:@XP_MSG">mires.vhd(192)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:188:59:188:75:@N:MF236:@XP_MSG">mires.vhd(188)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:184:59:184:75:@N:MF236:@XP_MSG">mires.vhd(184)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:176:59:176:75:@N:MF236:@XP_MSG">mires.vhd(176)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:135:21:135:39:@N:MF236:@XP_MSG">mires.vhd(135)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:153:130:174:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:471:66:471:81:@N:MF236:@XP_MSG">mires.vhd(471)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:458:57:458:72:@N:MF236:@XP_MSG">mires.vhd(458)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:452:25:452:38:@N:MF236:@XP_MSG">mires.vhd(452)</a><!@TM:1618167677> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:420:60:420:73:@N:MF236:@XP_MSG">mires.vhd(420)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:408:57:408:70:@N:MF236:@XP_MSG">mires.vhd(408)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:402:22:402:33:@N:MF236:@XP_MSG">mires.vhd(402)</a><!@TM:1618167677> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:254:57:254:71:@N:MF236:@XP_MSG">mires.vhd(254)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:246:55:246:69:@N:MF236:@XP_MSG">mires.vhd(246)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:180:59:180:75:@N:MF236:@XP_MSG">mires.vhd(180)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:172:57:172:73:@N:MF236:@XP_MSG">mires.vhd(172)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:135:55:135:72:@N:MF236:@XP_MSG">mires.vhd(135)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:191:130:206:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:116:130:130:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:49:130:65:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type sdiv divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:87:130:98:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:130:18:130:33:@N:MF236:@XP_MSG">mires.vhd(130)</a><!@TM:1618167677> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 277MB peak: 277MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_pol[1] because it is equivalent to instance uDvi.U_conf.form_pol[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[11] because it is equivalent to instance uDvi.U_conf.form_hln[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[7] because it is equivalent to instance uDvi.U_conf.form_hln[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[3] because it is equivalent to instance uDvi.U_conf.form_hln[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[2] because it is equivalent to instance uDvi.U_conf.form_hln[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[1] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[11] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[3] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[2] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[1] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[0] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[2] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[1] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[0] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[11] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[8] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[5] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[4] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[3] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[2] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[1] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[0] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vse[0] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[11] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[2] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[11] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[3] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[2] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[1] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[0] because it is equivalent to instance uDvi.U_conf.form_hln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[1] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[2] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[3] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[4] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[5] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[8] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@W:BN132:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing instance uDvi.DviResH[11] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd:97:2:97:4:@N:MO231:@XP_MSG">SeqBlk1204.vhd(97)</a><!@TM:1618167677> | Found counter in view:work.TestVideoTop(rtl) instance uSeq.lCnt32[31:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@N:BN362:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_conf.form_hln[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@A:BN291:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Boundary register uDvi.U_conf.form_hln[0] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@N:BN362:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_conf.form_hss[11] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@A:BN291:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Boundary register uDvi.U_conf.form_hss[11] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@N:BN362:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_conf.form_hss[6] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@A:BN291:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Boundary register uDvi.U_conf.form_hss[6] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@N:BN362:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_conf.form_vse[11] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@A:BN291:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Boundary register uDvi.U_conf.form_vse[11] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@N:BN362:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Removing sequential instance uDvi.DviResH[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd:153:2:153:4:@A:BN291:@XP_MSG">Dvi410Main.vhd(153)</a><!@TM:1618167677> | Boundary register uDvi.DviResH[0] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[9] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[6] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[9] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[9] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[7] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[5] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[7] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[5] because it is equivalent to instance uDvi.U_conf.form_hln[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[3] because it is equivalent to instance uDvi.U_conf.form_vss[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[6] because it is equivalent to instance uDvi.U_conf.form_vss[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[1] because it is equivalent to instance uDvi.U_conf.form_hse[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[4] because it is equivalent to instance uDvi.U_conf.form_hln[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[7] because it is equivalent to instance uDvi.U_conf.form_hln[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[6] because it is equivalent to instance uDvi.U_conf.form_hln[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[2] because it is equivalent to instance uDvi.U_conf.form_hln[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[10] because it is equivalent to instance uDvi.U_conf.form_vss[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vse[10] because it is equivalent to instance uDvi.U_conf.form_vss[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[4] because it is equivalent to instance uDvi.U_conf.form_hse[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[7] because it is equivalent to instance uDvi.U_conf.form_hse[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[4] because it is equivalent to instance uDvi.U_conf.form_hse[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[8] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[6] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[11] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[10] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[10] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[6] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[5] because it is equivalent to instance uDvi.U_conf.form_hln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[8] because it is equivalent to instance uDvi.U_conf.form_vln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hln[10] because it is equivalent to instance uDvi.U_conf.form_vln[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[4] because it is equivalent to instance uDvi.U_conf.form_hss[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[5] because it is equivalent to instance uDvi.U_conf.form_hss[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[9] because it is equivalent to instance uDvi.U_conf.form_hss[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[9] because it is equivalent to instance uDvi.U_conf.form_hss[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hsz[10] because it is equivalent to instance uDvi.U_conf.form_vln[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[1] because it is equivalent to instance uDvi.U_conf.form_hln[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vss[8] because it is equivalent to instance uDvi.U_conf.form_hss[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[4] because it is equivalent to instance uDvi.U_conf.form_hse[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[7] because it is equivalent to instance uDvi.U_conf.form_hse[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hss[10] because it is equivalent to instance uDvi.U_conf.form_vss[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_hse[10] because it is equivalent to instance uDvi.U_conf.form_vss[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[3] because it is equivalent to instance uDvi.U_conf.form_vln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vsz[8] because it is equivalent to instance uDvi.U_conf.form_vln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[9] because it is equivalent to instance uDvi.U_conf.form_vln[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd:226:2:226:4:@W:BN132:@XP_MSG">Dvi410Conf.vhd(226)</a><!@TM:1618167677> | Removing instance uDvi.U_conf.form_vln[0] because it is equivalent to instance uDvi.U_conf.form_hln[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:MF135:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | RAM sync\.r_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:MF135:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | RAM sync\.s_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:MO231:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Found counter in view:work.ep32(behavioral) instance r[32:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@W:BN132:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:183:58:183:73:@N:MF179:@XP_MSG">I2cMasterCommands.vhd(183)</a><!@TM:1618167677> | Found 8 by 8 bit equality operator ('==') pLowLevelFSM\.un73_state (in view: work.I2cMasterCommands(rtl))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@N:BN362:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Removing sequential instance DeviceIdR[1] (in view: work.I2cMasterCommands(rtl)) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:42:10:42:22:@N:MF179:@XP_MSG">Dvi410Cnt.vhd(42)</a><!@TM:1618167677> | Found 12 by 12 bit equality operator ('==') gen_cnt_vh\.un12_cnth (in view: work.Dvi410Cnt(rtl))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:44:7:44:20:@N:MF179:@XP_MSG">Dv i410Request.vhd(44)</a><!@TM:1618167677> | Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.cnt_v (in view: work.Dvi410Request(rtl))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:62:7:62:19:@N:MF179:@XP_MSG">Dv i410Request.vhd(62)</a><!@TM:1618167677> | Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un2_cnt_v (in view: work.Dvi410Request(rtl))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:68:7:68:19:@N:MF179:@XP_MSG">Dv i410Request.vhd(68)</a><!@TM:1618167677> | Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un3_cnt_v (in view: work.Dvi410Request(rtl))
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1618167677> | RAM sync\.r_stack[32:0] required 32 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1618167677> | RAM sync\.s_stack[32:0] required 32 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 286MB peak: 286MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[7] because it is equivalent to instance umires.DatG[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[5] because it is equivalent to instance umires.DatG[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatG[5] because it is equivalent to instance umires.DatB[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[4] because it is equivalent to instance umires.DatG[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatG[4] because it is equivalent to instance umires.DatB[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[2] because it is equivalent to instance umires.DatG[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatG[2] because it is equivalent to instance umires.DatB[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[1] because it is equivalent to instance umires.DatG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatG[1] because it is equivalent to instance umires.DatB[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatR[0] because it is equivalent to instance umires.DatG[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.DatG[0] because it is equivalent to instance umires.DatB[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.RGB[8] because it is equivalent to instance umires.RGB[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.RGB[16] because it is equivalent to instance umires.RGB[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/MIres/mires.vhd:55:2:55:4:@W:BN132:@XP_MSG">mires.vhd(55)</a><!@TM:1618167677> | Removing instance umires.RGB[9] because it is equivalent to instance umires.RGB[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synlog/Ext10GenDvi_A_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:32:2:32:4:@N:BN362:@XP_MSG">Dv i410Request.vhd(32)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_gen_req.bnd1[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:32:2:32:4:@A:BN291:@XP_MSG">Dv i410Request.vhd(32)</a><!@TM:1618167677> | Boundary register uDvi.U_gen_req.bnd1[0] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 299MB peak: 299MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:BN362:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_gen_cnt.cnt_h[2] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:BN362:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_gen_cnt.cnt_h[1] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:BN362:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_gen_cnt.cnt_h[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:13s; Memory used current: 310MB peak: 310MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:456:2:456:4:@N:FA113:@XP_MSG">ep32Tss.vhd(456)</a><!@TM:1618167677> | Pipelining module un1_rp1[4:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:MF169:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Pushed in register rp1[4:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 324MB peak: 324MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:57s; Memory used current: 557MB peak: 557MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:57s; Memory used current: 558MB peak: 558MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:32:2:32:4:@N:BN362:@XP_MSG">Dv i410Request.vhd(32)</a><!@TM:1618167677> | Removing sequential instance uDvi.U_gen_req.bnd1[1] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dv i410Request.vhd:32:2:32:4:@A:BN291:@XP_MSG">Dv i410Request.vhd(32)</a><!@TM:1618167677> | Boundary register uDvi.U_gen_req.bnd1[1] (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd:156:2:156:4:@N:BN362:@XP_MSG">Forth.vhd(156)</a><!@TM:1618167677> | Removing sequential instance uForth.ItVec (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:241:2:241:4:@N:BN362:@XP_MSG">ep32Tss.vhd(241)</a><!@TM:1618167677> | Removing sequential instance uForth.cpu1.intset (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:BN362:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Removing sequential instance uForth.cpu1.inten (in view: work.TestVideoTop(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:59s; Memory used current: 558MB peak: 558MB)

@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:FX1019:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167677> | Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).

Finished technology mapping (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:04s; Memory used current: 600MB peak: 600MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:04s		   -28.86ns		1910 /       768
   2		0h:01m:04s		   -28.85ns		1892 /       768
   3		0h:01m:04s		   -28.83ns		1892 /       768
   4		0h:01m:05s		   -28.85ns		1893 /       768
   5		0h:01m:05s		   -28.83ns		1892 /       768
   6		0h:01m:05s		   -28.70ns		1890 /       768
   7		0h:01m:05s		   -28.60ns		1889 /       768
   8		0h:01m:05s		   -28.60ns		1887 /       768
   9		0h:01m:05s		   -28.60ns		1887 /       768
  10		0h:01m:06s		   -28.60ns		1887 /       768
  11		0h:01m:06s		   -28.60ns		1887 /       768
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd:26:2:26:4:@N:FX1019:@XP_MSG">Dvi410Cnt.vhd(26)</a><!@TM:1618167677> | Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).

  12		0h:01m:08s		   -28.45ns		1890 /       768
  13		0h:01m:09s		   -28.43ns		1896 /       768
  14		0h:01m:09s		   -28.13ns		1901 /       768
  15		0h:01m:09s		   -28.52ns		1907 /       768
  16		0h:01m:09s		   -28.29ns		1907 /       768
  17		0h:01m:09s		   -29.11ns		1910 /       768
  18		0h:01m:09s		   -28.52ns		1911 /       768


  19		0h:01m:11s		   -28.82ns		1946 /       768
  20		0h:01m:11s		   -28.62ns		1950 /       768
  21		0h:01m:11s		   -28.62ns		1950 /       768
  22		0h:01m:11s		   -28.62ns		1951 /       768
  23		0h:01m:11s		   -28.62ns		1952 /       768

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:12s; Memory used current: 600MB peak: 600MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1618167677> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:FO126:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Generating RAM uForth.cpu1.sync\.r_stack[32:0]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@N:FO126:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Generating RAM uForth.cpu1.sync\.s_stack[32:0]
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register RdLen_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg1_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:436:2:436:4:@A:BN291:@XP_MSG">TestVideoTop.vhd(436)</a><!@TM:1618167677> | Boundary register MiscReg2_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:273:0:273:2:@A:BN291:@XP_MSG">I2cMasterCommands.vhd(273)</a><!@TM:1618167677> | Boundary register uMaster.lAddress_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2CMasterDevice.vhd:150:0:150:2:@A:BN291:@XP_MSG">I2CMasterDevice.vhd(150)</a><!@TM:1618167677> | Boundary register uMaster.uDevice.lScl.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd:455:3:455:5:@A:BN291:@XP_MSG">ep32Tss.vhd(455)</a><!@TM:1618167677> | Boundary register uForth.cpu1.i_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synlog/Ext10GenDvi_A_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.

Finished restoring hierarchy (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:14s; Memory used current: 600MB peak: 600MB)


Start Writing Netlists (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:15s; Memory used current: 600MB peak: 600MB)

Writing Analyst data base /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:17s; Memory used current: 600MB peak: 600MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1618167677> | Writing EDF file: /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1618167677> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:18s; Memory used current: 600MB peak: 600MB)


Start final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:19s; Memory used current: 600MB peak: 600MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd:512:0:512:10:@W:MT246:@XP_MSG">TestVideoTop.vhd(512)</a><!@TM:1618167677> | Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd:194:0:194:10:@W:MT246:@XP_MSG">I2cMasterCommands.vhd(194)</a><!@TM:1618167677> | Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd:229:0:229:9:@W:MT246:@XP_MSG">Forth.vhd(229)</a><!@TM:1618167677> | Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/PllClkto25.vhd:68:4:68:13:@W:MT246:@XP_MSG">PllClkto25.vhd(68)</a><!@TM:1618167677> | Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1618167677> | Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1618167677> | Found clock simulacion|Reloj1hz_derived_clock with period 5.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1618167677> | Found inferred clock TestVideoTop|PinTfpClkP_i_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PinTfpClkP_i.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sun Apr 11 19:01:16 2021
#


Top view:               TestVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1618167677> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1618167677> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -29.585

                                             Requested     Estimated     Requested     Estimated                 Clock                                                  Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack       Type                                                   Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock          200.0 MHz     61.3 MHz      5.000         16.323        -11.323     inferred                                               Inferred_clkgroup_0
TestVideoTop|PinTfpClkP_i_inferred_clock     200.0 MHz     84.4 MHz      5.000         11.843        -6.843      inferred                                               Inferred_clkgroup_1
simulacion|Reloj1hz_derived_clock            200.0 MHz     536.9 MHz     5.000         1.862         3.138       derived (from Pll125to100x50|CLKOK_inferred_clock)     Inferred_clkgroup_0
System                                       200.0 MHz     318.9 MHz     5.000         3.135         1.865       system                                                 system_clkgroup    
===========================================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |  5.000       1.865    |  No paths    -      |  No paths    -      |  No paths    -    
System                                    Pll125to100x50|CLKOK_inferred_clock       |  5.000       -0.133   |  No paths    -      |  No paths    -      |  No paths    -    
System                                    TestVideoTop|PinTfpClkP_i_inferred_clock  |  5.000       -29.585  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock       System                                    |  5.000       -7.315   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock       Pll125to100x50|CLKOK_inferred_clock       |  5.000       -11.324  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock       TestVideoTop|PinTfpClkP_i_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
simulacion|Reloj1hz_derived_clock         Pll125to100x50|CLKOK_inferred_clock       |  5.000       3.138    |  No paths    -      |  No paths    -      |  No paths    -    
simulacion|Reloj1hz_derived_clock         simulacion|Reloj1hz_derived_clock         |  5.000       6.299    |  No paths    -      |  No paths    -      |  No paths    -    
simulacion|Reloj1hz_derived_clock         TestVideoTop|PinTfpClkP_i_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
TestVideoTop|PinTfpClkP_i_inferred_clock  System                                    |  5.000       -0.081   |  No paths    -      |  No paths    -      |  No paths    -    
TestVideoTop|PinTfpClkP_i_inferred_clock  Pll125to100x50|CLKOK_inferred_clock       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
TestVideoTop|PinTfpClkP_i_inferred_clock  TestVideoTop|PinTfpClkP_i_inferred_clock  |  5.000       -6.843   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: Pll125to100x50|CLKOK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                                     Arrival            
Instance                            Reference                               Type        Pin     Net              Time        Slack  
                                    Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                   Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[4]            1.956       -11.323
uForth.cpu1.sp[1]                   Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[1]            1.386       -10.753
uForth.cpu1.sp[2]                   Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[2]            1.386       -10.753
uForth.cpu1.sp[0]                   Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[0]            1.421       -9.951 
uForth.cpu1.sp[3]                   Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[3]            1.421       -9.951 
uForth.cpu1.sync\.s_stackrff_15     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       s_stackro_15     1.069       -9.349 
uForth.cpu1.sync\.s_stackrff_6      Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       s_stackro_6      1.069       -9.100 
uForth.cpu1.sync\.s_stackrff_17     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       s_stackro_17     1.069       -9.100 
uForth.cpu1.slot[1]                 Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot[1]          1.328       -9.004 
uForth.cpu1.i[12]                   Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[12]            1.069       -8.744 
====================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required            
Instance              Reference                               Type        Pin     Net          Time         Slack  
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
uForth.cpu1.t[23]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[23]     4.954        -11.323
uForth.cpu1.t[24]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[24]     4.954        -11.287
uForth.cpu1.t[28]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[28]     4.954        -11.287
uForth.cpu1.t[6]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[6]      4.954        -11.124
uForth.cpu1.t[7]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[7]      4.954        -11.124
uForth.cpu1.t[9]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[9]      4.954        -11.124
uForth.cpu1.t[26]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[26]     4.954        -11.124
uForth.cpu1.t[29]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[29]     4.954        -11.124
uForth.cpu1.t[2]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[2]      4.954        -11.080
uForth.cpu1.t[4]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[4]      4.954        -11.080
===================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srr:srsf/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srs:fp:194914:204472:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.323

    Number of logic level(s):                26
    Starting point:                          uForth.cpu1.sp[4] / Q
    Ending point:                            uForth.cpu1.t[23] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival      No. of    
Name                                                  Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                                     FD1S3IX      Q        Out     1.956     1.956 r      -         
sp[4]                                                 Net          -        -       -         -            76        
uForth.cpu1.sp_RNIFRN61_3[1]                          ORCALUT4     C        In      0.000     1.956 r      -         
uForth.cpu1.sp_RNIFRN61_3[1]                          ORCALUT4     Z        Out     1.087     3.043 f      -         
N_1049                                                Net          -        -       -         -            3         
uForth.cpu1.sync\.s_stackrff_15_RNI50822              ORCALUT4     A        In      0.000     3.043 f      -         
uForth.cpu1.sync\.s_stackrff_15_RNI50822              ORCALUT4     Z        Out     0.923     3.967 f      -         
s_stackria_15                                         Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44              ORCALUT4     C        In      0.000     3.967 f      -         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44              ORCALUT4     Z        Out     1.010     4.977 f      -         
s_stackror_7                                          Net          -        -       -         -            2         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5              ORCALUT4     A        In      0.000     4.977 f      -         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5              ORCALUT4     Z        Out     0.923     5.900 f      -         
s_stackrff_11_RNIHQQP5                                Net          -        -       -         -            1         
uForth.cpu1.sp_RNITRI0C[0]                            PFUMX        ALUT     In      0.000     5.900 f      -         
uForth.cpu1.sp_RNITRI0C[0]                            PFUMX        Z        Out     0.163     6.063 f      -         
s_stackror_16                                         Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K               ORCALUT4     D        In      0.000     6.063 f      -         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K               ORCALUT4     Z        Out     0.923     6.986 f      -         
s_stackror_21                                         Net          -        -       -         -            1         
uForth.cpu1.sp_RNIIF6LI1[3]                           ORCALUT4     C        In      0.000     6.986 f      -         
uForth.cpu1.sp_RNIIF6LI1[3]                           ORCALUT4     Z        Out     2.167     9.153 f      -         
s_stackror                                            Net          -        -       -         -            90        
uForth.cpu1.un4_sum_cry_0_0                           CCU2C        A1       In      0.000     9.153 f      -         
uForth.cpu1.un4_sum_cry_0_0                           CCU2C        COUT     Out     1.224     10.377 r     -         
un4_sum_cry_0                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_1_0                           CCU2C        CIN      In      0.000     10.377 r     -         
uForth.cpu1.un4_sum_cry_1_0                           CCU2C        COUT     Out     0.050     10.427 r     -         
un4_sum_cry_2                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_3_0                           CCU2C        CIN      In      0.000     10.427 r     -         
uForth.cpu1.un4_sum_cry_3_0                           CCU2C        COUT     Out     0.050     10.476 r     -         
un4_sum_cry_4                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_5_0                           CCU2C        CIN      In      0.000     10.476 r     -         
uForth.cpu1.un4_sum_cry_5_0                           CCU2C        COUT     Out     0.050     10.527 r     -         
un4_sum_cry_6                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_7_0                           CCU2C        CIN      In      0.000     10.527 r     -         
uForth.cpu1.un4_sum_cry_7_0                           CCU2C        COUT     Out     0.050     10.576 r     -         
un4_sum_cry_8                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_9_0                           CCU2C        CIN      In      0.000     10.576 r     -         
uForth.cpu1.un4_sum_cry_9_0                           CCU2C        COUT     Out     0.050     10.627 r     -         
un4_sum_cry_10                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_11_0                          CCU2C        CIN      In      0.000     10.627 r     -         
uForth.cpu1.un4_sum_cry_11_0                          CCU2C        COUT     Out     0.050     10.677 r     -         
un4_sum_cry_12                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_13_0                          CCU2C        CIN      In      0.000     10.677 r     -         
uForth.cpu1.un4_sum_cry_13_0                          CCU2C        COUT     Out     0.050     10.726 r     -         
un4_sum_cry_14                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_15_0                          CCU2C        CIN      In      0.000     10.726 r     -         
uForth.cpu1.un4_sum_cry_15_0                          CCU2C        COUT     Out     0.050     10.777 r     -         
un4_sum_cry_16                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_17_0                          CCU2C        CIN      In      0.000     10.777 r     -         
uForth.cpu1.un4_sum_cry_17_0                          CCU2C        COUT     Out     0.050     10.826 r     -         
un4_sum_cry_18                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_19_0                          CCU2C        CIN      In      0.000     10.826 r     -         
uForth.cpu1.un4_sum_cry_19_0                          CCU2C        COUT     Out     0.050     10.877 r     -         
un4_sum_cry_20                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_21_0                          CCU2C        CIN      In      0.000     10.877 r     -         
uForth.cpu1.un4_sum_cry_21_0                          CCU2C        COUT     Out     0.050     10.927 r     -         
un4_sum_cry_22                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_23_0                          CCU2C        CIN      In      0.000     10.927 r     -         
uForth.cpu1.un4_sum_cry_23_0                          CCU2C        S1       Out     1.274     12.200 r     -         
un4_sum_cry_23_0_S1                                   Net          -        -       -         -            4         
uForth.cpu1.decode\.tload_1_1_0_.t_in_3[23]           ORCALUT4     C        In      0.000     12.200 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_3[23]           ORCALUT4     Z        Out     0.923     13.124 r     -         
N_404                                                 Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12_am[23]       ORCALUT4     A        In      0.000     13.124 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12_am[23]       ORCALUT4     Z        Out     0.923     14.047 r     -         
t_in_12_am[23]                                        Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12[23]          PFUMX        BLUT     In      0.000     14.047 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12[23]          PFUMX        Z        Out     0.091     14.138 r     -         
N_710                                                 Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[23]           L6MUX21      D0       In      0.000     14.138 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[23]           L6MUX21      Z        Out     0.813     14.951 r     -         
t_in_d[23]                                            Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0_RNO_0[23]     ORCALUT4     A        In      0.000     14.951 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0_RNO_0[23]     ORCALUT4     Z        Out     0.923     15.874 r     -         
t_in_0_RNO_0[23]                                      Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0[23]           ORCALUT4     C        In      0.000     15.874 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0[23]           ORCALUT4     Z        Out     0.403     16.277 r     -         
t_in[23]                                              Net          -        -       -         -            1         
uForth.cpu1.t[23]                                     FD1P3IX      D        In      0.000     16.277 r     -         
=====================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.323

    Number of logic level(s):                26
    Starting point:                          uForth.cpu1.sp[4] / Q
    Ending point:                            uForth.cpu1.t[23] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival      No. of    
Name                                                  Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                                     FD1S3IX      Q        Out     1.956     1.956 r      -         
sp[4]                                                 Net          -        -       -         -            76        
uForth.cpu1.sp_RNIFRN61_3[1]                          ORCALUT4     C        In      0.000     1.956 r      -         
uForth.cpu1.sp_RNIFRN61_3[1]                          ORCALUT4     Z        Out     1.087     3.043 f      -         
N_1049                                                Net          -        -       -         -            3         
uForth.cpu1.sync\.s_stackrff_15_RNI50822              ORCALUT4     A        In      0.000     3.043 f      -         
uForth.cpu1.sync\.s_stackrff_15_RNI50822              ORCALUT4     Z        Out     0.923     3.967 f      -         
s_stackria_15                                         Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44              ORCALUT4     C        In      0.000     3.967 f      -         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44              ORCALUT4     Z        Out     1.010     4.977 f      -         
s_stackror_7                                          Net          -        -       -         -            2         
uForth.cpu1.sync\.s_stackrff_14_RNIKQQP5              ORCALUT4     A        In      0.000     4.977 f      -         
uForth.cpu1.sync\.s_stackrff_14_RNIKQQP5              ORCALUT4     Z        Out     0.923     5.900 f      -         
s_stackrff_14_RNIKQQP5                                Net          -        -       -         -            1         
uForth.cpu1.sp_RNITRI0C[0]                            PFUMX        BLUT     In      0.000     5.900 f      -         
uForth.cpu1.sp_RNITRI0C[0]                            PFUMX        Z        Out     0.163     6.063 f      -         
s_stackror_16                                         Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K               ORCALUT4     D        In      0.000     6.063 f      -         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K               ORCALUT4     Z        Out     0.923     6.986 f      -         
s_stackror_21                                         Net          -        -       -         -            1         
uForth.cpu1.sp_RNIIF6LI1[3]                           ORCALUT4     C        In      0.000     6.986 f      -         
uForth.cpu1.sp_RNIIF6LI1[3]                           ORCALUT4     Z        Out     2.167     9.153 f      -         
s_stackror                                            Net          -        -       -         -            90        
uForth.cpu1.un4_sum_cry_0_0                           CCU2C        A1       In      0.000     9.153 f      -         
uForth.cpu1.un4_sum_cry_0_0                           CCU2C        COUT     Out     1.224     10.377 r     -         
un4_sum_cry_0                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_1_0                           CCU2C        CIN      In      0.000     10.377 r     -         
uForth.cpu1.un4_sum_cry_1_0                           CCU2C        COUT     Out     0.050     10.427 r     -         
un4_sum_cry_2                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_3_0                           CCU2C        CIN      In      0.000     10.427 r     -         
uForth.cpu1.un4_sum_cry_3_0                           CCU2C        COUT     Out     0.050     10.476 r     -         
un4_sum_cry_4                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_5_0                           CCU2C        CIN      In      0.000     10.476 r     -         
uForth.cpu1.un4_sum_cry_5_0                           CCU2C        COUT     Out     0.050     10.527 r     -         
un4_sum_cry_6                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_7_0                           CCU2C        CIN      In      0.000     10.527 r     -         
uForth.cpu1.un4_sum_cry_7_0                           CCU2C        COUT     Out     0.050     10.576 r     -         
un4_sum_cry_8                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_9_0                           CCU2C        CIN      In      0.000     10.576 r     -         
uForth.cpu1.un4_sum_cry_9_0                           CCU2C        COUT     Out     0.050     10.627 r     -         
un4_sum_cry_10                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_11_0                          CCU2C        CIN      In      0.000     10.627 r     -         
uForth.cpu1.un4_sum_cry_11_0                          CCU2C        COUT     Out     0.050     10.677 r     -         
un4_sum_cry_12                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_13_0                          CCU2C        CIN      In      0.000     10.677 r     -         
uForth.cpu1.un4_sum_cry_13_0                          CCU2C        COUT     Out     0.050     10.726 r     -         
un4_sum_cry_14                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_15_0                          CCU2C        CIN      In      0.000     10.726 r     -         
uForth.cpu1.un4_sum_cry_15_0                          CCU2C        COUT     Out     0.050     10.777 r     -         
un4_sum_cry_16                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_17_0                          CCU2C        CIN      In      0.000     10.777 r     -         
uForth.cpu1.un4_sum_cry_17_0                          CCU2C        COUT     Out     0.050     10.826 r     -         
un4_sum_cry_18                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_19_0                          CCU2C        CIN      In      0.000     10.826 r     -         
uForth.cpu1.un4_sum_cry_19_0                          CCU2C        COUT     Out     0.050     10.877 r     -         
un4_sum_cry_20                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_21_0                          CCU2C        CIN      In      0.000     10.877 r     -         
uForth.cpu1.un4_sum_cry_21_0                          CCU2C        COUT     Out     0.050     10.927 r     -         
un4_sum_cry_22                                        Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_23_0                          CCU2C        CIN      In      0.000     10.927 r     -         
uForth.cpu1.un4_sum_cry_23_0                          CCU2C        S1       Out     1.274     12.200 r     -         
un4_sum_cry_23_0_S1                                   Net          -        -       -         -            4         
uForth.cpu1.decode\.tload_1_1_0_.t_in_3[23]           ORCALUT4     C        In      0.000     12.200 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_3[23]           ORCALUT4     Z        Out     0.923     13.124 r     -         
N_404                                                 Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12_am[23]       ORCALUT4     A        In      0.000     13.124 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12_am[23]       ORCALUT4     Z        Out     0.923     14.047 r     -         
t_in_12_am[23]                                        Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12[23]          PFUMX        BLUT     In      0.000     14.047 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_12[23]          PFUMX        Z        Out     0.091     14.138 r     -         
N_710                                                 Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[23]           L6MUX21      D0       In      0.000     14.138 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[23]           L6MUX21      Z        Out     0.813     14.951 r     -         
t_in_d[23]                                            Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0_RNO_0[23]     ORCALUT4     A        In      0.000     14.951 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0_RNO_0[23]     ORCALUT4     Z        Out     0.923     15.874 r     -         
t_in_0_RNO_0[23]                                      Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0[23]           ORCALUT4     C        In      0.000     15.874 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_0[23]           ORCALUT4     Z        Out     0.403     16.277 r     -         
t_in[23]                                              Net          -        -       -         -            1         
uForth.cpu1.t[23]                                     FD1P3IX      D        In      0.000     16.277 r     -         
=====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.241
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.287

    Number of logic level(s):                29
    Starting point:                          uForth.cpu1.sp[4] / Q
    Ending point:                            uForth.cpu1.t[28] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                                      FD1S3IX      Q        Out     1.956     1.956 r      -         
sp[4]                                                  Net          -        -       -         -            76        
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     C        In      0.000     1.956 r      -         
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     Z        Out     1.087     3.043 f      -         
N_1049                                                 Net          -        -       -         -            3         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     A        In      0.000     3.043 f      -         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     Z        Out     0.923     3.967 f      -         
s_stackria_15                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     C        In      0.000     3.967 f      -         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     Z        Out     1.010     4.977 f      -         
s_stackror_7                                           Net          -        -       -         -            2         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5               ORCALUT4     A        In      0.000     4.977 f      -         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5               ORCALUT4     Z        Out     0.923     5.900 f      -         
s_stackrff_11_RNIHQQP5                                 Net          -        -       -         -            1         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        ALUT     In      0.000     5.900 f      -         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        Z        Out     0.163     6.063 f      -         
s_stackror_16                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     D        In      0.000     6.063 f      -         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     Z        Out     0.923     6.986 f      -         
s_stackror_21                                          Net          -        -       -         -            1         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     C        In      0.000     6.986 f      -         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     Z        Out     2.167     9.153 f      -         
s_stackror                                             Net          -        -       -         -            90        
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        A1       In      0.000     9.153 f      -         
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        COUT     Out     1.224     10.377 r     -         
un4_sum_cry_0                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        CIN      In      0.000     10.377 r     -         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        COUT     Out     0.050     10.427 r     -         
un4_sum_cry_2                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        CIN      In      0.000     10.427 r     -         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        COUT     Out     0.050     10.476 r     -         
un4_sum_cry_4                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        CIN      In      0.000     10.476 r     -         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        COUT     Out     0.050     10.527 r     -         
un4_sum_cry_6                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        CIN      In      0.000     10.527 r     -         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        COUT     Out     0.050     10.576 r     -         
un4_sum_cry_8                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        CIN      In      0.000     10.576 r     -         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        COUT     Out     0.050     10.627 r     -         
un4_sum_cry_10                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        CIN      In      0.000     10.627 r     -         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        COUT     Out     0.050     10.677 r     -         
un4_sum_cry_12                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        CIN      In      0.000     10.677 r     -         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        COUT     Out     0.050     10.726 r     -         
un4_sum_cry_14                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        CIN      In      0.000     10.726 r     -         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        COUT     Out     0.050     10.777 r     -         
un4_sum_cry_16                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        CIN      In      0.000     10.777 r     -         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        COUT     Out     0.050     10.826 r     -         
un4_sum_cry_18                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        CIN      In      0.000     10.826 r     -         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        COUT     Out     0.050     10.877 r     -         
un4_sum_cry_20                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        CIN      In      0.000     10.877 r     -         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        COUT     Out     0.050     10.927 r     -         
un4_sum_cry_22                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        CIN      In      0.000     10.927 r     -         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        COUT     Out     0.050     10.976 r     -         
un4_sum_cry_24                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        CIN      In      0.000     10.976 r     -         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        COUT     Out     0.050     11.027 r     -         
un4_sum_cry_26                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        CIN      In      0.000     11.027 r     -         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        COUT     Out     0.050     11.076 r     -         
un4_sum_cry_28                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        CIN      In      0.000     11.076 r     -         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        COUT     Out     0.050     11.127 r     -         
un4_sum_cry_30                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        CIN      In      0.000     11.127 r     -         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        S1       Out     1.452     12.578 r     -         
un4_sum_cry_31                                         Net          -        -       -         -            24        
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     D        In      0.000     12.578 r     -         
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     Z        Out     1.250     13.828 r     -         
t_in_sn_N_6                                            Net          -        -       -         -            12        
uForth.cpu1.decode\.tload_1_1_0_.t_in_10_d[28]         ORCALUT4     C        In      0.000     13.828 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_10_d[28]         ORCALUT4     Z        Out     0.923     14.751 r     -         
t_in_10_d[28]                                          Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_bm[28]         ORCALUT4     A        In      0.000     14.751 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_bm[28]         ORCALUT4     Z        Out     0.923     15.675 r     -         
t_in_d_bm[28]                                          Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[28]            PFUMX        ALUT     In      0.000     15.675 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[28]            PFUMX        Z        Out     0.163     15.838 r     -         
t_in_d[28]                                             Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in[28]              ORCALUT4     A        In      0.000     15.838 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in[28]              ORCALUT4     Z        Out     0.403     16.241 r     -         
t_in[28]                                               Net          -        -       -         -            1         
uForth.cpu1.t[28]                                      FD1P3IX      D        In      0.000     16.241 r     -         
======================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.241
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.287

    Number of logic level(s):                29
    Starting point:                          uForth.cpu1.sp[4] / Q
    Ending point:                            uForth.cpu1.t[28] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                                      FD1S3IX      Q        Out     1.956     1.956 r      -         
sp[4]                                                  Net          -        -       -         -            76        
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     C        In      0.000     1.956 r      -         
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     Z        Out     1.087     3.043 f      -         
N_1049                                                 Net          -        -       -         -            3         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     A        In      0.000     3.043 f      -         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     Z        Out     0.923     3.967 f      -         
s_stackria_15                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     C        In      0.000     3.967 f      -         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     Z        Out     1.010     4.977 f      -         
s_stackror_7                                           Net          -        -       -         -            2         
uForth.cpu1.sync\.s_stackrff_14_RNIKQQP5               ORCALUT4     A        In      0.000     4.977 f      -         
uForth.cpu1.sync\.s_stackrff_14_RNIKQQP5               ORCALUT4     Z        Out     0.923     5.900 f      -         
s_stackrff_14_RNIKQQP5                                 Net          -        -       -         -            1         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        BLUT     In      0.000     5.900 f      -         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        Z        Out     0.163     6.063 f      -         
s_stackror_16                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     D        In      0.000     6.063 f      -         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     Z        Out     0.923     6.986 f      -         
s_stackror_21                                          Net          -        -       -         -            1         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     C        In      0.000     6.986 f      -         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     Z        Out     2.167     9.153 f      -         
s_stackror                                             Net          -        -       -         -            90        
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        A1       In      0.000     9.153 f      -         
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        COUT     Out     1.224     10.377 r     -         
un4_sum_cry_0                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        CIN      In      0.000     10.377 r     -         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        COUT     Out     0.050     10.427 r     -         
un4_sum_cry_2                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        CIN      In      0.000     10.427 r     -         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        COUT     Out     0.050     10.476 r     -         
un4_sum_cry_4                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        CIN      In      0.000     10.476 r     -         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        COUT     Out     0.050     10.527 r     -         
un4_sum_cry_6                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        CIN      In      0.000     10.527 r     -         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        COUT     Out     0.050     10.576 r     -         
un4_sum_cry_8                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        CIN      In      0.000     10.576 r     -         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        COUT     Out     0.050     10.627 r     -         
un4_sum_cry_10                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        CIN      In      0.000     10.627 r     -         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        COUT     Out     0.050     10.677 r     -         
un4_sum_cry_12                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        CIN      In      0.000     10.677 r     -         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        COUT     Out     0.050     10.726 r     -         
un4_sum_cry_14                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        CIN      In      0.000     10.726 r     -         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        COUT     Out     0.050     10.777 r     -         
un4_sum_cry_16                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        CIN      In      0.000     10.777 r     -         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        COUT     Out     0.050     10.826 r     -         
un4_sum_cry_18                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        CIN      In      0.000     10.826 r     -         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        COUT     Out     0.050     10.877 r     -         
un4_sum_cry_20                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        CIN      In      0.000     10.877 r     -         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        COUT     Out     0.050     10.927 r     -         
un4_sum_cry_22                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        CIN      In      0.000     10.927 r     -         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        COUT     Out     0.050     10.976 r     -         
un4_sum_cry_24                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        CIN      In      0.000     10.976 r     -         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        COUT     Out     0.050     11.027 r     -         
un4_sum_cry_26                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        CIN      In      0.000     11.027 r     -         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        COUT     Out     0.050     11.076 r     -         
un4_sum_cry_28                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        CIN      In      0.000     11.076 r     -         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        COUT     Out     0.050     11.127 r     -         
un4_sum_cry_30                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        CIN      In      0.000     11.127 r     -         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        S1       Out     1.452     12.578 r     -         
un4_sum_cry_31                                         Net          -        -       -         -            24        
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     D        In      0.000     12.578 r     -         
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     Z        Out     1.250     13.828 r     -         
t_in_sn_N_6                                            Net          -        -       -         -            12        
uForth.cpu1.decode\.tload_1_1_0_.t_in_10_d[28]         ORCALUT4     C        In      0.000     13.828 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_10_d[28]         ORCALUT4     Z        Out     0.923     14.751 r     -         
t_in_10_d[28]                                          Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_bm[28]         ORCALUT4     A        In      0.000     14.751 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_bm[28]         ORCALUT4     Z        Out     0.923     15.675 r     -         
t_in_d_bm[28]                                          Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[28]            PFUMX        ALUT     In      0.000     15.675 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d[28]            PFUMX        Z        Out     0.163     15.838 r     -         
t_in_d[28]                                             Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in[28]              ORCALUT4     A        In      0.000     15.838 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in[28]              ORCALUT4     Z        Out     0.403     16.241 r     -         
t_in[28]                                               Net          -        -       -         -            1         
uForth.cpu1.t[28]                                      FD1P3IX      D        In      0.000     16.241 r     -         
======================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.241
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.287

    Number of logic level(s):                29
    Starting point:                          uForth.cpu1.sp[4] / Q
    Ending point:                            uForth.cpu1.t[24] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[4]                                      FD1S3IX      Q        Out     1.956     1.956 r      -         
sp[4]                                                  Net          -        -       -         -            76        
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     C        In      0.000     1.956 r      -         
uForth.cpu1.sp_RNIFRN61_3[1]                           ORCALUT4     Z        Out     1.087     3.043 f      -         
N_1049                                                 Net          -        -       -         -            3         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     A        In      0.000     3.043 f      -         
uForth.cpu1.sync\.s_stackrff_15_RNI50822               ORCALUT4     Z        Out     0.923     3.967 f      -         
s_stackria_15                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     C        In      0.000     3.967 f      -         
uForth.cpu1.sync\.s_stackrff_22_RNI81G44               ORCALUT4     Z        Out     1.010     4.977 f      -         
s_stackror_7                                           Net          -        -       -         -            2         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5               ORCALUT4     A        In      0.000     4.977 f      -         
uForth.cpu1.sync\.s_stackrff_11_RNIHQQP5               ORCALUT4     Z        Out     0.923     5.900 f      -         
s_stackrff_11_RNIHQQP5                                 Net          -        -       -         -            1         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        ALUT     In      0.000     5.900 f      -         
uForth.cpu1.sp_RNITRI0C[0]                             PFUMX        Z        Out     0.163     6.063 f      -         
s_stackror_16                                          Net          -        -       -         -            1         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     D        In      0.000     6.063 f      -         
uForth.cpu1.sync\.s_stackrff_2_RNI7V97K                ORCALUT4     Z        Out     0.923     6.986 f      -         
s_stackror_21                                          Net          -        -       -         -            1         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     C        In      0.000     6.986 f      -         
uForth.cpu1.sp_RNIIF6LI1[3]                            ORCALUT4     Z        Out     2.167     9.153 f      -         
s_stackror                                             Net          -        -       -         -            90        
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        A1       In      0.000     9.153 f      -         
uForth.cpu1.un4_sum_cry_0_0                            CCU2C        COUT     Out     1.224     10.377 r     -         
un4_sum_cry_0                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        CIN      In      0.000     10.377 r     -         
uForth.cpu1.un4_sum_cry_1_0                            CCU2C        COUT     Out     0.050     10.427 r     -         
un4_sum_cry_2                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        CIN      In      0.000     10.427 r     -         
uForth.cpu1.un4_sum_cry_3_0                            CCU2C        COUT     Out     0.050     10.476 r     -         
un4_sum_cry_4                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        CIN      In      0.000     10.476 r     -         
uForth.cpu1.un4_sum_cry_5_0                            CCU2C        COUT     Out     0.050     10.527 r     -         
un4_sum_cry_6                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        CIN      In      0.000     10.527 r     -         
uForth.cpu1.un4_sum_cry_7_0                            CCU2C        COUT     Out     0.050     10.576 r     -         
un4_sum_cry_8                                          Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        CIN      In      0.000     10.576 r     -         
uForth.cpu1.un4_sum_cry_9_0                            CCU2C        COUT     Out     0.050     10.627 r     -         
un4_sum_cry_10                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        CIN      In      0.000     10.627 r     -         
uForth.cpu1.un4_sum_cry_11_0                           CCU2C        COUT     Out     0.050     10.677 r     -         
un4_sum_cry_12                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        CIN      In      0.000     10.677 r     -         
uForth.cpu1.un4_sum_cry_13_0                           CCU2C        COUT     Out     0.050     10.726 r     -         
un4_sum_cry_14                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        CIN      In      0.000     10.726 r     -         
uForth.cpu1.un4_sum_cry_15_0                           CCU2C        COUT     Out     0.050     10.777 r     -         
un4_sum_cry_16                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        CIN      In      0.000     10.777 r     -         
uForth.cpu1.un4_sum_cry_17_0                           CCU2C        COUT     Out     0.050     10.826 r     -         
un4_sum_cry_18                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        CIN      In      0.000     10.826 r     -         
uForth.cpu1.un4_sum_cry_19_0                           CCU2C        COUT     Out     0.050     10.877 r     -         
un4_sum_cry_20                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        CIN      In      0.000     10.877 r     -         
uForth.cpu1.un4_sum_cry_21_0                           CCU2C        COUT     Out     0.050     10.927 r     -         
un4_sum_cry_22                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        CIN      In      0.000     10.927 r     -         
uForth.cpu1.un4_sum_cry_23_0                           CCU2C        COUT     Out     0.050     10.976 r     -         
un4_sum_cry_24                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        CIN      In      0.000     10.976 r     -         
uForth.cpu1.un4_sum_cry_25_0                           CCU2C        COUT     Out     0.050     11.027 r     -         
un4_sum_cry_26                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        CIN      In      0.000     11.027 r     -         
uForth.cpu1.un4_sum_cry_27_0                           CCU2C        COUT     Out     0.050     11.076 r     -         
un4_sum_cry_28                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        CIN      In      0.000     11.076 r     -         
uForth.cpu1.un4_sum_cry_29_0                           CCU2C        COUT     Out     0.050     11.127 r     -         
un4_sum_cry_30                                         Net          -        -       -         -            1         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        CIN      In      0.000     11.127 r     -         
uForth.cpu1.un4_sum_cry_31_0                           CCU2C        S1       Out     1.452     12.578 r     -         
un4_sum_cry_31                                         Net          -        -       -         -            24        
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     D        In      0.000     12.578 r     -         
uForth.cpu1.decode\.tload_1_1_0_.code_4_RNI76TT[0]     ORCALUT4     Z        Out     1.250     13.828 r     -         
t_in_sn_N_6                                            Net          -        -       -         -            12        
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_0_bm[24]       ORCALUT4     A        In      0.000     13.828 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_0_bm[24]       ORCALUT4     Z        Out     0.923     14.751 r     -         
t_in_d_0_bm[24]                                        Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_0[24]          PFUMX        ALUT     In      0.000     14.751 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_d_0[24]          PFUMX        Z        Out     0.163     14.914 r     -         
t_in_d_0[24]                                           Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in_RNO_0[24]        ORCALUT4     B        In      0.000     14.914 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in_RNO_0[24]        ORCALUT4     Z        Out     0.923     15.838 r     -         
t_in_RNO_0[24]                                         Net          -        -       -         -            1         
uForth.cpu1.decode\.tload_1_1_0_.t_in[24]              ORCALUT4     B        In      0.000     15.838 r     -         
uForth.cpu1.decode\.tload_1_1_0_.t_in[24]              ORCALUT4     Z        Out     0.403     16.241 r     -         
t_in[24]                                               Net          -        -       -         -            1         
uForth.cpu1.t[24]                                      FD1P3IX      D        In      0.000     16.241 r     -         
======================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: TestVideoTop|PinTfpClkP_i_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                                     Arrival           
Instance           Reference                                    Type        Pin     Net         Time        Slack 
                   Clock                                                                                          
------------------------------------------------------------------------------------------------------------------
umires.VCnt[0]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[0]     1.337       -6.843
umires.VCnt[1]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[1]     1.337       -6.793
umires.VCnt[2]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[2]     1.337       -6.793
umires.VCnt[4]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[4]     1.342       -6.748
umires.VCnt[3]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[3]     1.337       -6.743
umires.VCnt[5]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[5]     1.342       -6.698
umires.VCnt[6]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[6]     1.342       -6.698
umires.VCnt[7]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[7]     1.342       -6.648
umires.VCnt[8]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[8]     1.342       -6.648
umires.VCnt[9]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1S3IX     Q       VCnt[9]     1.342       -6.598
==================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                                                Required           
Instance           Reference                                    Type        Pin     Net                    Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
umires.DatB[6]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     D       un1_VCnt_1[1]          4.954        -6.843
umires.DatB[0]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     D       DatB_10[0]             4.954        -6.757
umires.DatB[1]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     D       DatB_10[1]             4.954        -6.651
umires.DatB[4]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     D       DatB_10[4]             4.954        -6.083
umires.DatB[0]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
umires.DatB[1]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
umires.DatB[2]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
umires.DatB[3]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
umires.DatB[4]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
umires.DatB[5]     TestVideoTop|PinTfpClkP_i_inferred_clock     FD1P3AX     SP      un2_choixmire_23_i     4.623        -5.790
==============================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srr:srsf/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srs:fp:256869:262581:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      11.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.843

    Number of logic level(s):                15
    Starting point:                          umires.VCnt[0] / Q
    Ending point:                            umires.DatB[6] / D
    The start point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
umires.VCnt[0]                                         FD1S3IX      Q        Out     1.337     1.337 r      -         
VCnt[0]                                                Net          -        -       -         -            17        
umires.pGenMire\.un356_choixmire_cry_0_0               CCU2C        B1       In      0.000     1.337 r      -         
umires.pGenMire\.un356_choixmire_cry_0_0               CCU2C        COUT     Out     1.224     2.561 r      -         
un356_choixmire_cry_0                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        CIN      In      0.000     2.561 r      -         
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        COUT     Out     0.050     2.611 r      -         
un356_choixmire_cry_2                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        CIN      In      0.000     2.611 r      -         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        COUT     Out     0.050     2.661 r      -         
un356_choixmire_cry_4                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        CIN      In      0.000     2.661 r      -         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        COUT     Out     0.050     2.711 r      -         
un356_choixmire_cry_6                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        CIN      In      0.000     2.711 r      -         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        COUT     Out     0.050     2.761 r      -         
un356_choixmire_cry_8                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        CIN      In      0.000     2.761 r      -         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        COUT     Out     0.050     2.811 r      -         
un356_choixmire_cry_10                                 Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        CIN      In      0.000     2.811 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        S1       Out     1.312     4.123 r      -         
un356_choixmire                                        Net          -        -       -         -            5         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     A        In      0.000     4.123 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     Z        Out     1.087     5.210 r      -         
N_148                                                  Net          -        -       -         -            3         
umires.pGenMire\.un414_choixmire                       ORCALUT4     A        In      0.000     5.210 r      -         
umires.pGenMire\.un414_choixmire                       ORCALUT4     Z        Out     1.202     6.412 r      -         
un414_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     A        In      0.000     6.412 r      -         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     Z        Out     1.202     7.614 r      -         
un459_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     B        In      0.000     7.614 r      -         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     Z        Out     0.923     8.537 r      -         
DatG_m2_1_sx                                           Net          -        -       -         -            1         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     A        In      0.000     8.537 r      -         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     Z        Out     1.010     9.547 f      -         
N_346                                                  Net          -        -       -         -            2         
umires.DatB_RNO_6[6]                                   ORCALUT4     C        In      0.000     9.547 f      -         
umires.DatB_RNO_6[6]                                   ORCALUT4     Z        Out     0.923     10.470 r     -         
DatB_RNO_6[6]                                          Net          -        -       -         -            1         
umires.DatB_RNO_1[6]                                   ORCALUT4     D        In      0.000     10.470 r     -         
umires.DatB_RNO_1[6]                                   ORCALUT4     Z        Out     0.923     11.394 r     -         
N_1950_i_1                                             Net          -        -       -         -            1         
umires.DatB_RNO[6]                                     ORCALUT4     C        In      0.000     11.394 r     -         
umires.DatB_RNO[6]                                     ORCALUT4     Z        Out     0.403     11.797 f     -         
un1_VCnt_1[1]                                          Net          -        -       -         -            1         
umires.DatB[6]                                         FD1P3AX      D        In      0.000     11.797 f     -         
======================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      11.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.843

    Number of logic level(s):                15
    Starting point:                          umires.VCnt[0] / Q
    Ending point:                            umires.DatB[6] / D
    The start point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
umires.VCnt[0]                                         FD1S3IX      Q        Out     1.337     1.337 r      -         
VCnt[0]                                                Net          -        -       -         -            17        
umires.pGenMire\.un361_choixmire_cry_0_0               CCU2C        B1       In      0.000     1.337 r      -         
umires.pGenMire\.un361_choixmire_cry_0_0               CCU2C        COUT     Out     1.224     2.561 r      -         
un361_choixmire_cry_0                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_1_0               CCU2C        CIN      In      0.000     2.561 r      -         
umires.pGenMire\.un361_choixmire_cry_1_0               CCU2C        COUT     Out     0.050     2.611 r      -         
un361_choixmire_cry_2                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_3_0               CCU2C        CIN      In      0.000     2.611 r      -         
umires.pGenMire\.un361_choixmire_cry_3_0               CCU2C        COUT     Out     0.050     2.661 r      -         
un361_choixmire_cry_4                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_5_0               CCU2C        CIN      In      0.000     2.661 r      -         
umires.pGenMire\.un361_choixmire_cry_5_0               CCU2C        COUT     Out     0.050     2.711 r      -         
un361_choixmire_cry_6                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_7_0               CCU2C        CIN      In      0.000     2.711 r      -         
umires.pGenMire\.un361_choixmire_cry_7_0               CCU2C        COUT     Out     0.050     2.761 r      -         
un361_choixmire_cry_8                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_9_0               CCU2C        CIN      In      0.000     2.761 r      -         
umires.pGenMire\.un361_choixmire_cry_9_0               CCU2C        COUT     Out     0.050     2.811 r      -         
un361_choixmire_cry_10                                 Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_11_0              CCU2C        CIN      In      0.000     2.811 r      -         
umires.pGenMire\.un361_choixmire_cry_11_0              CCU2C        S1       Out     1.312     4.123 r      -         
un361_choixmire                                        Net          -        -       -         -            5         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     B        In      0.000     4.123 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     Z        Out     1.087     5.210 r      -         
N_148                                                  Net          -        -       -         -            3         
umires.pGenMire\.un414_choixmire                       ORCALUT4     A        In      0.000     5.210 r      -         
umires.pGenMire\.un414_choixmire                       ORCALUT4     Z        Out     1.202     6.412 r      -         
un414_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     A        In      0.000     6.412 r      -         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     Z        Out     1.202     7.614 r      -         
un459_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     B        In      0.000     7.614 r      -         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     Z        Out     0.923     8.537 r      -         
DatG_m2_1_sx                                           Net          -        -       -         -            1         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     A        In      0.000     8.537 r      -         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     Z        Out     1.010     9.547 f      -         
N_346                                                  Net          -        -       -         -            2         
umires.DatB_RNO_6[6]                                   ORCALUT4     C        In      0.000     9.547 f      -         
umires.DatB_RNO_6[6]                                   ORCALUT4     Z        Out     0.923     10.470 r     -         
DatB_RNO_6[6]                                          Net          -        -       -         -            1         
umires.DatB_RNO_1[6]                                   ORCALUT4     D        In      0.000     10.470 r     -         
umires.DatB_RNO_1[6]                                   ORCALUT4     Z        Out     0.923     11.394 r     -         
N_1950_i_1                                             Net          -        -       -         -            1         
umires.DatB_RNO[6]                                     ORCALUT4     C        In      0.000     11.394 r     -         
umires.DatB_RNO[6]                                     ORCALUT4     Z        Out     0.403     11.797 f     -         
un1_VCnt_1[1]                                          Net          -        -       -         -            1         
umires.DatB[6]                                         FD1P3AX      D        In      0.000     11.797 f     -         
======================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      11.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.793

    Number of logic level(s):                14
    Starting point:                          umires.VCnt[1] / Q
    Ending point:                            umires.DatB[6] / D
    The start point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
umires.VCnt[1]                                         FD1S3IX      Q        Out     1.337     1.337 r      -         
VCnt[1]                                                Net          -        -       -         -            17        
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        B0       In      0.000     1.337 r      -         
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        COUT     Out     1.224     2.561 r      -         
un356_choixmire_cry_2                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        CIN      In      0.000     2.561 r      -         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        COUT     Out     0.050     2.611 r      -         
un356_choixmire_cry_4                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        CIN      In      0.000     2.611 r      -         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        COUT     Out     0.050     2.661 r      -         
un356_choixmire_cry_6                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        CIN      In      0.000     2.661 r      -         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        COUT     Out     0.050     2.711 r      -         
un356_choixmire_cry_8                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        CIN      In      0.000     2.711 r      -         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        COUT     Out     0.050     2.761 r      -         
un356_choixmire_cry_10                                 Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        CIN      In      0.000     2.761 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        S1       Out     1.312     4.073 r      -         
un356_choixmire                                        Net          -        -       -         -            5         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     A        In      0.000     4.073 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     Z        Out     1.087     5.160 r      -         
N_148                                                  Net          -        -       -         -            3         
umires.pGenMire\.un414_choixmire                       ORCALUT4     A        In      0.000     5.160 r      -         
umires.pGenMire\.un414_choixmire                       ORCALUT4     Z        Out     1.202     6.362 r      -         
un414_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     A        In      0.000     6.362 r      -         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     Z        Out     1.202     7.564 r      -         
un459_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     B        In      0.000     7.564 r      -         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     Z        Out     0.923     8.487 r      -         
DatG_m2_1_sx                                           Net          -        -       -         -            1         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     A        In      0.000     8.487 r      -         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     Z        Out     1.010     9.497 f      -         
N_346                                                  Net          -        -       -         -            2         
umires.DatB_RNO_6[6]                                   ORCALUT4     C        In      0.000     9.497 f      -         
umires.DatB_RNO_6[6]                                   ORCALUT4     Z        Out     0.923     10.421 r     -         
DatB_RNO_6[6]                                          Net          -        -       -         -            1         
umires.DatB_RNO_1[6]                                   ORCALUT4     D        In      0.000     10.421 r     -         
umires.DatB_RNO_1[6]                                   ORCALUT4     Z        Out     0.923     11.344 r     -         
N_1950_i_1                                             Net          -        -       -         -            1         
umires.DatB_RNO[6]                                     ORCALUT4     C        In      0.000     11.344 r     -         
umires.DatB_RNO[6]                                     ORCALUT4     Z        Out     0.403     11.747 f     -         
un1_VCnt_1[1]                                          Net          -        -       -         -            1         
umires.DatB[6]                                         FD1P3AX      D        In      0.000     11.747 f     -         
======================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      11.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.793

    Number of logic level(s):                14
    Starting point:                          umires.VCnt[2] / Q
    Ending point:                            umires.DatB[6] / D
    The start point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
umires.VCnt[2]                                         FD1S3IX      Q        Out     1.337     1.337 r      -         
VCnt[2]                                                Net          -        -       -         -            17        
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        B1       In      0.000     1.337 r      -         
umires.pGenMire\.un356_choixmire_cry_1_0               CCU2C        COUT     Out     1.224     2.561 r      -         
un356_choixmire_cry_2                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        CIN      In      0.000     2.561 r      -         
umires.pGenMire\.un356_choixmire_cry_3_0               CCU2C        COUT     Out     0.050     2.611 r      -         
un356_choixmire_cry_4                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        CIN      In      0.000     2.611 r      -         
umires.pGenMire\.un356_choixmire_cry_5_0               CCU2C        COUT     Out     0.050     2.661 r      -         
un356_choixmire_cry_6                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        CIN      In      0.000     2.661 r      -         
umires.pGenMire\.un356_choixmire_cry_7_0               CCU2C        COUT     Out     0.050     2.711 r      -         
un356_choixmire_cry_8                                  Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        CIN      In      0.000     2.711 r      -         
umires.pGenMire\.un356_choixmire_cry_9_0               CCU2C        COUT     Out     0.050     2.761 r      -         
un356_choixmire_cry_10                                 Net          -        -       -         -            1         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        CIN      In      0.000     2.761 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0              CCU2C        S1       Out     1.312     4.073 r      -         
un356_choixmire                                        Net          -        -       -         -            5         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     A        In      0.000     4.073 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     Z        Out     1.087     5.160 r      -         
N_148                                                  Net          -        -       -         -            3         
umires.pGenMire\.un414_choixmire                       ORCALUT4     A        In      0.000     5.160 r      -         
umires.pGenMire\.un414_choixmire                       ORCALUT4     Z        Out     1.202     6.362 r      -         
un414_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     A        In      0.000     6.362 r      -         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     Z        Out     1.202     7.564 r      -         
un459_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     B        In      0.000     7.564 r      -         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     Z        Out     0.923     8.487 r      -         
DatG_m2_1_sx                                           Net          -        -       -         -            1         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     A        In      0.000     8.487 r      -         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     Z        Out     1.010     9.497 f      -         
N_346                                                  Net          -        -       -         -            2         
umires.DatB_RNO_6[6]                                   ORCALUT4     C        In      0.000     9.497 f      -         
umires.DatB_RNO_6[6]                                   ORCALUT4     Z        Out     0.923     10.421 r     -         
DatB_RNO_6[6]                                          Net          -        -       -         -            1         
umires.DatB_RNO_1[6]                                   ORCALUT4     D        In      0.000     10.421 r     -         
umires.DatB_RNO_1[6]                                   ORCALUT4     Z        Out     0.923     11.344 r     -         
N_1950_i_1                                             Net          -        -       -         -            1         
umires.DatB_RNO[6]                                     ORCALUT4     C        In      0.000     11.344 r     -         
umires.DatB_RNO[6]                                     ORCALUT4     Z        Out     0.403     11.747 f     -         
un1_VCnt_1[1]                                          Net          -        -       -         -            1         
umires.DatB[6]                                         FD1P3AX      D        In      0.000     11.747 f     -         
======================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      11.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.793

    Number of logic level(s):                14
    Starting point:                          umires.VCnt[1] / Q
    Ending point:                            umires.DatB[6] / D
    The start point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival      No. of    
Name                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
umires.VCnt[1]                                         FD1S3IX      Q        Out     1.337     1.337 r      -         
VCnt[1]                                                Net          -        -       -         -            17        
umires.pGenMire\.un361_choixmire_cry_1_0               CCU2C        B0       In      0.000     1.337 r      -         
umires.pGenMire\.un361_choixmire_cry_1_0               CCU2C        COUT     Out     1.224     2.561 r      -         
un361_choixmire_cry_2                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_3_0               CCU2C        CIN      In      0.000     2.561 r      -         
umires.pGenMire\.un361_choixmire_cry_3_0               CCU2C        COUT     Out     0.050     2.611 r      -         
un361_choixmire_cry_4                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_5_0               CCU2C        CIN      In      0.000     2.611 r      -         
umires.pGenMire\.un361_choixmire_cry_5_0               CCU2C        COUT     Out     0.050     2.661 r      -         
un361_choixmire_cry_6                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_7_0               CCU2C        CIN      In      0.000     2.661 r      -         
umires.pGenMire\.un361_choixmire_cry_7_0               CCU2C        COUT     Out     0.050     2.711 r      -         
un361_choixmire_cry_8                                  Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_9_0               CCU2C        CIN      In      0.000     2.711 r      -         
umires.pGenMire\.un361_choixmire_cry_9_0               CCU2C        COUT     Out     0.050     2.761 r      -         
un361_choixmire_cry_10                                 Net          -        -       -         -            1         
umires.pGenMire\.un361_choixmire_cry_11_0              CCU2C        CIN      In      0.000     2.761 r      -         
umires.pGenMire\.un361_choixmire_cry_11_0              CCU2C        S1       Out     1.312     4.073 r      -         
un361_choixmire                                        Net          -        -       -         -            5         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     B        In      0.000     4.073 r      -         
umires.pGenMire\.un356_choixmire_cry_11_0_RNIM78K      ORCALUT4     Z        Out     1.087     5.160 r      -         
N_148                                                  Net          -        -       -         -            3         
umires.pGenMire\.un414_choixmire                       ORCALUT4     A        In      0.000     5.160 r      -         
umires.pGenMire\.un414_choixmire                       ORCALUT4     Z        Out     1.202     6.362 r      -         
un414_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     A        In      0.000     6.362 r      -         
umires.pGenMire\.un414_choixmire_RNI60VC1              ORCALUT4     Z        Out     1.202     7.564 r      -         
un459_choixmire                                        Net          -        -       -         -            7         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     B        In      0.000     7.564 r      -         
umires.pGenMire\.un511_choixmire_cry_11_0_RNI2AJV1     ORCALUT4     Z        Out     0.923     8.487 r      -         
DatG_m2_1_sx                                           Net          -        -       -         -            1         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     A        In      0.000     8.487 r      -         
umires.pGenMire\.un451_choixmire_cry_11_0_RNIQR0L2     ORCALUT4     Z        Out     1.010     9.497 f      -         
N_346                                                  Net          -        -       -         -            2         
umires.DatB_RNO_6[6]                                   ORCALUT4     C        In      0.000     9.497 f      -         
umires.DatB_RNO_6[6]                                   ORCALUT4     Z        Out     0.923     10.421 r     -         
DatB_RNO_6[6]                                          Net          -        -       -         -            1         
umires.DatB_RNO_1[6]                                   ORCALUT4     D        In      0.000     10.421 r     -         
umires.DatB_RNO_1[6]                                   ORCALUT4     Z        Out     0.923     11.344 r     -         
N_1950_i_1                                             Net          -        -       -         -            1         
umires.DatB_RNO[6]                                     ORCALUT4     C        In      0.000     11.344 r     -         
umires.DatB_RNO[6]                                     ORCALUT4     Z        Out     0.403     11.747 f     -         
un1_VCnt_1[1]                                          Net          -        -       -         -            1         
umires.DatB[6]                                         FD1P3AX      D        In      0.000     11.747 f     -         
======================================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: simulacion|Reloj1hz_derived_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                                      Arrival          
Instance                        Reference                             Type        Pin     Net                 Time        Slack
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
uSimulacion.VFPChoix_1[0]       simulacion|Reloj1hz_derived_clock     FD1S3AX     Q       mireID[0]           1.413       3.138
uSimulacion.VFPChoix_1[1]       simulacion|Reloj1hz_derived_clock     FD1S3AX     Q       mireID[2]           1.366       3.185
uSimulacion.temporizador[0]     simulacion|Reloj1hz_derived_clock     FD1S3IX     Q       temporizador[0]     1.241       6.299
uSimulacion.temporizador[1]     simulacion|Reloj1hz_derived_clock     FD1S3IX     Q       temporizador[1]     1.241       6.299
uSimulacion.temporizador[2]     simulacion|Reloj1hz_derived_clock     FD1S3IX     Q       temporizador[2]     1.193       6.991
uSimulacion.temporizador[3]     simulacion|Reloj1hz_derived_clock     FD1S3IX     Q       temporizador[3]     1.145       7.039
uSimulacion.temporizador[4]     simulacion|Reloj1hz_derived_clock     FD1S3IX     Q       temporizador[4]     1.069       7.116
===============================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                          Required          
Instance                      Reference                             Type        Pin     Net                     Time         Slack
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
uDvi.U_conf.form_hln[6]       simulacion|Reloj1hz_derived_clock     FD1S3AX     D       mireID_i_m_i[0]         4.954        3.138
uDvi.U_conf.form_hss[7]       simulacion|Reloj1hz_derived_clock     FD1S3AX     D       N_16_i                  4.954        3.138
uDvi.U_conf.form_hss[8]       simulacion|Reloj1hz_derived_clock     FD1S3IX     D       form_hss_27[8]          4.954        3.138
uDvi.U_conf.form_vse[1]       simulacion|Reloj1hz_derived_clock     FD1S3AX     D       N_18_i                  4.954        3.138
uDvi.U_conf.form_vse[2]       simulacion|Reloj1hz_derived_clock     FD1S3AX     D       N_91_i                  4.954        3.138
uDvi.U_conf.form_hln[8]       simulacion|Reloj1hz_derived_clock     FD1S3AX     D       mireID_i_m_i[2]         4.954        3.185
uDvi.U_conf.form_hln[4]       simulacion|Reloj1hz_derived_clock     FD1S3IX     D       mireID[0]               4.915        3.502
uDvi.U_conf.form_pol[0]       simulacion|Reloj1hz_derived_clock     FD1S3JX     D       mireID[0]               4.915        3.502
uDvi.U_conf.form_hln[9]       simulacion|Reloj1hz_derived_clock     FD1S3IX     D       mireID[2]               4.915        3.549
uSimulacion.VFPChoix_1[0]     simulacion|Reloj1hz_derived_clock     FD1S3AX     D       un11_temporizador_i     9.954        6.299
==================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srr:srsf/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srs:fp:294881:295451:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      1.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.138

    Number of logic level(s):                1
    Starting point:                          uSimulacion.VFPChoix_1[0] / Q
    Ending point:                            uDvi.U_conf.form_hln[6] / D
    The start point is clocked by            simulacion|Reloj1hz_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
uSimulacion.VFPChoix_1[0]       FD1S3AX      Q        Out     1.413     1.413 r     -         
mireID[0]                       Net          -        -       -         -           37        
uDvi.U_conf.form_hln_RNO[6]     ORCALUT4     B        In      0.000     1.413 r     -         
uDvi.U_conf.form_hln_RNO[6]     ORCALUT4     Z        Out     0.403     1.816 r     -         
mireID_i_m_i[0]                 Net          -        -       -         -           1         
uDvi.U_conf.form_hln[6]         FD1S3AX      D        In      0.000     1.816 r     -         
==============================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                     Arrival            
Instance                   Reference     Type           Pin     Net                     Time        Slack  
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]       System        MULT18X18C     P10     mult1_un38_sum_c1_3     0.000       -29.585
umires.un1_th[31:17]       System        MULT18X18C     P11     CO0_41                  0.000       -29.585
umires.un1_th[31:17]       System        MULT18X18C     P12     CO0_18                  0.000       -29.585
umires.un1_th[31:17]       System        MULT18X18C     P13     ANB0_4                  0.000       -29.585
umires.un1_tv[31:17]       System        MULT18X18C     P10     mult1_un38_sum_c1_2     0.000       -29.494
umires.un1_tv[31:17]       System        MULT18X18C     P11     CO0_40                  0.000       -29.494
umires.un1_tv[31:17]       System        MULT18X18C     P12     CO0_17                  0.000       -29.494
umires.un1_tv[31:17]       System        MULT18X18C     P13     ANB0_3                  0.000       -29.494
umires.un1_tv_4[31:17]     System        MULT18X18C     P10     mult1_un38_sum_c1_0     0.000       -29.454
umires.un1_tv_4[31:17]     System        MULT18X18C     P11     CO0_52                  0.000       -29.454
===========================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                 Required            
Instance           Reference     Type        Pin     Net                    Time         Slack  
                   Clock                                                                        
------------------------------------------------------------------------------------------------
umires.DatB[0]     System        FD1P3AX     D       DatB_10[0]             4.954        -29.585
umires.DatB[1]     System        FD1P3AX     D       DatB_10[1]             4.954        -29.494
umires.DatB[6]     System        FD1P3AX     D       un1_VCnt_1[1]          4.954        -29.454
umires.DatB[4]     System        FD1P3AX     D       DatB_10[4]             4.954        -28.820
umires.DatB[0]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
umires.DatB[1]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
umires.DatB[2]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
umires.DatB[3]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
umires.DatB[4]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
umires.DatB[5]     System        FD1P3AX     SP      un2_choixmire_23_i     4.623        -28.806
================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srr:srsf/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srs:fp:300207:320511:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      34.539
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -29.585

    Number of logic level(s):                46
    Starting point:                          umires.un1_th[31:17] / P10
    Ending point:                            umires.DatB[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival      No. of    
Name                                                                          Type           Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]                                                          MULT18X18C     P10      Out     0.000     0.000 r      -         
mult1_un38_sum_c1_3                                                           Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       D        In      0.000     0.000 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       Z        Out     1.183     1.183 f      -         
mult1_un38_sum_ac0_9_a0_6                                                     Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          A0       In      0.000     1.183 f      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          COUT     Out     1.224     2.406 r      -         
mult1_un45_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          CIN      In      0.000     2.406 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          COUT     Out     0.050     2.456 r      -         
mult1_un45_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          CIN      In      0.000     2.456 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          S1       Out     1.360     3.817 r      -         
mult1_temp_b_8_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          B0       In      0.000     3.817 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          COUT     Out     1.224     5.040 r      -         
mult1_un52_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          CIN      In      0.000     5.040 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          COUT     Out     0.050     5.090 r      -         
mult1_un52_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          CIN      In      0.000     5.090 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          S1       Out     1.360     6.450 r      -         
mult1_temp_b_9_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          B0       In      0.000     6.450 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          COUT     Out     1.224     7.674 r      -         
mult1_un59_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          CIN      In      0.000     7.674 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          COUT     Out     0.050     7.724 r      -         
mult1_un59_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          CIN      In      0.000     7.724 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          S1       Out     1.360     9.084 r      -         
mult1_temp_b_10_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          B0       In      0.000     9.084 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          COUT     Out     1.224     10.308 r     -         
mult1_un66_sum_cry_2_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          CIN      In      0.000     10.308 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          COUT     Out     0.050     10.358 r     -         
mult1_un66_sum_cry_4_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          CIN      In      0.000     10.358 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          S1       Out     1.360     11.718 r     -         
mult1_temp_b_11_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          B0       In      0.000     11.718 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          COUT     Out     1.224     12.941 r     -         
mult1_un73_sum_cry_2_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          CIN      In      0.000     12.941 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          COUT     Out     0.050     12.991 r     -         
mult1_un73_sum_cry_4_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          CIN      In      0.000     12.991 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          S1       Out     1.360     14.352 r     -         
mult1_temp_b_12_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          B0       In      0.000     14.352 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          COUT     Out     1.224     15.575 r     -         
mult1_un80_sum_cry_2_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          CIN      In      0.000     15.575 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          COUT     Out     0.050     15.625 r     -         
mult1_un80_sum_cry_4_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          CIN      In      0.000     15.625 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          S1       Out     1.360     16.985 r     -         
mult1_temp_b_13_10[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          B0       In      0.000     16.985 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          COUT     Out     1.224     18.209 r     -         
mult1_un87_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          CIN      In      0.000     18.209 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          COUT     Out     0.050     18.259 r     -         
mult1_un87_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          CIN      In      0.000     18.259 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          S1       Out     1.370     19.629 r     -         
mult1_temp_b_14_9[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          B1       In      0.000     19.629 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          COUT     Out     1.224     20.852 r     -         
mult1_un94_sum_cry_1_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          CIN      In      0.000     20.852 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          COUT     Out     0.050     20.902 r     -         
mult1_un94_sum_cry_3_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          CIN      In      0.000     20.902 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          COUT     Out     0.050     20.952 r     -         
mult1_un94_sum_cry_5_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          CIN      In      0.000     20.952 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          S0       Out     1.370     22.322 r     -         
mult1_temp_b_15_5[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          A1       In      0.000     22.322 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          COUT     Out     1.224     23.546 r     -         
mult1_un101_sum_cry_1_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          CIN      In      0.000     23.546 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          COUT     Out     0.050     23.596 r     -         
mult1_un101_sum_cry_3_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          CIN      In      0.000     23.596 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          COUT     Out     0.050     23.646 r     -         
mult1_un101_sum_cry_5_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          CIN      In      0.000     23.646 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          S0       Out     1.360     25.006 r     -         
mult1_temp_b_1_18[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          A1       In      0.000     25.006 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          COUT     Out     1.224     26.230 r     -         
mult1_un108_sum_cry_1_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          CIN      In      0.000     26.230 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          COUT     Out     0.050     26.280 r     -         
mult1_un108_sum_cry_3_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          CIN      In      0.000     26.280 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          COUT     Out     0.050     26.330 r     -         
mult1_un108_sum_cry_5_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          CIN      In      0.000     26.330 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          S0       Out     1.149     27.479 r     -         
un52_choixmire_i[15]                                                          Net            -        -       -         -            2         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          A1       In      0.000     27.479 r     -         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          COUT     Out     1.224     28.702 r     -         
un211_choixmire_cry_0                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          CIN      In      0.000     28.702 r     -         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          COUT     Out     0.050     28.752 r     -         
un211_choixmire_cry_2                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          CIN      In      0.000     28.752 r     -         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          COUT     Out     0.050     28.802 r     -         
un211_choixmire_cry_4                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          CIN      In      0.000     28.802 r     -         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          COUT     Out     0.050     28.852 r     -         
un211_choixmire_cry_6                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          CIN      In      0.000     28.852 r     -         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          COUT     Out     0.050     28.902 r     -         
un211_choixmire_cry_8                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          CIN      In      0.000     28.902 r     -         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          COUT     Out     0.050     28.952 r     -         
un211_choixmire_cry_10                                                        Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          CIN      In      0.000     28.952 r     -         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          S1       Out     1.403     30.356 r     -         
un211_choixmire                                                               Net            -        -       -         -            14        
umires.pGenMire\.un219_choixmire                                              ORCALUT4       D        In      0.000     30.356 r     -         
umires.pGenMire\.un219_choixmire                                              ORCALUT4       Z        Out     1.010     31.366 r     -         
un219_choixmire                                                               Net            -        -       -         -            2         
umires.DatB_RNO_10[0]                                                         ORCALUT4       B        In      0.000     31.366 r     -         
umires.DatB_RNO_10[0]                                                         ORCALUT4       Z        Out     0.923     32.289 f     -         
N_359                                                                         Net            -        -       -         -            1         
umires.DatB_RNO_5[0]                                                          ORCALUT4       B        In      0.000     32.289 f     -         
umires.DatB_RNO_5[0]                                                          ORCALUT4       Z        Out     0.923     33.213 f     -         
DatG_1_iv_fc_0_o2_3_0_1[0]                                                    Net            -        -       -         -            1         
umires.DatB_RNO_0[0]                                                          ORCALUT4       D        In      0.000     33.213 f     -         
umires.DatB_RNO_0[0]                                                          ORCALUT4       Z        Out     0.923     34.136 f     -         
N_140                                                                         Net            -        -       -         -            1         
umires.DatB_RNO[0]                                                            ORCALUT4       A        In      0.000     34.136 f     -         
umires.DatB_RNO[0]                                                            ORCALUT4       Z        Out     0.403     34.539 f     -         
DatB_10[0]                                                                    Net            -        -       -         -            1         
umires.DatB[0]                                                                FD1P3AX        D        In      0.000     34.539 f     -         
===============================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      34.539
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -29.585

    Number of logic level(s):                46
    Starting point:                          umires.un1_th[31:17] / P11
    Ending point:                            umires.DatB[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival      No. of    
Name                                                                          Type           Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]                                                          MULT18X18C     P11      Out     0.000     0.000 r      -         
CO0_41                                                                        Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       C        In      0.000     0.000 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       Z        Out     1.183     1.183 f      -         
mult1_un38_sum_ac0_9_a0_6                                                     Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          A0       In      0.000     1.183 f      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          COUT     Out     1.224     2.406 r      -         
mult1_un45_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          CIN      In      0.000     2.406 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          COUT     Out     0.050     2.456 r      -         
mult1_un45_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          CIN      In      0.000     2.456 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          S1       Out     1.360     3.817 r      -         
mult1_temp_b_8_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          B0       In      0.000     3.817 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          COUT     Out     1.224     5.040 r      -         
mult1_un52_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          CIN      In      0.000     5.040 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          COUT     Out     0.050     5.090 r      -         
mult1_un52_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          CIN      In      0.000     5.090 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          S1       Out     1.360     6.450 r      -         
mult1_temp_b_9_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          B0       In      0.000     6.450 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          COUT     Out     1.224     7.674 r      -         
mult1_un59_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          CIN      In      0.000     7.674 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          COUT     Out     0.050     7.724 r      -         
mult1_un59_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          CIN      In      0.000     7.724 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          S1       Out     1.360     9.084 r      -         
mult1_temp_b_10_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          B0       In      0.000     9.084 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          COUT     Out     1.224     10.308 r     -         
mult1_un66_sum_cry_2_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          CIN      In      0.000     10.308 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          COUT     Out     0.050     10.358 r     -         
mult1_un66_sum_cry_4_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          CIN      In      0.000     10.358 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          S1       Out     1.360     11.718 r     -         
mult1_temp_b_11_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          B0       In      0.000     11.718 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          COUT     Out     1.224     12.941 r     -         
mult1_un73_sum_cry_2_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          CIN      In      0.000     12.941 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          COUT     Out     0.050     12.991 r     -         
mult1_un73_sum_cry_4_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          CIN      In      0.000     12.991 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          S1       Out     1.360     14.352 r     -         
mult1_temp_b_12_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          B0       In      0.000     14.352 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          COUT     Out     1.224     15.575 r     -         
mult1_un80_sum_cry_2_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          CIN      In      0.000     15.575 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          COUT     Out     0.050     15.625 r     -         
mult1_un80_sum_cry_4_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          CIN      In      0.000     15.625 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          S1       Out     1.360     16.985 r     -         
mult1_temp_b_13_10[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          B0       In      0.000     16.985 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          COUT     Out     1.224     18.209 r     -         
mult1_un87_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          CIN      In      0.000     18.209 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          COUT     Out     0.050     18.259 r     -         
mult1_un87_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          CIN      In      0.000     18.259 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          S1       Out     1.370     19.629 r     -         
mult1_temp_b_14_9[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          B1       In      0.000     19.629 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          COUT     Out     1.224     20.852 r     -         
mult1_un94_sum_cry_1_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          CIN      In      0.000     20.852 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          COUT     Out     0.050     20.902 r     -         
mult1_un94_sum_cry_3_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          CIN      In      0.000     20.902 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          COUT     Out     0.050     20.952 r     -         
mult1_un94_sum_cry_5_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          CIN      In      0.000     20.952 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          S0       Out     1.370     22.322 r     -         
mult1_temp_b_15_5[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          A1       In      0.000     22.322 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          COUT     Out     1.224     23.546 r     -         
mult1_un101_sum_cry_1_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          CIN      In      0.000     23.546 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          COUT     Out     0.050     23.596 r     -         
mult1_un101_sum_cry_3_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          CIN      In      0.000     23.596 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          COUT     Out     0.050     23.646 r     -         
mult1_un101_sum_cry_5_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          CIN      In      0.000     23.646 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          S0       Out     1.360     25.006 r     -         
mult1_temp_b_1_18[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          A1       In      0.000     25.006 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          COUT     Out     1.224     26.230 r     -         
mult1_un108_sum_cry_1_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          CIN      In      0.000     26.230 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          COUT     Out     0.050     26.280 r     -         
mult1_un108_sum_cry_3_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          CIN      In      0.000     26.280 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          COUT     Out     0.050     26.330 r     -         
mult1_un108_sum_cry_5_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          CIN      In      0.000     26.330 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          S0       Out     1.149     27.479 r     -         
un52_choixmire_i[15]                                                          Net            -        -       -         -            2         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          A1       In      0.000     27.479 r     -         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          COUT     Out     1.224     28.702 r     -         
un211_choixmire_cry_0                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          CIN      In      0.000     28.702 r     -         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          COUT     Out     0.050     28.752 r     -         
un211_choixmire_cry_2                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          CIN      In      0.000     28.752 r     -         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          COUT     Out     0.050     28.802 r     -         
un211_choixmire_cry_4                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          CIN      In      0.000     28.802 r     -         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          COUT     Out     0.050     28.852 r     -         
un211_choixmire_cry_6                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          CIN      In      0.000     28.852 r     -         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          COUT     Out     0.050     28.902 r     -         
un211_choixmire_cry_8                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          CIN      In      0.000     28.902 r     -         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          COUT     Out     0.050     28.952 r     -         
un211_choixmire_cry_10                                                        Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          CIN      In      0.000     28.952 r     -         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          S1       Out     1.403     30.356 r     -         
un211_choixmire                                                               Net            -        -       -         -            14        
umires.pGenMire\.un219_choixmire                                              ORCALUT4       D        In      0.000     30.356 r     -         
umires.pGenMire\.un219_choixmire                                              ORCALUT4       Z        Out     1.010     31.366 r     -         
un219_choixmire                                                               Net            -        -       -         -            2         
umires.DatB_RNO_10[0]                                                         ORCALUT4       B        In      0.000     31.366 r     -         
umires.DatB_RNO_10[0]                                                         ORCALUT4       Z        Out     0.923     32.289 f     -         
N_359                                                                         Net            -        -       -         -            1         
umires.DatB_RNO_5[0]                                                          ORCALUT4       B        In      0.000     32.289 f     -         
umires.DatB_RNO_5[0]                                                          ORCALUT4       Z        Out     0.923     33.213 f     -         
DatG_1_iv_fc_0_o2_3_0_1[0]                                                    Net            -        -       -         -            1         
umires.DatB_RNO_0[0]                                                          ORCALUT4       D        In      0.000     33.213 f     -         
umires.DatB_RNO_0[0]                                                          ORCALUT4       Z        Out     0.923     34.136 f     -         
N_140                                                                         Net            -        -       -         -            1         
umires.DatB_RNO[0]                                                            ORCALUT4       A        In      0.000     34.136 f     -         
umires.DatB_RNO[0]                                                            ORCALUT4       Z        Out     0.403     34.539 f     -         
DatB_10[0]                                                                    Net            -        -       -         -            1         
umires.DatB[0]                                                                FD1P3AX        D        In      0.000     34.539 f     -         
===============================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      34.539
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -29.585

    Number of logic level(s):                46
    Starting point:                          umires.un1_th[31:17] / P12
    Ending point:                            umires.DatB[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival      No. of    
Name                                                                          Type           Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]                                                          MULT18X18C     P12      Out     0.000     0.000 r      -         
CO0_18                                                                        Net            -        -       -         -            7         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       B        In      0.000     0.000 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       Z        Out     1.183     1.183 f      -         
mult1_un38_sum_ac0_9_a0_6                                                     Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          A0       In      0.000     1.183 f      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          COUT     Out     1.224     2.406 r      -         
mult1_un45_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          CIN      In      0.000     2.406 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          COUT     Out     0.050     2.456 r      -         
mult1_un45_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          CIN      In      0.000     2.456 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          S1       Out     1.360     3.817 r      -         
mult1_temp_b_8_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          B0       In      0.000     3.817 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          COUT     Out     1.224     5.040 r      -         
mult1_un52_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          CIN      In      0.000     5.040 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          COUT     Out     0.050     5.090 r      -         
mult1_un52_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          CIN      In      0.000     5.090 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          S1       Out     1.360     6.450 r      -         
mult1_temp_b_9_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          B0       In      0.000     6.450 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          COUT     Out     1.224     7.674 r      -         
mult1_un59_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          CIN      In      0.000     7.674 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          COUT     Out     0.050     7.724 r      -         
mult1_un59_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          CIN      In      0.000     7.724 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          S1       Out     1.360     9.084 r      -         
mult1_temp_b_10_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          B0       In      0.000     9.084 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          COUT     Out     1.224     10.308 r     -         
mult1_un66_sum_cry_2_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          CIN      In      0.000     10.308 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          COUT     Out     0.050     10.358 r     -         
mult1_un66_sum_cry_4_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          CIN      In      0.000     10.358 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          S1       Out     1.360     11.718 r     -         
mult1_temp_b_11_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          B0       In      0.000     11.718 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          COUT     Out     1.224     12.941 r     -         
mult1_un73_sum_cry_2_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          CIN      In      0.000     12.941 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          COUT     Out     0.050     12.991 r     -         
mult1_un73_sum_cry_4_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          CIN      In      0.000     12.991 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          S1       Out     1.360     14.352 r     -         
mult1_temp_b_12_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          B0       In      0.000     14.352 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          COUT     Out     1.224     15.575 r     -         
mult1_un80_sum_cry_2_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          CIN      In      0.000     15.575 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          COUT     Out     0.050     15.625 r     -         
mult1_un80_sum_cry_4_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          CIN      In      0.000     15.625 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          S1       Out     1.360     16.985 r     -         
mult1_temp_b_13_10[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          B0       In      0.000     16.985 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          COUT     Out     1.224     18.209 r     -         
mult1_un87_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          CIN      In      0.000     18.209 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          COUT     Out     0.050     18.259 r     -         
mult1_un87_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          CIN      In      0.000     18.259 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          S1       Out     1.370     19.629 r     -         
mult1_temp_b_14_9[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          B1       In      0.000     19.629 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          COUT     Out     1.224     20.852 r     -         
mult1_un94_sum_cry_1_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          CIN      In      0.000     20.852 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          COUT     Out     0.050     20.902 r     -         
mult1_un94_sum_cry_3_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          CIN      In      0.000     20.902 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          COUT     Out     0.050     20.952 r     -         
mult1_un94_sum_cry_5_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          CIN      In      0.000     20.952 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          S0       Out     1.370     22.322 r     -         
mult1_temp_b_15_5[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          A1       In      0.000     22.322 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          COUT     Out     1.224     23.546 r     -         
mult1_un101_sum_cry_1_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          CIN      In      0.000     23.546 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          COUT     Out     0.050     23.596 r     -         
mult1_un101_sum_cry_3_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          CIN      In      0.000     23.596 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          COUT     Out     0.050     23.646 r     -         
mult1_un101_sum_cry_5_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          CIN      In      0.000     23.646 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          S0       Out     1.360     25.006 r     -         
mult1_temp_b_1_18[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          A1       In      0.000     25.006 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          COUT     Out     1.224     26.230 r     -         
mult1_un108_sum_cry_1_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          CIN      In      0.000     26.230 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          COUT     Out     0.050     26.280 r     -         
mult1_un108_sum_cry_3_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          CIN      In      0.000     26.280 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          COUT     Out     0.050     26.330 r     -         
mult1_un108_sum_cry_5_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          CIN      In      0.000     26.330 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          S0       Out     1.149     27.479 r     -         
un52_choixmire_i[15]                                                          Net            -        -       -         -            2         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          A1       In      0.000     27.479 r     -         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          COUT     Out     1.224     28.702 r     -         
un211_choixmire_cry_0                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          CIN      In      0.000     28.702 r     -         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          COUT     Out     0.050     28.752 r     -         
un211_choixmire_cry_2                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          CIN      In      0.000     28.752 r     -         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          COUT     Out     0.050     28.802 r     -         
un211_choixmire_cry_4                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          CIN      In      0.000     28.802 r     -         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          COUT     Out     0.050     28.852 r     -         
un211_choixmire_cry_6                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          CIN      In      0.000     28.852 r     -         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          COUT     Out     0.050     28.902 r     -         
un211_choixmire_cry_8                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          CIN      In      0.000     28.902 r     -         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          COUT     Out     0.050     28.952 r     -         
un211_choixmire_cry_10                                                        Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          CIN      In      0.000     28.952 r     -         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          S1       Out     1.403     30.356 r     -         
un211_choixmire                                                               Net            -        -       -         -            14        
umires.pGenMire\.un219_choixmire                                              ORCALUT4       D        In      0.000     30.356 r     -         
umires.pGenMire\.un219_choixmire                                              ORCALUT4       Z        Out     1.010     31.366 r     -         
un219_choixmire                                                               Net            -        -       -         -            2         
umires.DatB_RNO_10[0]                                                         ORCALUT4       B        In      0.000     31.366 r     -         
umires.DatB_RNO_10[0]                                                         ORCALUT4       Z        Out     0.923     32.289 f     -         
N_359                                                                         Net            -        -       -         -            1         
umires.DatB_RNO_5[0]                                                          ORCALUT4       B        In      0.000     32.289 f     -         
umires.DatB_RNO_5[0]                                                          ORCALUT4       Z        Out     0.923     33.213 f     -         
DatG_1_iv_fc_0_o2_3_0_1[0]                                                    Net            -        -       -         -            1         
umires.DatB_RNO_0[0]                                                          ORCALUT4       D        In      0.000     33.213 f     -         
umires.DatB_RNO_0[0]                                                          ORCALUT4       Z        Out     0.923     34.136 f     -         
N_140                                                                         Net            -        -       -         -            1         
umires.DatB_RNO[0]                                                            ORCALUT4       A        In      0.000     34.136 f     -         
umires.DatB_RNO[0]                                                            ORCALUT4       Z        Out     0.403     34.539 f     -         
DatB_10[0]                                                                    Net            -        -       -         -            1         
umires.DatB[0]                                                                FD1P3AX        D        In      0.000     34.539 f     -         
===============================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      34.539
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -29.585

    Number of logic level(s):                46
    Starting point:                          umires.un1_th[31:17] / P13
    Ending point:                            umires.DatB[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival      No. of    
Name                                                                          Type           Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]                                                          MULT18X18C     P13      Out     0.000     0.000 r      -         
ANB0_4                                                                        Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       A        In      0.000     0.000 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       Z        Out     1.183     1.183 f      -         
mult1_un38_sum_ac0_9_a0_6                                                     Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          A0       In      0.000     1.183 f      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          COUT     Out     1.224     2.406 r      -         
mult1_un45_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          CIN      In      0.000     2.406 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          COUT     Out     0.050     2.456 r      -         
mult1_un45_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          CIN      In      0.000     2.456 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          S1       Out     1.360     3.817 r      -         
mult1_temp_b_8_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          B0       In      0.000     3.817 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          COUT     Out     1.224     5.040 r      -         
mult1_un52_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          CIN      In      0.000     5.040 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          COUT     Out     0.050     5.090 r      -         
mult1_un52_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          CIN      In      0.000     5.090 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          S1       Out     1.360     6.450 r      -         
mult1_temp_b_9_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          B0       In      0.000     6.450 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          COUT     Out     1.224     7.674 r      -         
mult1_un59_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          CIN      In      0.000     7.674 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          COUT     Out     0.050     7.724 r      -         
mult1_un59_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          CIN      In      0.000     7.724 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          S1       Out     1.360     9.084 r      -         
mult1_temp_b_10_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          B0       In      0.000     9.084 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          COUT     Out     1.224     10.308 r     -         
mult1_un66_sum_cry_2_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          CIN      In      0.000     10.308 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          COUT     Out     0.050     10.358 r     -         
mult1_un66_sum_cry_4_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          CIN      In      0.000     10.358 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          S1       Out     1.360     11.718 r     -         
mult1_temp_b_11_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          B0       In      0.000     11.718 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          COUT     Out     1.224     12.941 r     -         
mult1_un73_sum_cry_2_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          CIN      In      0.000     12.941 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          COUT     Out     0.050     12.991 r     -         
mult1_un73_sum_cry_4_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          CIN      In      0.000     12.991 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          S1       Out     1.360     14.352 r     -         
mult1_temp_b_12_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          B0       In      0.000     14.352 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          COUT     Out     1.224     15.575 r     -         
mult1_un80_sum_cry_2_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          CIN      In      0.000     15.575 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          COUT     Out     0.050     15.625 r     -         
mult1_un80_sum_cry_4_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          CIN      In      0.000     15.625 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          S1       Out     1.360     16.985 r     -         
mult1_temp_b_13_10[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          B0       In      0.000     16.985 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          COUT     Out     1.224     18.209 r     -         
mult1_un87_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          CIN      In      0.000     18.209 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          COUT     Out     0.050     18.259 r     -         
mult1_un87_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          CIN      In      0.000     18.259 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          S1       Out     1.370     19.629 r     -         
mult1_temp_b_14_9[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          B1       In      0.000     19.629 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          COUT     Out     1.224     20.852 r     -         
mult1_un94_sum_cry_1_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          CIN      In      0.000     20.852 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          COUT     Out     0.050     20.902 r     -         
mult1_un94_sum_cry_3_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          CIN      In      0.000     20.902 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          COUT     Out     0.050     20.952 r     -         
mult1_un94_sum_cry_5_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          CIN      In      0.000     20.952 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          S0       Out     1.370     22.322 r     -         
mult1_temp_b_15_5[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          A1       In      0.000     22.322 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          COUT     Out     1.224     23.546 r     -         
mult1_un101_sum_cry_1_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          CIN      In      0.000     23.546 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          COUT     Out     0.050     23.596 r     -         
mult1_un101_sum_cry_3_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          CIN      In      0.000     23.596 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          COUT     Out     0.050     23.646 r     -         
mult1_un101_sum_cry_5_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          CIN      In      0.000     23.646 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          S0       Out     1.360     25.006 r     -         
mult1_temp_b_1_18[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          A1       In      0.000     25.006 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          COUT     Out     1.224     26.230 r     -         
mult1_un108_sum_cry_1_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          CIN      In      0.000     26.230 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          COUT     Out     0.050     26.280 r     -         
mult1_un108_sum_cry_3_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          CIN      In      0.000     26.280 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          COUT     Out     0.050     26.330 r     -         
mult1_un108_sum_cry_5_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          CIN      In      0.000     26.330 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          S0       Out     1.149     27.479 r     -         
un52_choixmire_i[15]                                                          Net            -        -       -         -            2         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          A1       In      0.000     27.479 r     -         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          COUT     Out     1.224     28.702 r     -         
un211_choixmire_cry_0                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          CIN      In      0.000     28.702 r     -         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          COUT     Out     0.050     28.752 r     -         
un211_choixmire_cry_2                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          CIN      In      0.000     28.752 r     -         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          COUT     Out     0.050     28.802 r     -         
un211_choixmire_cry_4                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          CIN      In      0.000     28.802 r     -         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          COUT     Out     0.050     28.852 r     -         
un211_choixmire_cry_6                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          CIN      In      0.000     28.852 r     -         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          COUT     Out     0.050     28.902 r     -         
un211_choixmire_cry_8                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          CIN      In      0.000     28.902 r     -         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          COUT     Out     0.050     28.952 r     -         
un211_choixmire_cry_10                                                        Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          CIN      In      0.000     28.952 r     -         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          S1       Out     1.403     30.356 r     -         
un211_choixmire                                                               Net            -        -       -         -            14        
umires.pGenMire\.un219_choixmire                                              ORCALUT4       D        In      0.000     30.356 r     -         
umires.pGenMire\.un219_choixmire                                              ORCALUT4       Z        Out     1.010     31.366 r     -         
un219_choixmire                                                               Net            -        -       -         -            2         
umires.DatB_RNO_10[0]                                                         ORCALUT4       B        In      0.000     31.366 r     -         
umires.DatB_RNO_10[0]                                                         ORCALUT4       Z        Out     0.923     32.289 f     -         
N_359                                                                         Net            -        -       -         -            1         
umires.DatB_RNO_5[0]                                                          ORCALUT4       B        In      0.000     32.289 f     -         
umires.DatB_RNO_5[0]                                                          ORCALUT4       Z        Out     0.923     33.213 f     -         
DatG_1_iv_fc_0_o2_3_0_1[0]                                                    Net            -        -       -         -            1         
umires.DatB_RNO_0[0]                                                          ORCALUT4       D        In      0.000     33.213 f     -         
umires.DatB_RNO_0[0]                                                          ORCALUT4       Z        Out     0.923     34.136 f     -         
N_140                                                                         Net            -        -       -         -            1         
umires.DatB_RNO[0]                                                            ORCALUT4       A        In      0.000     34.136 f     -         
umires.DatB_RNO[0]                                                            ORCALUT4       Z        Out     0.403     34.539 f     -         
DatB_10[0]                                                                    Net            -        -       -         -            1         
umires.DatB[0]                                                                FD1P3AX        D        In      0.000     34.539 f     -         
===============================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      34.539
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -29.585

    Number of logic level(s):                46
    Starting point:                          umires.un1_th[31:17] / P10
    Ending point:                            umires.DatB[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            TestVideoTop|PinTfpClkP_i_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival      No. of    
Name                                                                          Type           Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
umires.un1_th[31:17]                                                          MULT18X18C     P10      Out     0.000     0.000 r      -         
mult1_un38_sum_c1_3                                                           Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       D        In      0.000     0.000 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un38_sum_ac0_9_a0     ORCALUT4       Z        Out     1.183     1.183 f      -         
mult1_un38_sum_ac0_9_a0_6                                                     Net            -        -       -         -            6         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          A1       In      0.000     1.183 f      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_1_0      CCU2C          COUT     Out     1.224     2.406 r      -         
mult1_un45_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          CIN      In      0.000     2.406 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_3_0      CCU2C          COUT     Out     0.050     2.456 r      -         
mult1_un45_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          CIN      In      0.000     2.456 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un45_sum_cry_5_0      CCU2C          S1       Out     1.360     3.817 r      -         
mult1_temp_b_8_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          B0       In      0.000     3.817 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_1_0      CCU2C          COUT     Out     1.224     5.040 r      -         
mult1_un52_sum_cry_2_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          CIN      In      0.000     5.040 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_3_0      CCU2C          COUT     Out     0.050     5.090 r      -         
mult1_un52_sum_cry_4_11                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          CIN      In      0.000     5.090 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un52_sum_cry_5_0      CCU2C          S1       Out     1.360     6.450 r      -         
mult1_temp_b_9_11[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          B0       In      0.000     6.450 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_1_0      CCU2C          COUT     Out     1.224     7.674 r      -         
mult1_un59_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          CIN      In      0.000     7.674 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_3_0      CCU2C          COUT     Out     0.050     7.724 r      -         
mult1_un59_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          CIN      In      0.000     7.724 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un59_sum_cry_5_0      CCU2C          S1       Out     1.360     9.084 r      -         
mult1_temp_b_10_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          B0       In      0.000     9.084 r      -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_1_0      CCU2C          COUT     Out     1.224     10.308 r     -         
mult1_un66_sum_cry_2_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          CIN      In      0.000     10.308 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_3_0      CCU2C          COUT     Out     0.050     10.358 r     -         
mult1_un66_sum_cry_4_8                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          CIN      In      0.000     10.358 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un66_sum_cry_5_0      CCU2C          S1       Out     1.360     11.718 r     -         
mult1_temp_b_11_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          B0       In      0.000     11.718 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_1_0      CCU2C          COUT     Out     1.224     12.941 r     -         
mult1_un73_sum_cry_2_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          CIN      In      0.000     12.941 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_3_0      CCU2C          COUT     Out     0.050     12.991 r     -         
mult1_un73_sum_cry_4_7                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          CIN      In      0.000     12.991 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un73_sum_cry_5_0      CCU2C          S1       Out     1.360     14.352 r     -         
mult1_temp_b_12_11[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          B0       In      0.000     14.352 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_1_0      CCU2C          COUT     Out     1.224     15.575 r     -         
mult1_un80_sum_cry_2_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          CIN      In      0.000     15.575 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_3_0      CCU2C          COUT     Out     0.050     15.625 r     -         
mult1_un80_sum_cry_4_6                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          CIN      In      0.000     15.625 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un80_sum_cry_5_0      CCU2C          S1       Out     1.360     16.985 r     -         
mult1_temp_b_13_10[4]                                                         Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          B0       In      0.000     16.985 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_1_0      CCU2C          COUT     Out     1.224     18.209 r     -         
mult1_un87_sum_cry_2_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          CIN      In      0.000     18.209 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_3_0      CCU2C          COUT     Out     0.050     18.259 r     -         
mult1_un87_sum_cry_4_10                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          CIN      In      0.000     18.259 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un87_sum_cry_5_0      CCU2C          S1       Out     1.370     19.629 r     -         
mult1_temp_b_14_9[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          B1       In      0.000     19.629 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_1_0      CCU2C          COUT     Out     1.224     20.852 r     -         
mult1_un94_sum_cry_1_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          CIN      In      0.000     20.852 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_2_0      CCU2C          COUT     Out     0.050     20.902 r     -         
mult1_un94_sum_cry_3_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          CIN      In      0.000     20.902 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_cry_4_0      CCU2C          COUT     Out     0.050     20.952 r     -         
mult1_un94_sum_cry_5_2                                                        Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          CIN      In      0.000     20.952 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un94_sum_s_6_0        CCU2C          S0       Out     1.370     22.322 r     -         
mult1_temp_b_15_5[4]                                                          Net            -        -       -         -            9         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          A1       In      0.000     22.322 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_1_0     CCU2C          COUT     Out     1.224     23.546 r     -         
mult1_un101_sum_cry_1_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          CIN      In      0.000     23.546 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_2_0     CCU2C          COUT     Out     0.050     23.596 r     -         
mult1_un101_sum_cry_3_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          CIN      In      0.000     23.596 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_cry_4_0     CCU2C          COUT     Out     0.050     23.646 r     -         
mult1_un101_sum_cry_5_8                                                       Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          CIN      In      0.000     23.646 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un101_sum_s_6_0       CCU2C          S0       Out     1.360     25.006 r     -         
mult1_temp_b_1_18[4]                                                          Net            -        -       -         -            8         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          A1       In      0.000     25.006 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_1_0     CCU2C          COUT     Out     1.224     26.230 r     -         
mult1_un108_sum_cry_1_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          CIN      In      0.000     26.230 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_2_0     CCU2C          COUT     Out     0.050     26.280 r     -         
mult1_un108_sum_cry_3_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          CIN      In      0.000     26.280 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_cry_4_0     CCU2C          COUT     Out     0.050     26.330 r     -         
mult1_un108_sum_cry_5_11                                                      Net            -        -       -         -            1         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          CIN      In      0.000     26.330 r     -         
umires.pGenMire\.un52_choixmire.if_generate_plus\.mult1_un108_sum_s_6_0       CCU2C          S0       Out     1.149     27.479 r     -         
un52_choixmire_i[15]                                                          Net            -        -       -         -            2         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          A1       In      0.000     27.479 r     -         
umires.pGenMire\.un211_choixmire_cry_0_0                                      CCU2C          COUT     Out     1.224     28.702 r     -         
un211_choixmire_cry_0                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          CIN      In      0.000     28.702 r     -         
umires.pGenMire\.un211_choixmire_cry_1_0                                      CCU2C          COUT     Out     0.050     28.752 r     -         
un211_choixmire_cry_2                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          CIN      In      0.000     28.752 r     -         
umires.pGenMire\.un211_choixmire_cry_3_0                                      CCU2C          COUT     Out     0.050     28.802 r     -         
un211_choixmire_cry_4                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          CIN      In      0.000     28.802 r     -         
umires.pGenMire\.un211_choixmire_cry_5_0                                      CCU2C          COUT     Out     0.050     28.852 r     -         
un211_choixmire_cry_6                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          CIN      In      0.000     28.852 r     -         
umires.pGenMire\.un211_choixmire_cry_7_0                                      CCU2C          COUT     Out     0.050     28.902 r     -         
un211_choixmire_cry_8                                                         Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          CIN      In      0.000     28.902 r     -         
umires.pGenMire\.un211_choixmire_cry_9_0                                      CCU2C          COUT     Out     0.050     28.952 r     -         
un211_choixmire_cry_10                                                        Net            -        -       -         -            1         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          CIN      In      0.000     28.952 r     -         
umires.pGenMire\.un211_choixmire_cry_11_0                                     CCU2C          S1       Out     1.403     30.356 r     -         
un211_choixmire                                                               Net            -        -       -         -            14        
umires.pGenMire\.un219_choixmire                                              ORCALUT4       D        In      0.000     30.356 r     -         
umires.pGenMire\.un219_choixmire                                              ORCALUT4       Z        Out     1.010     31.366 r     -         
un219_choixmire                                                               Net            -        -       -         -            2         
umires.DatB_RNO_10[0]                                                         ORCALUT4       B        In      0.000     31.366 r     -         
umires.DatB_RNO_10[0]                                                         ORCALUT4       Z        Out     0.923     32.289 f     -         
N_359                                                                         Net            -        -       -         -            1         
umires.DatB_RNO_5[0]                                                          ORCALUT4       B        In      0.000     32.289 f     -         
umires.DatB_RNO_5[0]                                                          ORCALUT4       Z        Out     0.923     33.213 f     -         
DatG_1_iv_fc_0_o2_3_0_1[0]                                                    Net            -        -       -         -            1         
umires.DatB_RNO_0[0]                                                          ORCALUT4       D        In      0.000     33.213 f     -         
umires.DatB_RNO_0[0]                                                          ORCALUT4       Z        Out     0.923     34.136 f     -         
N_140                                                                         Net            -        -       -         -            1         
umires.DatB_RNO[0]                                                            ORCALUT4       A        In      0.000     34.136 f     -         
umires.DatB_RNO[0]                                                            ORCALUT4       Z        Out     0.403     34.539 f     -         
DatB_10[0]                                                                    Net            -        -       -         -            1         
umires.DatB[0]                                                                FD1P3AX        D        In      0.000     34.539 f     -         
===============================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:19s; Memory used current: 600MB peak: 600MB)


Finished timing report (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:19s; Memory used current: 600MB peak: 600MB)

---------------------------------------
<a name=resourceUsage29></a>Resource Usage Report</a>
Part: lfe3_70e-8

Register bits: 768 of 62640 (1%)
PIC Latch:       0
I/O cells:       36

DSP primitives:       8 of 192 (4%)

Details:
BB:             1
CCU2C:          1192
DPR16X4C:       36
FD1P3AX:        114
FD1P3IX:        156
FD1P3JX:        2
FD1S3AX:        174
FD1S3AY:        1
FD1S3DX:        33
FD1S3IX:        258
FD1S3JX:        22
GSR:            1
IB:             2
IFS1P3DX:       2
INV:            13
L6MUX21:        15
MULT18X18C:     8
OB:             33
OFS1P3DX:       4
OFS1P3JX:       2
ORCALUT4:       2059
PFUMX:          178
PUR:            1
VHI:            17
VLO:            19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:19s; Memory used current: 600MB peak: 600MB)

Process took 0h:01m:25s realtime, 0h:01m:19s cputime
# Sun Apr 11 19:01:17 2021

###########################################################]

</pre></samp></body></html>
