Info (10281): Verilog HDL Declaration information at spi_byte.v(21): object "clk50Mhz" differs only in case from object "clk50MHz" in the same scope
