LAST_LIBRARY_SELECTED=MyLibrary1_lib
SCHEM_FILE_OPEN_HISTORY_1=MyLibrary1_lib:Block_for_harm_calc:schematic
SCHEM_FILE_OPEN_HISTORY_2=MyLibrary1_lib:HB1TonePAE_Pswp:schematic
SCHEM_FILE_OPEN_HISTORY_3=MyLibrary1_lib:Stable_amp:schematic
SCHEM_FILE_OPEN_HISTORY_4=MyLibrary1_lib:Bandpass_2.4:schematic
SCHEM_FILE_OPEN_HISTORY_5=MyLibrary1_lib:Amp_2GHz:schematic
LAYOUT_FILE_OPEN_HISTORY_1=MyLibrary1_lib:DC-block:layout
LAYOUT_FILE_OPEN_HISTORY_2=Johanson_lib:JTInd0603all:layout
SYMBOL_FILE_OPEN_HISTORY_1=MyLibrary1_lib:Stabilization:symbol
SYMBOL_FILE_OPEN_HISTORY_2=MyLibrary1_lib:Transistor:symbol
SYMBOL_FILE_OPEN_HISTORY_3=MyLibrary1_lib:DC-block_gate:symbol
SUBSTRATE_FILE_OPEN_HISTORY_1=MyLibrary1_lib:substrate1
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=C:\Users\Lars-Arne\Documents\TTT4212\MyWorkspace1_wrk\Lib\CGH40_r6_converted\circuit\symbols;C:\Users\Lars-Arne\Documents\TTT4212\MyWorkspace1_wrk\Lib\CGH40_r6_converted\circuit\symbols
DESIGN_KIT_DATA_FILES=C:\Users\Lars-Arne\Documents\TTT4212\MyWorkspace1_wrk\Lib\CGH40_r6_converted\circuit\data;C:\Users\Lars-Arne\Documents\TTT4212\MyWorkspace1_wrk\Lib\CGH40_r6_converted\circuit\models
SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH};{%DESIGN_KIT_VIA_CONFIG_PATH}:{%DESIGN_KIT_VIA_CONFIG_PATH};.:{%PROJECT_SEARCH_PATH}:{$HOME}\hpeesof\de\defaults:{$HPEESOF_DIR}\de\defaults:{%USER_VIA_CONFIG_PATH}
SYMBOL_FILE_OPEN_HISTORY_4=MyLibrary1_lib:DC-block_drain:symbol
