
pwm_spi_FAT32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecec  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cf0  0800ee00  0800ee00  0001ee00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800faf0  0800faf0  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800faf0  0800faf0  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800faf0  0800faf0  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800faf0  0800faf0  0001faf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800faf4  0800faf4  0001faf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800faf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003bcc  20000200  0800fcf8  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003dcc  0800fcf8  00023dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   000b4f3c  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e5f  00000000  00000000  000d5165  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 0000e188  00000000  00000000  000d9fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 0000df10  00000000  00000000  000e8150  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020f49  00000000  00000000  000f6060  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00040ee8  00000000  00000000  00116fa9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3734  00000000  00000000  00157e91  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0022b5c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00042fb8  00000000  00000000  0022b640  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ede4 	.word	0x0800ede4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	0800ede4 	.word	0x0800ede4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d54:	4b20      	ldr	r3, [pc, #128]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d56:	4a21      	ldr	r2, [pc, #132]	; (8000ddc <MX_ADC1_Init+0x98>)
 8000d58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d5a:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d62:	4b1d      	ldr	r3, [pc, #116]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d68:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d70:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d76:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000d7c:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d7e:	2202      	movs	r2, #2
 8000d80:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d82:	4815      	ldr	r0, [pc, #84]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000d84:	f001 f804 	bl	8001d90 <HAL_ADC_Init>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000d8e:	f000 f9aa 	bl	80010e6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d96:	2301      	movs	r3, #1
 8000d98:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	4619      	mov	r1, r3
 8000da2:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000da4:	f001 f9c6 	bl	8002134 <HAL_ADC_ConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000dae:	f000 f99a 	bl	80010e6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000db6:	2302      	movs	r3, #2
 8000db8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4806      	ldr	r0, [pc, #24]	; (8000dd8 <MX_ADC1_Init+0x94>)
 8000dc0:	f001 f9b8 	bl	8002134 <HAL_ADC_ConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000dca:	f000 f98c 	bl	80010e6 <Error_Handler>
  }

}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	2000073c 	.word	0x2000073c
 8000ddc:	40012400 	.word	0x40012400

08000de0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a29      	ldr	r2, [pc, #164]	; (8000ea0 <HAL_ADC_MspInit+0xc0>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d14a      	bne.n	8000e96 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e00:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	4a27      	ldr	r2, [pc, #156]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0a:	6193      	str	r3, [r2, #24]
 8000e0c:	4b25      	ldr	r3, [pc, #148]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a21      	ldr	r2, [pc, #132]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e1e:	f043 0304 	orr.w	r3, r3, #4
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b1f      	ldr	r3, [pc, #124]	; (8000ea4 <HAL_ADC_MspInit+0xc4>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f003 0304 	and.w	r3, r3, #4
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e30:	2303      	movs	r3, #3
 8000e32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e34:	2303      	movs	r3, #3
 8000e36:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	481a      	ldr	r0, [pc, #104]	; (8000ea8 <HAL_ADC_MspInit+0xc8>)
 8000e40:	f001 ff72 	bl	8002d28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e44:	4b19      	ldr	r3, [pc, #100]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e46:	4a1a      	ldr	r2, [pc, #104]	; (8000eb0 <HAL_ADC_MspInit+0xd0>)
 8000e48:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e50:	4b16      	ldr	r3, [pc, #88]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e58:	2280      	movs	r2, #128	; 0x80
 8000e5a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e5c:	4b13      	ldr	r3, [pc, #76]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e62:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e64:	4b11      	ldr	r3, [pc, #68]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e6a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e6e:	2220      	movs	r2, #32
 8000e70:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e78:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e7a:	480c      	ldr	r0, [pc, #48]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e7c:	f001 fcf0 	bl	8002860 <HAL_DMA_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000e86:	f000 f92e 	bl	80010e6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a07      	ldr	r2, [pc, #28]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e8e:	621a      	str	r2, [r3, #32]
 8000e90:	4a06      	ldr	r2, [pc, #24]	; (8000eac <HAL_ADC_MspInit+0xcc>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e96:	bf00      	nop
 8000e98:	3720      	adds	r7, #32
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40012400 	.word	0x40012400
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	2000076c 	.word	0x2000076c
 8000eb0:	40020008 	.word	0x40020008

08000eb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_DMA_Init+0x28>)
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	4a07      	ldr	r2, [pc, #28]	; (8000edc <MX_DMA_Init+0x28>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6153      	str	r3, [r2, #20]
 8000ec6:	4b05      	ldr	r3, [pc, #20]	; (8000edc <MX_DMA_Init+0x28>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);

}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	40021000 	.word	0x40021000

08000ee0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee6:	f107 0310 	add.w	r3, r7, #16
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef4:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	4a26      	ldr	r2, [pc, #152]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000efa:	f043 0320 	orr.w	r3, r3, #32
 8000efe:	6193      	str	r3, [r2, #24]
 8000f00:	4b24      	ldr	r3, [pc, #144]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	f003 0320 	and.w	r3, r3, #32
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0c:	4b21      	ldr	r3, [pc, #132]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	4a20      	ldr	r2, [pc, #128]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f12:	f043 0304 	orr.w	r3, r3, #4
 8000f16:	6193      	str	r3, [r2, #24]
 8000f18:	4b1e      	ldr	r3, [pc, #120]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	f003 0304 	and.w	r3, r3, #4
 8000f20:	60bb      	str	r3, [r7, #8]
 8000f22:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a1a      	ldr	r2, [pc, #104]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f2a:	f043 0308 	orr.w	r3, r3, #8
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b18      	ldr	r3, [pc, #96]	; (8000f94 <MX_GPIO_Init+0xb4>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0308 	and.w	r3, r3, #8
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|electric_relay_pin_Pin, GPIO_PIN_RESET);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000f42:	4815      	ldr	r0, [pc, #84]	; (8000f98 <MX_GPIO_Init+0xb8>)
 8000f44:	f002 f84a 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	4813      	ldr	r0, [pc, #76]	; (8000f9c <MX_GPIO_Init+0xbc>)
 8000f4e:	f002 f845 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|electric_relay_pin_Pin;
 8000f52:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000f56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	4619      	mov	r1, r3
 8000f6a:	480b      	ldr	r0, [pc, #44]	; (8000f98 <MX_GPIO_Init+0xb8>)
 8000f6c:	f001 fedc 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f70:	2320      	movs	r3, #32
 8000f72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4619      	mov	r1, r3
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_GPIO_Init+0xbc>)
 8000f88:	f001 fece 	bl	8002d28 <HAL_GPIO_Init>

}
 8000f8c:	bf00      	nop
 8000f8e:	3720      	adds	r7, #32
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40021000 	.word	0x40021000
 8000f98:	40010800 	.word	0x40010800
 8000f9c:	40010c00 	.word	0x40010c00

08000fa0 <measureStartHandler>:
/* USER CODE BEGIN 0 */
extern fifo_t uart_rx_fifo, uart_tx_fifo;
extern uint8_t uart_tx_buf[UART_TX_BUFFER_SIZE],
		uart_rx_buf[UART_RX_BUFFER_SIZE];

void measureStartHandler() {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	Measure_Start();
 8000fa4:	f009 f818 	bl	8009fd8 <Measure_Start>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <measureStopHandler>:

void measureStopHandler() {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	Measure_Stop();
 8000fb0:	f009 f862 	bl	800a078 <Measure_Stop>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbc:	f000 feb6 	bl	8001d2c <HAL_Init>
//	registerMeasureStartHandler(measureStartHandler);
//	registerMeasureStopHandler(measureStopHandler);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc0:	f000 f836 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc4:	f7ff ff8c 	bl	8000ee0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc8:	f7ff ff74 	bl	8000eb4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000fcc:	f000 fc82 	bl	80018d4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000fd0:	f000 facc 	bl	800156c <MX_TIM1_Init>
  MX_FATFS_Init();
 8000fd4:	f004 fcba 	bl	800594c <MX_FATFS_Init>
  MX_SPI1_Init();
 8000fd8:	f000 f88c 	bl	80010f4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000fdc:	f000 fca4 	bl	8001928 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fe0:	f000 fb90 	bl	8001704 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000fe4:	f000 fcca 	bl	800197c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000fe8:	f000 fb40 	bl	800166c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000fec:	f7ff feaa 	bl	8000d44 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


	//60
	// 200HZ
	Measure_Device_Init();
 8000ff0:	f008 ffe4 	bl	8009fbc <Measure_Device_Init>
	Measure_Start();
 8000ff4:	f008 fff0 	bl	8009fd8 <Measure_Start>

	fifo_init(&uart_tx_fifo, uart_tx_buf, UART_TX_BUFFER_SIZE);
 8000ff8:	22ff      	movs	r2, #255	; 0xff
 8000ffa:	4909      	ldr	r1, [pc, #36]	; (8001020 <main+0x68>)
 8000ffc:	4809      	ldr	r0, [pc, #36]	; (8001024 <main+0x6c>)
 8000ffe:	f00a ffab 	bl	800bf58 <fifo_init>
	fifo_init(&uart_rx_fifo, uart_rx_buf, UART_RX_BUFFER_SIZE);
 8001002:	22ff      	movs	r2, #255	; 0xff
 8001004:	4908      	ldr	r1, [pc, #32]	; (8001028 <main+0x70>)
 8001006:	4809      	ldr	r0, [pc, #36]	; (800102c <main+0x74>)
 8001008:	f00a ffa6 	bl	800bf58 <fifo_init>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		Measure_Update();
 800100c:	f009 f9fa 	bl	800a404 <Measure_Update>

		mavlink_send_message(0, MSG_LOCATION, 0);
 8001010:	2200      	movs	r2, #0
 8001012:	2102      	movs	r1, #2
 8001014:	2000      	movs	r0, #0
 8001016:	f00a f8b7 	bl	800b188 <mavlink_send_message>
		//mavlink_send_message(0, MSG_ATTITUDE, 0);

		update();
 800101a:	f00a f93f 	bl	800b29c <update>
		Measure_Update();
 800101e:	e7f5      	b.n	800100c <main+0x54>
 8001020:	20003bb0 	.word	0x20003bb0
 8001024:	20003cbc 	.word	0x20003cbc
 8001028:	20003cc8 	.word	0x20003cc8
 800102c:	20003cb0 	.word	0x20003cb0

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b094      	sub	sp, #80	; 0x50
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800103a:	2228      	movs	r2, #40	; 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f00b fb4b 	bl	800c6da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001060:	2301      	movs	r3, #1
 8001062:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001064:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106e:	2301      	movs	r3, #1
 8001070:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001072:	2302      	movs	r3, #2
 8001074:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001076:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800107c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001080:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001086:	4618      	mov	r0, r3
 8001088:	f001 ffda 	bl	8003040 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001092:	f000 f828 	bl	80010e6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001096:	230f      	movs	r3, #15
 8001098:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010a6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	2102      	movs	r1, #2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fa44 	bl	8003540 <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80010be:	f000 f812 	bl	80010e6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010c2:	2302      	movs	r3, #2
 80010c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80010c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010ca:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	4618      	mov	r0, r3
 80010d0:	f002 fc02 	bl	80038d8 <HAL_RCCEx_PeriphCLKConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <SystemClock_Config+0xae>
  {
    Error_Handler();
 80010da:	f000 f804 	bl	80010e6 <Error_Handler>
  }
}
 80010de:	bf00      	nop
 80010e0:	3750      	adds	r7, #80	; 0x50
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80010ea:	bf00      	nop
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
	...

080010f4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80010f8:	4b17      	ldr	r3, [pc, #92]	; (8001158 <MX_SPI1_Init+0x64>)
 80010fa:	4a18      	ldr	r2, [pc, #96]	; (800115c <MX_SPI1_Init+0x68>)
 80010fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_SPI1_Init+0x64>)
 8001100:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001104:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001106:	4b14      	ldr	r3, [pc, #80]	; (8001158 <MX_SPI1_Init+0x64>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <MX_SPI1_Init+0x64>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <MX_SPI1_Init+0x64>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001118:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <MX_SPI1_Init+0x64>)
 800111a:	2200      	movs	r2, #0
 800111c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_SPI1_Init+0x64>)
 8001120:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001124:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001126:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <MX_SPI1_Init+0x64>)
 8001128:	2238      	movs	r2, #56	; 0x38
 800112a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800112c:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <MX_SPI1_Init+0x64>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001132:	4b09      	ldr	r3, [pc, #36]	; (8001158 <MX_SPI1_Init+0x64>)
 8001134:	2200      	movs	r2, #0
 8001136:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001138:	4b07      	ldr	r3, [pc, #28]	; (8001158 <MX_SPI1_Init+0x64>)
 800113a:	2200      	movs	r2, #0
 800113c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <MX_SPI1_Init+0x64>)
 8001140:	220a      	movs	r2, #10
 8001142:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001144:	4804      	ldr	r0, [pc, #16]	; (8001158 <MX_SPI1_Init+0x64>)
 8001146:	f002 fd39 	bl	8003bbc <HAL_SPI_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001150:	f7ff ffc9 	bl	80010e6 <Error_Handler>
  }

}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200007b0 	.word	0x200007b0
 800115c:	40013000 	.word	0x40013000

08001160 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 0310 	add.w	r3, r7, #16
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <HAL_SPI_MspInit+0x88>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d12f      	bne.n	80011e0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001180:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a19      	ldr	r2, [pc, #100]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 8001186:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b17      	ldr	r3, [pc, #92]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a13      	ldr	r2, [pc, #76]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 800119e:	f043 0304 	orr.w	r3, r3, #4
 80011a2:	6193      	str	r3, [r2, #24]
 80011a4:	4b11      	ldr	r3, [pc, #68]	; (80011ec <HAL_SPI_MspInit+0x8c>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80011b0:	23a0      	movs	r3, #160	; 0xa0
 80011b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	4619      	mov	r1, r3
 80011c2:	480b      	ldr	r0, [pc, #44]	; (80011f0 <HAL_SPI_MspInit+0x90>)
 80011c4:	f001 fdb0 	bl	8002d28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011c8:	2340      	movs	r3, #64	; 0x40
 80011ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	4619      	mov	r1, r3
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <HAL_SPI_MspInit+0x90>)
 80011dc:	f001 fda4 	bl	8002d28 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80011e0:	bf00      	nop
 80011e2:	3720      	adds	r7, #32
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40013000 	.word	0x40013000
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40010800 	.word	0x40010800

080011f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <HAL_MspInit+0x5c>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	4a14      	ldr	r2, [pc, #80]	; (8001250 <HAL_MspInit+0x5c>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6193      	str	r3, [r2, #24]
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <HAL_MspInit+0x5c>)
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <HAL_MspInit+0x5c>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	4a0e      	ldr	r2, [pc, #56]	; (8001250 <HAL_MspInit+0x5c>)
 8001218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121c:	61d3      	str	r3, [r2, #28]
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <HAL_MspInit+0x5c>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <HAL_MspInit+0x60>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	4a04      	ldr	r2, [pc, #16]	; (8001254 <HAL_MspInit+0x60>)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	40021000 	.word	0x40021000
 8001254:	40010000 	.word	0x40010000

08001258 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart3 , (uint8_t *)&ch, 1, 0xFFFF);
 8001260:	1d39      	adds	r1, r7, #4
 8001262:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001266:	2201      	movs	r2, #1
 8001268:	4803      	ldr	r0, [pc, #12]	; (8001278 <__io_putchar+0x20>)
 800126a:	f003 ff87 	bl	800517c <HAL_UART_Transmit>
return ch;
 800126e:	687b      	ldr	r3, [r7, #4]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000928 	.word	0x20000928

0800127c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	; 0x30
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800128c:	2200      	movs	r2, #0
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	201e      	movs	r0, #30
 8001292:	f001 faac 	bl	80027ee <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001296:	201e      	movs	r0, #30
 8001298:	f001 fac5 	bl	8002826 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <HAL_InitTick+0xa0>)
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	4a1e      	ldr	r2, [pc, #120]	; (800131c <HAL_InitTick+0xa0>)
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	61d3      	str	r3, [r2, #28]
 80012a8:	4b1c      	ldr	r3, [pc, #112]	; (800131c <HAL_InitTick+0xa0>)
 80012aa:	69db      	ldr	r3, [r3, #28]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012b4:	f107 0210 	add.w	r2, r7, #16
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	4611      	mov	r1, r2
 80012be:	4618      	mov	r0, r3
 80012c0:	f002 fabc 	bl	800383c <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80012c4:	f002 fa92 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 80012c8:	4603      	mov	r3, r0
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012d0:	4a13      	ldr	r2, [pc, #76]	; (8001320 <HAL_InitTick+0xa4>)
 80012d2:	fba2 2303 	umull	r2, r3, r2, r3
 80012d6:	0c9b      	lsrs	r3, r3, #18
 80012d8:	3b01      	subs	r3, #1
 80012da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <HAL_InitTick+0xa8>)
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <HAL_InitTick+0xac>)
 80012e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_InitTick+0xa8>)
 80012e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012e8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80012ea:	4a0e      	ldr	r2, [pc, #56]	; (8001324 <HAL_InitTick+0xa8>)
 80012ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ee:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <HAL_InitTick+0xa8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_InitTick+0xa8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80012fc:	4809      	ldr	r0, [pc, #36]	; (8001324 <HAL_InitTick+0xa8>)
 80012fe:	f002 fec3 	bl	8004088 <HAL_TIM_Base_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d104      	bne.n	8001312 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001308:	4806      	ldr	r0, [pc, #24]	; (8001324 <HAL_InitTick+0xa8>)
 800130a:	f002 ff0d 	bl	8004128 <HAL_TIM_Base_Start_IT>
 800130e:	4603      	mov	r3, r0
 8001310:	e000      	b.n	8001314 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
}
 8001314:	4618      	mov	r0, r3
 8001316:	3730      	adds	r7, #48	; 0x30
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40021000 	.word	0x40021000
 8001320:	431bde83 	.word	0x431bde83
 8001324:	20000808 	.word	0x20000808
 8001328:	40000800 	.word	0x40000800

0800132c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133c:	e7fe      	b.n	800133c <HardFault_Handler+0x4>

0800133e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001342:	e7fe      	b.n	8001342 <MemManage_Handler+0x4>

08001344 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001348:	e7fe      	b.n	8001348 <BusFault_Handler+0x4>

0800134a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800134e:	e7fe      	b.n	800134e <UsageFault_Handler+0x4>

08001350 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001384:	4802      	ldr	r0, [pc, #8]	; (8001390 <DMA1_Channel1_IRQHandler+0x10>)
 8001386:	f001 fb9b 	bl	8002ac0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	2000076c 	.word	0x2000076c

08001394 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001398:	4802      	ldr	r0, [pc, #8]	; (80013a4 <TIM1_UP_IRQHandler+0x10>)
 800139a:	f003 f89b 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000898 	.word	0x20000898

080013a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013ac:	4802      	ldr	r0, [pc, #8]	; (80013b8 <TIM2_IRQHandler+0x10>)
 80013ae:	f003 f891 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200008e0 	.word	0x200008e0

080013bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <TIM3_IRQHandler+0x10>)
 80013c2:	f003 f887 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000850 	.word	0x20000850

080013d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <TIM4_IRQHandler+0x10>)
 80013d6:	f003 f87d 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000808 	.word	0x20000808

080013e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <USART1_IRQHandler+0x10>)
 80013ea:	f003 ffad 	bl	8005348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000968 	.word	0x20000968

080013f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <USART2_IRQHandler+0x10>)
 80013fe:	f003 ffa3 	bl	8005348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200009a8 	.word	0x200009a8

0800140c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
//
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <USART3_IRQHandler+0x10>)
 8001412:	f003 ff99 	bl	8005348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
//
  /* USER CODE END USART3_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000928 	.word	0x20000928

08001420 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	e00a      	b.n	8001448 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001432:	f3af 8000 	nop.w
 8001436:	4601      	mov	r1, r0
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	60ba      	str	r2, [r7, #8]
 800143e:	b2ca      	uxtb	r2, r1
 8001440:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	dbf0      	blt.n	8001432 <_read+0x12>
	}

return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b086      	sub	sp, #24
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e009      	b.n	8001480 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	60ba      	str	r2, [r7, #8]
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff feef 	bl	8001258 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	3301      	adds	r3, #1
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	429a      	cmp	r2, r3
 8001486:	dbf1      	blt.n	800146c <_write+0x12>
	}
	return len;
 8001488:	687b      	ldr	r3, [r7, #4]
}
 800148a:	4618      	mov	r0, r3
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <_close>:

int _close(int file)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
	return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014b8:	605a      	str	r2, [r3, #4]
	return 0;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <_isatty>:

int _isatty(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
	return 1;
 80014ce:	2301      	movs	r3, #1
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014da:	b480      	push	{r7}
 80014dc:	b085      	sub	sp, #20
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
	return 0;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
	...

080014f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014fc:	4a14      	ldr	r2, [pc, #80]	; (8001550 <_sbrk+0x5c>)
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <_sbrk+0x60>)
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001508:	4b13      	ldr	r3, [pc, #76]	; (8001558 <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d102      	bne.n	8001516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001510:	4b11      	ldr	r3, [pc, #68]	; (8001558 <_sbrk+0x64>)
 8001512:	4a12      	ldr	r2, [pc, #72]	; (800155c <_sbrk+0x68>)
 8001514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001516:	4b10      	ldr	r3, [pc, #64]	; (8001558 <_sbrk+0x64>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	429a      	cmp	r2, r3
 8001522:	d207      	bcs.n	8001534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001524:	f00b f8a4 	bl	800c670 <__errno>
 8001528:	4602      	mov	r2, r0
 800152a:	230c      	movs	r3, #12
 800152c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	e009      	b.n	8001548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <_sbrk+0x64>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153a:	4b07      	ldr	r3, [pc, #28]	; (8001558 <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <_sbrk+0x64>)
 8001544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20005001 	.word	0x20005001
 8001554:	00000400 	.word	0x00000400
 8001558:	2000021c 	.word	0x2000021c
 800155c:	20003dd0 	.word	0x20003dd0

08001560 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b092      	sub	sp, #72	; 0x48
 8001570:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001572:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800157c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
 800158c:	615a      	str	r2, [r3, #20]
 800158e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2220      	movs	r2, #32
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f00b f89f 	bl	800c6da <memset>

  htim1.Instance = TIM1;
 800159c:	4b31      	ldr	r3, [pc, #196]	; (8001664 <MX_TIM1_Init+0xf8>)
 800159e:	4a32      	ldr	r2, [pc, #200]	; (8001668 <MX_TIM1_Init+0xfc>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80015a2:	4b30      	ldr	r3, [pc, #192]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015a4:	2247      	movs	r2, #71	; 0x47
 80015a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	4b2e      	ldr	r3, [pc, #184]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80015ae:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015b0:	2264      	movs	r2, #100	; 0x64
 80015b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b4:	4b2b      	ldr	r3, [pc, #172]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ba:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c0:	4b28      	ldr	r3, [pc, #160]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015c6:	4827      	ldr	r0, [pc, #156]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015c8:	f002 fe2e 	bl	8004228 <HAL_TIM_PWM_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80015d2:	f7ff fd88 	bl	80010e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015da:	2300      	movs	r3, #0
 80015dc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015e2:	4619      	mov	r1, r3
 80015e4:	481f      	ldr	r0, [pc, #124]	; (8001664 <MX_TIM1_Init+0xf8>)
 80015e6:	f003 fcbb 	bl	8004f60 <HAL_TIMEx_MasterConfigSynchronization>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80015f0:	f7ff fd79 	bl	80010e6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f4:	2360      	movs	r3, #96	; 0x60
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 80015f8:	2332      	movs	r3, #50	; 0x32
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001604:	2300      	movs	r3, #0
 8001606:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001608:	2300      	movs	r3, #0
 800160a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800160c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001610:	220c      	movs	r2, #12
 8001612:	4619      	mov	r1, r3
 8001614:	4813      	ldr	r0, [pc, #76]	; (8001664 <MX_TIM1_Init+0xf8>)
 8001616:	f003 f865 	bl	80046e4 <HAL_TIM_PWM_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8001620:	f7ff fd61 	bl	80010e6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800163c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	4619      	mov	r1, r3
 8001646:	4807      	ldr	r0, [pc, #28]	; (8001664 <MX_TIM1_Init+0xf8>)
 8001648:	f003 fce8 	bl	800501c <HAL_TIMEx_ConfigBreakDeadTime>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 8001652:	f7ff fd48 	bl	80010e6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8001656:	4803      	ldr	r0, [pc, #12]	; (8001664 <MX_TIM1_Init+0xf8>)
 8001658:	f000 f908 	bl	800186c <HAL_TIM_MspPostInit>

}
 800165c:	bf00      	nop
 800165e:	3748      	adds	r7, #72	; 0x48
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000898 	.word	0x20000898
 8001668:	40012c00 	.word	0x40012c00

0800166c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001672:	f107 0308 	add.w	r3, r7, #8
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001680:	463b      	mov	r3, r7
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001688:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <MX_TIM2_Init+0x94>)
 800168a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800168e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001690:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <MX_TIM2_Init+0x94>)
 8001692:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001696:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <MX_TIM2_Init+0x94>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <MX_TIM2_Init+0x94>)
 80016a0:	2263      	movs	r2, #99	; 0x63
 80016a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <MX_TIM2_Init+0x94>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <MX_TIM2_Init+0x94>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016b0:	4813      	ldr	r0, [pc, #76]	; (8001700 <MX_TIM2_Init+0x94>)
 80016b2:	f002 fce9 	bl	8004088 <HAL_TIM_Base_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016bc:	f7ff fd13 	bl	80010e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	4619      	mov	r1, r3
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <MX_TIM2_Init+0x94>)
 80016ce:	f003 f8c7 	bl	8004860 <HAL_TIM_ConfigClockSource>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80016d8:	f7ff fd05 	bl	80010e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016dc:	2300      	movs	r3, #0
 80016de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016e4:	463b      	mov	r3, r7
 80016e6:	4619      	mov	r1, r3
 80016e8:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_TIM2_Init+0x94>)
 80016ea:	f003 fc39 	bl	8004f60 <HAL_TIMEx_MasterConfigSynchronization>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016f4:	f7ff fcf7 	bl	80010e6 <Error_Handler>
  }

}
 80016f8:	bf00      	nop
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	200008e0 	.word	0x200008e0

08001704 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170a:	f107 0308 	add.w	r3, r7, #8
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001718:	463b      	mov	r3, r7
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001720:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <MX_TIM3_Init+0x94>)
 8001722:	4a1e      	ldr	r2, [pc, #120]	; (800179c <MX_TIM3_Init+0x98>)
 8001724:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001726:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <MX_TIM3_Init+0x94>)
 8001728:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800172c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_TIM3_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001734:	4b18      	ldr	r3, [pc, #96]	; (8001798 <MX_TIM3_Init+0x94>)
 8001736:	f242 720f 	movw	r2, #9999	; 0x270f
 800173a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <MX_TIM3_Init+0x94>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <MX_TIM3_Init+0x94>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001748:	4813      	ldr	r0, [pc, #76]	; (8001798 <MX_TIM3_Init+0x94>)
 800174a:	f002 fc9d 	bl	8004088 <HAL_TIM_Base_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001754:	f7ff fcc7 	bl	80010e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	4619      	mov	r1, r3
 8001764:	480c      	ldr	r0, [pc, #48]	; (8001798 <MX_TIM3_Init+0x94>)
 8001766:	f003 f87b 	bl	8004860 <HAL_TIM_ConfigClockSource>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001770:	f7ff fcb9 	bl	80010e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800177c:	463b      	mov	r3, r7
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_TIM3_Init+0x94>)
 8001782:	f003 fbed 	bl	8004f60 <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800178c:	f7ff fcab 	bl	80010e6 <Error_Handler>
  }

}
 8001790:	bf00      	nop
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000850 	.word	0x20000850
 800179c:	40000400 	.word	0x40000400

080017a0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0d      	ldr	r2, [pc, #52]	; (80017e4 <HAL_TIM_PWM_MspInit+0x44>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d113      	bne.n	80017da <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <HAL_TIM_PWM_MspInit+0x48>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	4a0c      	ldr	r2, [pc, #48]	; (80017e8 <HAL_TIM_PWM_MspInit+0x48>)
 80017b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017bc:	6193      	str	r3, [r2, #24]
 80017be:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <HAL_TIM_PWM_MspInit+0x48>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2019      	movs	r0, #25
 80017d0:	f001 f80d 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80017d4:	2019      	movs	r0, #25
 80017d6:	f001 f826 	bl	8002826 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80017da:	bf00      	nop
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012c00 	.word	0x40012c00
 80017e8:	40021000 	.word	0x40021000

080017ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017fc:	d114      	bne.n	8001828 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017fe:	4b19      	ldr	r3, [pc, #100]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	4a18      	ldr	r2, [pc, #96]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	61d3      	str	r3, [r2, #28]
 800180a:	4b16      	ldr	r3, [pc, #88]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 800180c:	69db      	ldr	r3, [r3, #28]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	201c      	movs	r0, #28
 800181c:	f000 ffe7 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001820:	201c      	movs	r0, #28
 8001822:	f001 f800 	bl	8002826 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001826:	e018      	b.n	800185a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <HAL_TIM_Base_MspInit+0x7c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d113      	bne.n	800185a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	4a0b      	ldr	r2, [pc, #44]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	61d3      	str	r3, [r2, #28]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_TIM_Base_MspInit+0x78>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	201d      	movs	r0, #29
 8001850:	f000 ffcd 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001854:	201d      	movs	r0, #29
 8001856:	f000 ffe6 	bl	8002826 <HAL_NVIC_EnableIRQ>
}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40021000 	.word	0x40021000
 8001868:	40000400 	.word	0x40000400

0800186c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a10      	ldr	r2, [pc, #64]	; (80018c8 <HAL_TIM_MspPostInit+0x5c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d118      	bne.n	80018be <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <HAL_TIM_MspPostInit+0x60>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a0e      	ldr	r2, [pc, #56]	; (80018cc <HAL_TIM_MspPostInit+0x60>)
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <HAL_TIM_MspPostInit+0x60>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2302      	movs	r3, #2
 80018b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4619      	mov	r1, r3
 80018b8:	4805      	ldr	r0, [pc, #20]	; (80018d0 <HAL_TIM_MspPostInit+0x64>)
 80018ba:	f001 fa35 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80018be:	bf00      	nop
 80018c0:	3720      	adds	r7, #32
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40012c00 	.word	0x40012c00
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40010800 	.word	0x40010800

080018d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <MX_USART1_UART_Init+0x50>)
 80018dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018e0:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80018e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018f2:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018fa:	220c      	movs	r2, #12
 80018fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 800190c:	f003 fbe9 	bl	80050e2 <HAL_UART_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001916:	f7ff fbe6 	bl	80010e6 <Error_Handler>
  }

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000968 	.word	0x20000968
 8001924:	40013800 	.word	0x40013800

08001928 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 800192e:	4a12      	ldr	r2, [pc, #72]	; (8001978 <MX_USART2_UART_Init+0x50>)
 8001930:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 8001934:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001938:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800194c:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 800194e:	220c      	movs	r2, #12
 8001950:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001952:	4b08      	ldr	r3, [pc, #32]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001958:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800195e:	4805      	ldr	r0, [pc, #20]	; (8001974 <MX_USART2_UART_Init+0x4c>)
 8001960:	f003 fbbf 	bl	80050e2 <HAL_UART_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800196a:	f7ff fbbc 	bl	80010e6 <Error_Handler>
  }

}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200009a8 	.word	0x200009a8
 8001978:	40004400 	.word	0x40004400

0800197c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001980:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 8001982:	4a12      	ldr	r2, [pc, #72]	; (80019cc <MX_USART3_UART_Init+0x50>)
 8001984:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 8001988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800198c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019a6:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019b2:	4805      	ldr	r0, [pc, #20]	; (80019c8 <MX_USART3_UART_Init+0x4c>)
 80019b4:	f003 fb95 	bl	80050e2 <HAL_UART_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80019be:	f7ff fb92 	bl	80010e6 <Error_Handler>
  }

}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000928 	.word	0x20000928
 80019cc:	40004800 	.word	0x40004800

080019d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08c      	sub	sp, #48	; 0x30
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	f107 0320 	add.w	r3, r7, #32
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a5f      	ldr	r2, [pc, #380]	; (8001b68 <HAL_UART_MspInit+0x198>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d13a      	bne.n	8001a66 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019f0:	4b5e      	ldr	r3, [pc, #376]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	4a5d      	ldr	r2, [pc, #372]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 80019f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019fa:	6193      	str	r3, [r2, #24]
 80019fc:	4b5b      	ldr	r3, [pc, #364]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a08:	4b58      	ldr	r3, [pc, #352]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a57      	ldr	r2, [pc, #348]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a0e:	f043 0304 	orr.w	r3, r3, #4
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b55      	ldr	r3, [pc, #340]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	61bb      	str	r3, [r7, #24]
 8001a1e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	f107 0320 	add.w	r3, r7, #32
 8001a32:	4619      	mov	r1, r3
 8001a34:	484e      	ldr	r0, [pc, #312]	; (8001b70 <HAL_UART_MspInit+0x1a0>)
 8001a36:	f001 f977 	bl	8002d28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	f107 0320 	add.w	r3, r7, #32
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4848      	ldr	r0, [pc, #288]	; (8001b70 <HAL_UART_MspInit+0x1a0>)
 8001a50:	f001 f96a 	bl	8002d28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2100      	movs	r1, #0
 8001a58:	2025      	movs	r0, #37	; 0x25
 8001a5a:	f000 fec8 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a5e:	2025      	movs	r0, #37	; 0x25
 8001a60:	f000 fee1 	bl	8002826 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a64:	e07c      	b.n	8001b60 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART2)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a42      	ldr	r2, [pc, #264]	; (8001b74 <HAL_UART_MspInit+0x1a4>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d138      	bne.n	8001ae2 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a70:	4b3e      	ldr	r3, [pc, #248]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	4a3d      	ldr	r2, [pc, #244]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a7a:	61d3      	str	r3, [r2, #28]
 8001a7c:	4b3b      	ldr	r3, [pc, #236]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a88:	4b38      	ldr	r3, [pc, #224]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a37      	ldr	r2, [pc, #220]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a8e:	f043 0304 	orr.w	r3, r3, #4
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b35      	ldr	r3, [pc, #212]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001aa0:	2304      	movs	r3, #4
 8001aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	482f      	ldr	r0, [pc, #188]	; (8001b70 <HAL_UART_MspInit+0x1a0>)
 8001ab4:	f001 f938 	bl	8002d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac4:	f107 0320 	add.w	r3, r7, #32
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4829      	ldr	r0, [pc, #164]	; (8001b70 <HAL_UART_MspInit+0x1a0>)
 8001acc:	f001 f92c 	bl	8002d28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2026      	movs	r0, #38	; 0x26
 8001ad6:	f000 fe8a 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ada:	2026      	movs	r0, #38	; 0x26
 8001adc:	f000 fea3 	bl	8002826 <HAL_NVIC_EnableIRQ>
}
 8001ae0:	e03e      	b.n	8001b60 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART3)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a24      	ldr	r2, [pc, #144]	; (8001b78 <HAL_UART_MspInit+0x1a8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d139      	bne.n	8001b60 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001aec:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	4a1e      	ldr	r2, [pc, #120]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001af2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001af6:	61d3      	str	r3, [r2, #28]
 8001af8:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b04:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001b0a:	f043 0308 	orr.w	r3, r3, #8
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <HAL_UART_MspInit+0x19c>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	2302      	movs	r3, #2
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4812      	ldr	r0, [pc, #72]	; (8001b7c <HAL_UART_MspInit+0x1ac>)
 8001b32:	f001 f8f9 	bl	8002d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001b36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b44:	f107 0320 	add.w	r3, r7, #32
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480c      	ldr	r0, [pc, #48]	; (8001b7c <HAL_UART_MspInit+0x1ac>)
 8001b4c:	f001 f8ec 	bl	8002d28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2100      	movs	r1, #0
 8001b54:	2027      	movs	r0, #39	; 0x27
 8001b56:	f000 fe4a 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b5a:	2027      	movs	r0, #39	; 0x27
 8001b5c:	f000 fe63 	bl	8002826 <HAL_NVIC_EnableIRQ>
}
 8001b60:	bf00      	nop
 8001b62:	3730      	adds	r7, #48	; 0x30
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40013800 	.word	0x40013800
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40010800 	.word	0x40010800
 8001b74:	40004400 	.word	0x40004400
 8001b78:	40004800 	.word	0x40004800
 8001b7c:	40010c00 	.word	0x40010c00

08001b80 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	static __IO uint8_t count = 0, b[3] = { 0 };
	__IO uint32_t get_tick;

	/* Prevent unused argument(s) compilation warning */
	if (huart->Instance == USART1)	// ?????????????????????????????
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a48      	ldr	r2, [pc, #288]	; (8001cb0 <HAL_UART_RxCpltCallback+0x130>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10c      	bne.n	8001bac <HAL_UART_RxCpltCallback+0x2c>
	{
		fifo_write_ch(&uart_rx_fifo, rxbuff1);
 8001b92:	4b48      	ldr	r3, [pc, #288]	; (8001cb4 <HAL_UART_RxCpltCallback+0x134>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4847      	ldr	r0, [pc, #284]	; (8001cb8 <HAL_UART_RxCpltCallback+0x138>)
 8001b9c:	f00a f970 	bl	800be80 <fifo_write_ch>
		HAL_UART_Receive_IT(&huart1, (uint8_t*) &rxbuff1, 1);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	4944      	ldr	r1, [pc, #272]	; (8001cb4 <HAL_UART_RxCpltCallback+0x134>)
 8001ba4:	4845      	ldr	r0, [pc, #276]	; (8001cbc <HAL_UART_RxCpltCallback+0x13c>)
 8001ba6:	f003 fb7b 	bl	80052a0 <HAL_UART_Receive_IT>

	}
	/* NOTE: This function should not be modified, when the callback is needed,
	 the HAL_UART_RxCpltCallback could be implemented in the user file
	 */
}
 8001baa:	e07c      	b.n	8001ca6 <HAL_UART_RxCpltCallback+0x126>
	} else if (huart->Instance == USART2) {
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a43      	ldr	r2, [pc, #268]	; (8001cc0 <HAL_UART_RxCpltCallback+0x140>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d177      	bne.n	8001ca6 <HAL_UART_RxCpltCallback+0x126>
		b[count++] = rxbuff2;
 8001bb6:	4b43      	ldr	r3, [pc, #268]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	1c5a      	adds	r2, r3, #1
 8001bbe:	b2d1      	uxtb	r1, r2
 8001bc0:	4a40      	ldr	r2, [pc, #256]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001bc2:	7011      	strb	r1, [r2, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b40      	ldr	r3, [pc, #256]	; (8001cc8 <HAL_UART_RxCpltCallback+0x148>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2d9      	uxtb	r1, r3
 8001bcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001bce:	5499      	strb	r1, [r3, r2]
		if (b[0] == 0xff) {
 8001bd0:	4b3e      	ldr	r3, [pc, #248]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2bff      	cmp	r3, #255	; 0xff
 8001bd8:	d106      	bne.n	8001be8 <HAL_UART_RxCpltCallback+0x68>
			count = 0;
 8001bda:	4b3a      	ldr	r3, [pc, #232]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
			b[0] = 0;
 8001be0:	4b3a      	ldr	r3, [pc, #232]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e051      	b.n	8001c8c <HAL_UART_RxCpltCallback+0x10c>
		} else if (b[1] == 0xff) {
 8001be8:	4b38      	ldr	r3, [pc, #224]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001bea:	785b      	ldrb	r3, [r3, #1]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2bff      	cmp	r3, #255	; 0xff
 8001bf0:	d109      	bne.n	8001c06 <HAL_UART_RxCpltCallback+0x86>
			count = 0;
 8001bf2:	4b34      	ldr	r3, [pc, #208]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
			b[0] = 0;
 8001bf8:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
			b[1] = 0;
 8001bfe:	4b33      	ldr	r3, [pc, #204]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	705a      	strb	r2, [r3, #1]
 8001c04:	e042      	b.n	8001c8c <HAL_UART_RxCpltCallback+0x10c>
		} else if (b[2] == 0xff) {
 8001c06:	4b31      	ldr	r3, [pc, #196]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c08:	789b      	ldrb	r3, [r3, #2]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2bff      	cmp	r3, #255	; 0xff
 8001c0e:	d13d      	bne.n	8001c8c <HAL_UART_RxCpltCallback+0x10c>
			uint32_t index = scan_tail * (sizeof(get_tick) + 2);
 8001c10:	4b2f      	ldr	r3, [pc, #188]	; (8001cd0 <HAL_UART_RxCpltCallback+0x150>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	60fb      	str	r3, [r7, #12]
			get_tick = HAL_GetTick();
 8001c1e:	f000 f8ad 	bl	8001d7c <HAL_GetTick>
 8001c22:	4603      	mov	r3, r0
 8001c24:	60bb      	str	r3, [r7, #8]
			memcpy(scan_result_buffer + index, &get_tick, sizeof(get_tick));
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4a2a      	ldr	r2, [pc, #168]	; (8001cd4 <HAL_UART_RxCpltCallback+0x154>)
 8001c2a:	4413      	add	r3, r2
 8001c2c:	68ba      	ldr	r2, [r7, #8]
 8001c2e:	601a      	str	r2, [r3, #0]
			index += sizeof(get_tick);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	3304      	adds	r3, #4
 8001c34:	60fb      	str	r3, [r7, #12]
			memcpy(scan_result_buffer + index, b, 2);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4a26      	ldr	r2, [pc, #152]	; (8001cd4 <HAL_UART_RxCpltCallback+0x154>)
 8001c3a:	4413      	add	r3, r2
 8001c3c:	4a23      	ldr	r2, [pc, #140]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c3e:	8812      	ldrh	r2, [r2, #0]
 8001c40:	b292      	uxth	r2, r2
 8001c42:	801a      	strh	r2, [r3, #0]
			printf("%d %d %d\r\n ",get_tick,
 8001c44:	68b9      	ldr	r1, [r7, #8]
					b[0],
 8001c46:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	b2db      	uxtb	r3, r3
			printf("%d %d %d\r\n ",get_tick,
 8001c4c:	461a      	mov	r2, r3
					b[1]);
 8001c4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c50:	785b      	ldrb	r3, [r3, #1]
 8001c52:	b2db      	uxtb	r3, r3
			printf("%d %d %d\r\n ",get_tick,
 8001c54:	4820      	ldr	r0, [pc, #128]	; (8001cd8 <HAL_UART_RxCpltCallback+0x158>)
 8001c56:	f00b f997 	bl	800cf88 <iprintf>
			if (++scan_tail
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_UART_RxCpltCallback+0x150>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	4a1b      	ldr	r2, [pc, #108]	; (8001cd0 <HAL_UART_RxCpltCallback+0x150>)
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	4b1a      	ldr	r3, [pc, #104]	; (8001cd0 <HAL_UART_RxCpltCallback+0x150>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001c6c:	d302      	bcc.n	8001c74 <HAL_UART_RxCpltCallback+0xf4>
				scan_tail = 0;
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <HAL_UART_RxCpltCallback+0x150>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
			b[0] = 0;
 8001c74:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
			b[1] = 0;
 8001c7a:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	705a      	strb	r2, [r3, #1]
			b[2] = 0;
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_UART_RxCpltCallback+0x14c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	709a      	strb	r2, [r3, #2]
			count = 0;
 8001c86:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
		if (count >= 3) {
 8001c8c:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d902      	bls.n	8001c9c <HAL_UART_RxCpltCallback+0x11c>
			count = 0;
 8001c96:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_UART_RxCpltCallback+0x144>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, (uint8_t*) &rxbuff2, 1);	// 2
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	490a      	ldr	r1, [pc, #40]	; (8001cc8 <HAL_UART_RxCpltCallback+0x148>)
 8001ca0:	480e      	ldr	r0, [pc, #56]	; (8001cdc <HAL_UART_RxCpltCallback+0x15c>)
 8001ca2:	f003 fafd 	bl	80052a0 <HAL_UART_Receive_IT>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40013800 	.word	0x40013800
 8001cb4:	20000220 	.word	0x20000220
 8001cb8:	20003cb0 	.word	0x20003cb0
 8001cbc:	20000968 	.word	0x20000968
 8001cc0:	40004400 	.word	0x40004400
 8001cc4:	20000222 	.word	0x20000222
 8001cc8:	20000221 	.word	0x20000221
 8001ccc:	20000224 	.word	0x20000224
 8001cd0:	20000260 	.word	0x20000260
 8001cd4:	20001d58 	.word	0x20001d58
 8001cd8:	0800ee00 	.word	0x0800ee00
 8001cdc:	200009a8 	.word	0x200009a8

08001ce0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ce0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ce2:	e003      	b.n	8001cec <LoopCopyDataInit>

08001ce4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001ce6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ce8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cea:	3104      	adds	r1, #4

08001cec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001cec:	480a      	ldr	r0, [pc, #40]	; (8001d18 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001cf0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001cf2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001cf4:	d3f6      	bcc.n	8001ce4 <CopyDataInit>
  ldr r2, =_sbss
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001cf8:	e002      	b.n	8001d00 <LoopFillZerobss>

08001cfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001cfc:	f842 3b04 	str.w	r3, [r2], #4

08001d00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d02:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d04:	d3f9      	bcc.n	8001cfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d06:	f7ff fc2b 	bl	8001560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f00a fcb7 	bl	800c67c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d0e:	f7ff f953 	bl	8000fb8 <main>
  bx lr
 8001d12:	4770      	bx	lr
  ldr r3, =_sidata
 8001d14:	0800faf8 	.word	0x0800faf8
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d1c:	20000200 	.word	0x20000200
  ldr r2, =_sbss
 8001d20:	20000200 	.word	0x20000200
  ldr r3, = _ebss
 8001d24:	20003dcc 	.word	0x20003dcc

08001d28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d28:	e7fe      	b.n	8001d28 <ADC1_2_IRQHandler>
	...

08001d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_Init+0x28>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a07      	ldr	r2, [pc, #28]	; (8001d54 <HAL_Init+0x28>)
 8001d36:	f043 0310 	orr.w	r3, r3, #16
 8001d3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3c:	2003      	movs	r0, #3
 8001d3e:	f000 fd4b 	bl	80027d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7ff fa9a 	bl	800127c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d48:	f7ff fa54 	bl	80011f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40022000 	.word	0x40022000

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a03      	ldr	r2, [pc, #12]	; (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	20000008 	.word	0x20000008
 8001d78:	200009e8 	.word	0x200009e8

08001d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	200009e8 	.word	0x200009e8

08001d90 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0be      	b.n	8001f30 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff f806 	bl	8000de0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 faf7 	bl	80023c8 <ADC_ConversionStop_Disable>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de2:	f003 0310 	and.w	r3, r3, #16
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f040 8099 	bne.w	8001f1e <HAL_ADC_Init+0x18e>
 8001dec:	7dfb      	ldrb	r3, [r7, #23]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f040 8095 	bne.w	8001f1e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dfc:	f023 0302 	bic.w	r3, r3, #2
 8001e00:	f043 0202 	orr.w	r2, r3, #2
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e10:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7b1b      	ldrb	r3, [r3, #12]
 8001e16:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e18:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e28:	d003      	beq.n	8001e32 <HAL_ADC_Init+0xa2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d102      	bne.n	8001e38 <HAL_ADC_Init+0xa8>
 8001e32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e36:	e000      	b.n	8001e3a <HAL_ADC_Init+0xaa>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	7d1b      	ldrb	r3, [r3, #20]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d119      	bne.n	8001e7c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7b1b      	ldrb	r3, [r3, #12]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d109      	bne.n	8001e64 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	035a      	lsls	r2, r3, #13
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	e00b      	b.n	8001e7c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e68:	f043 0220 	orr.w	r2, r3, #32
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e74:	f043 0201 	orr.w	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	4b28      	ldr	r3, [pc, #160]	; (8001f38 <HAL_ADC_Init+0x1a8>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	68b9      	ldr	r1, [r7, #8]
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eac:	d003      	beq.n	8001eb6 <HAL_ADC_Init+0x126>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d104      	bne.n	8001ec0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	051b      	lsls	r3, r3, #20
 8001ebe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <HAL_ADC_Init+0x1ac>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d10b      	bne.n	8001efc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eee:	f023 0303 	bic.w	r3, r3, #3
 8001ef2:	f043 0201 	orr.w	r2, r3, #1
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001efa:	e018      	b.n	8001f2e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f00:	f023 0312 	bic.w	r3, r3, #18
 8001f04:	f043 0210 	orr.w	r2, r3, #16
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f10:	f043 0201 	orr.w	r2, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f1c:	e007      	b.n	8001f2e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	f043 0210 	orr.w	r2, r3, #16
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	ffe1f7fd 	.word	0xffe1f7fd
 8001f3c:	ff1f0efe 	.word	0xff1f0efe

08001f40 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a64      	ldr	r2, [pc, #400]	; (80020e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d004      	beq.n	8001f64 <HAL_ADC_Start_DMA+0x24>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a63      	ldr	r2, [pc, #396]	; (80020ec <HAL_ADC_Start_DMA+0x1ac>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d106      	bne.n	8001f72 <HAL_ADC_Start_DMA+0x32>
 8001f64:	4b60      	ldr	r3, [pc, #384]	; (80020e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f040 80b3 	bne.w	80020d8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_ADC_Start_DMA+0x40>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e0ae      	b.n	80020de <HAL_ADC_Start_DMA+0x19e>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f9cb 	bl	8002324 <ADC_Enable>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f92:	7dfb      	ldrb	r3, [r7, #23]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f040 809a 	bne.w	80020ce <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a4e      	ldr	r2, [pc, #312]	; (80020ec <HAL_ADC_Start_DMA+0x1ac>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d105      	bne.n	8001fc4 <HAL_ADC_Start_DMA+0x84>
 8001fb8:	4b4b      	ldr	r3, [pc, #300]	; (80020e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d115      	bne.n	8001ff0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d026      	beq.n	800202c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fe6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fee:	e01d      	b.n	800202c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a39      	ldr	r2, [pc, #228]	; (80020e8 <HAL_ADC_Start_DMA+0x1a8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_ADC_Start_DMA+0xd0>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a38      	ldr	r2, [pc, #224]	; (80020ec <HAL_ADC_Start_DMA+0x1ac>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d10d      	bne.n	800202c <HAL_ADC_Start_DMA+0xec>
 8002010:	4b35      	ldr	r3, [pc, #212]	; (80020e8 <HAL_ADC_Start_DMA+0x1a8>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002018:	2b00      	cmp	r3, #0
 800201a:	d007      	beq.n	800202c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002020:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002024:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002030:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d006      	beq.n	8002046 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203c:	f023 0206 	bic.w	r2, r3, #6
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	62da      	str	r2, [r3, #44]	; 0x2c
 8002044:	e002      	b.n	800204c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	4a25      	ldr	r2, [pc, #148]	; (80020f0 <HAL_ADC_Start_DMA+0x1b0>)
 800205a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4a24      	ldr	r2, [pc, #144]	; (80020f4 <HAL_ADC_Start_DMA+0x1b4>)
 8002062:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <HAL_ADC_Start_DMA+0x1b8>)
 800206a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0202 	mvn.w	r2, #2
 8002074:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002084:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a18      	ldr	r0, [r3, #32]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	334c      	adds	r3, #76	; 0x4c
 8002090:	4619      	mov	r1, r3
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f000 fc3d 	bl	8002914 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020a8:	d108      	bne.n	80020bc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80020b8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020ba:	e00f      	b.n	80020dc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80020ca:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020cc:	e006      	b.n	80020dc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80020d6:	e001      	b.n	80020dc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3718      	adds	r7, #24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40012400 	.word	0x40012400
 80020ec:	40012800 	.word	0x40012800
 80020f0:	0800243d 	.word	0x0800243d
 80020f4:	080024b9 	.word	0x080024b9
 80020f8:	080024d5 	.word	0x080024d5

080020fc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr

0800210e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
	...

08002134 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213e:	2300      	movs	r3, #0
 8002140:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x20>
 8002150:	2302      	movs	r3, #2
 8002152:	e0dc      	b.n	800230e <HAL_ADC_ConfigChannel+0x1da>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b06      	cmp	r3, #6
 8002162:	d81c      	bhi.n	800219e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b05      	subs	r3, #5
 8002176:	221f      	movs	r2, #31
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	4019      	ands	r1, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	3b05      	subs	r3, #5
 8002190:	fa00 f203 	lsl.w	r2, r0, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	635a      	str	r2, [r3, #52]	; 0x34
 800219c:	e03c      	b.n	8002218 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d81c      	bhi.n	80021e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	3b23      	subs	r3, #35	; 0x23
 80021b8:	221f      	movs	r2, #31
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	4019      	ands	r1, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3b23      	subs	r3, #35	; 0x23
 80021d2:	fa00 f203 	lsl.w	r2, r0, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	631a      	str	r2, [r3, #48]	; 0x30
 80021de:	e01b      	b.n	8002218 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3b41      	subs	r3, #65	; 0x41
 80021f2:	221f      	movs	r2, #31
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	4019      	ands	r1, r3
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	6818      	ldr	r0, [r3, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	3b41      	subs	r3, #65	; 0x41
 800220c:	fa00 f203 	lsl.w	r2, r0, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b09      	cmp	r3, #9
 800221e:	d91c      	bls.n	800225a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68d9      	ldr	r1, [r3, #12]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	4613      	mov	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4413      	add	r3, r2
 8002230:	3b1e      	subs	r3, #30
 8002232:	2207      	movs	r2, #7
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	4019      	ands	r1, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	6898      	ldr	r0, [r3, #8]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	3b1e      	subs	r3, #30
 800224c:	fa00 f203 	lsl.w	r2, r0, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	e019      	b.n	800228e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6919      	ldr	r1, [r3, #16]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	2207      	movs	r2, #7
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	4019      	ands	r1, r3
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	6898      	ldr	r0, [r3, #8]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	4613      	mov	r3, r2
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	4413      	add	r3, r2
 8002282:	fa00 f203 	lsl.w	r2, r0, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b10      	cmp	r3, #16
 8002294:	d003      	beq.n	800229e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800229a:	2b11      	cmp	r3, #17
 800229c:	d132      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a1d      	ldr	r2, [pc, #116]	; (8002318 <HAL_ADC_ConfigChannel+0x1e4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d125      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d126      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022c4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2b10      	cmp	r3, #16
 80022cc:	d11a      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <HAL_ADC_ConfigChannel+0x1e8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a13      	ldr	r2, [pc, #76]	; (8002320 <HAL_ADC_ConfigChannel+0x1ec>)
 80022d4:	fba2 2303 	umull	r2, r3, r2, r3
 80022d8:	0c9a      	lsrs	r2, r3, #18
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e4:	e002      	b.n	80022ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	3b01      	subs	r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f9      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x1b2>
 80022f2:	e007      	b.n	8002304 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f8:	f043 0220 	orr.w	r2, r3, #32
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	40012400 	.word	0x40012400
 800231c:	20000000 	.word	0x20000000
 8002320:	431bde83 	.word	0x431bde83

08002324 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b01      	cmp	r3, #1
 8002340:	d039      	beq.n	80023b6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f042 0201 	orr.w	r2, r2, #1
 8002350:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002352:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <ADC_Enable+0x9c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a1b      	ldr	r2, [pc, #108]	; (80023c4 <ADC_Enable+0xa0>)
 8002358:	fba2 2303 	umull	r2, r3, r2, r3
 800235c:	0c9b      	lsrs	r3, r3, #18
 800235e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002360:	e002      	b.n	8002368 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	3b01      	subs	r3, #1
 8002366:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f9      	bne.n	8002362 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800236e:	f7ff fd05 	bl	8001d7c <HAL_GetTick>
 8002372:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002374:	e018      	b.n	80023a8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002376:	f7ff fd01 	bl	8001d7c <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d911      	bls.n	80023a8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002388:	f043 0210 	orr.w	r2, r3, #16
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002394:	f043 0201 	orr.w	r2, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e007      	b.n	80023b8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d1df      	bne.n	8002376 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000000 	.word	0x20000000
 80023c4:	431bde83 	.word	0x431bde83

080023c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d127      	bne.n	8002432 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0201 	bic.w	r2, r2, #1
 80023f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023f2:	f7ff fcc3 	bl	8001d7c <HAL_GetTick>
 80023f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023f8:	e014      	b.n	8002424 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023fa:	f7ff fcbf 	bl	8001d7c <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d90d      	bls.n	8002424 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240c:	f043 0210 	orr.w	r2, r3, #16
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002418:	f043 0201 	orr.w	r2, r3, #1
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e007      	b.n	8002434 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b01      	cmp	r3, #1
 8002430:	d0e3      	beq.n	80023fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002448:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002452:	2b00      	cmp	r3, #0
 8002454:	d127      	bne.n	80024a6 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800246c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002470:	d115      	bne.n	800249e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002476:	2b00      	cmp	r3, #0
 8002478:	d111      	bne.n	800249e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d105      	bne.n	800249e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002496:	f043 0201 	orr.w	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff fe2c 	bl	80020fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024a4:	e004      	b.n	80024b0 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	4798      	blx	r3
}
 80024b0:	bf00      	nop
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f7ff fe21 	bl	800210e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f2:	f043 0204 	orr.w	r2, r3, #4
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7ff fe10 	bl	8002120 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002500:	bf00      	nop
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002508:	b590      	push	{r4, r7, lr}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002510:	2300      	movs	r3, #0
 8002512:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_ADCEx_Calibration_Start+0x1e>
 8002522:	2302      	movs	r3, #2
 8002524:	e086      	b.n	8002634 <HAL_ADCEx_Calibration_Start+0x12c>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff ff4a 	bl	80023c8 <ADC_ConversionStop_Disable>
 8002534:	4603      	mov	r3, r0
 8002536:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002538:	7dfb      	ldrb	r3, [r7, #23]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d175      	bne.n	800262a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002542:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002546:	f023 0302 	bic.w	r3, r3, #2
 800254a:	f043 0202 	orr.w	r2, r3, #2
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002552:	4b3a      	ldr	r3, [pc, #232]	; (800263c <HAL_ADCEx_Calibration_Start+0x134>)
 8002554:	681c      	ldr	r4, [r3, #0]
 8002556:	2002      	movs	r0, #2
 8002558:	f001 fa74 	bl	8003a44 <HAL_RCCEx_GetPeriphCLKFreq>
 800255c:	4603      	mov	r3, r0
 800255e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002562:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002564:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002566:	e002      	b.n	800256e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	3b01      	subs	r3, #1
 800256c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f9      	bne.n	8002568 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff fed5 	bl	8002324 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 0208 	orr.w	r2, r2, #8
 8002588:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800258a:	f7ff fbf7 	bl	8001d7c <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002590:	e014      	b.n	80025bc <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002592:	f7ff fbf3 	bl	8001d7c <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b0a      	cmp	r3, #10
 800259e:	d90d      	bls.n	80025bc <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	f023 0312 	bic.w	r3, r3, #18
 80025a8:	f043 0210 	orr.w	r2, r3, #16
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e03b      	b.n	8002634 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 0308 	and.w	r3, r3, #8
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1e3      	bne.n	8002592 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f042 0204 	orr.w	r2, r2, #4
 80025d8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80025da:	f7ff fbcf 	bl	8001d7c <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80025e0:	e014      	b.n	800260c <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80025e2:	f7ff fbcb 	bl	8001d7c <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b0a      	cmp	r3, #10
 80025ee:	d90d      	bls.n	800260c <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f4:	f023 0312 	bic.w	r3, r3, #18
 80025f8:	f043 0210 	orr.w	r2, r3, #16
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e013      	b.n	8002634 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1e3      	bne.n	80025e2 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	f023 0303 	bic.w	r3, r3, #3
 8002622:	f043 0201 	orr.w	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002632:	7dfb      	ldrb	r3, [r7, #23]
}
 8002634:	4618      	mov	r0, r3
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	bd90      	pop	{r4, r7, pc}
 800263c:	20000000 	.word	0x20000000

08002640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002650:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <__NVIC_SetPriorityGrouping+0x44>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800265c:	4013      	ands	r3, r2
 800265e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800266c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002672:	4a04      	ldr	r2, [pc, #16]	; (8002684 <__NVIC_SetPriorityGrouping+0x44>)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	60d3      	str	r3, [r2, #12]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <__NVIC_GetPriorityGrouping+0x18>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	f003 0307 	and.w	r3, r3, #7
}
 8002696:	4618      	mov	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	db0b      	blt.n	80026ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	f003 021f 	and.w	r2, r3, #31
 80026bc:	4906      	ldr	r1, [pc, #24]	; (80026d8 <__NVIC_EnableIRQ+0x34>)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	2001      	movs	r0, #1
 80026c6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr
 80026d8:	e000e100 	.word	0xe000e100

080026dc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	db10      	blt.n	8002710 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	f003 021f 	and.w	r2, r3, #31
 80026f4:	4909      	ldr	r1, [pc, #36]	; (800271c <__NVIC_DisableIRQ+0x40>)
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2001      	movs	r0, #1
 80026fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002702:	3320      	adds	r3, #32
 8002704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002708:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800270c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	; (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	; (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	; 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	; 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff ff2d 	bl	8002640 <__NVIC_SetPriorityGrouping>
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b086      	sub	sp, #24
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	4603      	mov	r3, r0
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
 80027fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002800:	f7ff ff42 	bl	8002688 <__NVIC_GetPriorityGrouping>
 8002804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	6978      	ldr	r0, [r7, #20]
 800280c:	f7ff ffb2 	bl	8002774 <NVIC_EncodePriority>
 8002810:	4602      	mov	r2, r0
 8002812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff ff81 	bl	8002720 <__NVIC_SetPriority>
}
 800281e:	bf00      	nop
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	4603      	mov	r3, r0
 800282e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff35 	bl	80026a4 <__NVIC_EnableIRQ>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	4603      	mov	r3, r0
 800284a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800284c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff43 	bl	80026dc <__NVIC_DisableIRQ>
}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e043      	b.n	80028fe <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	461a      	mov	r2, r3
 800287c:	4b22      	ldr	r3, [pc, #136]	; (8002908 <HAL_DMA_Init+0xa8>)
 800287e:	4413      	add	r3, r2
 8002880:	4a22      	ldr	r2, [pc, #136]	; (800290c <HAL_DMA_Init+0xac>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	009a      	lsls	r2, r3, #2
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a1f      	ldr	r2, [pc, #124]	; (8002910 <HAL_DMA_Init+0xb0>)
 8002892:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2202      	movs	r2, #2
 8002898:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80028aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80028ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	bffdfff8 	.word	0xbffdfff8
 800290c:	cccccccd 	.word	0xcccccccd
 8002910:	40020000 	.word	0x40020000

08002914 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_DMA_Start_IT+0x20>
 8002930:	2302      	movs	r3, #2
 8002932:	e04a      	b.n	80029ca <HAL_DMA_Start_IT+0xb6>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002942:	2b01      	cmp	r3, #1
 8002944:	d13a      	bne.n	80029bc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2202      	movs	r2, #2
 800294a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0201 	bic.w	r2, r2, #1
 8002962:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f9ae 	bl	8002ccc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002974:	2b00      	cmp	r3, #0
 8002976:	d008      	beq.n	800298a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 020e 	orr.w	r2, r2, #14
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	e00f      	b.n	80029aa <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0204 	bic.w	r2, r2, #4
 8002998:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 020a 	orr.w	r2, r2, #10
 80029a8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 0201 	orr.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	e005      	b.n	80029c8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029c4:	2302      	movs	r3, #2
 80029c6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d005      	beq.n	80029f6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2204      	movs	r2, #4
 80029ee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	73fb      	strb	r3, [r7, #15]
 80029f4:	e051      	b.n	8002a9a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 020e 	bic.w	r2, r2, #14
 8002a04:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0201 	bic.w	r2, r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a22      	ldr	r2, [pc, #136]	; (8002aa4 <HAL_DMA_Abort_IT+0xd0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d029      	beq.n	8002a74 <HAL_DMA_Abort_IT+0xa0>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a20      	ldr	r2, [pc, #128]	; (8002aa8 <HAL_DMA_Abort_IT+0xd4>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d022      	beq.n	8002a70 <HAL_DMA_Abort_IT+0x9c>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <HAL_DMA_Abort_IT+0xd8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d01a      	beq.n	8002a6a <HAL_DMA_Abort_IT+0x96>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1d      	ldr	r2, [pc, #116]	; (8002ab0 <HAL_DMA_Abort_IT+0xdc>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d012      	beq.n	8002a64 <HAL_DMA_Abort_IT+0x90>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a1c      	ldr	r2, [pc, #112]	; (8002ab4 <HAL_DMA_Abort_IT+0xe0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00a      	beq.n	8002a5e <HAL_DMA_Abort_IT+0x8a>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a1a      	ldr	r2, [pc, #104]	; (8002ab8 <HAL_DMA_Abort_IT+0xe4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d102      	bne.n	8002a58 <HAL_DMA_Abort_IT+0x84>
 8002a52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a56:	e00e      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a5c:	e00b      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a62:	e008      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a68:	e005      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a6e:	e002      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a70:	2310      	movs	r3, #16
 8002a72:	e000      	b.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a74:	2301      	movs	r3, #1
 8002a76:	4a11      	ldr	r2, [pc, #68]	; (8002abc <HAL_DMA_Abort_IT+0xe8>)
 8002a78:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	4798      	blx	r3
    } 
  }
  return status;
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40020008 	.word	0x40020008
 8002aa8:	4002001c 	.word	0x4002001c
 8002aac:	40020030 	.word	0x40020030
 8002ab0:	40020044 	.word	0x40020044
 8002ab4:	40020058 	.word	0x40020058
 8002ab8:	4002006c 	.word	0x4002006c
 8002abc:	40020000 	.word	0x40020000

08002ac0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	2204      	movs	r2, #4
 8002ade:	409a      	lsls	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d04f      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xc8>
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d04a      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0320 	and.w	r3, r3, #32
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d107      	bne.n	8002b10 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0204 	bic.w	r2, r2, #4
 8002b0e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a66      	ldr	r2, [pc, #408]	; (8002cb0 <HAL_DMA_IRQHandler+0x1f0>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d029      	beq.n	8002b6e <HAL_DMA_IRQHandler+0xae>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a65      	ldr	r2, [pc, #404]	; (8002cb4 <HAL_DMA_IRQHandler+0x1f4>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d022      	beq.n	8002b6a <HAL_DMA_IRQHandler+0xaa>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a63      	ldr	r2, [pc, #396]	; (8002cb8 <HAL_DMA_IRQHandler+0x1f8>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d01a      	beq.n	8002b64 <HAL_DMA_IRQHandler+0xa4>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a62      	ldr	r2, [pc, #392]	; (8002cbc <HAL_DMA_IRQHandler+0x1fc>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d012      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x9e>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a60      	ldr	r2, [pc, #384]	; (8002cc0 <HAL_DMA_IRQHandler+0x200>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00a      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x98>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a5f      	ldr	r2, [pc, #380]	; (8002cc4 <HAL_DMA_IRQHandler+0x204>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d102      	bne.n	8002b52 <HAL_DMA_IRQHandler+0x92>
 8002b4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b50:	e00e      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b52:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002b56:	e00b      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002b5c:	e008      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002b62:	e005      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b68:	e002      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b6a:	2340      	movs	r3, #64	; 0x40
 8002b6c:	e000      	b.n	8002b70 <HAL_DMA_IRQHandler+0xb0>
 8002b6e:	2304      	movs	r3, #4
 8002b70:	4a55      	ldr	r2, [pc, #340]	; (8002cc8 <HAL_DMA_IRQHandler+0x208>)
 8002b72:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 8094 	beq.w	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b86:	e08e      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d056      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x186>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d051      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10b      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 020a 	bic.w	r2, r2, #10
 8002bbe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a38      	ldr	r2, [pc, #224]	; (8002cb0 <HAL_DMA_IRQHandler+0x1f0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d029      	beq.n	8002c26 <HAL_DMA_IRQHandler+0x166>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a37      	ldr	r2, [pc, #220]	; (8002cb4 <HAL_DMA_IRQHandler+0x1f4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d022      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x162>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a35      	ldr	r2, [pc, #212]	; (8002cb8 <HAL_DMA_IRQHandler+0x1f8>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d01a      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x15c>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a34      	ldr	r2, [pc, #208]	; (8002cbc <HAL_DMA_IRQHandler+0x1fc>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d012      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x156>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a32      	ldr	r2, [pc, #200]	; (8002cc0 <HAL_DMA_IRQHandler+0x200>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d00a      	beq.n	8002c10 <HAL_DMA_IRQHandler+0x150>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a31      	ldr	r2, [pc, #196]	; (8002cc4 <HAL_DMA_IRQHandler+0x204>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d102      	bne.n	8002c0a <HAL_DMA_IRQHandler+0x14a>
 8002c04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002c08:	e00e      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c0e:	e00b      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c14:	e008      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c1a:	e005      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c20:	e002      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c22:	2320      	movs	r3, #32
 8002c24:	e000      	b.n	8002c28 <HAL_DMA_IRQHandler+0x168>
 8002c26:	2302      	movs	r3, #2
 8002c28:	4a27      	ldr	r2, [pc, #156]	; (8002cc8 <HAL_DMA_IRQHandler+0x208>)
 8002c2a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d034      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c44:	e02f      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	2208      	movs	r2, #8
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d028      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x1e8>
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	f003 0308 	and.w	r3, r3, #8
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d023      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 020e 	bic.w	r2, r2, #14
 8002c6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c78:	2101      	movs	r1, #1
 8002c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d004      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
    }
  }
  return;
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
}
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40020008 	.word	0x40020008
 8002cb4:	4002001c 	.word	0x4002001c
 8002cb8:	40020030 	.word	0x40020030
 8002cbc:	40020044 	.word	0x40020044
 8002cc0:	40020058 	.word	0x40020058
 8002cc4:	4002006c 	.word	0x4002006c
 8002cc8:	40020000 	.word	0x40020000

08002ccc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
 8002cd8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b10      	cmp	r3, #16
 8002cf8:	d108      	bne.n	8002d0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d0a:	e007      	b.n	8002d1c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	60da      	str	r2, [r3, #12]
}
 8002d1c:	bf00      	nop
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr
	...

08002d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b08b      	sub	sp, #44	; 0x2c
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d32:	2300      	movs	r3, #0
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d36:	2300      	movs	r3, #0
 8002d38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3a:	e127      	b.n	8002f8c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	69fa      	ldr	r2, [r7, #28]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	f040 8116 	bne.w	8002f86 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b12      	cmp	r3, #18
 8002d60:	d034      	beq.n	8002dcc <HAL_GPIO_Init+0xa4>
 8002d62:	2b12      	cmp	r3, #18
 8002d64:	d80d      	bhi.n	8002d82 <HAL_GPIO_Init+0x5a>
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d02b      	beq.n	8002dc2 <HAL_GPIO_Init+0x9a>
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d804      	bhi.n	8002d78 <HAL_GPIO_Init+0x50>
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d031      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d01c      	beq.n	8002db0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d76:	e048      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d043      	beq.n	8002e04 <HAL_GPIO_Init+0xdc>
 8002d7c:	2b11      	cmp	r3, #17
 8002d7e:	d01b      	beq.n	8002db8 <HAL_GPIO_Init+0x90>
          break;
 8002d80:	e043      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d82:	4a89      	ldr	r2, [pc, #548]	; (8002fa8 <HAL_GPIO_Init+0x280>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d026      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
 8002d88:	4a87      	ldr	r2, [pc, #540]	; (8002fa8 <HAL_GPIO_Init+0x280>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d806      	bhi.n	8002d9c <HAL_GPIO_Init+0x74>
 8002d8e:	4a87      	ldr	r2, [pc, #540]	; (8002fac <HAL_GPIO_Init+0x284>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d020      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
 8002d94:	4a86      	ldr	r2, [pc, #536]	; (8002fb0 <HAL_GPIO_Init+0x288>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d01d      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
          break;
 8002d9a:	e036      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d9c:	4a85      	ldr	r2, [pc, #532]	; (8002fb4 <HAL_GPIO_Init+0x28c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d019      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
 8002da2:	4a85      	ldr	r2, [pc, #532]	; (8002fb8 <HAL_GPIO_Init+0x290>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d016      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
 8002da8:	4a84      	ldr	r2, [pc, #528]	; (8002fbc <HAL_GPIO_Init+0x294>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d013      	beq.n	8002dd6 <HAL_GPIO_Init+0xae>
          break;
 8002dae:	e02c      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	623b      	str	r3, [r7, #32]
          break;
 8002db6:	e028      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	623b      	str	r3, [r7, #32]
          break;
 8002dc0:	e023      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	3308      	adds	r3, #8
 8002dc8:	623b      	str	r3, [r7, #32]
          break;
 8002dca:	e01e      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	330c      	adds	r3, #12
 8002dd2:	623b      	str	r3, [r7, #32]
          break;
 8002dd4:	e019      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d102      	bne.n	8002de4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dde:	2304      	movs	r3, #4
 8002de0:	623b      	str	r3, [r7, #32]
          break;
 8002de2:	e012      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d105      	bne.n	8002df8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dec:	2308      	movs	r3, #8
 8002dee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	611a      	str	r2, [r3, #16]
          break;
 8002df6:	e008      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002df8:	2308      	movs	r3, #8
 8002dfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	615a      	str	r2, [r3, #20]
          break;
 8002e02:	e002      	b.n	8002e0a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e04:	2300      	movs	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
          break;
 8002e08:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	2bff      	cmp	r3, #255	; 0xff
 8002e0e:	d801      	bhi.n	8002e14 <HAL_GPIO_Init+0xec>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	e001      	b.n	8002e18 <HAL_GPIO_Init+0xf0>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3304      	adds	r3, #4
 8002e18:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	2bff      	cmp	r3, #255	; 0xff
 8002e1e:	d802      	bhi.n	8002e26 <HAL_GPIO_Init+0xfe>
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	e002      	b.n	8002e2c <HAL_GPIO_Init+0x104>
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	3b08      	subs	r3, #8
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	210f      	movs	r1, #15
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	401a      	ands	r2, r3
 8002e3e:	6a39      	ldr	r1, [r7, #32]
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	fa01 f303 	lsl.w	r3, r1, r3
 8002e46:	431a      	orrs	r2, r3
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 8096 	beq.w	8002f86 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e5a:	4b59      	ldr	r3, [pc, #356]	; (8002fc0 <HAL_GPIO_Init+0x298>)
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	4a58      	ldr	r2, [pc, #352]	; (8002fc0 <HAL_GPIO_Init+0x298>)
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	6193      	str	r3, [r2, #24]
 8002e66:	4b56      	ldr	r3, [pc, #344]	; (8002fc0 <HAL_GPIO_Init+0x298>)
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e72:	4a54      	ldr	r2, [pc, #336]	; (8002fc4 <HAL_GPIO_Init+0x29c>)
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	089b      	lsrs	r3, r3, #2
 8002e78:	3302      	adds	r3, #2
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	220f      	movs	r2, #15
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4013      	ands	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a4b      	ldr	r2, [pc, #300]	; (8002fc8 <HAL_GPIO_Init+0x2a0>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d013      	beq.n	8002ec6 <HAL_GPIO_Init+0x19e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a4a      	ldr	r2, [pc, #296]	; (8002fcc <HAL_GPIO_Init+0x2a4>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d00d      	beq.n	8002ec2 <HAL_GPIO_Init+0x19a>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a49      	ldr	r2, [pc, #292]	; (8002fd0 <HAL_GPIO_Init+0x2a8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d007      	beq.n	8002ebe <HAL_GPIO_Init+0x196>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a48      	ldr	r2, [pc, #288]	; (8002fd4 <HAL_GPIO_Init+0x2ac>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d101      	bne.n	8002eba <HAL_GPIO_Init+0x192>
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e006      	b.n	8002ec8 <HAL_GPIO_Init+0x1a0>
 8002eba:	2304      	movs	r3, #4
 8002ebc:	e004      	b.n	8002ec8 <HAL_GPIO_Init+0x1a0>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e002      	b.n	8002ec8 <HAL_GPIO_Init+0x1a0>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e000      	b.n	8002ec8 <HAL_GPIO_Init+0x1a0>
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eca:	f002 0203 	and.w	r2, r2, #3
 8002ece:	0092      	lsls	r2, r2, #2
 8002ed0:	4093      	lsls	r3, r2
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ed8:	493a      	ldr	r1, [pc, #232]	; (8002fc4 <HAL_GPIO_Init+0x29c>)
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	089b      	lsrs	r3, r3, #2
 8002ede:	3302      	adds	r3, #2
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d006      	beq.n	8002f00 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ef2:	4b39      	ldr	r3, [pc, #228]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4938      	ldr	r1, [pc, #224]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	600b      	str	r3, [r1, #0]
 8002efe:	e006      	b.n	8002f0e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f00:	4b35      	ldr	r3, [pc, #212]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	43db      	mvns	r3, r3
 8002f08:	4933      	ldr	r1, [pc, #204]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d006      	beq.n	8002f28 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f1a:	4b2f      	ldr	r3, [pc, #188]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	492e      	ldr	r1, [pc, #184]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
 8002f26:	e006      	b.n	8002f36 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f28:	4b2b      	ldr	r3, [pc, #172]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	4929      	ldr	r1, [pc, #164]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d006      	beq.n	8002f50 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f42:	4b25      	ldr	r3, [pc, #148]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	4924      	ldr	r1, [pc, #144]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	608b      	str	r3, [r1, #8]
 8002f4e:	e006      	b.n	8002f5e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f50:	4b21      	ldr	r3, [pc, #132]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	43db      	mvns	r3, r3
 8002f58:	491f      	ldr	r1, [pc, #124]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d006      	beq.n	8002f78 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f6a:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	491a      	ldr	r1, [pc, #104]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60cb      	str	r3, [r1, #12]
 8002f76:	e006      	b.n	8002f86 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f78:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	4915      	ldr	r1, [pc, #84]	; (8002fd8 <HAL_GPIO_Init+0x2b0>)
 8002f82:	4013      	ands	r3, r2
 8002f84:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	3301      	adds	r3, #1
 8002f8a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	fa22 f303 	lsr.w	r3, r2, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f47f aed0 	bne.w	8002d3c <HAL_GPIO_Init+0x14>
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	372c      	adds	r7, #44	; 0x2c
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	10210000 	.word	0x10210000
 8002fac:	10110000 	.word	0x10110000
 8002fb0:	10120000 	.word	0x10120000
 8002fb4:	10310000 	.word	0x10310000
 8002fb8:	10320000 	.word	0x10320000
 8002fbc:	10220000 	.word	0x10220000
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	40010000 	.word	0x40010000
 8002fc8:	40010800 	.word	0x40010800
 8002fcc:	40010c00 	.word	0x40010c00
 8002fd0:	40011000 	.word	0x40011000
 8002fd4:	40011400 	.word	0x40011400
 8002fd8:	40010400 	.word	0x40010400

08002fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fec:	787b      	ldrb	r3, [r7, #1]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ff8:	e003      	b.n	8003002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ffa:	887b      	ldrh	r3, [r7, #2]
 8002ffc:	041a      	lsls	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	611a      	str	r2, [r3, #16]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	460b      	mov	r3, r1
 8003016:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4013      	ands	r3, r2
 8003024:	041a      	lsls	r2, r3, #16
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	43d9      	mvns	r1, r3
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	400b      	ands	r3, r1
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	611a      	str	r2, [r3, #16]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr
	...

08003040 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e26c      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 8087 	beq.w	800316e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003060:	4b92      	ldr	r3, [pc, #584]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 030c 	and.w	r3, r3, #12
 8003068:	2b04      	cmp	r3, #4
 800306a:	d00c      	beq.n	8003086 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800306c:	4b8f      	ldr	r3, [pc, #572]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 030c 	and.w	r3, r3, #12
 8003074:	2b08      	cmp	r3, #8
 8003076:	d112      	bne.n	800309e <HAL_RCC_OscConfig+0x5e>
 8003078:	4b8c      	ldr	r3, [pc, #560]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003084:	d10b      	bne.n	800309e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003086:	4b89      	ldr	r3, [pc, #548]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d06c      	beq.n	800316c <HAL_RCC_OscConfig+0x12c>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d168      	bne.n	800316c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e246      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030a6:	d106      	bne.n	80030b6 <HAL_RCC_OscConfig+0x76>
 80030a8:	4b80      	ldr	r3, [pc, #512]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a7f      	ldr	r2, [pc, #508]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b2:	6013      	str	r3, [r2, #0]
 80030b4:	e02e      	b.n	8003114 <HAL_RCC_OscConfig+0xd4>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10c      	bne.n	80030d8 <HAL_RCC_OscConfig+0x98>
 80030be:	4b7b      	ldr	r3, [pc, #492]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a7a      	ldr	r2, [pc, #488]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030c8:	6013      	str	r3, [r2, #0]
 80030ca:	4b78      	ldr	r3, [pc, #480]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a77      	ldr	r2, [pc, #476]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	e01d      	b.n	8003114 <HAL_RCC_OscConfig+0xd4>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030e0:	d10c      	bne.n	80030fc <HAL_RCC_OscConfig+0xbc>
 80030e2:	4b72      	ldr	r3, [pc, #456]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a71      	ldr	r2, [pc, #452]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	4b6f      	ldr	r3, [pc, #444]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6e      	ldr	r2, [pc, #440]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e00b      	b.n	8003114 <HAL_RCC_OscConfig+0xd4>
 80030fc:	4b6b      	ldr	r3, [pc, #428]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a6a      	ldr	r2, [pc, #424]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003106:	6013      	str	r3, [r2, #0]
 8003108:	4b68      	ldr	r3, [pc, #416]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a67      	ldr	r2, [pc, #412]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 800310e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003112:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d013      	beq.n	8003144 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7fe fe2e 	bl	8001d7c <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003124:	f7fe fe2a 	bl	8001d7c <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e1fa      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003136:	4b5d      	ldr	r3, [pc, #372]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0xe4>
 8003142:	e014      	b.n	800316e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7fe fe1a 	bl	8001d7c <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800314c:	f7fe fe16 	bl	8001d7c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	; 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e1e6      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800315e:	4b53      	ldr	r3, [pc, #332]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1f0      	bne.n	800314c <HAL_RCC_OscConfig+0x10c>
 800316a:	e000      	b.n	800316e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d063      	beq.n	8003242 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800317a:	4b4c      	ldr	r3, [pc, #304]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00b      	beq.n	800319e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003186:	4b49      	ldr	r3, [pc, #292]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	2b08      	cmp	r3, #8
 8003190:	d11c      	bne.n	80031cc <HAL_RCC_OscConfig+0x18c>
 8003192:	4b46      	ldr	r3, [pc, #280]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d116      	bne.n	80031cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800319e:	4b43      	ldr	r3, [pc, #268]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d005      	beq.n	80031b6 <HAL_RCC_OscConfig+0x176>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d001      	beq.n	80031b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e1ba      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b6:	4b3d      	ldr	r3, [pc, #244]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4939      	ldr	r1, [pc, #228]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ca:	e03a      	b.n	8003242 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031d4:	4b36      	ldr	r3, [pc, #216]	; (80032b0 <HAL_RCC_OscConfig+0x270>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031da:	f7fe fdcf 	bl	8001d7c <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e2:	f7fe fdcb 	bl	8001d7c <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e19b      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f4:	4b2d      	ldr	r3, [pc, #180]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003200:	4b2a      	ldr	r3, [pc, #168]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	4927      	ldr	r1, [pc, #156]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003210:	4313      	orrs	r3, r2
 8003212:	600b      	str	r3, [r1, #0]
 8003214:	e015      	b.n	8003242 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003216:	4b26      	ldr	r3, [pc, #152]	; (80032b0 <HAL_RCC_OscConfig+0x270>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fe fdae 	bl	8001d7c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003224:	f7fe fdaa 	bl	8001d7c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e17a      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003236:	4b1d      	ldr	r3, [pc, #116]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d03a      	beq.n	80032c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d019      	beq.n	800328a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003256:	4b17      	ldr	r3, [pc, #92]	; (80032b4 <HAL_RCC_OscConfig+0x274>)
 8003258:	2201      	movs	r2, #1
 800325a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325c:	f7fe fd8e 	bl	8001d7c <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003264:	f7fe fd8a 	bl	8001d7c <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e15a      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003276:	4b0d      	ldr	r3, [pc, #52]	; (80032ac <HAL_RCC_OscConfig+0x26c>)
 8003278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003282:	2001      	movs	r0, #1
 8003284:	f000 fb0a 	bl	800389c <RCC_Delay>
 8003288:	e01c      	b.n	80032c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800328a:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <HAL_RCC_OscConfig+0x274>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003290:	f7fe fd74 	bl	8001d7c <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003296:	e00f      	b.n	80032b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003298:	f7fe fd70 	bl	8001d7c <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d908      	bls.n	80032b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e140      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	42420000 	.word	0x42420000
 80032b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b8:	4b9e      	ldr	r3, [pc, #632]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1e9      	bne.n	8003298 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 80a6 	beq.w	800341e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d6:	4b97      	ldr	r3, [pc, #604]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10d      	bne.n	80032fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e2:	4b94      	ldr	r3, [pc, #592]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	4a93      	ldr	r2, [pc, #588]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80032e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ec:	61d3      	str	r3, [r2, #28]
 80032ee:	4b91      	ldr	r3, [pc, #580]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f6:	60bb      	str	r3, [r7, #8]
 80032f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032fa:	2301      	movs	r3, #1
 80032fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032fe:	4b8e      	ldr	r3, [pc, #568]	; (8003538 <HAL_RCC_OscConfig+0x4f8>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003306:	2b00      	cmp	r3, #0
 8003308:	d118      	bne.n	800333c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800330a:	4b8b      	ldr	r3, [pc, #556]	; (8003538 <HAL_RCC_OscConfig+0x4f8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a8a      	ldr	r2, [pc, #552]	; (8003538 <HAL_RCC_OscConfig+0x4f8>)
 8003310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003314:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003316:	f7fe fd31 	bl	8001d7c <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800331e:	f7fe fd2d 	bl	8001d7c <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b64      	cmp	r3, #100	; 0x64
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e0fd      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003330:	4b81      	ldr	r3, [pc, #516]	; (8003538 <HAL_RCC_OscConfig+0x4f8>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0f0      	beq.n	800331e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d106      	bne.n	8003352 <HAL_RCC_OscConfig+0x312>
 8003344:	4b7b      	ldr	r3, [pc, #492]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	4a7a      	ldr	r2, [pc, #488]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	6213      	str	r3, [r2, #32]
 8003350:	e02d      	b.n	80033ae <HAL_RCC_OscConfig+0x36e>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10c      	bne.n	8003374 <HAL_RCC_OscConfig+0x334>
 800335a:	4b76      	ldr	r3, [pc, #472]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800335c:	6a1b      	ldr	r3, [r3, #32]
 800335e:	4a75      	ldr	r2, [pc, #468]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003360:	f023 0301 	bic.w	r3, r3, #1
 8003364:	6213      	str	r3, [r2, #32]
 8003366:	4b73      	ldr	r3, [pc, #460]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	4a72      	ldr	r2, [pc, #456]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800336c:	f023 0304 	bic.w	r3, r3, #4
 8003370:	6213      	str	r3, [r2, #32]
 8003372:	e01c      	b.n	80033ae <HAL_RCC_OscConfig+0x36e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	2b05      	cmp	r3, #5
 800337a:	d10c      	bne.n	8003396 <HAL_RCC_OscConfig+0x356>
 800337c:	4b6d      	ldr	r3, [pc, #436]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	4a6c      	ldr	r2, [pc, #432]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003382:	f043 0304 	orr.w	r3, r3, #4
 8003386:	6213      	str	r3, [r2, #32]
 8003388:	4b6a      	ldr	r3, [pc, #424]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	4a69      	ldr	r2, [pc, #420]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6213      	str	r3, [r2, #32]
 8003394:	e00b      	b.n	80033ae <HAL_RCC_OscConfig+0x36e>
 8003396:	4b67      	ldr	r3, [pc, #412]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	4a66      	ldr	r2, [pc, #408]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800339c:	f023 0301 	bic.w	r3, r3, #1
 80033a0:	6213      	str	r3, [r2, #32]
 80033a2:	4b64      	ldr	r3, [pc, #400]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	4a63      	ldr	r2, [pc, #396]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80033a8:	f023 0304 	bic.w	r3, r3, #4
 80033ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d015      	beq.n	80033e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b6:	f7fe fce1 	bl	8001d7c <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033bc:	e00a      	b.n	80033d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033be:	f7fe fcdd 	bl	8001d7c <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e0ab      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d4:	4b57      	ldr	r3, [pc, #348]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0ee      	beq.n	80033be <HAL_RCC_OscConfig+0x37e>
 80033e0:	e014      	b.n	800340c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e2:	f7fe fccb 	bl	8001d7c <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e8:	e00a      	b.n	8003400 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fe fcc7 	bl	8001d7c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e095      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003400:	4b4c      	ldr	r3, [pc, #304]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ee      	bne.n	80033ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800340c:	7dfb      	ldrb	r3, [r7, #23]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003412:	4b48      	ldr	r3, [pc, #288]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	4a47      	ldr	r2, [pc, #284]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800341c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	2b00      	cmp	r3, #0
 8003424:	f000 8081 	beq.w	800352a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003428:	4b42      	ldr	r3, [pc, #264]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 030c 	and.w	r3, r3, #12
 8003430:	2b08      	cmp	r3, #8
 8003432:	d061      	beq.n	80034f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	2b02      	cmp	r3, #2
 800343a:	d146      	bne.n	80034ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343c:	4b3f      	ldr	r3, [pc, #252]	; (800353c <HAL_RCC_OscConfig+0x4fc>)
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003442:	f7fe fc9b 	bl	8001d7c <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003448:	e008      	b.n	800345c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344a:	f7fe fc97 	bl	8001d7c <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d901      	bls.n	800345c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e067      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345c:	4b35      	ldr	r3, [pc, #212]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1f0      	bne.n	800344a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003470:	d108      	bne.n	8003484 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003472:	4b30      	ldr	r3, [pc, #192]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	492d      	ldr	r1, [pc, #180]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003480:	4313      	orrs	r3, r2
 8003482:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003484:	4b2b      	ldr	r3, [pc, #172]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a19      	ldr	r1, [r3, #32]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	430b      	orrs	r3, r1
 8003496:	4927      	ldr	r1, [pc, #156]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	4313      	orrs	r3, r2
 800349a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800349c:	4b27      	ldr	r3, [pc, #156]	; (800353c <HAL_RCC_OscConfig+0x4fc>)
 800349e:	2201      	movs	r2, #1
 80034a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a2:	f7fe fc6b 	bl	8001d7c <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034aa:	f7fe fc67 	bl	8001d7c <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e037      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034bc:	4b1d      	ldr	r3, [pc, #116]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0f0      	beq.n	80034aa <HAL_RCC_OscConfig+0x46a>
 80034c8:	e02f      	b.n	800352a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ca:	4b1c      	ldr	r3, [pc, #112]	; (800353c <HAL_RCC_OscConfig+0x4fc>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d0:	f7fe fc54 	bl	8001d7c <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d6:	e008      	b.n	80034ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d8:	f7fe fc50 	bl	8001d7c <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e020      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ea:	4b12      	ldr	r3, [pc, #72]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f0      	bne.n	80034d8 <HAL_RCC_OscConfig+0x498>
 80034f6:	e018      	b.n	800352a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	69db      	ldr	r3, [r3, #28]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e013      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_OscConfig+0x4f4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	429a      	cmp	r2, r3
 8003516:	d106      	bne.n	8003526 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003522:	429a      	cmp	r2, r3
 8003524:	d001      	beq.n	800352a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3718      	adds	r7, #24
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40021000 	.word	0x40021000
 8003538:	40007000 	.word	0x40007000
 800353c:	42420060 	.word	0x42420060

08003540 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0d0      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003554:	4b6a      	ldr	r3, [pc, #424]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d910      	bls.n	8003584 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003562:	4b67      	ldr	r3, [pc, #412]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 0207 	bic.w	r2, r3, #7
 800356a:	4965      	ldr	r1, [pc, #404]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	4313      	orrs	r3, r2
 8003570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003572:	4b63      	ldr	r3, [pc, #396]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	429a      	cmp	r2, r3
 800357e:	d001      	beq.n	8003584 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0b8      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d020      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0304 	and.w	r3, r3, #4
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800359c:	4b59      	ldr	r3, [pc, #356]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a58      	ldr	r2, [pc, #352]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035b4:	4b53      	ldr	r3, [pc, #332]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4a52      	ldr	r2, [pc, #328]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80035be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035c0:	4b50      	ldr	r3, [pc, #320]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	494d      	ldr	r1, [pc, #308]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d040      	beq.n	8003660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e6:	4b47      	ldr	r3, [pc, #284]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d115      	bne.n	800361e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e07f      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d107      	bne.n	800360e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fe:	4b41      	ldr	r3, [pc, #260]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d109      	bne.n	800361e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e073      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800360e:	4b3d      	ldr	r3, [pc, #244]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e06b      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800361e:	4b39      	ldr	r3, [pc, #228]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f023 0203 	bic.w	r2, r3, #3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	4936      	ldr	r1, [pc, #216]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 800362c:	4313      	orrs	r3, r2
 800362e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003630:	f7fe fba4 	bl	8001d7c <HAL_GetTick>
 8003634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003636:	e00a      	b.n	800364e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003638:	f7fe fba0 	bl	8001d7c <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	f241 3288 	movw	r2, #5000	; 0x1388
 8003646:	4293      	cmp	r3, r2
 8003648:	d901      	bls.n	800364e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e053      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364e:	4b2d      	ldr	r3, [pc, #180]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f003 020c 	and.w	r2, r3, #12
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	429a      	cmp	r2, r3
 800365e:	d1eb      	bne.n	8003638 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003660:	4b27      	ldr	r3, [pc, #156]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d210      	bcs.n	8003690 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800366e:	4b24      	ldr	r3, [pc, #144]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f023 0207 	bic.w	r2, r3, #7
 8003676:	4922      	ldr	r1, [pc, #136]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	4313      	orrs	r3, r2
 800367c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800367e:	4b20      	ldr	r3, [pc, #128]	; (8003700 <HAL_RCC_ClockConfig+0x1c0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d001      	beq.n	8003690 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e032      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	d008      	beq.n	80036ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800369c:	4b19      	ldr	r3, [pc, #100]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4916      	ldr	r1, [pc, #88]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d009      	beq.n	80036ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036ba:	4b12      	ldr	r3, [pc, #72]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	490e      	ldr	r1, [pc, #56]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036ce:	f000 f821 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 80036d2:	4601      	mov	r1, r0
 80036d4:	4b0b      	ldr	r3, [pc, #44]	; (8003704 <HAL_RCC_ClockConfig+0x1c4>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	091b      	lsrs	r3, r3, #4
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <HAL_RCC_ClockConfig+0x1c8>)
 80036e0:	5cd3      	ldrb	r3, [r2, r3]
 80036e2:	fa21 f303 	lsr.w	r3, r1, r3
 80036e6:	4a09      	ldr	r2, [pc, #36]	; (800370c <HAL_RCC_ClockConfig+0x1cc>)
 80036e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036ea:	4b09      	ldr	r3, [pc, #36]	; (8003710 <HAL_RCC_ClockConfig+0x1d0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fd fdc4 	bl	800127c <HAL_InitTick>

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	40022000 	.word	0x40022000
 8003704:	40021000 	.word	0x40021000
 8003708:	0800f18c 	.word	0x0800f18c
 800370c:	20000000 	.word	0x20000000
 8003710:	20000004 	.word	0x20000004

08003714 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003714:	b490      	push	{r4, r7}
 8003716:	b08a      	sub	sp, #40	; 0x28
 8003718:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800371a:	4b2a      	ldr	r3, [pc, #168]	; (80037c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800371c:	1d3c      	adds	r4, r7, #4
 800371e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003720:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003724:	4b28      	ldr	r3, [pc, #160]	; (80037c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800372a:	2300      	movs	r3, #0
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	2300      	movs	r3, #0
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	2300      	movs	r3, #0
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800373a:	2300      	movs	r3, #0
 800373c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	2b04      	cmp	r3, #4
 800374c:	d002      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x40>
 800374e:	2b08      	cmp	r3, #8
 8003750:	d003      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x46>
 8003752:	e02d      	b.n	80037b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003754:	4b1e      	ldr	r3, [pc, #120]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003756:	623b      	str	r3, [r7, #32]
      break;
 8003758:	e02d      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	0c9b      	lsrs	r3, r3, #18
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003766:	4413      	add	r3, r2
 8003768:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800376c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d013      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003778:	4b14      	ldr	r3, [pc, #80]	; (80037cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	0c5b      	lsrs	r3, r3, #17
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003786:	4413      	add	r3, r2
 8003788:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800378c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	4a0f      	ldr	r2, [pc, #60]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003792:	fb02 f203 	mul.w	r2, r2, r3
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	fbb2 f3f3 	udiv	r3, r2, r3
 800379c:	627b      	str	r3, [r7, #36]	; 0x24
 800379e:	e004      	b.n	80037aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	4a0c      	ldr	r2, [pc, #48]	; (80037d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037a4:	fb02 f303 	mul.w	r3, r2, r3
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	623b      	str	r3, [r7, #32]
      break;
 80037ae:	e002      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037b0:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80037b2:	623b      	str	r3, [r7, #32]
      break;
 80037b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037b6:	6a3b      	ldr	r3, [r7, #32]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3728      	adds	r7, #40	; 0x28
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc90      	pop	{r4, r7}
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	0800ee0c 	.word	0x0800ee0c
 80037c8:	0800ee1c 	.word	0x0800ee1c
 80037cc:	40021000 	.word	0x40021000
 80037d0:	007a1200 	.word	0x007a1200
 80037d4:	003d0900 	.word	0x003d0900

080037d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037dc:	4b02      	ldr	r3, [pc, #8]	; (80037e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	20000000 	.word	0x20000000

080037ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037f0:	f7ff fff2 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 80037f4:	4601      	mov	r1, r0
 80037f6:	4b05      	ldr	r3, [pc, #20]	; (800380c <HAL_RCC_GetPCLK1Freq+0x20>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	4a03      	ldr	r2, [pc, #12]	; (8003810 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003808:	4618      	mov	r0, r3
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40021000 	.word	0x40021000
 8003810:	0800f19c 	.word	0x0800f19c

08003814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003818:	f7ff ffde 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 800381c:	4601      	mov	r1, r0
 800381e:	4b05      	ldr	r3, [pc, #20]	; (8003834 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	0adb      	lsrs	r3, r3, #11
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	4a03      	ldr	r2, [pc, #12]	; (8003838 <HAL_RCC_GetPCLK2Freq+0x24>)
 800382a:	5cd3      	ldrb	r3, [r2, r3]
 800382c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003830:	4618      	mov	r0, r3
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40021000 	.word	0x40021000
 8003838:	0800f19c 	.word	0x0800f19c

0800383c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	220f      	movs	r2, #15
 800384a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800384c:	4b11      	ldr	r3, [pc, #68]	; (8003894 <HAL_RCC_GetClockConfig+0x58>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 0203 	and.w	r2, r3, #3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003858:	4b0e      	ldr	r3, [pc, #56]	; (8003894 <HAL_RCC_GetClockConfig+0x58>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003864:	4b0b      	ldr	r3, [pc, #44]	; (8003894 <HAL_RCC_GetClockConfig+0x58>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003870:	4b08      	ldr	r3, [pc, #32]	; (8003894 <HAL_RCC_GetClockConfig+0x58>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	08db      	lsrs	r3, r3, #3
 8003876:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800387e:	4b06      	ldr	r3, [pc, #24]	; (8003898 <HAL_RCC_GetClockConfig+0x5c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0207 	and.w	r2, r3, #7
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr
 8003894:	40021000 	.word	0x40021000
 8003898:	40022000 	.word	0x40022000

0800389c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038a4:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <RCC_Delay+0x34>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0a      	ldr	r2, [pc, #40]	; (80038d4 <RCC_Delay+0x38>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	0a5b      	lsrs	r3, r3, #9
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038b8:	bf00      	nop
  }
  while (Delay --);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	1e5a      	subs	r2, r3, #1
 80038be:	60fa      	str	r2, [r7, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f9      	bne.n	80038b8 <RCC_Delay+0x1c>
}
 80038c4:	bf00      	nop
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000000 	.word	0x20000000
 80038d4:	10624dd3 	.word	0x10624dd3

080038d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d07d      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80038f4:	2300      	movs	r3, #0
 80038f6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038f8:	4b4f      	ldr	r3, [pc, #316]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10d      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003904:	4b4c      	ldr	r3, [pc, #304]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	4a4b      	ldr	r2, [pc, #300]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800390e:	61d3      	str	r3, [r2, #28]
 8003910:	4b49      	ldr	r3, [pc, #292]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003912:	69db      	ldr	r3, [r3, #28]
 8003914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003918:	60bb      	str	r3, [r7, #8]
 800391a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800391c:	2301      	movs	r3, #1
 800391e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003920:	4b46      	ldr	r3, [pc, #280]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d118      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800392c:	4b43      	ldr	r3, [pc, #268]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a42      	ldr	r2, [pc, #264]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003936:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003938:	f7fe fa20 	bl	8001d7c <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393e:	e008      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003940:	f7fe fa1c 	bl	8001d7c <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	; 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e06d      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003952:	4b3a      	ldr	r3, [pc, #232]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800395e:	4b36      	ldr	r3, [pc, #216]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003966:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d02e      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	429a      	cmp	r2, r3
 800397a:	d027      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800397c:	4b2e      	ldr	r3, [pc, #184]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003984:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003986:	4b2e      	ldr	r3, [pc, #184]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003988:	2201      	movs	r2, #1
 800398a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800398c:	4b2c      	ldr	r3, [pc, #176]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003992:	4a29      	ldr	r2, [pc, #164]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d014      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a2:	f7fe f9eb 	bl	8001d7c <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a8:	e00a      	b.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039aa:	f7fe f9e7 	bl	8001d7c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e036      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c0:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0ee      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039cc:	4b1a      	ldr	r3, [pc, #104]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4917      	ldr	r1, [pc, #92]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039de:	7dfb      	ldrb	r3, [r7, #23]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d105      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e4:	4b14      	ldr	r3, [pc, #80]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	4a13      	ldr	r2, [pc, #76]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d008      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039fc:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	490b      	ldr	r1, [pc, #44]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0310 	and.w	r3, r3, #16
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a1a:	4b07      	ldr	r3, [pc, #28]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4904      	ldr	r1, [pc, #16]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	42420440 	.word	0x42420440

08003a44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a44:	b590      	push	{r4, r7, lr}
 8003a46:	b08d      	sub	sp, #52	; 0x34
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a4c:	4b55      	ldr	r3, [pc, #340]	; (8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a4e:	f107 040c 	add.w	r4, r7, #12
 8003a52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a58:	4b53      	ldr	r3, [pc, #332]	; (8003ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
 8003a62:	2300      	movs	r3, #0
 8003a64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a66:	2300      	movs	r3, #0
 8003a68:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61fb      	str	r3, [r7, #28]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d07f      	beq.n	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003a78:	2b10      	cmp	r3, #16
 8003a7a:	d002      	beq.n	8003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d048      	beq.n	8003b12 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003a80:	e08b      	b.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003a82:	4b4a      	ldr	r3, [pc, #296]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a88:	4b48      	ldr	r3, [pc, #288]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d07f      	beq.n	8003b94 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	0c9b      	lsrs	r3, r3, #18
 8003a98:	f003 030f 	and.w	r3, r3, #15
 8003a9c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003aa0:	4413      	add	r3, r2
 8003aa2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003aa6:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d018      	beq.n	8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ab2:	4b3e      	ldr	r3, [pc, #248]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	0c5b      	lsrs	r3, r3, #17
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00d      	beq.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003ad2:	4a37      	ldr	r2, [pc, #220]	; (8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	fb02 f303 	mul.w	r3, r2, r3
 8003ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ae2:	e004      	b.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	4a33      	ldr	r2, [pc, #204]	; (8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003ae8:	fb02 f303 	mul.w	r3, r2, r3
 8003aec:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003aee:	4b2f      	ldr	r3, [pc, #188]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003af6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003afa:	d102      	bne.n	8003b02 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afe:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003b00:	e048      	b.n	8003b94 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4a2c      	ldr	r2, [pc, #176]	; (8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003b08:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0c:	085b      	lsrs	r3, r3, #1
 8003b0e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003b10:	e040      	b.n	8003b94 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003b12:	4b26      	ldr	r3, [pc, #152]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b22:	d108      	bne.n	8003b36 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b32:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b34:	e01f      	b.n	8003b76 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b40:	d109      	bne.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003b42:	4b1a      	ldr	r3, [pc, #104]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003b4e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b54:	e00f      	b.n	8003b76 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b60:	d11a      	bne.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d014      	beq.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003b6e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003b74:	e010      	b.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003b76:	e00f      	b.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b78:	f7ff fe4c 	bl	8003814 <HAL_RCC_GetPCLK2Freq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	0b9b      	lsrs	r3, r3, #14
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	3301      	adds	r3, #1
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b90:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003b92:	e002      	b.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003b94:	bf00      	nop
 8003b96:	e000      	b.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003b98:	bf00      	nop
    }
  }
  return (frequency);
 8003b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3734      	adds	r7, #52	; 0x34
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd90      	pop	{r4, r7, pc}
 8003ba4:	0800ee20 	.word	0x0800ee20
 8003ba8:	0800ee30 	.word	0x0800ee30
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	007a1200 	.word	0x007a1200
 8003bb4:	003d0900 	.word	0x003d0900
 8003bb8:	aaaaaaab 	.word	0xaaaaaaab

08003bbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e076      	b.n	8003cbc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d108      	bne.n	8003be8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bde:	d009      	beq.n	8003bf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	61da      	str	r2, [r3, #28]
 8003be6:	e005      	b.n	8003bf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd faa6 	bl	8001160 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2202      	movs	r2, #2
 8003c18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c46:	431a      	orrs	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	431a      	orrs	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c64:	431a      	orrs	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c78:	ea42 0103 	orr.w	r1, r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c80:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	0c1a      	lsrs	r2, r3, #16
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f002 0204 	and.w	r2, r2, #4
 8003c9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	69da      	ldr	r2, [r3, #28]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003caa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b088      	sub	sp, #32
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_SPI_Transmit+0x22>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e126      	b.n	8003f34 <HAL_SPI_Transmit+0x270>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cee:	f7fe f845 	bl	8001d7c <HAL_GetTick>
 8003cf2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003cf4:	88fb      	ldrh	r3, [r7, #6]
 8003cf6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d002      	beq.n	8003d0a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003d04:	2302      	movs	r3, #2
 8003d06:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d08:	e10b      	b.n	8003f22 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <HAL_SPI_Transmit+0x52>
 8003d10:	88fb      	ldrh	r3, [r7, #6]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d1a:	e102      	b.n	8003f22 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2203      	movs	r2, #3
 8003d20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	88fa      	ldrh	r2, [r7, #6]
 8003d34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	88fa      	ldrh	r2, [r7, #6]
 8003d3a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d62:	d10f      	bne.n	8003d84 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8e:	2b40      	cmp	r3, #64	; 0x40
 8003d90:	d007      	beq.n	8003da2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003da0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003daa:	d14b      	bne.n	8003e44 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_SPI_Transmit+0xf6>
 8003db4:	8afb      	ldrh	r3, [r7, #22]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d13e      	bne.n	8003e38 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dbe:	881a      	ldrh	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dca:	1c9a      	adds	r2, r3, #2
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dde:	e02b      	b.n	8003e38 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d112      	bne.n	8003e14 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df2:	881a      	ldrh	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	1c9a      	adds	r2, r3, #2
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e12:	e011      	b.n	8003e38 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e14:	f7fd ffb2 	bl	8001d7c <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d803      	bhi.n	8003e2c <HAL_SPI_Transmit+0x168>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2a:	d102      	bne.n	8003e32 <HAL_SPI_Transmit+0x16e>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d102      	bne.n	8003e38 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003e36:	e074      	b.n	8003f22 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1ce      	bne.n	8003de0 <HAL_SPI_Transmit+0x11c>
 8003e42:	e04c      	b.n	8003ede <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <HAL_SPI_Transmit+0x18e>
 8003e4c:	8afb      	ldrh	r3, [r7, #22]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d140      	bne.n	8003ed4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	330c      	adds	r3, #12
 8003e5c:	7812      	ldrb	r2, [r2, #0]
 8003e5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e78:	e02c      	b.n	8003ed4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d113      	bne.n	8003eb0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	330c      	adds	r3, #12
 8003e92:	7812      	ldrb	r2, [r2, #0]
 8003e94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	86da      	strh	r2, [r3, #54]	; 0x36
 8003eae:	e011      	b.n	8003ed4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eb0:	f7fd ff64 	bl	8001d7c <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d803      	bhi.n	8003ec8 <HAL_SPI_Transmit+0x204>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec6:	d102      	bne.n	8003ece <HAL_SPI_Transmit+0x20a>
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d102      	bne.n	8003ed4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ed2:	e026      	b.n	8003f22 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1cd      	bne.n	8003e7a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	6839      	ldr	r1, [r7, #0]
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 f8b2 	bl	800404c <SPI_EndRxTxTransaction>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10a      	bne.n	8003f12 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003efc:	2300      	movs	r3, #0
 8003efe:	613b      	str	r3, [r7, #16]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	77fb      	strb	r3, [r7, #31]
 8003f1e:	e000      	b.n	8003f22 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003f20:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f32:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3720      	adds	r7, #32
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b088      	sub	sp, #32
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	603b      	str	r3, [r7, #0]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f4c:	f7fd ff16 	bl	8001d7c <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	4413      	add	r3, r2
 8003f5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f5c:	f7fd ff0e 	bl	8001d7c <HAL_GetTick>
 8003f60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f62:	4b39      	ldr	r3, [pc, #228]	; (8004048 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	015b      	lsls	r3, r3, #5
 8003f68:	0d1b      	lsrs	r3, r3, #20
 8003f6a:	69fa      	ldr	r2, [r7, #28]
 8003f6c:	fb02 f303 	mul.w	r3, r2, r3
 8003f70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f72:	e054      	b.n	800401e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7a:	d050      	beq.n	800401e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f7c:	f7fd fefe 	bl	8001d7c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	69fa      	ldr	r2, [r7, #28]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d902      	bls.n	8003f92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d13d      	bne.n	800400e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003faa:	d111      	bne.n	8003fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb4:	d004      	beq.n	8003fc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fbe:	d107      	bne.n	8003fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd8:	d10f      	bne.n	8003ffa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fe8:	601a      	str	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e017      	b.n	800403e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	3b01      	subs	r3, #1
 800401c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	4013      	ands	r3, r2
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	429a      	cmp	r2, r3
 800402c:	bf0c      	ite	eq
 800402e:	2301      	moveq	r3, #1
 8004030:	2300      	movne	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	461a      	mov	r2, r3
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	429a      	cmp	r2, r3
 800403a:	d19b      	bne.n	8003f74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3720      	adds	r7, #32
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000000 	.word	0x20000000

0800404c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af02      	add	r7, sp, #8
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2200      	movs	r2, #0
 8004060:	2180      	movs	r1, #128	; 0x80
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f7ff ff6a 	bl	8003f3c <SPI_WaitFlagStateUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d007      	beq.n	800407e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004072:	f043 0220 	orr.w	r2, r3, #32
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e000      	b.n	8004080 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e041      	b.n	800411e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d106      	bne.n	80040b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f7fd fb9c 	bl	80017ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f000 fca6 	bl	8004a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b01      	cmp	r3, #1
 800413a:	d001      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e03a      	b.n	80041b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2202      	movs	r2, #2
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68da      	ldr	r2, [r3, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0201 	orr.w	r2, r2, #1
 8004156:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a18      	ldr	r2, [pc, #96]	; (80041c0 <HAL_TIM_Base_Start_IT+0x98>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00e      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x58>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800416a:	d009      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x58>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a14      	ldr	r2, [pc, #80]	; (80041c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x58>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a13      	ldr	r2, [pc, #76]	; (80041c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d111      	bne.n	80041a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b06      	cmp	r3, #6
 8004190:	d010      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f042 0201 	orr.w	r2, r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a2:	e007      	b.n	80041b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	40000400 	.word	0x40000400
 80041c8:	40000800 	.word	0x40000800

080041cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6a1a      	ldr	r2, [r3, #32]
 80041ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10f      	bne.n	8004214 <HAL_TIM_Base_Stop_IT+0x48>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6a1a      	ldr	r2, [r3, #32]
 80041fa:	f240 4344 	movw	r3, #1092	; 0x444
 80041fe:	4013      	ands	r3, r2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d107      	bne.n	8004214 <HAL_TIM_Base_Stop_IT+0x48>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0201 	bic.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr

08004228 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e041      	b.n	80042be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d106      	bne.n	8004254 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7fd faa6 	bl	80017a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	4619      	mov	r1, r3
 8004266:	4610      	mov	r0, r2
 8004268:	f000 fbd6 	bl	8004a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
	...

080042c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d109      	bne.n	80042ec <HAL_TIM_PWM_Start+0x24>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	bf14      	ite	ne
 80042e4:	2301      	movne	r3, #1
 80042e6:	2300      	moveq	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e022      	b.n	8004332 <HAL_TIM_PWM_Start+0x6a>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	d109      	bne.n	8004306 <HAL_TIM_PWM_Start+0x3e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	bf14      	ite	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	2300      	moveq	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e015      	b.n	8004332 <HAL_TIM_PWM_Start+0x6a>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b08      	cmp	r3, #8
 800430a:	d109      	bne.n	8004320 <HAL_TIM_PWM_Start+0x58>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	bf14      	ite	ne
 8004318:	2301      	movne	r3, #1
 800431a:	2300      	moveq	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	e008      	b.n	8004332 <HAL_TIM_PWM_Start+0x6a>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	bf14      	ite	ne
 800432c:	2301      	movne	r3, #1
 800432e:	2300      	moveq	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e05e      	b.n	80043f8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d104      	bne.n	800434a <HAL_TIM_PWM_Start+0x82>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004348:	e013      	b.n	8004372 <HAL_TIM_PWM_Start+0xaa>
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b04      	cmp	r3, #4
 800434e:	d104      	bne.n	800435a <HAL_TIM_PWM_Start+0x92>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004358:	e00b      	b.n	8004372 <HAL_TIM_PWM_Start+0xaa>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b08      	cmp	r3, #8
 800435e:	d104      	bne.n	800436a <HAL_TIM_PWM_Start+0xa2>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004368:	e003      	b.n	8004372 <HAL_TIM_PWM_Start+0xaa>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2202      	movs	r2, #2
 800436e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2201      	movs	r2, #1
 8004378:	6839      	ldr	r1, [r7, #0]
 800437a:	4618      	mov	r0, r3
 800437c:	f000 fdcc 	bl	8004f18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a1e      	ldr	r2, [pc, #120]	; (8004400 <HAL_TIM_PWM_Start+0x138>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d107      	bne.n	800439a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004398:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a18      	ldr	r2, [pc, #96]	; (8004400 <HAL_TIM_PWM_Start+0x138>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <HAL_TIM_PWM_Start+0xfa>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ac:	d009      	beq.n	80043c2 <HAL_TIM_PWM_Start+0xfa>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a14      	ldr	r2, [pc, #80]	; (8004404 <HAL_TIM_PWM_Start+0x13c>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_TIM_PWM_Start+0xfa>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a12      	ldr	r2, [pc, #72]	; (8004408 <HAL_TIM_PWM_Start+0x140>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d111      	bne.n	80043e6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 0307 	and.w	r3, r3, #7
 80043cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b06      	cmp	r3, #6
 80043d2:	d010      	beq.n	80043f6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0201 	orr.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043e4:	e007      	b.n	80043f6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f042 0201 	orr.w	r2, r2, #1
 80043f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3710      	adds	r7, #16
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	40012c00 	.word	0x40012c00
 8004404:	40000400 	.word	0x40000400
 8004408:	40000800 	.word	0x40000800

0800440c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2200      	movs	r2, #0
 800441c:	6839      	ldr	r1, [r7, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fd7a 	bl	8004f18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a29      	ldr	r2, [pc, #164]	; (80044d0 <HAL_TIM_PWM_Stop+0xc4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d117      	bne.n	800445e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	6a1a      	ldr	r2, [r3, #32]
 8004434:	f241 1311 	movw	r3, #4369	; 0x1111
 8004438:	4013      	ands	r3, r2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10f      	bne.n	800445e <HAL_TIM_PWM_Stop+0x52>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6a1a      	ldr	r2, [r3, #32]
 8004444:	f240 4344 	movw	r3, #1092	; 0x444
 8004448:	4013      	ands	r3, r2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d107      	bne.n	800445e <HAL_TIM_PWM_Stop+0x52>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800445c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6a1a      	ldr	r2, [r3, #32]
 8004464:	f241 1311 	movw	r3, #4369	; 0x1111
 8004468:	4013      	ands	r3, r2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10f      	bne.n	800448e <HAL_TIM_PWM_Stop+0x82>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6a1a      	ldr	r2, [r3, #32]
 8004474:	f240 4344 	movw	r3, #1092	; 0x444
 8004478:	4013      	ands	r3, r2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d107      	bne.n	800448e <HAL_TIM_PWM_Stop+0x82>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0201 	bic.w	r2, r2, #1
 800448c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d104      	bne.n	800449e <HAL_TIM_PWM_Stop+0x92>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800449c:	e013      	b.n	80044c6 <HAL_TIM_PWM_Stop+0xba>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	2b04      	cmp	r3, #4
 80044a2:	d104      	bne.n	80044ae <HAL_TIM_PWM_Stop+0xa2>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044ac:	e00b      	b.n	80044c6 <HAL_TIM_PWM_Stop+0xba>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d104      	bne.n	80044be <HAL_TIM_PWM_Stop+0xb2>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044bc:	e003      	b.n	80044c6 <HAL_TIM_PWM_Stop+0xba>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40012c00 	.word	0x40012c00

080044d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d122      	bne.n	8004530 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d11b      	bne.n	8004530 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0202 	mvn.w	r2, #2
 8004500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	f003 0303 	and.w	r3, r3, #3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fa62 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 800451c:	e005      	b.n	800452a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fa55 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fa64 	bl	80049f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b04      	cmp	r3, #4
 800453c:	d122      	bne.n	8004584 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d11b      	bne.n	8004584 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0204 	mvn.w	r2, #4
 8004554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2202      	movs	r2, #2
 800455a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fa38 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 8004570:	e005      	b.n	800457e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fa2b 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fa3a 	bl	80049f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b08      	cmp	r3, #8
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b08      	cmp	r3, #8
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0208 	mvn.w	r2, #8
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2204      	movs	r2, #4
 80045ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fa0e 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa01 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa10 	bl	80049f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d122      	bne.n	800462c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0310 	and.w	r3, r3, #16
 80045f0:	2b10      	cmp	r3, #16
 80045f2:	d11b      	bne.n	800462c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0210 	mvn.w	r2, #16
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2208      	movs	r2, #8
 8004602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f9e4 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f9d7 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f9e6 	bl	80049f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10e      	bne.n	8004658 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b01      	cmp	r3, #1
 8004646:	d107      	bne.n	8004658 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0201 	mvn.w	r2, #1
 8004650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f005 ff3c 	bl	800a4d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004662:	2b80      	cmp	r3, #128	; 0x80
 8004664:	d10e      	bne.n	8004684 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004670:	2b80      	cmp	r3, #128	; 0x80
 8004672:	d107      	bne.n	8004684 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800467c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fd26 	bl	80050d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468e:	2b40      	cmp	r3, #64	; 0x40
 8004690:	d10e      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800469c:	2b40      	cmp	r3, #64	; 0x40
 800469e:	d107      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f9aa 	bl	8004a04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b20      	cmp	r3, #32
 80046bc:	d10e      	bne.n	80046dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d107      	bne.n	80046dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0220 	mvn.w	r2, #32
 80046d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fcf1 	bl	80050be <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046dc:	bf00      	nop
 80046de:	3708      	adds	r7, #8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80046fa:	2302      	movs	r3, #2
 80046fc:	e0ac      	b.n	8004858 <HAL_TIM_PWM_ConfigChannel+0x174>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b0c      	cmp	r3, #12
 800470a:	f200 809f 	bhi.w	800484c <HAL_TIM_PWM_ConfigChannel+0x168>
 800470e:	a201      	add	r2, pc, #4	; (adr r2, 8004714 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004714:	08004749 	.word	0x08004749
 8004718:	0800484d 	.word	0x0800484d
 800471c:	0800484d 	.word	0x0800484d
 8004720:	0800484d 	.word	0x0800484d
 8004724:	08004789 	.word	0x08004789
 8004728:	0800484d 	.word	0x0800484d
 800472c:	0800484d 	.word	0x0800484d
 8004730:	0800484d 	.word	0x0800484d
 8004734:	080047cb 	.word	0x080047cb
 8004738:	0800484d 	.word	0x0800484d
 800473c:	0800484d 	.word	0x0800484d
 8004740:	0800484d 	.word	0x0800484d
 8004744:	0800480b 	.word	0x0800480b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f9c4 	bl	8004adc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0208 	orr.w	r2, r2, #8
 8004762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0204 	bic.w	r2, r2, #4
 8004772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6999      	ldr	r1, [r3, #24]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	691a      	ldr	r2, [r3, #16]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	619a      	str	r2, [r3, #24]
      break;
 8004786:	e062      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fa0a 	bl	8004ba8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699a      	ldr	r2, [r3, #24]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6999      	ldr	r1, [r3, #24]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	021a      	lsls	r2, r3, #8
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	619a      	str	r2, [r3, #24]
      break;
 80047c8:	e041      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fa53 	bl	8004c7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0208 	orr.w	r2, r2, #8
 80047e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0204 	bic.w	r2, r2, #4
 80047f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69d9      	ldr	r1, [r3, #28]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	61da      	str	r2, [r3, #28]
      break;
 8004808:	e021      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68b9      	ldr	r1, [r7, #8]
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fa9d 	bl	8004d50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	69da      	ldr	r2, [r3, #28]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69d9      	ldr	r1, [r3, #28]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	021a      	lsls	r2, r3, #8
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	61da      	str	r2, [r3, #28]
      break;
 800484a:	e000      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800484c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_TIM_ConfigClockSource+0x18>
 8004874:	2302      	movs	r3, #2
 8004876:	e0a6      	b.n	80049c6 <HAL_TIM_ConfigClockSource+0x166>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004896:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800489e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b40      	cmp	r3, #64	; 0x40
 80048ae:	d067      	beq.n	8004980 <HAL_TIM_ConfigClockSource+0x120>
 80048b0:	2b40      	cmp	r3, #64	; 0x40
 80048b2:	d80b      	bhi.n	80048cc <HAL_TIM_ConfigClockSource+0x6c>
 80048b4:	2b10      	cmp	r3, #16
 80048b6:	d073      	beq.n	80049a0 <HAL_TIM_ConfigClockSource+0x140>
 80048b8:	2b10      	cmp	r3, #16
 80048ba:	d802      	bhi.n	80048c2 <HAL_TIM_ConfigClockSource+0x62>
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d06f      	beq.n	80049a0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80048c0:	e078      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d06c      	beq.n	80049a0 <HAL_TIM_ConfigClockSource+0x140>
 80048c6:	2b30      	cmp	r3, #48	; 0x30
 80048c8:	d06a      	beq.n	80049a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80048ca:	e073      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80048cc:	2b70      	cmp	r3, #112	; 0x70
 80048ce:	d00d      	beq.n	80048ec <HAL_TIM_ConfigClockSource+0x8c>
 80048d0:	2b70      	cmp	r3, #112	; 0x70
 80048d2:	d804      	bhi.n	80048de <HAL_TIM_ConfigClockSource+0x7e>
 80048d4:	2b50      	cmp	r3, #80	; 0x50
 80048d6:	d033      	beq.n	8004940 <HAL_TIM_ConfigClockSource+0xe0>
 80048d8:	2b60      	cmp	r3, #96	; 0x60
 80048da:	d041      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80048dc:	e06a      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80048de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e2:	d066      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0x152>
 80048e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048e8:	d017      	beq.n	800491a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80048ea:	e063      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6818      	ldr	r0, [r3, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	6899      	ldr	r1, [r3, #8]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f000 faed 	bl	8004eda <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800490e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	609a      	str	r2, [r3, #8]
      break;
 8004918:	e04c      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6899      	ldr	r1, [r3, #8]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f000 fad6 	bl	8004eda <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	689a      	ldr	r2, [r3, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800493c:	609a      	str	r2, [r3, #8]
      break;
 800493e:	e039      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	6859      	ldr	r1, [r3, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	461a      	mov	r2, r3
 800494e:	f000 fa4d 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2150      	movs	r1, #80	; 0x50
 8004958:	4618      	mov	r0, r3
 800495a:	f000 faa4 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 800495e:	e029      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	6859      	ldr	r1, [r3, #4]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	461a      	mov	r2, r3
 800496e:	f000 fa6b 	bl	8004e48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2160      	movs	r1, #96	; 0x60
 8004978:	4618      	mov	r0, r3
 800497a:	f000 fa94 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 800497e:	e019      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6818      	ldr	r0, [r3, #0]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	6859      	ldr	r1, [r3, #4]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	461a      	mov	r2, r3
 800498e:	f000 fa2d 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2140      	movs	r1, #64	; 0x40
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fa84 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 800499e:	e009      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4619      	mov	r1, r3
 80049aa:	4610      	mov	r0, r2
 80049ac:	f000 fa7b 	bl	8004ea6 <TIM_ITRx_SetConfig>
        break;
 80049b0:	e000      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80049b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr

080049e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr

080049f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b083      	sub	sp, #12
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bc80      	pop	{r7}
 8004a14:	4770      	bx	lr
	...

08004a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a29      	ldr	r2, [pc, #164]	; (8004ad0 <TIM_Base_SetConfig+0xb8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00b      	beq.n	8004a48 <TIM_Base_SetConfig+0x30>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a36:	d007      	beq.n	8004a48 <TIM_Base_SetConfig+0x30>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a26      	ldr	r2, [pc, #152]	; (8004ad4 <TIM_Base_SetConfig+0xbc>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d003      	beq.n	8004a48 <TIM_Base_SetConfig+0x30>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a25      	ldr	r2, [pc, #148]	; (8004ad8 <TIM_Base_SetConfig+0xc0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d108      	bne.n	8004a5a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a1c      	ldr	r2, [pc, #112]	; (8004ad0 <TIM_Base_SetConfig+0xb8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00b      	beq.n	8004a7a <TIM_Base_SetConfig+0x62>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a68:	d007      	beq.n	8004a7a <TIM_Base_SetConfig+0x62>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a19      	ldr	r2, [pc, #100]	; (8004ad4 <TIM_Base_SetConfig+0xbc>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d003      	beq.n	8004a7a <TIM_Base_SetConfig+0x62>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a18      	ldr	r2, [pc, #96]	; (8004ad8 <TIM_Base_SetConfig+0xc0>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d108      	bne.n	8004a8c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a07      	ldr	r2, [pc, #28]	; (8004ad0 <TIM_Base_SetConfig+0xb8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d103      	bne.n	8004ac0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	615a      	str	r2, [r3, #20]
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bc80      	pop	{r7}
 8004ace:	4770      	bx	lr
 8004ad0:	40012c00 	.word	0x40012c00
 8004ad4:	40000400 	.word	0x40000400
 8004ad8:	40000800 	.word	0x40000800

08004adc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	f023 0201 	bic.w	r2, r3, #1
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 0303 	bic.w	r3, r3, #3
 8004b12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f023 0302 	bic.w	r3, r3, #2
 8004b24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a1c      	ldr	r2, [pc, #112]	; (8004ba4 <TIM_OC1_SetConfig+0xc8>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d10c      	bne.n	8004b52 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f023 0308 	bic.w	r3, r3, #8
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f023 0304 	bic.w	r3, r3, #4
 8004b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a13      	ldr	r2, [pc, #76]	; (8004ba4 <TIM_OC1_SetConfig+0xc8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d111      	bne.n	8004b7e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	621a      	str	r2, [r3, #32]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bc80      	pop	{r7}
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40012c00 	.word	0x40012c00

08004ba8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	f023 0210 	bic.w	r2, r3, #16
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 0320 	bic.w	r3, r3, #32
 8004bf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a1d      	ldr	r2, [pc, #116]	; (8004c78 <TIM_OC2_SetConfig+0xd0>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d10d      	bne.n	8004c24 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a14      	ldr	r2, [pc, #80]	; (8004c78 <TIM_OC2_SetConfig+0xd0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d113      	bne.n	8004c54 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	621a      	str	r2, [r3, #32]
}
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bc80      	pop	{r7}
 8004c76:	4770      	bx	lr
 8004c78:	40012c00 	.word	0x40012c00

08004c7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b087      	sub	sp, #28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 0303 	bic.w	r3, r3, #3
 8004cb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	; (8004d4c <TIM_OC3_SetConfig+0xd0>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d10d      	bne.n	8004cf6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	021b      	lsls	r3, r3, #8
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a14      	ldr	r2, [pc, #80]	; (8004d4c <TIM_OC3_SetConfig+0xd0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d113      	bne.n	8004d26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	621a      	str	r2, [r3, #32]
}
 8004d40:	bf00      	nop
 8004d42:	371c      	adds	r7, #28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bc80      	pop	{r7}
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40012c00 	.word	0x40012c00

08004d50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	031b      	lsls	r3, r3, #12
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a0f      	ldr	r2, [pc, #60]	; (8004de8 <TIM_OC4_SetConfig+0x98>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d109      	bne.n	8004dc4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	019b      	lsls	r3, r3, #6
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	621a      	str	r2, [r3, #32]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr
 8004de8:	40012c00 	.word	0x40012c00

08004dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f023 0201 	bic.w	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f023 030a 	bic.w	r3, r3, #10
 8004e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	621a      	str	r2, [r3, #32]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr

08004e48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	f023 0210 	bic.w	r2, r3, #16
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	031b      	lsls	r3, r3, #12
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	011b      	lsls	r3, r3, #4
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	621a      	str	r2, [r3, #32]
}
 8004e9c:	bf00      	nop
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bc80      	pop	{r7}
 8004ea4:	4770      	bx	lr

08004ea6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b085      	sub	sp, #20
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
 8004eae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ebc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f043 0307 	orr.w	r3, r3, #7
 8004ec8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	609a      	str	r2, [r3, #8]
}
 8004ed0:	bf00      	nop
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr

08004eda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b087      	sub	sp, #28
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	60f8      	str	r0, [r7, #12]
 8004ee2:	60b9      	str	r1, [r7, #8]
 8004ee4:	607a      	str	r2, [r7, #4]
 8004ee6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ef4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	021a      	lsls	r2, r3, #8
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	431a      	orrs	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	609a      	str	r2, [r3, #8]
}
 8004f0e:	bf00      	nop
 8004f10:	371c      	adds	r7, #28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	f003 031f 	and.w	r3, r3, #31
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a1a      	ldr	r2, [r3, #32]
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	401a      	ands	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a1a      	ldr	r2, [r3, #32]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 031f 	and.w	r3, r3, #31
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f50:	431a      	orrs	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	621a      	str	r2, [r3, #32]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bc80      	pop	{r7}
 8004f5e:	4770      	bx	lr

08004f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e046      	b.n	8005006 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a16      	ldr	r2, [pc, #88]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00e      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fc4:	d009      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a12      	ldr	r2, [pc, #72]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d004      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a10      	ldr	r2, [pc, #64]	; (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d10c      	bne.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fe0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr
 8005010:	40012c00 	.word	0x40012c00
 8005014:	40000400 	.word	0x40000400
 8005018:	40000800 	.word	0x40000800

0800501c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005034:	2302      	movs	r3, #2
 8005036:	e03d      	b.n	80050b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr

080050be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050be:	b480      	push	{r7}
 80050c0:	b083      	sub	sp, #12
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr

080050d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	bc80      	pop	{r7}
 80050e0:	4770      	bx	lr

080050e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b082      	sub	sp, #8
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e03f      	b.n	8005174 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d106      	bne.n	800510e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f7fc fc61 	bl	80019d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2224      	movs	r2, #36	; 0x24
 8005112:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68da      	ldr	r2, [r3, #12]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005124:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fb82 	bl	8005830 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800513a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695a      	ldr	r2, [r3, #20]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800514a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68da      	ldr	r2, [r3, #12]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800515a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08a      	sub	sp, #40	; 0x28
 8005180:	af02      	add	r7, sp, #8
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	603b      	str	r3, [r7, #0]
 8005188:	4613      	mov	r3, r2
 800518a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b20      	cmp	r3, #32
 800519a:	d17c      	bne.n	8005296 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <HAL_UART_Transmit+0x2c>
 80051a2:	88fb      	ldrh	r3, [r7, #6]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e075      	b.n	8005298 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_UART_Transmit+0x3e>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e06e      	b.n	8005298 <HAL_UART_Transmit+0x11c>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2221      	movs	r2, #33	; 0x21
 80051cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80051d0:	f7fc fdd4 	bl	8001d7c <HAL_GetTick>
 80051d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	88fa      	ldrh	r2, [r7, #6]
 80051e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ea:	d108      	bne.n	80051fe <HAL_UART_Transmit+0x82>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	61bb      	str	r3, [r7, #24]
 80051fc:	e003      	b.n	8005206 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005202:	2300      	movs	r3, #0
 8005204:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800520e:	e02a      	b.n	8005266 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	2200      	movs	r2, #0
 8005218:	2180      	movs	r1, #128	; 0x80
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f9a6 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e036      	b.n	8005298 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	881b      	ldrh	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800523e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	3302      	adds	r3, #2
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	e007      	b.n	8005258 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	781a      	ldrb	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	3301      	adds	r3, #1
 8005256:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800526a:	b29b      	uxth	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1cf      	bne.n	8005210 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	2200      	movs	r2, #0
 8005278:	2140      	movs	r1, #64	; 0x40
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 f976 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e006      	b.n	8005298 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	e000      	b.n	8005298 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005296:	2302      	movs	r3, #2
  }
}
 8005298:	4618      	mov	r0, r3
 800529a:	3720      	adds	r7, #32
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	4613      	mov	r3, r2
 80052ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b20      	cmp	r3, #32
 80052b8:	d140      	bne.n	800533c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <HAL_UART_Receive_IT+0x26>
 80052c0:	88fb      	ldrh	r3, [r7, #6]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e039      	b.n	800533e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_UART_Receive_IT+0x38>
 80052d4:	2302      	movs	r3, #2
 80052d6:	e032      	b.n	800533e <HAL_UART_Receive_IT+0x9e>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	88fa      	ldrh	r2, [r7, #6]
 80052ea:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	88fa      	ldrh	r2, [r7, #6]
 80052f0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2222      	movs	r2, #34	; 0x22
 80052fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005316:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695a      	ldr	r2, [r3, #20]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0220 	orr.w	r2, r2, #32
 8005336:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	e000      	b.n	800533e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800533c:	2302      	movs	r3, #2
  }
}
 800533e:	4618      	mov	r0, r3
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr

08005348 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005368:	2300      	movs	r3, #0
 800536a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800536c:	2300      	movs	r3, #0
 800536e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f003 030f 	and.w	r3, r3, #15
 8005376:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10d      	bne.n	800539a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	f003 0320 	and.w	r3, r3, #32
 8005384:	2b00      	cmp	r3, #0
 8005386:	d008      	beq.n	800539a <HAL_UART_IRQHandler+0x52>
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f9cc 	bl	8005730 <UART_Receive_IT>
      return;
 8005398:	e0d1      	b.n	800553e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 80b0 	beq.w	8005502 <HAL_UART_IRQHandler+0x1ba>
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <HAL_UART_IRQHandler+0x70>
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80a5 	beq.w	8005502 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00a      	beq.n	80053d8 <HAL_UART_IRQHandler+0x90>
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d005      	beq.n	80053d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d0:	f043 0201 	orr.w	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <HAL_UART_IRQHandler+0xb0>
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f0:	f043 0202 	orr.w	r2, r3, #2
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <HAL_UART_IRQHandler+0xd0>
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f003 0301 	and.w	r3, r3, #1
 8005408:	2b00      	cmp	r3, #0
 800540a:	d005      	beq.n	8005418 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005410:	f043 0204 	orr.w	r2, r3, #4
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00f      	beq.n	8005442 <HAL_UART_IRQHandler+0xfa>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	f003 0320 	and.w	r3, r3, #32
 8005428:	2b00      	cmp	r3, #0
 800542a:	d104      	bne.n	8005436 <HAL_UART_IRQHandler+0xee>
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d005      	beq.n	8005442 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800543a:	f043 0208 	orr.w	r2, r3, #8
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005446:	2b00      	cmp	r3, #0
 8005448:	d078      	beq.n	800553c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	f003 0320 	and.w	r3, r3, #32
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <HAL_UART_IRQHandler+0x11c>
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f966 	bl	8005730 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	bf14      	ite	ne
 8005472:	2301      	movne	r3, #1
 8005474:	2300      	moveq	r3, #0
 8005476:	b2db      	uxtb	r3, r3
 8005478:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d102      	bne.n	800548c <HAL_UART_IRQHandler+0x144>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d031      	beq.n	80054f0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 f8b7 	bl	8005600 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549c:	2b00      	cmp	r3, #0
 800549e:	d023      	beq.n	80054e8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695a      	ldr	r2, [r3, #20]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d013      	beq.n	80054e0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054bc:	4a21      	ldr	r2, [pc, #132]	; (8005544 <HAL_UART_IRQHandler+0x1fc>)
 80054be:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7fd fa85 	bl	80029d4 <HAL_DMA_Abort_IT>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d016      	beq.n	80054fe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054da:	4610      	mov	r0, r2
 80054dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054de:	e00e      	b.n	80054fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 f83a 	bl	800555a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e6:	e00a      	b.n	80054fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f836 	bl	800555a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ee:	e006      	b.n	80054fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f832 	bl	800555a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80054fc:	e01e      	b.n	800553c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054fe:	bf00      	nop
    return;
 8005500:	e01c      	b.n	800553c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <HAL_UART_IRQHandler+0x1d6>
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f8a3 	bl	8005662 <UART_Transmit_IT>
    return;
 800551c:	e00f      	b.n	800553e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00a      	beq.n	800553e <HAL_UART_IRQHandler+0x1f6>
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f8e4 	bl	8005700 <UART_EndTransmit_IT>
    return;
 8005538:	bf00      	nop
 800553a:	e000      	b.n	800553e <HAL_UART_IRQHandler+0x1f6>
    return;
 800553c:	bf00      	nop
  }
}
 800553e:	3720      	adds	r7, #32
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	0800563b 	.word	0x0800563b

08005548 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	bc80      	pop	{r7}
 8005558:	4770      	bx	lr

0800555a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr

0800556c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	603b      	str	r3, [r7, #0]
 8005578:	4613      	mov	r3, r2
 800557a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800557c:	e02c      	b.n	80055d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005584:	d028      	beq.n	80055d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d007      	beq.n	800559c <UART_WaitOnFlagUntilTimeout+0x30>
 800558c:	f7fc fbf6 	bl	8001d7c <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	429a      	cmp	r2, r3
 800559a:	d21d      	bcs.n	80055d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695a      	ldr	r2, [r3, #20]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2220      	movs	r2, #32
 80055c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e00f      	b.n	80055f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	4013      	ands	r3, r2
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	bf0c      	ite	eq
 80055e8:	2301      	moveq	r3, #1
 80055ea:	2300      	movne	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	461a      	mov	r2, r3
 80055f0:	79fb      	ldrb	r3, [r7, #7]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d0c3      	beq.n	800557e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005616:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695a      	ldr	r2, [r3, #20]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0201 	bic.w	r2, r2, #1
 8005626:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	bc80      	pop	{r7}
 8005638:	4770      	bx	lr

0800563a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b084      	sub	sp, #16
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f7ff ff80 	bl	800555a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800565a:	bf00      	nop
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005662:	b480      	push	{r7}
 8005664:	b085      	sub	sp, #20
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b21      	cmp	r3, #33	; 0x21
 8005674:	d13e      	bne.n	80056f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800567e:	d114      	bne.n	80056aa <UART_Transmit_IT+0x48>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d110      	bne.n	80056aa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800569c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	1c9a      	adds	r2, r3, #2
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	621a      	str	r2, [r3, #32]
 80056a8:	e008      	b.n	80056bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	1c59      	adds	r1, r3, #1
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6211      	str	r1, [r2, #32]
 80056b4:	781a      	ldrb	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	4619      	mov	r1, r3
 80056ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10f      	bne.n	80056f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68da      	ldr	r2, [r3, #12]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056f0:	2300      	movs	r3, #0
 80056f2:	e000      	b.n	80056f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80056f4:	2302      	movs	r3, #2
  }
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bc80      	pop	{r7}
 80056fe:	4770      	bx	lr

08005700 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005716:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7ff ff11 	bl	8005548 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3708      	adds	r7, #8
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b22      	cmp	r3, #34	; 0x22
 8005742:	d170      	bne.n	8005826 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800574c:	d117      	bne.n	800577e <UART_Receive_IT+0x4e>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d113      	bne.n	800577e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	b29b      	uxth	r3, r3
 8005768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576c:	b29a      	uxth	r2, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005776:	1c9a      	adds	r2, r3, #2
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	629a      	str	r2, [r3, #40]	; 0x28
 800577c:	e026      	b.n	80057cc <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005782:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005784:	2300      	movs	r3, #0
 8005786:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005790:	d007      	beq.n	80057a2 <UART_Receive_IT+0x72>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10a      	bne.n	80057b0 <UART_Receive_IT+0x80>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d106      	bne.n	80057b0 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	e008      	b.n	80057c2 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	4619      	mov	r1, r3
 80057da:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d120      	bne.n	8005822 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 0220 	bic.w	r2, r2, #32
 80057ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7fc f9b1 	bl	8001b80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	e002      	b.n	8005828 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	e000      	b.n	8005828 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8005826:	2302      	movs	r3, #2
  }
}
 8005828:	4618      	mov	r0, r3
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689a      	ldr	r2, [r3, #8]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	4313      	orrs	r3, r2
 800585e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800586a:	f023 030c 	bic.w	r3, r3, #12
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6812      	ldr	r2, [r2, #0]
 8005872:	68b9      	ldr	r1, [r7, #8]
 8005874:	430b      	orrs	r3, r1
 8005876:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	430a      	orrs	r2, r1
 800588c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a2c      	ldr	r2, [pc, #176]	; (8005944 <UART_SetConfig+0x114>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d103      	bne.n	80058a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005898:	f7fd ffbc 	bl	8003814 <HAL_RCC_GetPCLK2Freq>
 800589c:	60f8      	str	r0, [r7, #12]
 800589e:	e002      	b.n	80058a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80058a0:	f7fd ffa4 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 80058a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	009a      	lsls	r2, r3, #2
 80058b0:	441a      	add	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058bc:	4a22      	ldr	r2, [pc, #136]	; (8005948 <UART_SetConfig+0x118>)
 80058be:	fba2 2303 	umull	r2, r3, r2, r3
 80058c2:	095b      	lsrs	r3, r3, #5
 80058c4:	0119      	lsls	r1, r3, #4
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4613      	mov	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	009a      	lsls	r2, r3, #2
 80058d0:	441a      	add	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80058dc:	4b1a      	ldr	r3, [pc, #104]	; (8005948 <UART_SetConfig+0x118>)
 80058de:	fba3 0302 	umull	r0, r3, r3, r2
 80058e2:	095b      	lsrs	r3, r3, #5
 80058e4:	2064      	movs	r0, #100	; 0x64
 80058e6:	fb00 f303 	mul.w	r3, r0, r3
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	3332      	adds	r3, #50	; 0x32
 80058f0:	4a15      	ldr	r2, [pc, #84]	; (8005948 <UART_SetConfig+0x118>)
 80058f2:	fba2 2303 	umull	r2, r3, r2, r3
 80058f6:	095b      	lsrs	r3, r3, #5
 80058f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058fc:	4419      	add	r1, r3
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	009a      	lsls	r2, r3, #2
 8005908:	441a      	add	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	fbb2 f2f3 	udiv	r2, r2, r3
 8005914:	4b0c      	ldr	r3, [pc, #48]	; (8005948 <UART_SetConfig+0x118>)
 8005916:	fba3 0302 	umull	r0, r3, r3, r2
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	2064      	movs	r0, #100	; 0x64
 800591e:	fb00 f303 	mul.w	r3, r0, r3
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	011b      	lsls	r3, r3, #4
 8005926:	3332      	adds	r3, #50	; 0x32
 8005928:	4a07      	ldr	r2, [pc, #28]	; (8005948 <UART_SetConfig+0x118>)
 800592a:	fba2 2303 	umull	r2, r3, r2, r3
 800592e:	095b      	lsrs	r3, r3, #5
 8005930:	f003 020f 	and.w	r2, r3, #15
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	440a      	add	r2, r1
 800593a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800593c:	bf00      	nop
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40013800 	.word	0x40013800
 8005948:	51eb851f 	.word	0x51eb851f

0800594c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005950:	4909      	ldr	r1, [pc, #36]	; (8005978 <MX_FATFS_Init+0x2c>)
 8005952:	480a      	ldr	r0, [pc, #40]	; (800597c <MX_FATFS_Init+0x30>)
 8005954:	f004 f9d4 	bl	8009d00 <FATFS_LinkDriver>
 8005958:	4603      	mov	r3, r0
 800595a:	461a      	mov	r2, r3
 800595c:	4b08      	ldr	r3, [pc, #32]	; (8005980 <MX_FATFS_Init+0x34>)
 800595e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  if(f_mount(&USER_Driver, USERPath,0) != FR_OK)
 8005960:	2200      	movs	r2, #0
 8005962:	4905      	ldr	r1, [pc, #20]	; (8005978 <MX_FATFS_Init+0x2c>)
 8005964:	4805      	ldr	r0, [pc, #20]	; (800597c <MX_FATFS_Init+0x30>)
 8005966:	f002 fcbd 	bl	80082e4 <f_mount>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d000      	beq.n	8005972 <MX_FATFS_Init+0x26>
  {
	  while(1);
 8005970:	e7fe      	b.n	8005970 <MX_FATFS_Init+0x24>
  }
  /* USER CODE END Init */
}
 8005972:	bf00      	nop
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	200009ec 	.word	0x200009ec
 800597c:	2000000c 	.word	0x2000000c
 8005980:	200009f0 	.word	0x200009f0

08005984 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005988:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800598a:	4618      	mov	r0, r3
 800598c:	46bd      	mov	sp, r7
 800598e:	bc80      	pop	{r7}
 8005990:	4770      	bx	lr
	...

08005994 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	4603      	mov	r3, r0
 800599c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	Stat = STA_NOINIT;
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <USER_initialize+0x3c>)
 80059a0:	2201      	movs	r2, #1
 80059a2:	701a      	strb	r2, [r3, #0]

	/* SD????? */
	int result;
	result = SD_Init();
 80059a4:	f005 fe62 	bl	800b66c <SD_Init>
 80059a8:	4603      	mov	r3, r0
 80059aa:	60fb      	str	r3, [r7, #12]

	if (result == 0) {
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d103      	bne.n	80059ba <USER_initialize+0x26>
		Stat = RES_OK;
 80059b2:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <USER_initialize+0x3c>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	701a      	strb	r2, [r3, #0]
 80059b8:	e002      	b.n	80059c0 <USER_initialize+0x2c>
	} else {
		Stat = RES_ERROR;
 80059ba:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <USER_initialize+0x3c>)
 80059bc:	2201      	movs	r2, #1
 80059be:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80059c0:	4b03      	ldr	r3, [pc, #12]	; (80059d0 <USER_initialize+0x3c>)
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	20000009 	.word	0x20000009

080059d4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	Stat = STA_NOINIT;
 80059de:	4b07      	ldr	r3, [pc, #28]	; (80059fc <USER_status+0x28>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]

	Stat = RES_OK;
 80059e4:	4b05      	ldr	r3, [pc, #20]	; (80059fc <USER_status+0x28>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	701a      	strb	r2, [r3, #0]

	return Stat;
 80059ea:	4b04      	ldr	r3, [pc, #16]	; (80059fc <USER_status+0x28>)
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	b2db      	uxtb	r3, r3

  /* USER CODE END STATUS */
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bc80      	pop	{r7}
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20000009 	.word	0x20000009

08005a00 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60b9      	str	r1, [r7, #8]
 8005a08:	607a      	str	r2, [r7, #4]
 8005a0a:	603b      	str	r3, [r7, #0]
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	DRESULT res = RES_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	74fb      	strb	r3, [r7, #19]
	int result;
	if (count == 1) {
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d106      	bne.n	8005a28 <USER_read+0x28>
		result = SD_ReadSingleBlock(sector, buff);
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f005 ffdb 	bl	800b9d8 <SD_ReadSingleBlock>
 8005a22:	4603      	mov	r3, r0
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	e008      	b.n	8005a3a <USER_read+0x3a>
	} else {
		result = SD_ReadMultiBlock(sector, buff, count);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	68b9      	ldr	r1, [r7, #8]
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f006 f86b 	bl	800bb0c <SD_ReadMultiBlock>
 8005a36:	4603      	mov	r3, r0
 8005a38:	617b      	str	r3, [r7, #20]
	}
	if (result == 0) {
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <USER_read+0x46>
		res = RES_OK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	74fb      	strb	r3, [r7, #19]
 8005a44:	e001      	b.n	8005a4a <USER_read+0x4a>
	} else {
		res = RES_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	74fb      	strb	r3, [r7, #19]
	}
	return RES_OK;
 8005a4a:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60b9      	str	r1, [r7, #8]
 8005a5c:	607a      	str	r2, [r7, #4]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4603      	mov	r3, r0
 8005a62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	DRESULT res = RES_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	74fb      	strb	r3, [r7, #19]
	int result;
	if (count == 1) {
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d106      	bne.n	8005a7c <USER_write+0x28>
		result = SD_WriteSingleBlock(sector, buff);
 8005a6e:	68b9      	ldr	r1, [r7, #8]
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f005 ffd7 	bl	800ba24 <SD_WriteSingleBlock>
 8005a76:	4603      	mov	r3, r0
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	e008      	b.n	8005a8e <USER_write+0x3a>
	} else {
		result = SD_WriteMultiBlock(sector, buff, count);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	68b9      	ldr	r1, [r7, #8]
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f006 f885 	bl	800bb94 <SD_WriteMultiBlock>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	617b      	str	r3, [r7, #20]
	}
	if (result == 0) {
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d102      	bne.n	8005a9a <USER_write+0x46>
		res = RES_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	74fb      	strb	r3, [r7, #19]
 8005a98:	e001      	b.n	8005a9e <USER_write+0x4a>
	} else {
		res = RES_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	74fb      	strb	r3, [r7, #19]
	}
	return RES_OK;
 8005a9e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08e      	sub	sp, #56	; 0x38
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	4603      	mov	r3, r0
 8005ab0:	603a      	str	r2, [r7, #0]
 8005ab2:	71fb      	strb	r3, [r7, #7]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res = RES_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	//   FLASH_SPI_CSDISABLE();

	uint8_t CSD[16] = { 0 };
 8005abe:	f107 031c 	add.w	r3, r7, #28
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	605a      	str	r2, [r3, #4]
 8005ac8:	609a      	str	r2, [r3, #8]
 8005aca:	60da      	str	r2, [r3, #12]
	uint8_t csddata[16] = { 0 };
 8005acc:	f107 030c 	add.w	r3, r7, #12
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	605a      	str	r2, [r3, #4]
 8005ad6:	609a      	str	r2, [r3, #8]
 8005ad8:	60da      	str	r2, [r3, #12]
	uint32_t csize;
	uint32_t Capacity;
	switch (cmd) {
 8005ada:	79bb      	ldrb	r3, [r7, #6]
 8005adc:	2b03      	cmp	r3, #3
 8005ade:	d83d      	bhi.n	8005b5c <USER_ioctl+0xb4>
 8005ae0:	a201      	add	r2, pc, #4	; (adr r2, 8005ae8 <USER_ioctl+0x40>)
 8005ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae6:	bf00      	nop
 8005ae8:	08005af9 	.word	0x08005af9
 8005aec:	08005b01 	.word	0x08005b01
 8005af0:	08005b41 	.word	0x08005b41
 8005af4:	08005b4d 	.word	0x08005b4d
	case CTRL_SYNC:
		res = RES_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8005afe:	e031      	b.n	8005b64 <USER_ioctl+0xbc>
	case GET_SECTOR_COUNT:
		SD_GetCID(CSD);
 8005b00:	f107 031c 	add.w	r3, r7, #28
 8005b04:	4618      	mov	r0, r3
 8005b06:	f005 ff33 	bl	800b970 <SD_GetCID>
		SD_GetCSD(csddata);
 8005b0a:	f107 030c 	add.w	r3, r7, #12
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f005 ff48 	bl	800b9a4 <SD_GetCSD>

		csize = csddata[9] + ((uint32_t) csddata[8] << 8)
 8005b14:	7d7b      	ldrb	r3, [r7, #21]
 8005b16:	461a      	mov	r2, r3
 8005b18:	7d3b      	ldrb	r3, [r7, #20]
 8005b1a:	021b      	lsls	r3, r3, #8
 8005b1c:	441a      	add	r2, r3
				+ ((uint32_t) (csddata[7] & 0x3f) << 16) + 1;
 8005b1e:	7cfb      	ldrb	r3, [r7, #19]
 8005b20:	041b      	lsls	r3, r3, #16
 8005b22:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005b26:	4413      	add	r3, r2
		csize = csddata[9] + ((uint32_t) csddata[8] << 8)
 8005b28:	3301      	adds	r3, #1
 8005b2a:	633b      	str	r3, [r7, #48]	; 0x30
		Capacity = csize << 9;
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2e:	025b      	lsls	r3, r3, #9
 8005b30:	62fb      	str	r3, [r7, #44]	; 0x2c
		*((DWORD*) buff) = Capacity;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b36:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8005b3e:	e011      	b.n	8005b64 <USER_ioctl+0xbc>
	case GET_SECTOR_SIZE:
		*(WORD*) buff = 512; //spi flash 512 Bytes
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b46:	801a      	strh	r2, [r3, #0]
		return RES_OK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e00d      	b.n	8005b68 <USER_ioctl+0xc0>
	case GET_BLOCK_SIZE:
		*((DWORD*) buff) = 4096;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b52:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8005b54:	2300      	movs	r3, #0
 8005b56:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8005b5a:	e003      	b.n	8005b64 <USER_ioctl+0xbc>
	default:
		res = RES_PARERR;
 8005b5c:	2304      	movs	r3, #4
 8005b5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8005b62:	bf00      	nop
	}

	return res;
 8005b64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END IOCTL */
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3738      	adds	r7, #56	; 0x38
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	4603      	mov	r3, r0
 8005b78:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	4a08      	ldr	r2, [pc, #32]	; (8005ba0 <disk_status+0x30>)
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	79fa      	ldrb	r2, [r7, #7]
 8005b88:	4905      	ldr	r1, [pc, #20]	; (8005ba0 <disk_status+0x30>)
 8005b8a:	440a      	add	r2, r1
 8005b8c:	7a12      	ldrb	r2, [r2, #8]
 8005b8e:	4610      	mov	r0, r2
 8005b90:	4798      	blx	r3
 8005b92:	4603      	mov	r3, r0
 8005b94:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	20000248 	.word	0x20000248

08005ba4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	4603      	mov	r3, r0
 8005bac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005bb2:	79fb      	ldrb	r3, [r7, #7]
 8005bb4:	4a0d      	ldr	r2, [pc, #52]	; (8005bec <disk_initialize+0x48>)
 8005bb6:	5cd3      	ldrb	r3, [r2, r3]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d111      	bne.n	8005be0 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8005bbc:	79fb      	ldrb	r3, [r7, #7]
 8005bbe:	4a0b      	ldr	r2, [pc, #44]	; (8005bec <disk_initialize+0x48>)
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005bc4:	79fb      	ldrb	r3, [r7, #7]
 8005bc6:	4a09      	ldr	r2, [pc, #36]	; (8005bec <disk_initialize+0x48>)
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	79fa      	ldrb	r2, [r7, #7]
 8005bd2:	4906      	ldr	r1, [pc, #24]	; (8005bec <disk_initialize+0x48>)
 8005bd4:	440a      	add	r2, r1
 8005bd6:	7a12      	ldrb	r2, [r2, #8]
 8005bd8:	4610      	mov	r0, r2
 8005bda:	4798      	blx	r3
 8005bdc:	4603      	mov	r3, r0
 8005bde:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20000248 	.word	0x20000248

08005bf0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005bf0:	b590      	push	{r4, r7, lr}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60b9      	str	r1, [r7, #8]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	603b      	str	r3, [r7, #0]
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	4a0a      	ldr	r2, [pc, #40]	; (8005c2c <disk_read+0x3c>)
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	689c      	ldr	r4, [r3, #8]
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
 8005c0e:	4a07      	ldr	r2, [pc, #28]	; (8005c2c <disk_read+0x3c>)
 8005c10:	4413      	add	r3, r2
 8005c12:	7a18      	ldrb	r0, [r3, #8]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	47a0      	blx	r4
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005c20:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	371c      	adds	r7, #28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd90      	pop	{r4, r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000248 	.word	0x20000248

08005c30 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005c30:	b590      	push	{r4, r7, lr}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60b9      	str	r1, [r7, #8]
 8005c38:	607a      	str	r2, [r7, #4]
 8005c3a:	603b      	str	r3, [r7, #0]
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	4a0a      	ldr	r2, [pc, #40]	; (8005c6c <disk_write+0x3c>)
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	68dc      	ldr	r4, [r3, #12]
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	4a07      	ldr	r2, [pc, #28]	; (8005c6c <disk_write+0x3c>)
 8005c50:	4413      	add	r3, r2
 8005c52:	7a18      	ldrb	r0, [r3, #8]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	47a0      	blx	r4
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd90      	pop	{r4, r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000248 	.word	0x20000248

08005c70 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	4603      	mov	r3, r0
 8005c78:	603a      	str	r2, [r7, #0]
 8005c7a:	71fb      	strb	r3, [r7, #7]
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005c80:	79fb      	ldrb	r3, [r7, #7]
 8005c82:	4a09      	ldr	r2, [pc, #36]	; (8005ca8 <disk_ioctl+0x38>)
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	79fa      	ldrb	r2, [r7, #7]
 8005c8e:	4906      	ldr	r1, [pc, #24]	; (8005ca8 <disk_ioctl+0x38>)
 8005c90:	440a      	add	r2, r1
 8005c92:	7a10      	ldrb	r0, [r2, #8]
 8005c94:	79b9      	ldrb	r1, [r7, #6]
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	4798      	blx	r3
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	73fb      	strb	r3, [r7, #15]
  return res;
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	20000248 	.word	0x20000248

08005cac <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8005cc0:	e007      	b.n	8005cd2 <mem_cpy+0x26>
		*d++ = *s++;
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	1c53      	adds	r3, r2, #1
 8005cc6:	613b      	str	r3, [r7, #16]
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	1c59      	adds	r1, r3, #1
 8005ccc:	6179      	str	r1, [r7, #20]
 8005cce:	7812      	ldrb	r2, [r2, #0]
 8005cd0:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	1e5a      	subs	r2, r3, #1
 8005cd6:	607a      	str	r2, [r7, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1f2      	bne.n	8005cc2 <mem_cpy+0x16>
}
 8005cdc:	bf00      	nop
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bc80      	pop	{r7}
 8005ce4:	4770      	bx	lr

08005ce6 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005ce6:	b480      	push	{r7}
 8005ce8:	b087      	sub	sp, #28
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	60b9      	str	r1, [r7, #8]
 8005cf0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005cf6:	e005      	b.n	8005d04 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	617a      	str	r2, [r7, #20]
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	1e5a      	subs	r2, r3, #1
 8005d08:	607a      	str	r2, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1f4      	bne.n	8005cf8 <mem_set+0x12>
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr

08005d18 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005d18:	b480      	push	{r7}
 8005d1a:	b089      	sub	sp, #36	; 0x24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	61fb      	str	r3, [r7, #28]
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005d30:	bf00      	nop
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	1e5a      	subs	r2, r3, #1
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00d      	beq.n	8005d58 <mem_cmp+0x40>
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	61fa      	str	r2, [r7, #28]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	4619      	mov	r1, r3
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	61ba      	str	r2, [r7, #24]
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	1acb      	subs	r3, r1, r3
 8005d50:	617b      	str	r3, [r7, #20]
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d0ec      	beq.n	8005d32 <mem_cmp+0x1a>
	return r;
 8005d58:	697b      	ldr	r3, [r7, #20]
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3724      	adds	r7, #36	; 0x24
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr

08005d64 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005d6e:	e002      	b.n	8005d76 <chk_chr+0x12>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	3301      	adds	r3, #1
 8005d74:	607b      	str	r3, [r7, #4]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d005      	beq.n	8005d8a <chk_chr+0x26>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	461a      	mov	r2, r3
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d1f2      	bne.n	8005d70 <chk_chr+0xc>
	return *str;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	781b      	ldrb	r3, [r3, #0]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr

08005d98 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005da2:	2300      	movs	r3, #0
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	e038      	b.n	8005e1e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8005dac:	492f      	ldr	r1, [pc, #188]	; (8005e6c <chk_lock+0xd4>)
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	4613      	mov	r3, r2
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	4413      	add	r3, r2
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	440b      	add	r3, r1
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d029      	beq.n	8005e14 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005dc0:	492a      	ldr	r1, [pc, #168]	; (8005e6c <chk_lock+0xd4>)
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	440b      	add	r3, r1
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d11e      	bne.n	8005e18 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8005dda:	4924      	ldr	r1, [pc, #144]	; (8005e6c <chk_lock+0xd4>)
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	4613      	mov	r3, r2
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	4413      	add	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	440b      	add	r3, r1
 8005de8:	3304      	adds	r3, #4
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d110      	bne.n	8005e18 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005df6:	491d      	ldr	r1, [pc, #116]	; (8005e6c <chk_lock+0xd4>)
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	4413      	add	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	440b      	add	r3, r1
 8005e04:	3308      	adds	r3, #8
 8005e06:	881a      	ldrh	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d102      	bne.n	8005e18 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005e12:	e007      	b.n	8005e24 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8005e14:	2301      	movs	r3, #1
 8005e16:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	60fb      	str	r3, [r7, #12]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d9c3      	bls.n	8005dac <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d109      	bne.n	8005e3e <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d102      	bne.n	8005e36 <chk_lock+0x9e>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d101      	bne.n	8005e3a <chk_lock+0xa2>
 8005e36:	2300      	movs	r3, #0
 8005e38:	e013      	b.n	8005e62 <chk_lock+0xca>
 8005e3a:	2312      	movs	r3, #18
 8005e3c:	e011      	b.n	8005e62 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10b      	bne.n	8005e5c <chk_lock+0xc4>
 8005e44:	4909      	ldr	r1, [pc, #36]	; (8005e6c <chk_lock+0xd4>)
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	440b      	add	r3, r1
 8005e52:	330a      	adds	r3, #10
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e5a:	d101      	bne.n	8005e60 <chk_lock+0xc8>
 8005e5c:	2310      	movs	r3, #16
 8005e5e:	e000      	b.n	8005e62 <chk_lock+0xca>
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr
 8005e6c:	20000230 	.word	0x20000230

08005e70 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005e76:	2300      	movs	r3, #0
 8005e78:	607b      	str	r3, [r7, #4]
 8005e7a:	e002      	b.n	8005e82 <enq_lock+0x12>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	607b      	str	r3, [r7, #4]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d809      	bhi.n	8005e9c <enq_lock+0x2c>
 8005e88:	490a      	ldr	r1, [pc, #40]	; (8005eb4 <enq_lock+0x44>)
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	4413      	add	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	440b      	add	r3, r1
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1ef      	bne.n	8005e7c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	bf14      	ite	ne
 8005ea2:	2301      	movne	r3, #1
 8005ea4:	2300      	moveq	r3, #0
 8005ea6:	b2db      	uxtb	r3, r3
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	20000230 	.word	0x20000230

08005eb8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	60fb      	str	r3, [r7, #12]
 8005ec6:	e02b      	b.n	8005f20 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8005ec8:	4955      	ldr	r1, [pc, #340]	; (8006020 <inc_lock+0x168>)
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	005b      	lsls	r3, r3, #1
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	440b      	add	r3, r1
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d11b      	bne.n	8005f1a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8005ee2:	494f      	ldr	r1, [pc, #316]	; (8006020 <inc_lock+0x168>)
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d10d      	bne.n	8005f1a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 8005efe:	4948      	ldr	r1, [pc, #288]	; (8006020 <inc_lock+0x168>)
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4613      	mov	r3, r2
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	4413      	add	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	440b      	add	r3, r1
 8005f0c:	3308      	adds	r3, #8
 8005f0e:	881a      	ldrh	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d006      	beq.n	8005f28 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d9d0      	bls.n	8005ec8 <inc_lock+0x10>
 8005f26:	e000      	b.n	8005f2a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8005f28:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d145      	bne.n	8005fbc <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005f30:	2300      	movs	r3, #0
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	e002      	b.n	8005f3c <inc_lock+0x84>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d809      	bhi.n	8005f56 <inc_lock+0x9e>
 8005f42:	4937      	ldr	r1, [pc, #220]	; (8006020 <inc_lock+0x168>)
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	4613      	mov	r3, r2
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	4413      	add	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	440b      	add	r3, r1
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1ef      	bne.n	8005f36 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d101      	bne.n	8005f60 <inc_lock+0xa8>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e05a      	b.n	8006016 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8005f66:	482e      	ldr	r0, [pc, #184]	; (8006020 <inc_lock+0x168>)
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	4413      	add	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4403      	add	r3, r0
 8005f74:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8005f7c:	4828      	ldr	r0, [pc, #160]	; (8006020 <inc_lock+0x168>)
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	4613      	mov	r3, r2
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	4413      	add	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4403      	add	r3, r0
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8005f94:	4922      	ldr	r1, [pc, #136]	; (8006020 <inc_lock+0x168>)
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	005b      	lsls	r3, r3, #1
 8005f9c:	4413      	add	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	3308      	adds	r3, #8
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005fa8:	491d      	ldr	r1, [pc, #116]	; (8006020 <inc_lock+0x168>)
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4613      	mov	r3, r2
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	4413      	add	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	440b      	add	r3, r1
 8005fb6:	330a      	adds	r3, #10
 8005fb8:	2200      	movs	r2, #0
 8005fba:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00c      	beq.n	8005fdc <inc_lock+0x124>
 8005fc2:	4917      	ldr	r1, [pc, #92]	; (8006020 <inc_lock+0x168>)
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	4413      	add	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	440b      	add	r3, r1
 8005fd0:	330a      	adds	r3, #10
 8005fd2:	881b      	ldrh	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <inc_lock+0x124>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e01c      	b.n	8006016 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <inc_lock+0x142>
 8005fe2:	490f      	ldr	r1, [pc, #60]	; (8006020 <inc_lock+0x168>)
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	4413      	add	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	440b      	add	r3, r1
 8005ff0:	330a      	adds	r3, #10
 8005ff2:	881b      	ldrh	r3, [r3, #0]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	b299      	uxth	r1, r3
 8005ff8:	e001      	b.n	8005ffe <inc_lock+0x146>
 8005ffa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ffe:	4808      	ldr	r0, [pc, #32]	; (8006020 <inc_lock+0x168>)
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	4613      	mov	r3, r2
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	4413      	add	r3, r2
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	4403      	add	r3, r0
 800600c:	330a      	adds	r3, #10
 800600e:	460a      	mov	r2, r1
 8006010:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	3301      	adds	r3, #1
}
 8006016:	4618      	mov	r0, r3
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr
 8006020:	20000230 	.word	0x20000230

08006024 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	3b01      	subs	r3, #1
 8006030:	607b      	str	r3, [r7, #4]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d82e      	bhi.n	8006096 <dec_lock+0x72>
		n = Files[i].ctr;
 8006038:	491b      	ldr	r1, [pc, #108]	; (80060a8 <dec_lock+0x84>)
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	4613      	mov	r3, r2
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	4413      	add	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	440b      	add	r3, r1
 8006046:	330a      	adds	r3, #10
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800604c:	89fb      	ldrh	r3, [r7, #14]
 800604e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006052:	d101      	bne.n	8006058 <dec_lock+0x34>
 8006054:	2300      	movs	r3, #0
 8006056:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8006058:	89fb      	ldrh	r3, [r7, #14]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <dec_lock+0x40>
 800605e:	89fb      	ldrh	r3, [r7, #14]
 8006060:	3b01      	subs	r3, #1
 8006062:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006064:	4910      	ldr	r1, [pc, #64]	; (80060a8 <dec_lock+0x84>)
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	4613      	mov	r3, r2
 800606a:	005b      	lsls	r3, r3, #1
 800606c:	4413      	add	r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	440b      	add	r3, r1
 8006072:	330a      	adds	r3, #10
 8006074:	89fa      	ldrh	r2, [r7, #14]
 8006076:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006078:	89fb      	ldrh	r3, [r7, #14]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d108      	bne.n	8006090 <dec_lock+0x6c>
 800607e:	490a      	ldr	r1, [pc, #40]	; (80060a8 <dec_lock+0x84>)
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	440b      	add	r3, r1
 800608c:	2200      	movs	r2, #0
 800608e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006090:	2300      	movs	r3, #0
 8006092:	737b      	strb	r3, [r7, #13]
 8006094:	e001      	b.n	800609a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006096:	2302      	movs	r3, #2
 8006098:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800609a:	7b7b      	ldrb	r3, [r7, #13]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bc80      	pop	{r7}
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	20000230 	.word	0x20000230

080060ac <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	e016      	b.n	80060e8 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80060ba:	490f      	ldr	r1, [pc, #60]	; (80060f8 <clear_lock+0x4c>)
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4613      	mov	r3, r2
 80060c0:	005b      	lsls	r3, r3, #1
 80060c2:	4413      	add	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	440b      	add	r3, r1
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d108      	bne.n	80060e2 <clear_lock+0x36>
 80060d0:	4909      	ldr	r1, [pc, #36]	; (80060f8 <clear_lock+0x4c>)
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	4613      	mov	r3, r2
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	4413      	add	r3, r2
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	440b      	add	r3, r1
 80060de:	2200      	movs	r2, #0
 80060e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	3301      	adds	r3, #1
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d9e5      	bls.n	80060ba <clear_lock+0xe>
	}
}
 80060ee:	bf00      	nop
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr
 80060f8:	20000230 	.word	0x20000230

080060fc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800610e:	2b00      	cmp	r3, #0
 8006110:	d038      	beq.n	8006184 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8006118:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006120:	6879      	ldr	r1, [r7, #4]
 8006122:	2301      	movs	r3, #1
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	f7ff fd83 	bl	8005c30 <disk_write>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8006130:	2301      	movs	r3, #1
 8006132:	73fb      	strb	r3, [r7, #15]
 8006134:	e026      	b.n	8006184 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006144:	697a      	ldr	r2, [r7, #20]
 8006146:	1ad2      	subs	r2, r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800614e:	429a      	cmp	r2, r3
 8006150:	d218      	bcs.n	8006184 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8006158:	613b      	str	r3, [r7, #16]
 800615a:	e010      	b.n	800617e <sync_window+0x82>
					wsect += fs->fsize;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4413      	add	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	2301      	movs	r3, #1
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	f7ff fd5c 	bl	8005c30 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	3b01      	subs	r3, #1
 800617c:	613b      	str	r3, [r7, #16]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d8eb      	bhi.n	800615c <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8006184:	7bfb      	ldrb	r3, [r7, #15]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3718      	adds	r7, #24
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b084      	sub	sp, #16
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
 8006196:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006198:	2300      	movs	r3, #0
 800619a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d01b      	beq.n	80061e0 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff ffa7 	bl	80060fc <sync_window>
 80061ae:	4603      	mov	r3, r0
 80061b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80061b2:	7bfb      	ldrb	r3, [r7, #15]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d113      	bne.n	80061e0 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80061be:	6879      	ldr	r1, [r7, #4]
 80061c0:	2301      	movs	r3, #1
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	f7ff fd14 	bl	8005bf0 <disk_read>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d004      	beq.n	80061d8 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80061ce:	f04f 33ff 	mov.w	r3, #4294967295
 80061d2:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff ff82 	bl	80060fc <sync_window>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f040 809b 	bne.w	800633a <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800620a:	2b03      	cmp	r3, #3
 800620c:	f040 8088 	bne.w	8006320 <sync_fs+0x136>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006216:	2b01      	cmp	r3, #1
 8006218:	f040 8082 	bne.w	8006320 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006222:	2100      	movs	r1, #0
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff fd5e 	bl	8005ce6 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2255      	movs	r2, #85	; 0x55
 800622e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	22aa      	movs	r2, #170	; 0xaa
 8006236:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2252      	movs	r2, #82	; 0x52
 800623e:	701a      	strb	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2252      	movs	r2, #82	; 0x52
 8006244:	705a      	strb	r2, [r3, #1]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2261      	movs	r2, #97	; 0x61
 800624a:	709a      	strb	r2, [r3, #2]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2241      	movs	r2, #65	; 0x41
 8006250:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2272      	movs	r2, #114	; 0x72
 8006256:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2272      	movs	r2, #114	; 0x72
 800625e:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2241      	movs	r2, #65	; 0x41
 8006266:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2261      	movs	r2, #97	; 0x61
 800626e:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006278:	b2da      	uxtb	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006286:	b29b      	uxth	r3, r3
 8006288:	0a1b      	lsrs	r3, r3, #8
 800628a:	b29b      	uxth	r3, r3
 800628c:	b2da      	uxtb	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800629a:	0c1b      	lsrs	r3, r3, #16
 800629c:	b2da      	uxtb	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80062aa:	0e1b      	lsrs	r3, r3, #24
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80062ba:	b2da      	uxtb	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80062ec:	0e1b      	lsrs	r3, r3, #24
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80062fc:	1c5a      	adds	r2, r3, #1
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006312:	2301      	movs	r3, #1
 8006314:	f7ff fc8c 	bl	8005c30 <disk_write>
			fs->fsi_flag = 0;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006326:	2200      	movs	r2, #0
 8006328:	2100      	movs	r1, #0
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff fca0 	bl	8005c70 <disk_ioctl>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d001      	beq.n	800633a <sync_fs+0x150>
			res = FR_DISK_ERR;
 8006336:	2301      	movs	r3, #1
 8006338:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800633a:	7bfb      	ldrb	r3, [r7, #15]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	3b02      	subs	r3, #2
 8006352:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800635a:	3b02      	subs	r3, #2
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d301      	bcc.n	8006366 <clust2sect+0x22>
 8006362:	2300      	movs	r3, #0
 8006364:	e00a      	b.n	800637c <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800636c:	461a      	mov	r2, r3
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	fb03 f202 	mul.w	r2, r3, r2
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800637a:	4413      	add	r3, r2
}
 800637c:	4618      	mov	r0, r3
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	bc80      	pop	{r7}
 8006384:	4770      	bx	lr

08006386 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b086      	sub	sp, #24
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
 800638e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d905      	bls.n	80063a2 <get_fat+0x1c>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d302      	bcc.n	80063a8 <get_fat+0x22>
		val = 1;	/* Internal error */
 80063a2:	2301      	movs	r3, #1
 80063a4:	617b      	str	r3, [r7, #20]
 80063a6:	e0a0      	b.n	80064ea <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80063a8:	f04f 33ff 	mov.w	r3, #4294967295
 80063ac:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	d044      	beq.n	8006442 <get_fat+0xbc>
 80063b8:	2b03      	cmp	r3, #3
 80063ba:	d063      	beq.n	8006484 <get_fat+0xfe>
 80063bc:	2b01      	cmp	r3, #1
 80063be:	f040 808a 	bne.w	80064d6 <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	085b      	lsrs	r3, r3, #1
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	4413      	add	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	0a5b      	lsrs	r3, r3, #9
 80063da:	4413      	add	r3, r2
 80063dc:	4619      	mov	r1, r3
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7ff fed5 	bl	800618e <move_window>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d178      	bne.n	80064dc <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	60fa      	str	r2, [r7, #12]
 80063f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	5cd3      	ldrb	r3, [r2, r3]
 80063f8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	0a5b      	lsrs	r3, r3, #9
 8006404:	4413      	add	r3, r2
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7ff fec0 	bl	800618e <move_window>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d165      	bne.n	80064e0 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	5cd3      	ldrb	r3, [r2, r3]
 800641e:	021b      	lsls	r3, r3, #8
 8006420:	461a      	mov	r2, r3
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	4313      	orrs	r3, r2
 8006426:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <get_fat+0xb2>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	091b      	lsrs	r3, r3, #4
 8006436:	e002      	b.n	800643e <get_fat+0xb8>
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800643e:	617b      	str	r3, [r7, #20]
			break;
 8006440:	e053      	b.n	80064ea <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	0a1b      	lsrs	r3, r3, #8
 800644c:	4413      	add	r3, r2
 800644e:	4619      	mov	r1, r3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f7ff fe9c 	bl	800618e <move_window>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d143      	bne.n	80064e4 <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	005b      	lsls	r3, r3, #1
 8006460:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	4413      	add	r3, r2
 8006468:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	3301      	adds	r3, #1
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	021b      	lsls	r3, r3, #8
 8006472:	b21a      	sxth	r2, r3
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	781b      	ldrb	r3, [r3, #0]
 8006478:	b21b      	sxth	r3, r3
 800647a:	4313      	orrs	r3, r2
 800647c:	b21b      	sxth	r3, r3
 800647e:	b29b      	uxth	r3, r3
 8006480:	617b      	str	r3, [r7, #20]
			break;
 8006482:	e032      	b.n	80064ea <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	09db      	lsrs	r3, r3, #7
 800648e:	4413      	add	r3, r2
 8006490:	4619      	mov	r1, r3
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7ff fe7b 	bl	800618e <move_window>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d124      	bne.n	80064e8 <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	4413      	add	r3, r2
 80064aa:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	3303      	adds	r3, #3
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	061a      	lsls	r2, r3, #24
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	3302      	adds	r3, #2
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	041b      	lsls	r3, r3, #16
 80064bc:	4313      	orrs	r3, r2
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	3201      	adds	r2, #1
 80064c2:	7812      	ldrb	r2, [r2, #0]
 80064c4:	0212      	lsls	r2, r2, #8
 80064c6:	4313      	orrs	r3, r2
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	7812      	ldrb	r2, [r2, #0]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80064d2:	617b      	str	r3, [r7, #20]
			break;
 80064d4:	e009      	b.n	80064ea <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 80064d6:	2301      	movs	r3, #1
 80064d8:	617b      	str	r3, [r7, #20]
 80064da:	e006      	b.n	80064ea <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80064dc:	bf00      	nop
 80064de:	e004      	b.n	80064ea <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80064e0:	bf00      	nop
 80064e2:	e002      	b.n	80064ea <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80064e4:	bf00      	nop
 80064e6:	e000      	b.n	80064ea <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80064e8:	bf00      	nop
		}
	}

	return val;
 80064ea:	697b      	ldr	r3, [r7, #20]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d905      	bls.n	8006512 <put_fat+0x1e>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	429a      	cmp	r2, r3
 8006510:	d302      	bcc.n	8006518 <put_fat+0x24>
		res = FR_INT_ERR;
 8006512:	2302      	movs	r3, #2
 8006514:	77fb      	strb	r3, [r7, #31]
 8006516:	e0f3      	b.n	8006700 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800651e:	2b02      	cmp	r3, #2
 8006520:	d074      	beq.n	800660c <put_fat+0x118>
 8006522:	2b03      	cmp	r3, #3
 8006524:	f000 8099 	beq.w	800665a <put_fat+0x166>
 8006528:	2b01      	cmp	r3, #1
 800652a:	f040 80df 	bne.w	80066ec <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	617b      	str	r3, [r7, #20]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	085b      	lsrs	r3, r3, #1
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	4413      	add	r3, r2
 800653a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	0a5b      	lsrs	r3, r3, #9
 8006546:	4413      	add	r3, r2
 8006548:	4619      	mov	r1, r3
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f7ff fe1f 	bl	800618e <move_window>
 8006550:	4603      	mov	r3, r0
 8006552:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006554:	7ffb      	ldrb	r3, [r7, #31]
 8006556:	2b00      	cmp	r3, #0
 8006558:	f040 80cb 	bne.w	80066f2 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	617a      	str	r2, [r7, #20]
 8006562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	4413      	add	r3, r2
 800656a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00d      	beq.n	8006592 <put_fat+0x9e>
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	b25b      	sxtb	r3, r3
 800657c:	f003 030f 	and.w	r3, r3, #15
 8006580:	b25a      	sxtb	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	b2db      	uxtb	r3, r3
 8006586:	011b      	lsls	r3, r3, #4
 8006588:	b25b      	sxtb	r3, r3
 800658a:	4313      	orrs	r3, r2
 800658c:	b25b      	sxtb	r3, r3
 800658e:	b2db      	uxtb	r3, r3
 8006590:	e001      	b.n	8006596 <put_fat+0xa2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	b2db      	uxtb	r3, r3
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2201      	movs	r2, #1
 800659e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	0a5b      	lsrs	r3, r3, #9
 80065ac:	4413      	add	r3, r2
 80065ae:	4619      	mov	r1, r3
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f7ff fdec 	bl	800618e <move_window>
 80065b6:	4603      	mov	r3, r0
 80065b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80065ba:	7ffb      	ldrb	r3, [r7, #31]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f040 809a 	bne.w	80066f6 <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	4413      	add	r3, r2
 80065cc:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <put_fat+0xec>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	091b      	lsrs	r3, r3, #4
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	e00e      	b.n	80065fe <put_fat+0x10a>
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	b25b      	sxtb	r3, r3
 80065e6:	f023 030f 	bic.w	r3, r3, #15
 80065ea:	b25a      	sxtb	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	0a1b      	lsrs	r3, r3, #8
 80065f0:	b25b      	sxtb	r3, r3
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	b25b      	sxtb	r3, r3
 80065f8:	4313      	orrs	r3, r2
 80065fa:	b25b      	sxtb	r3, r3
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	69ba      	ldr	r2, [r7, #24]
 8006600:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800660a:	e079      	b.n	8006700 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	0a1b      	lsrs	r3, r3, #8
 8006616:	4413      	add	r3, r2
 8006618:	4619      	mov	r1, r3
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f7ff fdb7 	bl	800618e <move_window>
 8006620:	4603      	mov	r3, r0
 8006622:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006624:	7ffb      	ldrb	r3, [r7, #31]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d167      	bne.n	80066fa <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4413      	add	r3, r2
 8006636:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	b2da      	uxtb	r2, r3
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	701a      	strb	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	b29b      	uxth	r3, r3
 8006644:	0a1b      	lsrs	r3, r3, #8
 8006646:	b29a      	uxth	r2, r3
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	3301      	adds	r3, #1
 800664c:	b2d2      	uxtb	r2, r2
 800664e:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8006658:	e052      	b.n	8006700 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	09db      	lsrs	r3, r3, #7
 8006664:	4413      	add	r3, r2
 8006666:	4619      	mov	r1, r3
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff fd90 	bl	800618e <move_window>
 800666e:	4603      	mov	r3, r0
 8006670:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006672:	7ffb      	ldrb	r3, [r7, #31]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d142      	bne.n	80066fe <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	4413      	add	r3, r2
 8006684:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	3303      	adds	r3, #3
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	061a      	lsls	r2, r3, #24
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	3302      	adds	r3, #2
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	041b      	lsls	r3, r3, #16
 8006696:	4313      	orrs	r3, r2
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	3201      	adds	r2, #1
 800669c:	7812      	ldrb	r2, [r2, #0]
 800669e:	0212      	lsls	r2, r2, #8
 80066a0:	4313      	orrs	r3, r2
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	7812      	ldrb	r2, [r2, #0]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	b2da      	uxtb	r2, r3
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	701a      	strb	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	b29b      	uxth	r3, r3
 80066be:	0a1b      	lsrs	r3, r3, #8
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	3301      	adds	r3, #1
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	0c1a      	lsrs	r2, r3, #16
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	3302      	adds	r3, #2
 80066d2:	b2d2      	uxtb	r2, r2
 80066d4:	701a      	strb	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	0e1a      	lsrs	r2, r3, #24
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	3303      	adds	r3, #3
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80066ea:	e009      	b.n	8006700 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 80066ec:	2302      	movs	r3, #2
 80066ee:	77fb      	strb	r3, [r7, #31]
 80066f0:	e006      	b.n	8006700 <put_fat+0x20c>
			if (res != FR_OK) break;
 80066f2:	bf00      	nop
 80066f4:	e004      	b.n	8006700 <put_fat+0x20c>
			if (res != FR_OK) break;
 80066f6:	bf00      	nop
 80066f8:	e002      	b.n	8006700 <put_fat+0x20c>
			if (res != FR_OK) break;
 80066fa:	bf00      	nop
 80066fc:	e000      	b.n	8006700 <put_fat+0x20c>
			if (res != FR_OK) break;
 80066fe:	bf00      	nop
		}
	}

	return res;
 8006700:	7ffb      	ldrb	r3, [r7, #31]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3720      	adds	r7, #32
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}

0800670a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b084      	sub	sp, #16
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
 8006712:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d905      	bls.n	8006726 <remove_chain+0x1c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d302      	bcc.n	800672c <remove_chain+0x22>
		res = FR_INT_ERR;
 8006726:	2302      	movs	r3, #2
 8006728:	73fb      	strb	r3, [r7, #15]
 800672a:	e043      	b.n	80067b4 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006730:	e036      	b.n	80067a0 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006732:	6839      	ldr	r1, [r7, #0]
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7ff fe26 	bl	8006386 <get_fat>
 800673a:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d035      	beq.n	80067ae <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d102      	bne.n	800674e <remove_chain+0x44>
 8006748:	2302      	movs	r3, #2
 800674a:	73fb      	strb	r3, [r7, #15]
 800674c:	e032      	b.n	80067b4 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d102      	bne.n	800675c <remove_chain+0x52>
 8006756:	2301      	movs	r3, #1
 8006758:	73fb      	strb	r3, [r7, #15]
 800675a:	e02b      	b.n	80067b4 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800675c:	2200      	movs	r2, #0
 800675e:	6839      	ldr	r1, [r7, #0]
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff fec7 	bl	80064f4 <put_fat>
 8006766:	4603      	mov	r3, r0
 8006768:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800676a:	7bfb      	ldrb	r3, [r7, #15]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d120      	bne.n	80067b2 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677a:	d00f      	beq.n	800679c <remove_chain+0x92>
				fs->free_clust++;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006790:	f043 0301 	orr.w	r3, r3, #1
 8006794:	b2da      	uxtb	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d3c2      	bcc.n	8006732 <remove_chain+0x28>
 80067ac:	e002      	b.n	80067b4 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 80067ae:	bf00      	nop
 80067b0:	e000      	b.n	80067b4 <remove_chain+0xaa>
			if (res != FR_OK) break;
 80067b2:	bf00      	nop
		}
	}

	return res;
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80067be:	b580      	push	{r7, lr}
 80067c0:	b086      	sub	sp, #24
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
 80067c6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10f      	bne.n	80067ee <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80067d4:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d005      	beq.n	80067e8 <create_chain+0x2a>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d31c      	bcc.n	8006822 <create_chain+0x64>
 80067e8:	2301      	movs	r3, #1
 80067ea:	613b      	str	r3, [r7, #16]
 80067ec:	e019      	b.n	8006822 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80067ee:	6839      	ldr	r1, [r7, #0]
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7ff fdc8 	bl	8006386 <get_fat>
 80067f6:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d801      	bhi.n	8006802 <create_chain+0x44>
 80067fe:	2301      	movs	r3, #1
 8006800:	e076      	b.n	80068f0 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006808:	d101      	bne.n	800680e <create_chain+0x50>
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	e070      	b.n	80068f0 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	429a      	cmp	r2, r3
 8006818:	d201      	bcs.n	800681e <create_chain+0x60>
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	e068      	b.n	80068f0 <create_chain+0x132>
		scl = clst;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	3301      	adds	r3, #1
 800682a:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	429a      	cmp	r2, r3
 8006836:	d307      	bcc.n	8006848 <create_chain+0x8a>
			ncl = 2;
 8006838:	2302      	movs	r3, #2
 800683a:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	d901      	bls.n	8006848 <create_chain+0x8a>
 8006844:	2300      	movs	r3, #0
 8006846:	e053      	b.n	80068f0 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006848:	6979      	ldr	r1, [r7, #20]
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7ff fd9b 	bl	8006386 <get_fat>
 8006850:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00e      	beq.n	8006876 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685e:	d002      	beq.n	8006866 <create_chain+0xa8>
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <create_chain+0xac>
			return cs;
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	e042      	b.n	80068f0 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	429a      	cmp	r2, r3
 8006870:	d1d9      	bne.n	8006826 <create_chain+0x68>
 8006872:	2300      	movs	r3, #0
 8006874:	e03c      	b.n	80068f0 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8006876:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006878:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800687c:	6979      	ldr	r1, [r7, #20]
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f7ff fe38 	bl	80064f4 <put_fat>
 8006884:	4603      	mov	r3, r0
 8006886:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006888:	7bfb      	ldrb	r3, [r7, #15]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d109      	bne.n	80068a2 <create_chain+0xe4>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d006      	beq.n	80068a2 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	6839      	ldr	r1, [r7, #0]
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f7ff fe2b 	bl	80064f4 <put_fat>
 800689e:	4603      	mov	r3, r0
 80068a0:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 80068a2:	7bfb      	ldrb	r3, [r7, #15]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d11a      	bne.n	80068de <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80068b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ba:	d018      	beq.n	80068ee <create_chain+0x130>
			fs->free_clust--;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80068c2:	1e5a      	subs	r2, r3, #1
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80068d0:	f043 0301 	orr.w	r3, r3, #1
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 80068dc:	e007      	b.n	80068ee <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d102      	bne.n	80068ea <create_chain+0x12c>
 80068e4:	f04f 33ff 	mov.w	r3, #4294967295
 80068e8:	e000      	b.n	80068ec <create_chain+0x12e>
 80068ea:	2301      	movs	r3, #1
 80068ec:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80068ee:	697b      	ldr	r3, [r7, #20]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3718      	adds	r7, #24
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006908:	3304      	adds	r3, #4
 800690a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	0a5b      	lsrs	r3, r3, #9
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006916:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800691a:	fbb3 f3f2 	udiv	r3, r3, r2
 800691e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	1d1a      	adds	r2, r3, #4
 8006924:	613a      	str	r2, [r7, #16]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <clmt_clust+0x3c>
 8006930:	2300      	movs	r3, #0
 8006932:	e010      	b.n	8006956 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	429a      	cmp	r2, r3
 800693a:	d307      	bcc.n	800694c <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	1ad3      	subs	r3, r2, r3
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	3304      	adds	r3, #4
 8006948:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800694a:	e7e9      	b.n	8006920 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800694c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	4413      	add	r3, r2
}
 8006956:	4618      	mov	r0, r3
 8006958:	371c      	adds	r7, #28
 800695a:	46bd      	mov	sp, r7
 800695c:	bc80      	pop	{r7}
 800695e:	4770      	bx	lr

08006960 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	b29a      	uxth	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800697a:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d007      	beq.n	8006992 <dir_sdi+0x32>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006988:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	429a      	cmp	r2, r3
 8006990:	d301      	bcc.n	8006996 <dir_sdi+0x36>
		return FR_INT_ERR;
 8006992:	2302      	movs	r3, #2
 8006994:	e074      	b.n	8006a80 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d10c      	bne.n	80069b6 <dir_sdi+0x56>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069a2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d105      	bne.n	80069b6 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069b0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80069b4:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d111      	bne.n	80069e0 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069c2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80069c6:	461a      	mov	r2, r3
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d301      	bcc.n	80069d2 <dir_sdi+0x72>
			return FR_INT_ERR;
 80069ce:	2302      	movs	r3, #2
 80069d0:	e056      	b.n	8006a80 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069d8:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	e032      	b.n	8006a46 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069e6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 80069ee:	e01e      	b.n	8006a2e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069f6:	6979      	ldr	r1, [r7, #20]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff fcc4 	bl	8006386 <get_fat>
 80069fe:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a06:	d101      	bne.n	8006a0c <dir_sdi+0xac>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e039      	b.n	8006a80 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d907      	bls.n	8006a22 <dir_sdi+0xc2>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d301      	bcc.n	8006a26 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8006a22:	2302      	movs	r3, #2
 8006a24:	e02c      	b.n	8006a80 <dir_sdi+0x120>
			idx -= ic;
 8006a26:	683a      	ldr	r2, [r7, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d2dc      	bcs.n	80069f0 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a3c:	6979      	ldr	r1, [r7, #20]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff fc80 	bl	8006344 <clust2sect>
 8006a44:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d101      	bne.n	8006a58 <dir_sdi+0xf8>
 8006a54:	2302      	movs	r3, #2
 8006a56:	e013      	b.n	8006a80 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	091a      	lsrs	r2, r3, #4
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	441a      	add	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	f003 030f 	and.w	r3, r3, #15
 8006a74:	015b      	lsls	r3, r3, #5
 8006a76:	441a      	add	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3718      	adds	r7, #24
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006a88:	b590      	push	{r4, r7, lr}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8006a98:	3301      	adds	r3, #1
 8006a9a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d004      	beq.n	8006aae <dir_next+0x26>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <dir_next+0x2a>
		return FR_NO_FILE;
 8006aae:	2304      	movs	r3, #4
 8006ab0:	e0dd      	b.n	8006c6e <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f003 030f 	and.w	r3, r3, #15
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f040 80c6 	bne.w	8006c4a <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10b      	bne.n	8006aee <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006adc:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	f0c0 80b0 	bcc.w	8006c4a <dir_next+0x1c2>
				return FR_NO_FILE;
 8006aea:	2304      	movs	r3, #4
 8006aec:	e0bf      	b.n	8006c6e <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	091b      	lsrs	r3, r3, #4
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006af8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006afc:	3a01      	subs	r2, #1
 8006afe:	4013      	ands	r3, r2
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f040 80a2 	bne.w	8006c4a <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006b12:	4619      	mov	r1, r3
 8006b14:	4610      	mov	r0, r2
 8006b16:	f7ff fc36 	bl	8006386 <get_fat>
 8006b1a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d801      	bhi.n	8006b26 <dir_next+0x9e>
 8006b22:	2302      	movs	r3, #2
 8006b24:	e0a3      	b.n	8006c6e <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2c:	d101      	bne.n	8006b32 <dir_next+0xaa>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e09d      	b.n	8006c6e <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b38:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d374      	bcc.n	8006c2c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <dir_next+0xc4>
 8006b48:	2304      	movs	r3, #4
 8006b4a:	e090      	b.n	8006c6e <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	f7ff fe2f 	bl	80067be <create_chain>
 8006b60:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d101      	bne.n	8006b6c <dir_next+0xe4>
 8006b68:	2307      	movs	r3, #7
 8006b6a:	e080      	b.n	8006c6e <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d101      	bne.n	8006b76 <dir_next+0xee>
 8006b72:	2302      	movs	r3, #2
 8006b74:	e07b      	b.n	8006c6e <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7c:	d101      	bne.n	8006b82 <dir_next+0xfa>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e075      	b.n	8006c6e <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7ff fab7 	bl	80060fc <sync_window>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d001      	beq.n	8006b98 <dir_next+0x110>
 8006b94:	2301      	movs	r3, #1
 8006b96:	e06a      	b.n	8006c6e <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7ff f89e 	bl	8005ce6 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8006bb6:	6979      	ldr	r1, [r7, #20]
 8006bb8:	4610      	mov	r0, r2
 8006bba:	f7ff fbc3 	bl	8006344 <clust2sect>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	613b      	str	r3, [r7, #16]
 8006bc8:	e01b      	b.n	8006c02 <dir_next+0x17a>
						dp->fs->wflag = 1;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7ff fa8d 	bl	80060fc <sync_window>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <dir_next+0x164>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e040      	b.n	8006c6e <dir_next+0x1e6>
						dp->fs->winsect++;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bf2:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006bf6:	3201      	adds	r2, #1
 8006bf8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	613b      	str	r3, [r7, #16]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c08:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d3da      	bcc.n	8006bca <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c1a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	1a8a      	subs	r2, r1, r2
 8006c28:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c3a:	6979      	ldr	r1, [r7, #20]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7ff fb81 	bl	8006344 <clust2sect>
 8006c42:	4602      	mov	r2, r0
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f003 030f 	and.w	r3, r3, #15
 8006c62:	015b      	lsls	r3, r3, #5
 8006c64:	441a      	add	r2, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd90      	pop	{r4, r7, pc}

08006c76 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b084      	sub	sp, #16
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
 8006c7e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8006c80:	2100      	movs	r1, #0
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7ff fe6c 	bl	8006960 <dir_sdi>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d131      	bne.n	8006cf6 <dir_alloc+0x80>
		n = 0;
 8006c92:	2300      	movs	r3, #0
 8006c94:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	4610      	mov	r0, r2
 8006ca6:	f7ff fa72 	bl	800618e <move_window>
 8006caa:	4603      	mov	r3, r0
 8006cac:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006cae:	7bfb      	ldrb	r3, [r7, #15]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d11f      	bne.n	8006cf4 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2be5      	cmp	r3, #229	; 0xe5
 8006cbe:	d005      	beq.n	8006ccc <dir_alloc+0x56>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d107      	bne.n	8006cdc <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	60bb      	str	r3, [r7, #8]
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d102      	bne.n	8006ce0 <dir_alloc+0x6a>
 8006cda:	e00c      	b.n	8006cf6 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006cdc:	2300      	movs	r3, #0
 8006cde:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7ff fed0 	bl	8006a88 <dir_next>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0d1      	beq.n	8006c96 <dir_alloc+0x20>
 8006cf2:	e000      	b.n	8006cf6 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8006cf4:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006cf6:	7bfb      	ldrb	r3, [r7, #15]
 8006cf8:	2b04      	cmp	r3, #4
 8006cfa:	d101      	bne.n	8006d00 <dir_alloc+0x8a>
 8006cfc:	2307      	movs	r3, #7
 8006cfe:	73fb      	strb	r3, [r7, #15]
	return res;
 8006d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}

08006d0a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8006d0a:	b480      	push	{r7}
 8006d0c:	b085      	sub	sp, #20
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
 8006d12:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	331b      	adds	r3, #27
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	021b      	lsls	r3, r3, #8
 8006d1c:	b21a      	sxth	r2, r3
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	331a      	adds	r3, #26
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	b21b      	sxth	r3, r3
 8006d26:	4313      	orrs	r3, r2
 8006d28:	b21b      	sxth	r3, r3
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006d34:	2b03      	cmp	r3, #3
 8006d36:	d10f      	bne.n	8006d58 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	3315      	adds	r3, #21
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	021b      	lsls	r3, r3, #8
 8006d40:	b21a      	sxth	r2, r3
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	3314      	adds	r3, #20
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	b21b      	sxth	r3, r3
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	b21b      	sxth	r3, r3
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	041b      	lsls	r3, r3, #16
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]

	return cl;
 8006d58:	68fb      	ldr	r3, [r7, #12]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bc80      	pop	{r7}
 8006d62:	4770      	bx	lr

08006d64 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	331a      	adds	r3, #26
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	b2d2      	uxtb	r2, r2
 8006d76:	701a      	strb	r2, [r3, #0]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	0a1b      	lsrs	r3, r3, #8
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	331b      	adds	r3, #27
 8006d84:	b2d2      	uxtb	r2, r2
 8006d86:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	0c1a      	lsrs	r2, r3, #16
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	3314      	adds	r3, #20
 8006d90:	b2d2      	uxtb	r2, r2
 8006d92:	701a      	strb	r2, [r3, #0]
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	0c1b      	lsrs	r3, r3, #16
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	0a1b      	lsrs	r3, r3, #8
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	3315      	adds	r3, #21
 8006da2:	b2d2      	uxtb	r2, r2
 8006da4:	701a      	strb	r2, [r3, #0]
}
 8006da6:	bf00      	nop
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bc80      	pop	{r7}
 8006dae:	4770      	bx	lr

08006db0 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dc2:	1e5a      	subs	r2, r3, #1
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	005b      	lsls	r3, r3, #1
 8006dc8:	4413      	add	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4413      	add	r3, r2
 8006dce:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	613b      	str	r3, [r7, #16]
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8006dd8:	4a2b      	ldr	r2, [pc, #172]	; (8006e88 <cmp_lfn+0xd8>)
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	4413      	add	r3, r2
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	3301      	adds	r3, #1
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	4413      	add	r3, r2
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	021b      	lsls	r3, r3, #8
 8006dea:	b21a      	sxth	r2, r3
 8006dec:	4926      	ldr	r1, [pc, #152]	; (8006e88 <cmp_lfn+0xd8>)
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	440b      	add	r3, r1
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	4619      	mov	r1, r3
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	440b      	add	r3, r1
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	b21b      	sxth	r3, r3
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	b21b      	sxth	r3, r3
 8006e02:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8006e04:	89fb      	ldrh	r3, [r7, #14]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d019      	beq.n	8006e3e <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8006e0a:	89bb      	ldrh	r3, [r7, #12]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f002 ffc1 	bl	8009d94 <ff_wtoupper>
 8006e12:	4603      	mov	r3, r0
 8006e14:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	2bfe      	cmp	r3, #254	; 0xfe
 8006e1a:	d80e      	bhi.n	8006e3a <cmp_lfn+0x8a>
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	1c5a      	adds	r2, r3, #1
 8006e20:	617a      	str	r2, [r7, #20]
 8006e22:	005b      	lsls	r3, r3, #1
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	4413      	add	r3, r2
 8006e28:	881b      	ldrh	r3, [r3, #0]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f002 ffb2 	bl	8009d94 <ff_wtoupper>
 8006e30:	4603      	mov	r3, r0
 8006e32:	461a      	mov	r2, r3
 8006e34:	89fb      	ldrh	r3, [r7, #14]
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d008      	beq.n	8006e4c <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e01f      	b.n	8006e7e <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8006e3e:	89bb      	ldrh	r3, [r7, #12]
 8006e40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d001      	beq.n	8006e4c <cmp_lfn+0x9c>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	e018      	b.n	8006e7e <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	613b      	str	r3, [r7, #16]
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b0c      	cmp	r3, #12
 8006e56:	d9bf      	bls.n	8006dd8 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00b      	beq.n	8006e7c <cmp_lfn+0xcc>
 8006e64:	89fb      	ldrh	r3, [r7, #14]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d008      	beq.n	8006e7c <cmp_lfn+0xcc>
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	005b      	lsls	r3, r3, #1
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4413      	add	r3, r2
 8006e72:	881b      	ldrh	r3, [r3, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <cmp_lfn+0xcc>
		return 0;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	e000      	b.n	8006e7e <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8006e7c:	2301      	movs	r3, #1
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3718      	adds	r7, #24
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	0800f224 	.word	0x0800f224

08006e8c <pick_lfn>:
static
int pick_lfn (			/* 1:Succeeded, 0:Buffer overflow */
	WCHAR* lfnbuf,		/* Pointer to the Unicode-LFN buffer */
	BYTE* dir			/* Pointer to the directory entry */
)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e9e:	1e5a      	subs	r2, r3, #1
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	4413      	add	r3, r2
 8006eaa:	617b      	str	r3, [r7, #20]

	s = 0; wc = 1;
 8006eac:	2300      	movs	r3, #0
 8006eae:	613b      	str	r3, [r7, #16]
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character from the entry */
 8006eb4:	4a26      	ldr	r2, [pc, #152]	; (8006f50 <pick_lfn+0xc4>)
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	4413      	add	r3, r2
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	021b      	lsls	r3, r3, #8
 8006ec6:	b21a      	sxth	r2, r3
 8006ec8:	4921      	ldr	r1, [pc, #132]	; (8006f50 <pick_lfn+0xc4>)
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	440b      	add	r3, r1
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	440b      	add	r3, r1
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	b21b      	sxth	r3, r3
 8006eda:	4313      	orrs	r3, r2
 8006edc:	b21b      	sxth	r3, r3
 8006ede:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8006ee0:	89fb      	ldrh	r3, [r7, #14]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00f      	beq.n	8006f06 <pick_lfn+0x7a>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	2bfe      	cmp	r3, #254	; 0xfe
 8006eea:	d901      	bls.n	8006ef0 <pick_lfn+0x64>
 8006eec:	2300      	movs	r3, #0
 8006eee:	e029      	b.n	8006f44 <pick_lfn+0xb8>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8006ef0:	89bb      	ldrh	r3, [r7, #12]
 8006ef2:	81fb      	strh	r3, [r7, #14]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	1c5a      	adds	r2, r3, #1
 8006ef8:	617a      	str	r2, [r7, #20]
 8006efa:	005b      	lsls	r3, r3, #1
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	4413      	add	r3, r2
 8006f00:	89fa      	ldrh	r2, [r7, #14]
 8006f02:	801a      	strh	r2, [r3, #0]
 8006f04:	e006      	b.n	8006f14 <pick_lfn+0x88>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8006f06:	89bb      	ldrh	r3, [r7, #12]
 8006f08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d001      	beq.n	8006f14 <pick_lfn+0x88>
 8006f10:	2300      	movs	r3, #0
 8006f12:	e017      	b.n	8006f44 <pick_lfn+0xb8>
		}
	} while (++s < 13);						/* Read all character in the entry */
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	3301      	adds	r3, #1
 8006f18:	613b      	str	r3, [r7, #16]
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b0c      	cmp	r3, #12
 8006f1e:	d9c9      	bls.n	8006eb4 <pick_lfn+0x28>

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00a      	beq.n	8006f42 <pick_lfn+0xb6>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	2bfe      	cmp	r3, #254	; 0xfe
 8006f30:	d901      	bls.n	8006f36 <pick_lfn+0xaa>
 8006f32:	2300      	movs	r3, #0
 8006f34:	e006      	b.n	8006f44 <pick_lfn+0xb8>
		lfnbuf[i] = 0;
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	2200      	movs	r2, #0
 8006f40:	801a      	strh	r2, [r3, #0]
	}

	return 1;
 8006f42:	2301      	movs	r3, #1
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	371c      	adds	r7, #28
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bc80      	pop	{r7}
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	0800f224 	.word	0x0800f224

08006f54 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b089      	sub	sp, #36	; 0x24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	4611      	mov	r1, r2
 8006f60:	461a      	mov	r2, r3
 8006f62:	460b      	mov	r3, r1
 8006f64:	71fb      	strb	r3, [r7, #7]
 8006f66:	4613      	mov	r3, r2
 8006f68:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	330d      	adds	r3, #13
 8006f6e:	79ba      	ldrb	r2, [r7, #6]
 8006f70:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	330b      	adds	r3, #11
 8006f76:	220f      	movs	r2, #15
 8006f78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	330c      	adds	r3, #12
 8006f7e:	2200      	movs	r2, #0
 8006f80:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	331a      	adds	r3, #26
 8006f86:	2200      	movs	r2, #0
 8006f88:	701a      	strb	r2, [r3, #0]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	331b      	adds	r3, #27
 8006f8e:	2200      	movs	r2, #0
 8006f90:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8006f92:	79fb      	ldrb	r3, [r7, #7]
 8006f94:	1e5a      	subs	r2, r3, #1
 8006f96:	4613      	mov	r3, r2
 8006f98:	005b      	lsls	r3, r3, #1
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4413      	add	r3, r2
 8006fa0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	82fb      	strh	r3, [r7, #22]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8006faa:	8afb      	ldrh	r3, [r7, #22]
 8006fac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d007      	beq.n	8006fc4 <fit_lfn+0x70>
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	1c5a      	adds	r2, r3, #1
 8006fb8:	61fa      	str	r2, [r7, #28]
 8006fba:	005b      	lsls	r3, r3, #1
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8006fc4:	4a1c      	ldr	r2, [pc, #112]	; (8007038 <fit_lfn+0xe4>)
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	4413      	add	r3, r2
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	8afa      	ldrh	r2, [r7, #22]
 8006fd4:	b2d2      	uxtb	r2, r2
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	8afb      	ldrh	r3, [r7, #22]
 8006fda:	0a1b      	lsrs	r3, r3, #8
 8006fdc:	b299      	uxth	r1, r3
 8006fde:	4a16      	ldr	r2, [pc, #88]	; (8007038 <fit_lfn+0xe4>)
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	4413      	add	r3, r2
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	68ba      	ldr	r2, [r7, #8]
 8006fea:	4413      	add	r3, r2
 8006fec:	b2ca      	uxtb	r2, r1
 8006fee:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8006ff0:	8afb      	ldrh	r3, [r7, #22]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d102      	bne.n	8006ffc <fit_lfn+0xa8>
 8006ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ffa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	3301      	adds	r3, #1
 8007000:	61bb      	str	r3, [r7, #24]
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	2b0c      	cmp	r3, #12
 8007006:	d9d0      	bls.n	8006faa <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8007008:	8afb      	ldrh	r3, [r7, #22]
 800700a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800700e:	4293      	cmp	r3, r2
 8007010:	d006      	beq.n	8007020 <fit_lfn+0xcc>
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	4413      	add	r3, r2
 800701a:	881b      	ldrh	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d103      	bne.n	8007028 <fit_lfn+0xd4>
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007026:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	79fa      	ldrb	r2, [r7, #7]
 800702c:	701a      	strb	r2, [r3, #0]
}
 800702e:	bf00      	nop
 8007030:	3724      	adds	r7, #36	; 0x24
 8007032:	46bd      	mov	sp, r7
 8007034:	bc80      	pop	{r7}
 8007036:	4770      	bx	lr
 8007038:	0800f224 	.word	0x0800f224

0800703c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08c      	sub	sp, #48	; 0x30
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
 8007048:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800704a:	220b      	movs	r2, #11
 800704c:	68b9      	ldr	r1, [r7, #8]
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f7fe fe2c 	bl	8005cac <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b05      	cmp	r3, #5
 8007058:	d92b      	bls.n	80070b2 <gen_numname+0x76>
		sr = seq;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800705e:	e022      	b.n	80070a6 <gen_numname+0x6a>
			wc = *lfn++;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	1c9a      	adds	r2, r3, #2
 8007064:	607a      	str	r2, [r7, #4]
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800706a:	2300      	movs	r3, #0
 800706c:	62bb      	str	r3, [r7, #40]	; 0x28
 800706e:	e017      	b.n	80070a0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	005a      	lsls	r2, r3, #1
 8007074:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	4413      	add	r3, r2
 800707c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800707e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007080:	085b      	lsrs	r3, r3, #1
 8007082:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d005      	beq.n	800709a <gen_numname+0x5e>
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8007094:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8007098:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800709a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709c:	3301      	adds	r3, #1
 800709e:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a2:	2b0f      	cmp	r3, #15
 80070a4:	d9e4      	bls.n	8007070 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1d8      	bne.n	8007060 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80070b2:	2307      	movs	r3, #7
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	f003 030f 	and.w	r3, r3, #15
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	3330      	adds	r3, #48	; 0x30
 80070c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80070c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070ca:	2b39      	cmp	r3, #57	; 0x39
 80070cc:	d904      	bls.n	80070d8 <gen_numname+0x9c>
 80070ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070d2:	3307      	adds	r3, #7
 80070d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80070d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070da:	1e5a      	subs	r2, r3, #1
 80070dc:	62ba      	str	r2, [r7, #40]	; 0x28
 80070de:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80070e2:	4413      	add	r3, r2
 80070e4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80070e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	091b      	lsrs	r3, r3, #4
 80070f0:	603b      	str	r3, [r7, #0]
	} while (seq);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1de      	bne.n	80070b6 <gen_numname+0x7a>
	ns[i] = '~';
 80070f8:	f107 0214 	add.w	r2, r7, #20
 80070fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fe:	4413      	add	r3, r2
 8007100:	227e      	movs	r2, #126	; 0x7e
 8007102:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007104:	2300      	movs	r3, #0
 8007106:	627b      	str	r3, [r7, #36]	; 0x24
 8007108:	e002      	b.n	8007110 <gen_numname+0xd4>
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	3301      	adds	r3, #1
 800710e:	627b      	str	r3, [r7, #36]	; 0x24
 8007110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	429a      	cmp	r2, r3
 8007116:	d205      	bcs.n	8007124 <gen_numname+0xe8>
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	4413      	add	r3, r2
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b20      	cmp	r3, #32
 8007122:	d1f2      	bne.n	800710a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8007124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007126:	2b07      	cmp	r3, #7
 8007128:	d808      	bhi.n	800713c <gen_numname+0x100>
 800712a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	62ba      	str	r2, [r7, #40]	; 0x28
 8007130:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007134:	4413      	add	r3, r2
 8007136:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800713a:	e000      	b.n	800713e <gen_numname+0x102>
 800713c:	2120      	movs	r1, #32
 800713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	627a      	str	r2, [r7, #36]	; 0x24
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4413      	add	r3, r2
 8007148:	460a      	mov	r2, r1
 800714a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714e:	2b07      	cmp	r3, #7
 8007150:	d9e8      	bls.n	8007124 <gen_numname+0xe8>
}
 8007152:	bf00      	nop
 8007154:	3730      	adds	r7, #48	; 0x30
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800715a:	b480      	push	{r7}
 800715c:	b085      	sub	sp, #20
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007162:	2300      	movs	r3, #0
 8007164:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8007166:	230b      	movs	r3, #11
 8007168:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800716a:	7bfb      	ldrb	r3, [r7, #15]
 800716c:	b2da      	uxtb	r2, r3
 800716e:	0852      	lsrs	r2, r2, #1
 8007170:	01db      	lsls	r3, r3, #7
 8007172:	4313      	orrs	r3, r2
 8007174:	b2da      	uxtb	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	1c59      	adds	r1, r3, #1
 800717a:	6079      	str	r1, [r7, #4]
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	4413      	add	r3, r2
 8007180:	73fb      	strb	r3, [r7, #15]
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	3b01      	subs	r3, #1
 8007186:	60bb      	str	r3, [r7, #8]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1ed      	bne.n	800716a <sum_sfn+0x10>
	return sum;
 800718e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	bc80      	pop	{r7}
 8007198:	4770      	bx	lr

0800719a <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b086      	sub	sp, #24
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80071a2:	2100      	movs	r1, #0
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f7ff fbdb 	bl	8006960 <dir_sdi>
 80071aa:	4603      	mov	r3, r0
 80071ac:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80071ae:	7dfb      	ldrb	r3, [r7, #23]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <dir_find+0x1e>
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
 80071b6:	e0ac      	b.n	8007312 <dir_find+0x178>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80071b8:	23ff      	movs	r3, #255	; 0xff
 80071ba:	753b      	strb	r3, [r7, #20]
 80071bc:	7d3b      	ldrb	r3, [r7, #20]
 80071be:	757b      	strb	r3, [r7, #21]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80071c6:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80071d6:	4619      	mov	r1, r3
 80071d8:	4610      	mov	r0, r2
 80071da:	f7fe ffd8 	bl	800618e <move_window>
 80071de:	4603      	mov	r3, r0
 80071e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80071e2:	7dfb      	ldrb	r3, [r7, #23]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f040 808e 	bne.w	8007306 <dir_find+0x16c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80071f0:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80071f8:	7dbb      	ldrb	r3, [r7, #22]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d102      	bne.n	8007204 <dir_find+0x6a>
 80071fe:	2304      	movs	r3, #4
 8007200:	75fb      	strb	r3, [r7, #23]
 8007202:	e085      	b.n	8007310 <dir_find+0x176>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	330b      	adds	r3, #11
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800720e:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007210:	7dbb      	ldrb	r3, [r7, #22]
 8007212:	2be5      	cmp	r3, #229	; 0xe5
 8007214:	d007      	beq.n	8007226 <dir_find+0x8c>
 8007216:	7bfb      	ldrb	r3, [r7, #15]
 8007218:	f003 0308 	and.w	r3, r3, #8
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00a      	beq.n	8007236 <dir_find+0x9c>
 8007220:	7bfb      	ldrb	r3, [r7, #15]
 8007222:	2b0f      	cmp	r3, #15
 8007224:	d007      	beq.n	8007236 <dir_find+0x9c>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8007226:	23ff      	movs	r3, #255	; 0xff
 8007228:	757b      	strb	r3, [r7, #21]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007230:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
 8007234:	e05c      	b.n	80072f0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8007236:	7bfb      	ldrb	r3, [r7, #15]
 8007238:	2b0f      	cmp	r3, #15
 800723a:	d133      	bne.n	80072a4 <dir_find+0x10a>
				if (dp->lfn) {
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007242:	2b00      	cmp	r3, #0
 8007244:	d054      	beq.n	80072f0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8007246:	7dbb      	ldrb	r3, [r7, #22]
 8007248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00e      	beq.n	800726e <dir_find+0xd4>
						sum = dir[LDIR_Chksum];
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	7b5b      	ldrb	r3, [r3, #13]
 8007254:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8007256:	7dbb      	ldrb	r3, [r7, #22]
 8007258:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800725c:	75bb      	strb	r3, [r7, #22]
 800725e:	7dbb      	ldrb	r3, [r7, #22]
 8007260:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800726e:	7dba      	ldrb	r2, [r7, #22]
 8007270:	7d7b      	ldrb	r3, [r7, #21]
 8007272:	429a      	cmp	r2, r3
 8007274:	d113      	bne.n	800729e <dir_find+0x104>
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	330d      	adds	r3, #13
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	7d3a      	ldrb	r2, [r7, #20]
 800727e:	429a      	cmp	r2, r3
 8007280:	d10d      	bne.n	800729e <dir_find+0x104>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007288:	6939      	ldr	r1, [r7, #16]
 800728a:	4618      	mov	r0, r3
 800728c:	f7ff fd90 	bl	8006db0 <cmp_lfn>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d003      	beq.n	800729e <dir_find+0x104>
 8007296:	7d7b      	ldrb	r3, [r7, #21]
 8007298:	3b01      	subs	r3, #1
 800729a:	b2db      	uxtb	r3, r3
 800729c:	e000      	b.n	80072a0 <dir_find+0x106>
 800729e:	23ff      	movs	r3, #255	; 0xff
 80072a0:	757b      	strb	r3, [r7, #21]
 80072a2:	e025      	b.n	80072f0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80072a4:	7d7b      	ldrb	r3, [r7, #21]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d107      	bne.n	80072ba <dir_find+0x120>
 80072aa:	6938      	ldr	r0, [r7, #16]
 80072ac:	f7ff ff55 	bl	800715a <sum_sfn>
 80072b0:	4603      	mov	r3, r0
 80072b2:	461a      	mov	r2, r3
 80072b4:	7d3b      	ldrb	r3, [r7, #20]
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d027      	beq.n	800730a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80072c0:	330b      	adds	r3, #11
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d10a      	bne.n	80072e2 <dir_find+0x148>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80072d2:	220b      	movs	r2, #11
 80072d4:	4619      	mov	r1, r3
 80072d6:	6938      	ldr	r0, [r7, #16]
 80072d8:	f7fe fd1e 	bl	8005d18 <mem_cmp>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d015      	beq.n	800730e <dir_find+0x174>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80072e2:	23ff      	movs	r3, #255	; 0xff
 80072e4:	757b      	strb	r3, [r7, #21]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80072ec:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80072f0:	2100      	movs	r1, #0
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff fbc8 	bl	8006a88 <dir_next>
 80072f8:	4603      	mov	r3, r0
 80072fa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80072fc:	7dfb      	ldrb	r3, [r7, #23]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f43f af63 	beq.w	80071ca <dir_find+0x30>
 8007304:	e004      	b.n	8007310 <dir_find+0x176>
		if (res != FR_OK) break;
 8007306:	bf00      	nop
 8007308:	e002      	b.n	8007310 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800730a:	bf00      	nop
 800730c:	e000      	b.n	8007310 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800730e:	bf00      	nop

	return res;
 8007310:	7dfb      	ldrb	r3, [r7, #23]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3718      	adds	r7, #24
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b086      	sub	sp, #24
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 8007324:	23ff      	movs	r3, #255	; 0xff
 8007326:	757b      	strb	r3, [r7, #21]
 8007328:	23ff      	movs	r3, #255	; 0xff
 800732a:	753b      	strb	r3, [r7, #20]
#endif

	res = FR_NO_FILE;
 800732c:	2304      	movs	r3, #4
 800732e:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 8007330:	e082      	b.n	8007438 <dir_read+0x11e>
		res = move_window(dp->fs, dp->sect);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800733e:	4619      	mov	r1, r3
 8007340:	4610      	mov	r0, r2
 8007342:	f7fe ff24 	bl	800618e <move_window>
 8007346:	4603      	mov	r3, r0
 8007348:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800734a:	7dfb      	ldrb	r3, [r7, #23]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d17a      	bne.n	8007446 <dir_read+0x12c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007356:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800735e:	7dbb      	ldrb	r3, [r7, #22]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <dir_read+0x50>
 8007364:	2304      	movs	r3, #4
 8007366:	75fb      	strb	r3, [r7, #23]
 8007368:	e072      	b.n	8007450 <dir_read+0x136>
		a = dir[DIR_Attr] & AM_MASK;
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	330b      	adds	r3, #11
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007374:	73fb      	strb	r3, [r7, #15]
#if _USE_LFN	/* LFN configuration */
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8007376:	7dbb      	ldrb	r3, [r7, #22]
 8007378:	2be5      	cmp	r3, #229	; 0xe5
 800737a:	d00e      	beq.n	800739a <dir_read+0x80>
 800737c:	7dbb      	ldrb	r3, [r7, #22]
 800737e:	2b2e      	cmp	r3, #46	; 0x2e
 8007380:	d00b      	beq.n	800739a <dir_read+0x80>
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	f023 0320 	bic.w	r3, r3, #32
 8007388:	2b08      	cmp	r3, #8
 800738a:	bf0c      	ite	eq
 800738c:	2301      	moveq	r3, #1
 800738e:	2300      	movne	r3, #0
 8007390:	b2db      	uxtb	r3, r3
 8007392:	461a      	mov	r2, r3
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	4293      	cmp	r3, r2
 8007398:	d002      	beq.n	80073a0 <dir_read+0x86>
			ord = 0xFF;
 800739a:	23ff      	movs	r3, #255	; 0xff
 800739c:	757b      	strb	r3, [r7, #21]
 800739e:	e042      	b.n	8007426 <dir_read+0x10c>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	2b0f      	cmp	r3, #15
 80073a4:	d12e      	bne.n	8007404 <dir_read+0xea>
				if (c & LLEF) {			/* Is it start of LFN sequence? */
 80073a6:	7dbb      	ldrb	r3, [r7, #22]
 80073a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00e      	beq.n	80073ce <dir_read+0xb4>
					sum = dir[LDIR_Chksum];
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	7b5b      	ldrb	r3, [r3, #13]
 80073b4:	753b      	strb	r3, [r7, #20]
					c &= ~LLEF; ord = c;
 80073b6:	7dbb      	ldrb	r3, [r7, #22]
 80073b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073bc:	75bb      	strb	r3, [r7, #22]
 80073be:	7dbb      	ldrb	r3, [r7, #22]
 80073c0:	757b      	strb	r3, [r7, #21]
					dp->lfn_idx = dp->index;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
				}
				/* Check LFN validity and capture it */
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80073ce:	7dba      	ldrb	r2, [r7, #22]
 80073d0:	7d7b      	ldrb	r3, [r7, #21]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d113      	bne.n	80073fe <dir_read+0xe4>
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	330d      	adds	r3, #13
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	7d3a      	ldrb	r2, [r7, #20]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d10d      	bne.n	80073fe <dir_read+0xe4>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80073e8:	6939      	ldr	r1, [r7, #16]
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7ff fd4e 	bl	8006e8c <pick_lfn>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <dir_read+0xe4>
 80073f6:	7d7b      	ldrb	r3, [r7, #21]
 80073f8:	3b01      	subs	r3, #1
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	e000      	b.n	8007400 <dir_read+0xe6>
 80073fe:	23ff      	movs	r3, #255	; 0xff
 8007400:	757b      	strb	r3, [r7, #21]
 8007402:	e010      	b.n	8007426 <dir_read+0x10c>
			} else {					/* An SFN entry is found */
				if (ord || sum != sum_sfn(dir))	/* Is there a valid LFN? */
 8007404:	7d7b      	ldrb	r3, [r7, #21]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d107      	bne.n	800741a <dir_read+0x100>
 800740a:	6938      	ldr	r0, [r7, #16]
 800740c:	f7ff fea5 	bl	800715a <sum_sfn>
 8007410:	4603      	mov	r3, r0
 8007412:	461a      	mov	r2, r3
 8007414:	7d3b      	ldrb	r3, [r7, #20]
 8007416:	4293      	cmp	r3, r2
 8007418:	d017      	beq.n	800744a <dir_read+0x130>
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007420:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
				break;
 8007424:	e011      	b.n	800744a <dir_read+0x130>
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 8007426:	2100      	movs	r1, #0
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7ff fb2d 	bl	8006a88 <dir_next>
 800742e:	4603      	mov	r3, r0
 8007430:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007432:	7dfb      	ldrb	r3, [r7, #23]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <dir_read+0x134>
	while (dp->sect) {
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800743e:	2b00      	cmp	r3, #0
 8007440:	f47f af77 	bne.w	8007332 <dir_read+0x18>
 8007444:	e004      	b.n	8007450 <dir_read+0x136>
		if (res != FR_OK) break;
 8007446:	bf00      	nop
 8007448:	e002      	b.n	8007450 <dir_read+0x136>
				break;
 800744a:	bf00      	nop
 800744c:	e000      	b.n	8007450 <dir_read+0x136>
		if (res != FR_OK) break;
 800744e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8007450:	7dfb      	ldrb	r3, [r7, #23]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <dir_read+0x144>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3718      	adds	r7, #24
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08c      	sub	sp, #48	; 0x30
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007476:	623b      	str	r3, [r7, #32]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800747e:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8007480:	f107 030c 	add.w	r3, r7, #12
 8007484:	220c      	movs	r2, #12
 8007486:	6a39      	ldr	r1, [r7, #32]
 8007488:	4618      	mov	r0, r3
 800748a:	f7fe fc0f 	bl	8005cac <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	d037      	beq.n	8007508 <dir_register+0xa0>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	330b      	adds	r3, #11
 800749c:	2200      	movs	r2, #0
 800749e:	701a      	strb	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
		for (n = 1; n < 100; n++) {
 80074a8:	2301      	movs	r3, #1
 80074aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80074ac:	e013      	b.n	80074d6 <dir_register+0x6e>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 80074ae:	f107 010c 	add.w	r1, r7, #12
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	69fa      	ldr	r2, [r7, #28]
 80074b6:	6a38      	ldr	r0, [r7, #32]
 80074b8:	f7ff fdc0 	bl	800703c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f7ff fe6c 	bl	800719a <dir_find>
 80074c2:	4603      	mov	r3, r0
 80074c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80074c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d106      	bne.n	80074de <dir_register+0x76>
		for (n = 1; n < 100; n++) {
 80074d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d2:	3301      	adds	r3, #1
 80074d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80074d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d8:	2b63      	cmp	r3, #99	; 0x63
 80074da:	d9e8      	bls.n	80074ae <dir_register+0x46>
 80074dc:	e000      	b.n	80074e0 <dir_register+0x78>
			if (res != FR_OK) break;
 80074de:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80074e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e2:	2b64      	cmp	r3, #100	; 0x64
 80074e4:	d101      	bne.n	80074ea <dir_register+0x82>
 80074e6:	2307      	movs	r3, #7
 80074e8:	e0c5      	b.n	8007676 <dir_register+0x20e>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80074ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	d002      	beq.n	80074f8 <dir_register+0x90>
 80074f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80074f6:	e0be      	b.n	8007676 <dir_register+0x20e>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	330b      	adds	r3, #11
 80074fc:	7dfa      	ldrb	r2, [r7, #23]
 80074fe:	701a      	strb	r2, [r3, #0]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8007508:	7dfb      	ldrb	r3, [r7, #23]
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d014      	beq.n	800753c <dir_register+0xd4>
		for (n = 0; lfn[n]; n++) ;
 8007512:	2300      	movs	r3, #0
 8007514:	62bb      	str	r3, [r7, #40]	; 0x28
 8007516:	e002      	b.n	800751e <dir_register+0xb6>
 8007518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751a:	3301      	adds	r3, #1
 800751c:	62bb      	str	r3, [r7, #40]	; 0x28
 800751e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007520:	005b      	lsls	r3, r3, #1
 8007522:	69fa      	ldr	r2, [r7, #28]
 8007524:	4413      	add	r3, r2
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1f5      	bne.n	8007518 <dir_register+0xb0>
		nent = (n + 25) / 13;
 800752c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800752e:	3319      	adds	r3, #25
 8007530:	4a53      	ldr	r2, [pc, #332]	; (8007680 <dir_register+0x218>)
 8007532:	fba2 2303 	umull	r2, r3, r2, r3
 8007536:	089b      	lsrs	r3, r3, #2
 8007538:	627b      	str	r3, [r7, #36]	; 0x24
 800753a:	e001      	b.n	8007540 <dir_register+0xd8>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 800753c:	2301      	movs	r3, #1
 800753e:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007540:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff fb97 	bl	8006c76 <dir_alloc>
 8007548:	4603      	mov	r3, r0
 800754a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800754e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007552:	2b00      	cmp	r3, #0
 8007554:	d153      	bne.n	80075fe <dir_register+0x196>
 8007556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007558:	3b01      	subs	r3, #1
 800755a:	627b      	str	r3, [r7, #36]	; 0x24
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	2b00      	cmp	r3, #0
 8007560:	d04d      	beq.n	80075fe <dir_register+0x196>
		res = dir_sdi(dp, dp->index - nent);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8007568:	461a      	mov	r2, r3
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff f9f5 	bl	8006960 <dir_sdi>
 8007576:	4603      	mov	r3, r0
 8007578:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800757c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007580:	2b00      	cmp	r3, #0
 8007582:	d13c      	bne.n	80075fe <dir_register+0x196>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff fde5 	bl	800715a <sum_sfn>
 8007590:	4603      	mov	r3, r0
 8007592:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f7fe fdf3 	bl	800618e <move_window>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80075ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d122      	bne.n	80075fc <dir_register+0x194>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80075c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c4:	b2da      	uxtb	r2, r3
 80075c6:	7efb      	ldrb	r3, [r7, #27]
 80075c8:	f7ff fcc4 	bl	8006f54 <fit_lfn>
				dp->fs->wflag = 1;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = dir_next(dp, 0);	/* Next entry */
 80075d8:	2100      	movs	r1, #0
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7ff fa54 	bl	8006a88 <dir_next>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80075e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d107      	bne.n	80075fe <dir_register+0x196>
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	3b01      	subs	r3, #1
 80075f2:	627b      	str	r3, [r7, #36]	; 0x24
 80075f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1cc      	bne.n	8007594 <dir_register+0x12c>
 80075fa:	e000      	b.n	80075fe <dir_register+0x196>
				if (res != FR_OK) break;
 80075fc:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80075fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007602:	2b00      	cmp	r3, #0
 8007604:	d135      	bne.n	8007672 <dir_register+0x20a>
		res = move_window(dp->fs, dp->sect);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007612:	4619      	mov	r1, r3
 8007614:	4610      	mov	r0, r2
 8007616:	f7fe fdba 	bl	800618e <move_window>
 800761a:	4603      	mov	r3, r0
 800761c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007620:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007624:	2b00      	cmp	r3, #0
 8007626:	d124      	bne.n	8007672 <dir_register+0x20a>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800762e:	2220      	movs	r2, #32
 8007630:	2100      	movs	r1, #0
 8007632:	4618      	mov	r0, r3
 8007634:	f7fe fb57 	bl	8005ce6 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007644:	220b      	movs	r2, #11
 8007646:	4619      	mov	r1, r3
 8007648:	f7fe fb30 	bl	8005cac <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007652:	330b      	adds	r3, #11
 8007654:	781a      	ldrb	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800765c:	330c      	adds	r3, #12
 800765e:	f002 0218 	and.w	r2, r2, #24
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800766c:	2201      	movs	r2, #1
 800766e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8007672:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007676:	4618      	mov	r0, r3
 8007678:	3730      	adds	r7, #48	; 0x30
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	4ec4ec4f 	.word	0x4ec4ec4f

08007684 <dir_remove>:
#if !_FS_READONLY && !_FS_MINIMIZE
static
FRESULT dir_remove (	/* FR_OK: Successful, FR_DISK_ERR: A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
	FRESULT res;
#if _USE_LFN	/* LFN configuration */
	UINT i;

	i = dp->index;	/* SFN index */
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8007692:	60bb      	str	r3, [r7, #8]
	res = dir_sdi(dp, (dp->lfn_idx == 0xFFFF) ? i : dp->lfn_idx);	/* Goto the SFN or top of the LFN entries */
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8b3 3224 	ldrh.w	r3, [r3, #548]	; 0x224
 800769a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800769e:	4293      	cmp	r3, r2
 80076a0:	d003      	beq.n	80076aa <dir_remove+0x26>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8b3 3224 	ldrh.w	r3, [r3, #548]	; 0x224
 80076a8:	e000      	b.n	80076ac <dir_remove+0x28>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	4619      	mov	r1, r3
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff f956 	bl	8006960 <dir_sdi>
 80076b4:	4603      	mov	r3, r0
 80076b6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d13a      	bne.n	8007734 <dir_remove+0xb0>
		do {
			res = move_window(dp->fs, dp->sect);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80076ca:	4619      	mov	r1, r3
 80076cc:	4610      	mov	r0, r2
 80076ce:	f7fe fd5e 	bl	800618e <move_window>
 80076d2:	4603      	mov	r3, r0
 80076d4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80076d6:	7bfb      	ldrb	r3, [r7, #15]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d123      	bne.n	8007724 <dir_remove+0xa0>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clear and mark the entry "deleted" */
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80076e2:	2220      	movs	r2, #32
 80076e4:	2100      	movs	r1, #0
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7fe fafd 	bl	8005ce6 <mem_set>
			*dp->dir = DDEM;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80076f2:	22e5      	movs	r2, #229	; 0xe5
 80076f4:	701a      	strb	r2, [r3, #0]
			dp->fs->wflag = 1;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (dp->index >= i) break;	/* When reached SFN, all entries of the object has been deleted. */
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8007708:	461a      	mov	r2, r3
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	4293      	cmp	r3, r2
 800770e:	d90b      	bls.n	8007728 <dir_remove+0xa4>
			res = dir_next(dp, 0);		/* Next entry */
 8007710:	2100      	movs	r1, #0
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f7ff f9b8 	bl	8006a88 <dir_next>
 8007718:	4603      	mov	r3, r0
 800771a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800771c:	7bfb      	ldrb	r3, [r7, #15]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0cd      	beq.n	80076be <dir_remove+0x3a>
 8007722:	e002      	b.n	800772a <dir_remove+0xa6>
			if (res != FR_OK) break;
 8007724:	bf00      	nop
 8007726:	e000      	b.n	800772a <dir_remove+0xa6>
			if (dp->index >= i) break;	/* When reached SFN, all entries of the object has been deleted. */
 8007728:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800772a:	7bfb      	ldrb	r3, [r7, #15]
 800772c:	2b04      	cmp	r3, #4
 800772e:	d101      	bne.n	8007734 <dir_remove+0xb0>
 8007730:	2302      	movs	r3, #2
 8007732:	73fb      	strb	r3, [r7, #15]
			dp->fs->wflag = 1;
		}
	}
#endif

	return res;
 8007734:	7bfb      	ldrb	r3, [r7, #15]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
	...

08007740 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b08a      	sub	sp, #40	; 0x28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	613b      	str	r3, [r7, #16]
 8007750:	e002      	b.n	8007758 <create_name+0x18>
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	3301      	adds	r3, #1
 8007756:	613b      	str	r3, [r7, #16]
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	2b2f      	cmp	r3, #47	; 0x2f
 800775e:	d0f8      	beq.n	8007752 <create_name+0x12>
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	2b5c      	cmp	r3, #92	; 0x5c
 8007766:	d0f4      	beq.n	8007752 <create_name+0x12>
	lfn = dp->lfn;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800776e:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8007770:	2300      	movs	r3, #0
 8007772:	617b      	str	r3, [r7, #20]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	1c5a      	adds	r2, r3, #1
 800777c:	61ba      	str	r2, [r7, #24]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	4413      	add	r3, r2
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8007786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007788:	2b1f      	cmp	r3, #31
 800778a:	d92f      	bls.n	80077ec <create_name+0xac>
 800778c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800778e:	2b2f      	cmp	r3, #47	; 0x2f
 8007790:	d02c      	beq.n	80077ec <create_name+0xac>
 8007792:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007794:	2b5c      	cmp	r3, #92	; 0x5c
 8007796:	d029      	beq.n	80077ec <create_name+0xac>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	2bfe      	cmp	r3, #254	; 0xfe
 800779c:	d901      	bls.n	80077a2 <create_name+0x62>
			return FR_INVALID_NAME;
 800779e:	2306      	movs	r3, #6
 80077a0:	e17b      	b.n	8007a9a <create_name+0x35a>
#if !_LFN_UNICODE
		w &= 0xFF;
 80077a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80077a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077aa:	2101      	movs	r1, #1
 80077ac:	4618      	mov	r0, r3
 80077ae:	f002 fab7 	bl	8009d20 <ff_convert>
 80077b2:	4603      	mov	r3, r0
 80077b4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80077b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <create_name+0x80>
 80077bc:	2306      	movs	r3, #6
 80077be:	e16c      	b.n	8007a9a <create_name+0x35a>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 80077c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077c2:	2b7f      	cmp	r3, #127	; 0x7f
 80077c4:	d809      	bhi.n	80077da <create_name+0x9a>
 80077c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077c8:	4619      	mov	r1, r3
 80077ca:	48b6      	ldr	r0, [pc, #728]	; (8007aa4 <create_name+0x364>)
 80077cc:	f7fe faca 	bl	8005d64 <chk_chr>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <create_name+0x9a>
			return FR_INVALID_NAME;
 80077d6:	2306      	movs	r3, #6
 80077d8:	e15f      	b.n	8007a9a <create_name+0x35a>
		lfn[di++] = w;					/* Store the Unicode character */
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	617a      	str	r2, [r7, #20]
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	4413      	add	r3, r2
 80077e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80077e8:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80077ea:	e7c5      	b.n	8007778 <create_name+0x38>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	441a      	add	r2, r3
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80077f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077f8:	2b1f      	cmp	r3, #31
 80077fa:	d801      	bhi.n	8007800 <create_name+0xc0>
 80077fc:	2304      	movs	r3, #4
 80077fe:	e000      	b.n	8007802 <create_name+0xc2>
 8007800:	2300      	movs	r3, #0
 8007802:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8007806:	e011      	b.n	800782c <create_name+0xec>
		w = lfn[di - 1];
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800780e:	3b01      	subs	r3, #1
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	4413      	add	r3, r2
 8007816:	881b      	ldrh	r3, [r3, #0]
 8007818:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800781a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800781c:	2b20      	cmp	r3, #32
 800781e:	d002      	beq.n	8007826 <create_name+0xe6>
 8007820:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007822:	2b2e      	cmp	r3, #46	; 0x2e
 8007824:	d106      	bne.n	8007834 <create_name+0xf4>
		di--;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	3b01      	subs	r3, #1
 800782a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1ea      	bne.n	8007808 <create_name+0xc8>
 8007832:	e000      	b.n	8007836 <create_name+0xf6>
		if (w != ' ' && w != '.') break;
 8007834:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d101      	bne.n	8007840 <create_name+0x100>
 800783c:	2306      	movs	r3, #6
 800783e:	e12c      	b.n	8007a9a <create_name+0x35a>

	lfn[di] = 0;						/* LFN is created */
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	4413      	add	r3, r2
 8007848:	2200      	movs	r2, #0
 800784a:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007852:	220b      	movs	r2, #11
 8007854:	2120      	movs	r1, #32
 8007856:	4618      	mov	r0, r3
 8007858:	f7fe fa45 	bl	8005ce6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800785c:	2300      	movs	r3, #0
 800785e:	61bb      	str	r3, [r7, #24]
 8007860:	e002      	b.n	8007868 <create_name+0x128>
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	3301      	adds	r3, #1
 8007866:	61bb      	str	r3, [r7, #24]
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	005b      	lsls	r3, r3, #1
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4413      	add	r3, r2
 8007870:	881b      	ldrh	r3, [r3, #0]
 8007872:	2b20      	cmp	r3, #32
 8007874:	d0f5      	beq.n	8007862 <create_name+0x122>
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	005b      	lsls	r3, r3, #1
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4413      	add	r3, r2
 800787e:	881b      	ldrh	r3, [r3, #0]
 8007880:	2b2e      	cmp	r3, #46	; 0x2e
 8007882:	d0ee      	beq.n	8007862 <create_name+0x122>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d009      	beq.n	800789e <create_name+0x15e>
 800788a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800788e:	f043 0303 	orr.w	r3, r3, #3
 8007892:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007896:	e002      	b.n	800789e <create_name+0x15e>
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	3b01      	subs	r3, #1
 800789c:	617b      	str	r3, [r7, #20]
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d009      	beq.n	80078b8 <create_name+0x178>
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80078aa:	3b01      	subs	r3, #1
 80078ac:	005b      	lsls	r3, r3, #1
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	4413      	add	r3, r2
 80078b2:	881b      	ldrh	r3, [r3, #0]
 80078b4:	2b2e      	cmp	r3, #46	; 0x2e
 80078b6:	d1ef      	bne.n	8007898 <create_name+0x158>

	b = i = 0; ni = 8;
 80078b8:	2300      	movs	r3, #0
 80078ba:	623b      	str	r3, [r7, #32]
 80078bc:	2300      	movs	r3, #0
 80078be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80078c2:	2308      	movs	r3, #8
 80078c4:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	61ba      	str	r2, [r7, #24]
 80078cc:	005b      	lsls	r3, r3, #1
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	4413      	add	r3, r2
 80078d2:	881b      	ldrh	r3, [r3, #0]
 80078d4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80078d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 8090 	beq.w	80079fe <create_name+0x2be>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80078de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078e0:	2b20      	cmp	r3, #32
 80078e2:	d006      	beq.n	80078f2 <create_name+0x1b2>
 80078e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078e6:	2b2e      	cmp	r3, #46	; 0x2e
 80078e8:	d10a      	bne.n	8007900 <create_name+0x1c0>
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d006      	beq.n	8007900 <create_name+0x1c0>
			cf |= NS_LOSS | NS_LFN; continue;
 80078f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80078f6:	f043 0303 	orr.w	r3, r3, #3
 80078fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80078fe:	e07d      	b.n	80079fc <create_name+0x2bc>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007900:	6a3a      	ldr	r2, [r7, #32]
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	429a      	cmp	r2, r3
 8007906:	d203      	bcs.n	8007910 <create_name+0x1d0>
 8007908:	69ba      	ldr	r2, [r7, #24]
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	429a      	cmp	r2, r3
 800790e:	d123      	bne.n	8007958 <create_name+0x218>
			if (ni == 11) {				/* Long extension */
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	2b0b      	cmp	r3, #11
 8007914:	d106      	bne.n	8007924 <create_name+0x1e4>
				cf |= NS_LOSS | NS_LFN; break;
 8007916:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800791a:	f043 0303 	orr.w	r3, r3, #3
 800791e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007922:	e06f      	b.n	8007a04 <create_name+0x2c4>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	429a      	cmp	r2, r3
 800792a:	d005      	beq.n	8007938 <create_name+0x1f8>
 800792c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007930:	f043 0303 	orr.w	r3, r3, #3
 8007934:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	429a      	cmp	r2, r3
 800793e:	d860      	bhi.n	8007a02 <create_name+0x2c2>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	61bb      	str	r3, [r7, #24]
 8007944:	2308      	movs	r3, #8
 8007946:	623b      	str	r3, [r7, #32]
 8007948:	230b      	movs	r3, #11
 800794a:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800794c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007956:	e051      	b.n	80079fc <create_name+0x2bc>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007958:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800795a:	2b7f      	cmp	r3, #127	; 0x7f
 800795c:	d914      	bls.n	8007988 <create_name+0x248>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800795e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007960:	2100      	movs	r1, #0
 8007962:	4618      	mov	r0, r3
 8007964:	f002 f9dc 	bl	8009d20 <ff_convert>
 8007968:	4603      	mov	r3, r0
 800796a:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800796c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800796e:	2b00      	cmp	r3, #0
 8007970:	d004      	beq.n	800797c <create_name+0x23c>
 8007972:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007974:	3b80      	subs	r3, #128	; 0x80
 8007976:	4a4c      	ldr	r2, [pc, #304]	; (8007aa8 <create_name+0x368>)
 8007978:	5cd3      	ldrb	r3, [r2, r3]
 800797a:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800797c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007980:	f043 0302 	orr.w	r3, r3, #2
 8007984:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007988:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800798a:	2b00      	cmp	r3, #0
 800798c:	d007      	beq.n	800799e <create_name+0x25e>
 800798e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007990:	4619      	mov	r1, r3
 8007992:	4846      	ldr	r0, [pc, #280]	; (8007aac <create_name+0x36c>)
 8007994:	f7fe f9e6 	bl	8005d64 <chk_chr>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d008      	beq.n	80079b0 <create_name+0x270>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800799e:	235f      	movs	r3, #95	; 0x5f
 80079a0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80079a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80079a6:	f043 0303 	orr.w	r3, r3, #3
 80079aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80079ae:	e01b      	b.n	80079e8 <create_name+0x2a8>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80079b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079b2:	2b40      	cmp	r3, #64	; 0x40
 80079b4:	d909      	bls.n	80079ca <create_name+0x28a>
 80079b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079b8:	2b5a      	cmp	r3, #90	; 0x5a
 80079ba:	d806      	bhi.n	80079ca <create_name+0x28a>
					b |= 2;
 80079bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079c0:	f043 0302 	orr.w	r3, r3, #2
 80079c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079c8:	e00e      	b.n	80079e8 <create_name+0x2a8>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80079ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079cc:	2b60      	cmp	r3, #96	; 0x60
 80079ce:	d90b      	bls.n	80079e8 <create_name+0x2a8>
 80079d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079d2:	2b7a      	cmp	r3, #122	; 0x7a
 80079d4:	d808      	bhi.n	80079e8 <create_name+0x2a8>
						b |= 1; w -= 0x20;
 80079d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079da:	f043 0301 	orr.w	r3, r3, #1
 80079de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079e4:	3b20      	subs	r3, #32
 80079e6:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80079ee:	6a3b      	ldr	r3, [r7, #32]
 80079f0:	1c59      	adds	r1, r3, #1
 80079f2:	6239      	str	r1, [r7, #32]
 80079f4:	4413      	add	r3, r2
 80079f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80079f8:	b2d2      	uxtb	r2, r2
 80079fa:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 80079fc:	e763      	b.n	80078c6 <create_name+0x186>
		if (!w) break;					/* Break on end of the LFN */
 80079fe:	bf00      	nop
 8007a00:	e000      	b.n	8007a04 <create_name+0x2c4>
			if (si > di) break;			/* No extension */
 8007a02:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	2be5      	cmp	r3, #229	; 0xe5
 8007a0e:	d104      	bne.n	8007a1a <create_name+0x2da>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007a16:	2205      	movs	r2, #5
 8007a18:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	2b08      	cmp	r3, #8
 8007a1e:	d104      	bne.n	8007a2a <create_name+0x2ea>
 8007a20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8007a2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a2e:	f003 030c 	and.w	r3, r3, #12
 8007a32:	2b0c      	cmp	r3, #12
 8007a34:	d005      	beq.n	8007a42 <create_name+0x302>
 8007a36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a3a:	f003 0303 	and.w	r3, r3, #3
 8007a3e:	2b03      	cmp	r3, #3
 8007a40:	d105      	bne.n	8007a4e <create_name+0x30e>
		cf |= NS_LFN;
 8007a42:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007a46:	f043 0302 	orr.w	r3, r3, #2
 8007a4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007a4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007a52:	f003 0302 	and.w	r3, r3, #2
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d117      	bne.n	8007a8a <create_name+0x34a>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007a5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a5e:	f003 0303 	and.w	r3, r3, #3
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d105      	bne.n	8007a72 <create_name+0x332>
 8007a66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007a6a:	f043 0310 	orr.w	r3, r3, #16
 8007a6e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007a72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a76:	f003 030c 	and.w	r3, r3, #12
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	d105      	bne.n	8007a8a <create_name+0x34a>
 8007a7e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007a82:	f043 0308 	orr.w	r3, r3, #8
 8007a86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007a90:	330b      	adds	r3, #11
 8007a92:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007a96:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007a98:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3728      	adds	r7, #40	; 0x28
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	0800ee34 	.word	0x0800ee34
 8007aa8:	0800f1a4 	.word	0x0800f1a4
 8007aac:	0800ee40 	.word	0x0800ee40

08007ab0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	2b2f      	cmp	r3, #47	; 0x2f
 8007ac0:	d003      	beq.n	8007aca <follow_path+0x1a>
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	2b5c      	cmp	r3, #92	; 0x5c
 8007ac8:	d102      	bne.n	8007ad0 <follow_path+0x20>
		path++;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	3301      	adds	r3, #1
 8007ace:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	2b1f      	cmp	r3, #31
 8007ade:	d80a      	bhi.n	8007af6 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fe ff3c 	bl	8006960 <dir_sdi>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007af4:	e045      	b.n	8007b82 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007af6:	463b      	mov	r3, r7
 8007af8:	4619      	mov	r1, r3
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7ff fe20 	bl	8007740 <create_name>
 8007b00:	4603      	mov	r3, r0
 8007b02:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007b04:	7bfb      	ldrb	r3, [r7, #15]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d136      	bne.n	8007b78 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff fb45 	bl	800719a <dir_find>
 8007b10:	4603      	mov	r3, r0
 8007b12:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007b1a:	7adb      	ldrb	r3, [r3, #11]
 8007b1c:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8007b1e:	7bfb      	ldrb	r3, [r7, #15]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d128      	bne.n	8007b7c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007b2a:	7bbb      	ldrb	r3, [r7, #14]
 8007b2c:	f003 0304 	and.w	r3, r3, #4
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d123      	bne.n	8007b7c <follow_path+0xcc>
 8007b34:	2305      	movs	r3, #5
 8007b36:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8007b38:	e020      	b.n	8007b7c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007b3a:	7bbb      	ldrb	r3, [r7, #14]
 8007b3c:	f003 0304 	and.w	r3, r3, #4
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d11d      	bne.n	8007b80 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007b4a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	330b      	adds	r3, #11
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	f003 0310 	and.w	r3, r3, #16
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d102      	bne.n	8007b60 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8007b5a:	2305      	movs	r3, #5
 8007b5c:	73fb      	strb	r3, [r7, #15]
 8007b5e:	e010      	b.n	8007b82 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b66:	68b9      	ldr	r1, [r7, #8]
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff f8ce 	bl	8006d0a <ld_clust>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007b76:	e7be      	b.n	8007af6 <follow_path+0x46>
			if (res != FR_OK) break;
 8007b78:	bf00      	nop
 8007b7a:	e002      	b.n	8007b82 <follow_path+0xd2>
				break;
 8007b7c:	bf00      	nop
 8007b7e:	e000      	b.n	8007b82 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007b80:	bf00      	nop
		}
	}

	return res;
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007b94:	f04f 33ff 	mov.w	r3, #4294967295
 8007b98:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d031      	beq.n	8007c06 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	e002      	b.n	8007bb0 <get_ldnumber+0x24>
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	3301      	adds	r3, #1
 8007bae:	617b      	str	r3, [r7, #20]
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	2b1f      	cmp	r3, #31
 8007bb6:	d903      	bls.n	8007bc0 <get_ldnumber+0x34>
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	2b3a      	cmp	r3, #58	; 0x3a
 8007bbe:	d1f4      	bne.n	8007baa <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	2b3a      	cmp	r3, #58	; 0x3a
 8007bc6:	d11c      	bne.n	8007c02 <get_ldnumber+0x76>
			tp = *path;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	1c5a      	adds	r2, r3, #1
 8007bd2:	60fa      	str	r2, [r7, #12]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	3b30      	subs	r3, #48	; 0x30
 8007bd8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b09      	cmp	r3, #9
 8007bde:	d80e      	bhi.n	8007bfe <get_ldnumber+0x72>
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d10a      	bne.n	8007bfe <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d107      	bne.n	8007bfe <get_ldnumber+0x72>
					vol = (int)i;
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	e002      	b.n	8007c08 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007c02:	2300      	movs	r3, #0
 8007c04:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007c06:	693b      	ldr	r3, [r7, #16]
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	371c      	adds	r7, #28
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr
	...

08007c14 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f04f 32ff 	mov.w	r2, #4294967295
 8007c2c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7fe faab 	bl	800618e <move_window>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <check_fs+0x2e>
		return 3;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e04a      	b.n	8007cd8 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007c48:	3301      	adds	r3, #1
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	021b      	lsls	r3, r3, #8
 8007c4e:	b21a      	sxth	r2, r3
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007c56:	b21b      	sxth	r3, r3
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	b21b      	sxth	r3, r3
 8007c5c:	4a20      	ldr	r2, [pc, #128]	; (8007ce0 <check_fs+0xcc>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d001      	beq.n	8007c66 <check_fs+0x52>
		return 2;
 8007c62:	2302      	movs	r3, #2
 8007c64:	e038      	b.n	8007cd8 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	3336      	adds	r3, #54	; 0x36
 8007c6a:	3303      	adds	r3, #3
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	061a      	lsls	r2, r3, #24
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	3336      	adds	r3, #54	; 0x36
 8007c74:	3302      	adds	r3, #2
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	041b      	lsls	r3, r3, #16
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	3236      	adds	r2, #54	; 0x36
 8007c80:	3201      	adds	r2, #1
 8007c82:	7812      	ldrb	r2, [r2, #0]
 8007c84:	0212      	lsls	r2, r2, #8
 8007c86:	4313      	orrs	r3, r2
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007c94:	4a13      	ldr	r2, [pc, #76]	; (8007ce4 <check_fs+0xd0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d101      	bne.n	8007c9e <check_fs+0x8a>
		return 0;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	e01c      	b.n	8007cd8 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	3352      	adds	r3, #82	; 0x52
 8007ca2:	3303      	adds	r3, #3
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	061a      	lsls	r2, r3, #24
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	3352      	adds	r3, #82	; 0x52
 8007cac:	3302      	adds	r3, #2
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	041b      	lsls	r3, r3, #16
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	3252      	adds	r2, #82	; 0x52
 8007cb8:	3201      	adds	r2, #1
 8007cba:	7812      	ldrb	r2, [r2, #0]
 8007cbc:	0212      	lsls	r2, r2, #8
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007ccc:	4a05      	ldr	r2, [pc, #20]	; (8007ce4 <check_fs+0xd0>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d101      	bne.n	8007cd6 <check_fs+0xc2>
		return 0;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	e000      	b.n	8007cd8 <check_fs+0xc4>

	return 1;
 8007cd6:	2301      	movs	r3, #1
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3708      	adds	r7, #8
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	ffffaa55 	.word	0xffffaa55
 8007ce4:	00544146 	.word	0x00544146

08007ce8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b096      	sub	sp, #88	; 0x58
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007cfc:	68b8      	ldr	r0, [r7, #8]
 8007cfe:	f7ff ff45 	bl	8007b8c <get_ldnumber>
 8007d02:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	da01      	bge.n	8007d0e <find_volume+0x26>
 8007d0a:	230b      	movs	r3, #11
 8007d0c:	e2aa      	b.n	8008264 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007d0e:	4a9e      	ldr	r2, [pc, #632]	; (8007f88 <find_volume+0x2a0>)
 8007d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d16:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d101      	bne.n	8007d22 <find_volume+0x3a>
 8007d1e:	230c      	movs	r3, #12
 8007d20:	e2a0      	b.n	8008264 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d26:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8007d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01b      	beq.n	8007d6a <find_volume+0x82>
		stat = disk_status(fs->drv);
 8007d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d34:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7fd ff19 	bl	8005b70 <disk_status>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007d44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007d48:	f003 0301 	and.w	r3, r3, #1
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10c      	bne.n	8007d6a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8007d50:	79fb      	ldrb	r3, [r7, #7]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d007      	beq.n	8007d66 <find_volume+0x7e>
 8007d56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007d5a:	f003 0304 	and.w	r3, r3, #4
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d001      	beq.n	8007d66 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8007d62:	230a      	movs	r3, #10
 8007d64:	e27e      	b.n	8008264 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8007d66:	2300      	movs	r3, #0
 8007d68:	e27c      	b.n	8008264 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007d72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d74:	b2da      	uxtb	r2, r3
 8007d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d78:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fd ff0e 	bl	8005ba4 <disk_initialize>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8007d8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e262      	b.n	8008264 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8007d9e:	79fb      	ldrb	r3, [r7, #7]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d007      	beq.n	8007db4 <find_volume+0xcc>
 8007da4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007da8:	f003 0304 	and.w	r3, r3, #4
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8007db0:	230a      	movs	r3, #10
 8007db2:	e257      	b.n	8008264 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8007db8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007dba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007dbc:	f7ff ff2a 	bl	8007c14 <check_fs>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8007dc6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d155      	bne.n	8007e7a <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007dce:	2300      	movs	r3, #0
 8007dd0:	643b      	str	r3, [r7, #64]	; 0x40
 8007dd2:	e029      	b.n	8007e28 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8007dd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007dd8:	011b      	lsls	r3, r3, #4
 8007dda:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007dde:	4413      	add	r3, r2
 8007de0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8007de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de4:	3304      	adds	r3, #4
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d012      	beq.n	8007e12 <find_volume+0x12a>
 8007dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dee:	330b      	adds	r3, #11
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	061a      	lsls	r2, r3, #24
 8007df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df6:	330a      	adds	r3, #10
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	041b      	lsls	r3, r3, #16
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e00:	3209      	adds	r2, #9
 8007e02:	7812      	ldrb	r2, [r2, #0]
 8007e04:	0212      	lsls	r2, r2, #8
 8007e06:	4313      	orrs	r3, r2
 8007e08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e0a:	3208      	adds	r2, #8
 8007e0c:	7812      	ldrb	r2, [r2, #0]
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	e000      	b.n	8007e14 <find_volume+0x12c>
 8007e12:	2200      	movs	r2, #0
 8007e14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007e1c:	440b      	add	r3, r1
 8007e1e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007e22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e24:	3301      	adds	r3, #1
 8007e26:	643b      	str	r3, [r7, #64]	; 0x40
 8007e28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d9d2      	bls.n	8007dd4 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8007e2e:	2300      	movs	r3, #0
 8007e30:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <find_volume+0x156>
 8007e38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8007e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007e46:	4413      	add	r3, r2
 8007e48:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007e4c:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8007e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d005      	beq.n	8007e60 <find_volume+0x178>
 8007e54:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007e56:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007e58:	f7ff fedc 	bl	8007c14 <check_fs>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	e000      	b.n	8007e62 <find_volume+0x17a>
 8007e60:	2302      	movs	r3, #2
 8007e62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8007e66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d005      	beq.n	8007e7a <find_volume+0x192>
 8007e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e70:	3301      	adds	r3, #1
 8007e72:	643b      	str	r3, [r7, #64]	; 0x40
 8007e74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e76:	2b03      	cmp	r3, #3
 8007e78:	d9e1      	bls.n	8007e3e <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007e7a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e7e:	2b03      	cmp	r3, #3
 8007e80:	d101      	bne.n	8007e86 <find_volume+0x19e>
 8007e82:	2301      	movs	r3, #1
 8007e84:	e1ee      	b.n	8008264 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8007e86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <find_volume+0x1aa>
 8007e8e:	230d      	movs	r3, #13
 8007e90:	e1e8      	b.n	8008264 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e94:	7b1b      	ldrb	r3, [r3, #12]
 8007e96:	021b      	lsls	r3, r3, #8
 8007e98:	b21a      	sxth	r2, r3
 8007e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e9c:	7adb      	ldrb	r3, [r3, #11]
 8007e9e:	b21b      	sxth	r3, r3
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	b21b      	sxth	r3, r3
 8007ea4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ea8:	d001      	beq.n	8007eae <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 8007eaa:	230d      	movs	r3, #13
 8007eac:	e1da      	b.n	8008264 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8007eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb0:	7ddb      	ldrb	r3, [r3, #23]
 8007eb2:	021b      	lsls	r3, r3, #8
 8007eb4:	b21a      	sxth	r2, r3
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb8:	7d9b      	ldrb	r3, [r3, #22]
 8007eba:	b21b      	sxth	r3, r3
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	b21b      	sxth	r3, r3
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8007ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d112      	bne.n	8007ef0 <find_volume+0x208>
 8007eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ecc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8007ed0:	061a      	lsls	r2, r3, #24
 8007ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007ed8:	041b      	lsls	r3, r3, #16
 8007eda:	4313      	orrs	r3, r2
 8007edc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ede:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8007ee2:	0212      	lsls	r2, r2, #8
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ee8:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8007eec:	4313      	orrs	r3, r2
 8007eee:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8007ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007ef4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8007ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efa:	7c1a      	ldrb	r2, [r3, #16]
 8007efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efe:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8007f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f04:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d006      	beq.n	8007f1a <find_volume+0x232>
 8007f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f0e:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d001      	beq.n	8007f1a <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8007f16:	230d      	movs	r3, #13
 8007f18:	e1a4      	b.n	8008264 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8007f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f1c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007f20:	461a      	mov	r2, r3
 8007f22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f24:	fb02 f303 	mul.w	r3, r2, r3
 8007f28:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8007f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2c:	7b5a      	ldrb	r2, [r3, #13]
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f30:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8007f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f36:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00a      	beq.n	8007f54 <find_volume+0x26c>
 8007f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f40:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007f44:	461a      	mov	r2, r3
 8007f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f48:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	4013      	ands	r3, r2
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d001      	beq.n	8007f58 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8007f54:	230d      	movs	r3, #13
 8007f56:	e185      	b.n	8008264 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8007f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5a:	7c9b      	ldrb	r3, [r3, #18]
 8007f5c:	021b      	lsls	r3, r3, #8
 8007f5e:	b21a      	sxth	r2, r3
 8007f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f62:	7c5b      	ldrb	r3, [r3, #17]
 8007f64:	b21b      	sxth	r3, r3
 8007f66:	4313      	orrs	r3, r2
 8007f68:	b21b      	sxth	r3, r3
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6e:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8007f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f74:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8007f78:	f003 030f 	and.w	r3, r3, #15
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d004      	beq.n	8007f8c <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 8007f82:	230d      	movs	r3, #13
 8007f84:	e16e      	b.n	8008264 <find_volume+0x57c>
 8007f86:	bf00      	nop
 8007f88:	20000228 	.word	0x20000228

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8e:	7d1b      	ldrb	r3, [r3, #20]
 8007f90:	021b      	lsls	r3, r3, #8
 8007f92:	b21a      	sxth	r2, r3
 8007f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f96:	7cdb      	ldrb	r3, [r3, #19]
 8007f98:	b21b      	sxth	r3, r3
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	b21b      	sxth	r3, r3
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8007fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d112      	bne.n	8007fce <find_volume+0x2e6>
 8007fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007faa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8007fae:	061a      	lsls	r2, r3, #24
 8007fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8007fb6:	041b      	lsls	r3, r3, #16
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fbc:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8007fc0:	0212      	lsls	r2, r2, #8
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fc6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8007fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd0:	7bdb      	ldrb	r3, [r3, #15]
 8007fd2:	021b      	lsls	r3, r3, #8
 8007fd4:	b21a      	sxth	r2, r3
 8007fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd8:	7b9b      	ldrb	r3, [r3, #14]
 8007fda:	b21b      	sxth	r3, r3
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	b21b      	sxth	r3, r3
 8007fe0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8007fe2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <find_volume+0x304>
 8007fe8:	230d      	movs	r3, #13
 8007fea:	e13b      	b.n	8008264 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8007fec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff0:	4413      	add	r3, r2
 8007ff2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ff4:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8007ff8:	0912      	lsrs	r2, r2, #4
 8007ffa:	b292      	uxth	r2, r2
 8007ffc:	4413      	add	r3, r2
 8007ffe:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008000:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008004:	429a      	cmp	r2, r3
 8008006:	d201      	bcs.n	800800c <find_volume+0x324>
 8008008:	230d      	movs	r3, #13
 800800a:	e12b      	b.n	8008264 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800800c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800800e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008014:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8008018:	fbb3 f3f2 	udiv	r3, r3, r2
 800801c:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800801e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <find_volume+0x340>
 8008024:	230d      	movs	r3, #13
 8008026:	e11d      	b.n	8008264 <find_volume+0x57c>
	fmt = FS_FAT12;
 8008028:	2301      	movs	r3, #1
 800802a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800802e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008030:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008034:	4293      	cmp	r3, r2
 8008036:	d902      	bls.n	800803e <find_volume+0x356>
 8008038:	2302      	movs	r3, #2
 800803a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800803e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008040:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008044:	4293      	cmp	r3, r2
 8008046:	d902      	bls.n	800804e <find_volume+0x366>
 8008048:	2303      	movs	r3, #3
 800804a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800804e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008050:	1c9a      	adds	r2, r3, #2
 8008052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008054:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8008058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800805a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800805c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8008060:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008062:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008064:	441a      	add	r2, r3
 8008066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008068:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800806c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800806e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008070:	441a      	add	r2, r3
 8008072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008074:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8008078:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800807c:	2b03      	cmp	r3, #3
 800807e:	d121      	bne.n	80080c4 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8008080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008082:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8008086:	2b00      	cmp	r3, #0
 8008088:	d001      	beq.n	800808e <find_volume+0x3a6>
 800808a:	230d      	movs	r3, #13
 800808c:	e0ea      	b.n	8008264 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800808e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008090:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008094:	061a      	lsls	r2, r3, #24
 8008096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008098:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800809c:	041b      	lsls	r3, r3, #16
 800809e:	4313      	orrs	r3, r2
 80080a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080a2:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80080a6:	0212      	lsls	r2, r2, #8
 80080a8:	4313      	orrs	r3, r2
 80080aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080ac:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80080b0:	431a      	orrs	r2, r3
 80080b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b4:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80080b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	647b      	str	r3, [r7, #68]	; 0x44
 80080c2:	e025      	b.n	8008110 <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80080c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c6:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d101      	bne.n	80080d2 <find_volume+0x3ea>
 80080ce:	230d      	movs	r3, #13
 80080d0:	e0c8      	b.n	8008264 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80080d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80080d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080da:	441a      	add	r2, r3
 80080dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080de:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80080e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	d104      	bne.n	80080f4 <find_volume+0x40c>
 80080ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80080f0:	005b      	lsls	r3, r3, #1
 80080f2:	e00c      	b.n	800810e <find_volume+0x426>
 80080f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80080fa:	4613      	mov	r3, r2
 80080fc:	005b      	lsls	r3, r3, #1
 80080fe:	4413      	add	r3, r2
 8008100:	085a      	lsrs	r2, r3, #1
 8008102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008104:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008108:	f003 0301 	and.w	r3, r3, #1
 800810c:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800810e:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8008110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008112:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8008116:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008118:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800811c:	0a5b      	lsrs	r3, r3, #9
 800811e:	429a      	cmp	r2, r3
 8008120:	d201      	bcs.n	8008126 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 8008122:	230d      	movs	r3, #13
 8008124:	e09e      	b.n	8008264 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8008126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008128:	f04f 32ff 	mov.w	r2, #4294967295
 800812c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008138:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800813c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800813e:	2280      	movs	r2, #128	; 0x80
 8008140:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8008144:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008148:	2b03      	cmp	r3, #3
 800814a:	d177      	bne.n	800823c <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800814c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008152:	021b      	lsls	r3, r3, #8
 8008154:	b21a      	sxth	r2, r3
 8008156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008158:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800815c:	b21b      	sxth	r3, r3
 800815e:	4313      	orrs	r3, r2
 8008160:	b21b      	sxth	r3, r3
 8008162:	2b01      	cmp	r3, #1
 8008164:	d16a      	bne.n	800823c <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 8008166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008168:	3301      	adds	r3, #1
 800816a:	4619      	mov	r1, r3
 800816c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800816e:	f7fe f80e 	bl	800618e <move_window>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d161      	bne.n	800823c <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 8008178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817a:	2200      	movs	r2, #0
 800817c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008182:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8008186:	021b      	lsls	r3, r3, #8
 8008188:	b21a      	sxth	r2, r3
 800818a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800818c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8008190:	b21b      	sxth	r3, r3
 8008192:	4313      	orrs	r3, r2
 8008194:	b21b      	sxth	r3, r3
 8008196:	4a35      	ldr	r2, [pc, #212]	; (800826c <find_volume+0x584>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d14f      	bne.n	800823c <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800819c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800819e:	78db      	ldrb	r3, [r3, #3]
 80081a0:	061a      	lsls	r2, r3, #24
 80081a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a4:	789b      	ldrb	r3, [r3, #2]
 80081a6:	041b      	lsls	r3, r3, #16
 80081a8:	4313      	orrs	r3, r2
 80081aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081ac:	7852      	ldrb	r2, [r2, #1]
 80081ae:	0212      	lsls	r2, r2, #8
 80081b0:	4313      	orrs	r3, r2
 80081b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081b4:	7812      	ldrb	r2, [r2, #0]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	4a2d      	ldr	r2, [pc, #180]	; (8008270 <find_volume+0x588>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d13e      	bne.n	800823c <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80081be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c0:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80081c4:	061a      	lsls	r2, r3, #24
 80081c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c8:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80081cc:	041b      	lsls	r3, r3, #16
 80081ce:	4313      	orrs	r3, r2
 80081d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081d2:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80081d6:	0212      	lsls	r2, r2, #8
 80081d8:	4313      	orrs	r3, r2
 80081da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081dc:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80081e0:	4313      	orrs	r3, r2
 80081e2:	4a24      	ldr	r2, [pc, #144]	; (8008274 <find_volume+0x58c>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d129      	bne.n	800823c <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80081e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ea:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80081ee:	061a      	lsls	r2, r3, #24
 80081f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f2:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80081f6:	041b      	lsls	r3, r3, #16
 80081f8:	4313      	orrs	r3, r2
 80081fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081fc:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8008200:	0212      	lsls	r2, r2, #8
 8008202:	4313      	orrs	r3, r2
 8008204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008206:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800820a:	431a      	orrs	r2, r3
 800820c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800820e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8008212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008214:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8008218:	061a      	lsls	r2, r3, #24
 800821a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821c:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8008220:	041b      	lsls	r3, r3, #16
 8008222:	4313      	orrs	r3, r2
 8008224:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008226:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800822a:	0212      	lsls	r2, r2, #8
 800822c:	4313      	orrs	r3, r2
 800822e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008230:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8008234:	431a      	orrs	r2, r3
 8008236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008238:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800823c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800823e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008242:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8008246:	4b0c      	ldr	r3, [pc, #48]	; (8008278 <find_volume+0x590>)
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	3301      	adds	r3, #1
 800824c:	b29a      	uxth	r2, r3
 800824e:	4b0a      	ldr	r3, [pc, #40]	; (8008278 <find_volume+0x590>)
 8008250:	801a      	strh	r2, [r3, #0]
 8008252:	4b09      	ldr	r3, [pc, #36]	; (8008278 <find_volume+0x590>)
 8008254:	881a      	ldrh	r2, [r3, #0]
 8008256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008258:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800825c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800825e:	f7fd ff25 	bl	80060ac <clear_lock>
#endif

	return FR_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3758      	adds	r7, #88	; 0x58
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	ffffaa55 	.word	0xffffaa55
 8008270:	41615252 	.word	0x41615252
 8008274:	61417272 	.word	0x61417272
 8008278:	2000022c 	.word	0x2000022c

0800827c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d022      	beq.n	80082d4 <validate+0x58>
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008294:	2b00      	cmp	r3, #0
 8008296:	d01d      	beq.n	80082d4 <validate+0x58>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800829e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d016      	beq.n	80082d4 <validate+0x58>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80082ac:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d10c      	bne.n	80082d4 <validate+0x58>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80082c0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fd fc53 	bl	8005b70 <disk_status>
 80082ca:	4603      	mov	r3, r0
 80082cc:	f003 0301 	and.w	r3, r3, #1
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d001      	beq.n	80082d8 <validate+0x5c>
		return FR_INVALID_OBJECT;
 80082d4:	2309      	movs	r3, #9
 80082d6:	e000      	b.n	80082da <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
	...

080082e4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b088      	sub	sp, #32
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	4613      	mov	r3, r2
 80082f0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80082f6:	f107 0310 	add.w	r3, r7, #16
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7ff fc46 	bl	8007b8c <get_ldnumber>
 8008300:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	2b00      	cmp	r3, #0
 8008306:	da01      	bge.n	800830c <f_mount+0x28>
 8008308:	230b      	movs	r3, #11
 800830a:	e02d      	b.n	8008368 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800830c:	4a18      	ldr	r2, [pc, #96]	; (8008370 <f_mount+0x8c>)
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008314:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d006      	beq.n	800832a <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 800831c:	69b8      	ldr	r0, [r7, #24]
 800831e:	f7fd fec5 	bl	80060ac <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d003      	beq.n	8008338 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	490d      	ldr	r1, [pc, #52]	; (8008370 <f_mount+0x8c>)
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d002      	beq.n	800834e <f_mount+0x6a>
 8008348:	79fb      	ldrb	r3, [r7, #7]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d001      	beq.n	8008352 <f_mount+0x6e>
 800834e:	2300      	movs	r3, #0
 8008350:	e00a      	b.n	8008368 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8008352:	f107 0108 	add.w	r1, r7, #8
 8008356:	f107 030c 	add.w	r3, r7, #12
 800835a:	2200      	movs	r2, #0
 800835c:	4618      	mov	r0, r3
 800835e:	f7ff fcc3 	bl	8007ce8 <find_volume>
 8008362:	4603      	mov	r3, r0
 8008364:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008366:	7dfb      	ldrb	r3, [r7, #23]
}
 8008368:	4618      	mov	r0, r3
 800836a:	3720      	adds	r7, #32
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}
 8008370:	20000228 	.word	0x20000228

08008374 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	f5ad 6d8b 	sub.w	sp, sp, #1112	; 0x458
 800837a:	af00      	add	r7, sp, #0
 800837c:	f107 030c 	add.w	r3, r7, #12
 8008380:	6018      	str	r0, [r3, #0]
 8008382:	f107 0308 	add.w	r3, r7, #8
 8008386:	6019      	str	r1, [r3, #0]
 8008388:	1dfb      	adds	r3, r7, #7
 800838a:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800838c:	f107 030c 	add.w	r3, r7, #12
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d101      	bne.n	800839a <f_open+0x26>
 8008396:	2309      	movs	r3, #9
 8008398:	e1f8      	b.n	800878c <f_open+0x418>
	fp->fs = 0;			/* Clear file object */
 800839a:	f107 030c 	add.w	r3, r7, #12
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80083a6:	1dfb      	adds	r3, r7, #7
 80083a8:	1dfa      	adds	r2, r7, #7
 80083aa:	7812      	ldrb	r2, [r2, #0]
 80083ac:	f002 021f 	and.w	r2, r2, #31
 80083b0:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80083b2:	1dfb      	adds	r3, r7, #7
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	f023 0301 	bic.w	r3, r3, #1
 80083ba:	b2da      	uxtb	r2, r3
 80083bc:	f107 0108 	add.w	r1, r7, #8
 80083c0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80083c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff fc8d 	bl	8007ce8 <find_volume>
 80083ce:	4603      	mov	r3, r0
 80083d0:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80083d4:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 80083d8:	2b00      	cmp	r3, #0
 80083da:	f040 81d5 	bne.w	8008788 <f_open+0x414>
		INIT_BUF(dj);
 80083de:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80083e2:	f507 7205 	add.w	r2, r7, #532	; 0x214
 80083e6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 80083ea:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80083ee:	f107 0214 	add.w	r2, r7, #20
 80083f2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
		res = follow_path(&dj, path);	/* Follow the file path */
 80083f6:	f107 0308 	add.w	r3, r7, #8
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008400:	4611      	mov	r1, r2
 8008402:	4618      	mov	r0, r3
 8008404:	f7ff fb54 	bl	8007ab0 <follow_path>
 8008408:	4603      	mov	r3, r0
 800840a:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
		dir = dj.dir;
 800840e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008412:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008416:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800841a:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 800841e:	2b00      	cmp	r3, #0
 8008420:	d11a      	bne.n	8008458 <f_open+0xe4>
			if (!dir)	/* Default directory itself */
 8008422:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008426:	2b00      	cmp	r3, #0
 8008428:	d103      	bne.n	8008432 <f_open+0xbe>
				res = FR_INVALID_NAME;
 800842a:	2306      	movs	r3, #6
 800842c:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
 8008430:	e012      	b.n	8008458 <f_open+0xe4>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008432:	1dfb      	adds	r3, r7, #7
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	f023 0301 	bic.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	bf14      	ite	ne
 800843e:	2301      	movne	r3, #1
 8008440:	2300      	moveq	r3, #0
 8008442:	b2db      	uxtb	r3, r3
 8008444:	461a      	mov	r2, r3
 8008446:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800844a:	4611      	mov	r1, r2
 800844c:	4618      	mov	r0, r3
 800844e:	f7fd fca3 	bl	8005d98 <chk_lock>
 8008452:	4603      	mov	r3, r0
 8008454:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008458:	1dfb      	adds	r3, r7, #7
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	f003 031c 	and.w	r3, r3, #28
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 80cc 	beq.w	80085fe <f_open+0x28a>
			if (res != FR_OK) {					/* No file, create new */
 8008466:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 800846a:	2b00      	cmp	r3, #0
 800846c:	d01f      	beq.n	80084ae <f_open+0x13a>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800846e:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 8008472:	2b04      	cmp	r3, #4
 8008474:	d10e      	bne.n	8008494 <f_open+0x120>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008476:	f7fd fcfb 	bl	8005e70 <enq_lock>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d006      	beq.n	800848e <f_open+0x11a>
 8008480:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008484:	4618      	mov	r0, r3
 8008486:	f7fe ffef 	bl	8007468 <dir_register>
 800848a:	4603      	mov	r3, r0
 800848c:	e000      	b.n	8008490 <f_open+0x11c>
 800848e:	2312      	movs	r3, #18
 8008490:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008494:	1dfb      	adds	r3, r7, #7
 8008496:	1dfa      	adds	r2, r7, #7
 8008498:	7812      	ldrb	r2, [r2, #0]
 800849a:	f042 0208 	orr.w	r2, r2, #8
 800849e:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80084a0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80084a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084a8:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
 80084ac:	e014      	b.n	80084d8 <f_open+0x164>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80084ae:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 80084b2:	330b      	adds	r3, #11
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	f003 0311 	and.w	r3, r3, #17
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <f_open+0x152>
					res = FR_DENIED;
 80084be:	2307      	movs	r3, #7
 80084c0:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
 80084c4:	e008      	b.n	80084d8 <f_open+0x164>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80084c6:	1dfb      	adds	r3, r7, #7
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	f003 0304 	and.w	r3, r3, #4
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d002      	beq.n	80084d8 <f_open+0x164>
						res = FR_EXIST;
 80084d2:	2308      	movs	r3, #8
 80084d4:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80084d8:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f040 80af 	bne.w	8008640 <f_open+0x2cc>
 80084e2:	1dfb      	adds	r3, r7, #7
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	f003 0308 	and.w	r3, r3, #8
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	f000 80a8 	beq.w	8008640 <f_open+0x2cc>
				dw = GET_FATTIME();				/* Created time */
 80084f0:	f7fd fa48 	bl	8005984 <get_fattime>
 80084f4:	f8c7 044c 	str.w	r0, [r7, #1100]	; 0x44c
				ST_DWORD(dir + DIR_CrtTime, dw);
 80084f8:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 80084fc:	330e      	adds	r3, #14
 80084fe:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8008502:	b2d2      	uxtb	r2, r2
 8008504:	701a      	strb	r2, [r3, #0]
 8008506:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 800850a:	b29b      	uxth	r3, r3
 800850c:	0a1b      	lsrs	r3, r3, #8
 800850e:	b29a      	uxth	r2, r3
 8008510:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008514:	330f      	adds	r3, #15
 8008516:	b2d2      	uxtb	r2, r2
 8008518:	701a      	strb	r2, [r3, #0]
 800851a:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 800851e:	0c1a      	lsrs	r2, r3, #16
 8008520:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008524:	3310      	adds	r3, #16
 8008526:	b2d2      	uxtb	r2, r2
 8008528:	701a      	strb	r2, [r3, #0]
 800852a:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 800852e:	0e1a      	lsrs	r2, r3, #24
 8008530:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008534:	3311      	adds	r3, #17
 8008536:	b2d2      	uxtb	r2, r2
 8008538:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800853a:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 800853e:	330b      	adds	r3, #11
 8008540:	2200      	movs	r2, #0
 8008542:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8008544:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008548:	331c      	adds	r3, #28
 800854a:	2200      	movs	r2, #0
 800854c:	701a      	strb	r2, [r3, #0]
 800854e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008552:	331d      	adds	r3, #29
 8008554:	2200      	movs	r2, #0
 8008556:	701a      	strb	r2, [r3, #0]
 8008558:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 800855c:	331e      	adds	r3, #30
 800855e:	2200      	movs	r2, #0
 8008560:	701a      	strb	r2, [r3, #0]
 8008562:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008566:	331f      	adds	r3, #31
 8008568:	2200      	movs	r2, #0
 800856a:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800856c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008570:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008574:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8008578:	4618      	mov	r0, r3
 800857a:	f7fe fbc6 	bl	8006d0a <ld_clust>
 800857e:	f8c7 0448 	str.w	r0, [r7, #1096]	; 0x448
				st_clust(dir, 0);				/* cluster = 0 */
 8008582:	2100      	movs	r1, #0
 8008584:	f8d7 0450 	ldr.w	r0, [r7, #1104]	; 0x450
 8008588:	f7fe fbec 	bl	8006d64 <st_clust>
				dj.fs->wflag = 1;
 800858c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008590:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008594:	2201      	movs	r2, #1
 8008596:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800859a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d04e      	beq.n	8008640 <f_open+0x2cc>
					dw = dj.fs->winsect;
 80085a2:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80085a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085aa:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80085ae:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
					res = remove_chain(dj.fs, cl);
 80085b2:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80085b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085ba:	f8d7 1448 	ldr.w	r1, [r7, #1096]	; 0x448
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fe f8a3 	bl	800670a <remove_chain>
 80085c4:	4603      	mov	r3, r0
 80085c6:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
					if (res == FR_OK) {
 80085ca:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d136      	bne.n	8008640 <f_open+0x2cc>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80085d2:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80085d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085da:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 80085de:	3a01      	subs	r2, #1
 80085e0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80085e4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80085e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085ec:	f8d7 144c 	ldr.w	r1, [r7, #1100]	; 0x44c
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7fd fdcc 	bl	800618e <move_window>
 80085f6:	4603      	mov	r3, r0
 80085f8:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
 80085fc:	e020      	b.n	8008640 <f_open+0x2cc>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80085fe:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 8008602:	2b00      	cmp	r3, #0
 8008604:	d11c      	bne.n	8008640 <f_open+0x2cc>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8008606:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 800860a:	330b      	adds	r3, #11
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	f003 0310 	and.w	r3, r3, #16
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <f_open+0x2aa>
					res = FR_NO_FILE;
 8008616:	2304      	movs	r3, #4
 8008618:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
 800861c:	e010      	b.n	8008640 <f_open+0x2cc>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800861e:	1dfb      	adds	r3, r7, #7
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <f_open+0x2cc>
 800862a:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 800862e:	330b      	adds	r3, #11
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	2b00      	cmp	r3, #0
 8008638:	d002      	beq.n	8008640 <f_open+0x2cc>
						res = FR_DENIED;
 800863a:	2307      	movs	r3, #7
 800863c:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
				}
			}
		}
		if (res == FR_OK) {
 8008640:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 8008644:	2b00      	cmp	r3, #0
 8008646:	d13d      	bne.n	80086c4 <f_open+0x350>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008648:	1dfb      	adds	r3, r7, #7
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	f003 0308 	and.w	r3, r3, #8
 8008650:	2b00      	cmp	r3, #0
 8008652:	d005      	beq.n	8008660 <f_open+0x2ec>
				mode |= FA__WRITTEN;
 8008654:	1dfb      	adds	r3, r7, #7
 8008656:	1dfa      	adds	r2, r7, #7
 8008658:	7812      	ldrb	r2, [r2, #0]
 800865a:	f042 0220 	orr.w	r2, r2, #32
 800865e:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8008660:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008664:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008668:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800866c:	f107 030c 	add.w	r3, r7, #12
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8008676:	f107 030c 	add.w	r3, r7, #12
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 8008680:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008684:	1dfb      	adds	r3, r7, #7
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	f023 0301 	bic.w	r3, r3, #1
 800868c:	2b00      	cmp	r3, #0
 800868e:	bf14      	ite	ne
 8008690:	2301      	movne	r3, #1
 8008692:	2300      	moveq	r3, #0
 8008694:	b2db      	uxtb	r3, r3
 8008696:	461a      	mov	r2, r3
 8008698:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800869c:	4611      	mov	r1, r2
 800869e:	4618      	mov	r0, r3
 80086a0:	f7fd fc0a 	bl	8005eb8 <inc_lock>
 80086a4:	4602      	mov	r2, r0
 80086a6:	f107 030c 	add.w	r3, r7, #12
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80086b0:	f107 030c 	add.w	r3, r7, #12
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d102      	bne.n	80086c4 <f_open+0x350>
 80086be:	2302      	movs	r3, #2
 80086c0:	f887 3457 	strb.w	r3, [r7, #1111]	; 0x457
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 80086c4:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d15d      	bne.n	8008788 <f_open+0x414>
			fp->flag = mode;					/* File access mode */
 80086cc:	f107 030c 	add.w	r3, r7, #12
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	1dfa      	adds	r2, r7, #7
 80086d4:	7812      	ldrb	r2, [r2, #0]
 80086d6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 80086da:	f107 030c 	add.w	r3, r7, #12
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80086e6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80086ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80086ee:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7fe fb09 	bl	8006d0a <ld_clust>
 80086f8:	4602      	mov	r2, r0
 80086fa:	f107 030c 	add.w	r3, r7, #12
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8008704:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008708:	331f      	adds	r3, #31
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	061a      	lsls	r2, r3, #24
 800870e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8008712:	331e      	adds	r3, #30
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	041b      	lsls	r3, r3, #16
 8008718:	4313      	orrs	r3, r2
 800871a:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 800871e:	321d      	adds	r2, #29
 8008720:	7812      	ldrb	r2, [r2, #0]
 8008722:	0212      	lsls	r2, r2, #8
 8008724:	4313      	orrs	r3, r2
 8008726:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 800872a:	321c      	adds	r2, #28
 800872c:	7812      	ldrb	r2, [r2, #0]
 800872e:	431a      	orrs	r2, r3
 8008730:	f107 030c 	add.w	r3, r7, #12
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 800873a:	f107 030c 	add.w	r3, r7, #12
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2200      	movs	r2, #0
 8008742:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8008746:	f107 030c 	add.w	r3, r7, #12
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	2200      	movs	r2, #0
 800874e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8008752:	f107 030c 	add.w	r3, r7, #12
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2200      	movs	r2, #0
 800875a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800875e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8008762:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008766:	f107 030c 	add.w	r3, r7, #12
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8008770:	f107 030c 	add.w	r3, r7, #12
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800877a:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800877e:	f107 030c 	add.w	r3, r7, #12
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8008788:	f897 3457 	ldrb.w	r3, [r7, #1111]	; 0x457
}
 800878c:	4618      	mov	r0, r3
 800878e:	f507 678b 	add.w	r7, r7, #1112	; 0x458
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b08a      	sub	sp, #40	; 0x28
 800879a:	af00      	add	r7, sp, #0
 800879c:	60f8      	str	r0, [r7, #12]
 800879e:	60b9      	str	r1, [r7, #8]
 80087a0:	607a      	str	r2, [r7, #4]
 80087a2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	2200      	movs	r2, #0
 80087ac:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80087ae:	68f8      	ldr	r0, [r7, #12]
 80087b0:	f7ff fd64 	bl	800827c <validate>
 80087b4:	4603      	mov	r3, r0
 80087b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80087b8:	7dfb      	ldrb	r3, [r7, #23]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d001      	beq.n	80087c2 <f_write+0x2c>
 80087be:	7dfb      	ldrb	r3, [r7, #23]
 80087c0:	e192      	b.n	8008ae8 <f_write+0x352>
	if (fp->err)							/* Check error */
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d003      	beq.n	80087d4 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80087d2:	e189      	b.n	8008ae8 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80087da:	f003 0302 	and.w	r3, r3, #2
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d101      	bne.n	80087e6 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 80087e2:	2307      	movs	r3, #7
 80087e4:	e180      	b.n	8008ae8 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	441a      	add	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80087f6:	429a      	cmp	r2, r3
 80087f8:	f080 8158 	bcs.w	8008aac <f_write+0x316>
 80087fc:	2300      	movs	r3, #0
 80087fe:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8008800:	e154      	b.n	8008aac <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800880c:	2b00      	cmp	r3, #0
 800880e:	f040 8114 	bne.w	8008a3a <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008818:	0a5b      	lsrs	r3, r3, #9
 800881a:	b2da      	uxtb	r2, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008822:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008826:	3b01      	subs	r3, #1
 8008828:	b2db      	uxtb	r3, r3
 800882a:	4013      	ands	r3, r2
 800882c:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800882e:	7dbb      	ldrb	r3, [r7, #22]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d151      	bne.n	80088d8 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10f      	bne.n	800885e <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008844:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8008846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008848:	2b00      	cmp	r3, #0
 800884a:	d121      	bne.n	8008890 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008852:	2100      	movs	r1, #0
 8008854:	4618      	mov	r0, r3
 8008856:	f7fd ffb2 	bl	80067be <create_chain>
 800885a:	6278      	str	r0, [r7, #36]	; 0x24
 800885c:	e018      	b.n	8008890 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008864:	2b00      	cmp	r3, #0
 8008866:	d008      	beq.n	800887a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800886e:	4619      	mov	r1, r3
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f7fe f841 	bl	80068f8 <clmt_clust>
 8008876:	6278      	str	r0, [r7, #36]	; 0x24
 8008878:	e00a      	b.n	8008890 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008886:	4619      	mov	r1, r3
 8008888:	4610      	mov	r0, r2
 800888a:	f7fd ff98 	bl	80067be <create_chain>
 800888e:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	2b00      	cmp	r3, #0
 8008894:	f000 810f 	beq.w	8008ab6 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8008898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889a:	2b01      	cmp	r3, #1
 800889c:	d105      	bne.n	80088aa <f_write+0x114>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2202      	movs	r2, #2
 80088a2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80088a6:	2302      	movs	r3, #2
 80088a8:	e11e      	b.n	8008ae8 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b0:	d105      	bne.n	80088be <f_write+0x128>
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80088ba:	2301      	movs	r3, #1
 80088bc:	e114      	b.n	8008ae8 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d103      	bne.n	80088d8 <f_write+0x142>
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088d4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80088de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d01d      	beq.n	8008922 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80088ec:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80088f0:	68f9      	ldr	r1, [r7, #12]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80088f8:	2301      	movs	r3, #1
 80088fa:	f7fd f999 	bl	8005c30 <disk_write>
 80088fe:	4603      	mov	r3, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	d005      	beq.n	8008910 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800890c:	2301      	movs	r3, #1
 800890e:	e0eb      	b.n	8008ae8 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800891a:	b2da      	uxtb	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800892e:	4619      	mov	r1, r3
 8008930:	4610      	mov	r0, r2
 8008932:	f7fd fd07 	bl	8006344 <clust2sect>
 8008936:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d105      	bne.n	800894a <f_write+0x1b4>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2202      	movs	r2, #2
 8008942:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008946:	2302      	movs	r3, #2
 8008948:	e0ce      	b.n	8008ae8 <f_write+0x352>
			sect += csect;
 800894a:	7dbb      	ldrb	r3, [r7, #22]
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	4413      	add	r3, r2
 8008950:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	0a5b      	lsrs	r3, r3, #9
 8008956:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d048      	beq.n	80089f0 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800895e:	7dba      	ldrb	r2, [r7, #22]
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	4413      	add	r3, r2
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800896a:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800896e:	4293      	cmp	r3, r2
 8008970:	d908      	bls.n	8008984 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008978:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800897c:	461a      	mov	r2, r3
 800897e:	7dbb      	ldrb	r3, [r7, #22]
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800898a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	693a      	ldr	r2, [r7, #16]
 8008992:	69b9      	ldr	r1, [r7, #24]
 8008994:	f7fd f94c 	bl	8005c30 <disk_write>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d005      	beq.n	80089aa <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2201      	movs	r2, #1
 80089a2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80089a6:	2301      	movs	r3, #1
 80089a8:	e09e      	b.n	8008ae8 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	69fa      	ldr	r2, [r7, #28]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d916      	bls.n	80089e8 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	1ad3      	subs	r3, r2, r3
 80089c6:	025b      	lsls	r3, r3, #9
 80089c8:	69ba      	ldr	r2, [r7, #24]
 80089ca:	4413      	add	r3, r2
 80089cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089d0:	4619      	mov	r1, r3
 80089d2:	f7fd f96b 	bl	8005cac <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80089dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	025b      	lsls	r3, r3, #9
 80089ec:	623b      	str	r3, [r7, #32]
				continue;
 80089ee:	e047      	b.n	8008a80 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d01a      	beq.n	8008a32 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d212      	bcs.n	8008a32 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008a12:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008a16:	68f9      	ldr	r1, [r7, #12]
 8008a18:	2301      	movs	r3, #1
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	f7fd f8e8 	bl	8005bf0 <disk_read>
 8008a20:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d005      	beq.n	8008a32 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e05a      	b.n	8008ae8 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a44:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008a48:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8008a4a:	6a3a      	ldr	r2, [r7, #32]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d901      	bls.n	8008a56 <f_write+0x2c0>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	4413      	add	r3, r2
 8008a64:	6a3a      	ldr	r2, [r7, #32]
 8008a66:	69b9      	ldr	r1, [r7, #24]
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7fd f91f 	bl	8005cac <mem_cpy>
		fp->flag |= FA__DIRTY;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a78:	b2da      	uxtb	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8008a80:	69ba      	ldr	r2, [r7, #24]
 8008a82:	6a3b      	ldr	r3, [r7, #32]
 8008a84:	4413      	add	r3, r2
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a8e:	6a3b      	ldr	r3, [r7, #32]
 8008a90:	441a      	add	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	441a      	add	r2, r3
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	6a3b      	ldr	r3, [r7, #32]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f47f aea7 	bne.w	8008802 <f_write+0x6c>
 8008ab4:	e000      	b.n	8008ab8 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008ab6:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d905      	bls.n	8008ad4 <f_write+0x33e>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008ada:	f043 0320 	orr.w	r3, r3, #32
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8008ae6:	2300      	movs	r3, #0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3728      	adds	r7, #40	; 0x28
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f7ff fbbf 	bl	800827c <validate>
 8008afe:	4603      	mov	r3, r0
 8008b00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008b02:	7dfb      	ldrb	r3, [r7, #23]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	f040 80a8 	bne.w	8008c5a <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008b10:	f003 0320 	and.w	r3, r3, #32
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 80a0 	beq.w	8008c5a <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d019      	beq.n	8008b5c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008b2e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008b32:	6879      	ldr	r1, [r7, #4]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	f7fd f878 	bl	8005c30 <disk_write>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8008b46:	2301      	movs	r3, #1
 8008b48:	e088      	b.n	8008c5c <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b54:	b2da      	uxtb	r2, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	f7fd fb0f 	bl	800618e <move_window>
 8008b70:	4603      	mov	r3, r0
 8008b72:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8008b74:	7dfb      	ldrb	r3, [r7, #23]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d16f      	bne.n	8008c5a <f_sync+0x16a>
				dir = fp->dir_ptr;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8008b80:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	330b      	adds	r3, #11
 8008b86:	781a      	ldrb	r2, [r3, #0]
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	330b      	adds	r3, #11
 8008b8c:	f042 0220 	orr.w	r2, r2, #32
 8008b90:	b2d2      	uxtb	r2, r2
 8008b92:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	331c      	adds	r3, #28
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	0a1b      	lsrs	r3, r3, #8
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	331d      	adds	r3, #29
 8008bb2:	b2d2      	uxtb	r2, r2
 8008bb4:	701a      	strb	r2, [r3, #0]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008bbc:	0c1a      	lsrs	r2, r3, #16
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	331e      	adds	r3, #30
 8008bc2:	b2d2      	uxtb	r2, r2
 8008bc4:	701a      	strb	r2, [r3, #0]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008bcc:	0e1a      	lsrs	r2, r3, #24
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	331f      	adds	r3, #31
 8008bd2:	b2d2      	uxtb	r2, r2
 8008bd4:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008bdc:	4619      	mov	r1, r3
 8008bde:	6938      	ldr	r0, [r7, #16]
 8008be0:	f7fe f8c0 	bl	8006d64 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8008be4:	f7fc fece 	bl	8005984 <get_fattime>
 8008be8:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	3316      	adds	r3, #22
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	b2d2      	uxtb	r2, r2
 8008bf2:	701a      	strb	r2, [r3, #0]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	0a1b      	lsrs	r3, r3, #8
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	3317      	adds	r3, #23
 8008c00:	b2d2      	uxtb	r2, r2
 8008c02:	701a      	strb	r2, [r3, #0]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	0c1a      	lsrs	r2, r3, #16
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	3318      	adds	r3, #24
 8008c0c:	b2d2      	uxtb	r2, r2
 8008c0e:	701a      	strb	r2, [r3, #0]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	0e1a      	lsrs	r2, r3, #24
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	3319      	adds	r3, #25
 8008c18:	b2d2      	uxtb	r2, r2
 8008c1a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	3312      	adds	r3, #18
 8008c20:	2200      	movs	r2, #0
 8008c22:	701a      	strb	r2, [r3, #0]
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	3313      	adds	r3, #19
 8008c28:	2200      	movs	r2, #0
 8008c2a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008c32:	f023 0320 	bic.w	r3, r3, #32
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7fd faca 	bl	80061ea <sync_fs>
 8008c56:	4603      	mov	r3, r0
 8008c58:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8008c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3718      	adds	r7, #24
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f7ff ff3f 	bl	8008af0 <f_sync>
 8008c72:	4603      	mov	r3, r0
 8008c74:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008c76:	7bfb      	ldrb	r3, [r7, #15]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d116      	bne.n	8008caa <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7ff fafd 	bl	800827c <validate>
 8008c82:	4603      	mov	r3, r0
 8008c84:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d10e      	bne.n	8008caa <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7fd f9c6 	bl	8006024 <dec_lock>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008c9c:	7bfb      	ldrb	r3, [r7, #15]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d103      	bne.n	8008caa <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b090      	sub	sp, #64	; 0x40
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f7ff fadc 	bl	800827c <validate>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8008cca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <f_lseek+0x24>
 8008cd2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008cd6:	e247      	b.n	8009168 <f_lseek+0x4b4>
	if (fp->err)						/* Check error */
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d003      	beq.n	8008cea <f_lseek+0x36>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8008ce8:	e23e      	b.n	8009168 <f_lseek+0x4b4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 80f2 	beq.w	8008eda <f_lseek+0x226>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cfc:	d164      	bne.n	8008dc8 <f_lseek+0x114>
			tbl = fp->cltbl;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008d04:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	1d1a      	adds	r2, r3, #4
 8008d0a:	627a      	str	r2, [r7, #36]	; 0x24
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	617b      	str	r3, [r7, #20]
 8008d10:	2302      	movs	r3, #2
 8008d12:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008d1a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8008d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d041      	beq.n	8008da6 <f_lseek+0xf2>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8008d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d24:	613b      	str	r3, [r7, #16]
 8008d26:	2300      	movs	r3, #0
 8008d28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2c:	3302      	adds	r3, #2
 8008d2e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8008d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d36:	3301      	adds	r3, #1
 8008d38:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008d40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7fd fb1f 	bl	8006386 <get_fat>
 8008d48:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8008d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d805      	bhi.n	8008d5c <f_lseek+0xa8>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2202      	movs	r2, #2
 8008d54:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008d58:	2302      	movs	r3, #2
 8008d5a:	e205      	b.n	8009168 <f_lseek+0x4b4>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d62:	d105      	bne.n	8008d70 <f_lseek+0xbc>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e1fb      	b.n	8009168 <f_lseek+0x4b4>
					} while (cl == pcl + 1);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	3301      	adds	r3, #1
 8008d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d0da      	beq.n	8008d30 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008d7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d809      	bhi.n	8008d96 <f_lseek+0xe2>
						*tbl++ = ncl; *tbl++ = tcl;
 8008d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d84:	1d1a      	adds	r2, r3, #4
 8008d86:	627a      	str	r2, [r7, #36]	; 0x24
 8008d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d8a:	601a      	str	r2, [r3, #0]
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8e:	1d1a      	adds	r2, r3, #4
 8008d90:	627a      	str	r2, [r7, #36]	; 0x24
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008d9c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008da0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d3bd      	bcc.n	8008d22 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008dae:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 8008db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d803      	bhi.n	8008dc0 <f_lseek+0x10c>
				*tbl = 0;		/* Terminate table */
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	2200      	movs	r2, #0
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	e1d1      	b.n	8009164 <f_lseek+0x4b0>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008dc0:	2311      	movs	r3, #17
 8008dc2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008dc6:	e1cd      	b.n	8009164 <f_lseek+0x4b0>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d903      	bls.n	8008ddc <f_lseek+0x128>
				ofs = fp->fsize;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008dda:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	683a      	ldr	r2, [r7, #0]
 8008de0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			if (ofs) {
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f000 81bc 	beq.w	8009164 <f_lseek+0x4b0>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	4619      	mov	r1, r3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f7fd fd80 	bl	80068f8 <clmt_clust>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				dsc = clust2sect(fp->fs, fp->clust);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	4610      	mov	r0, r2
 8008e10:	f7fd fa98 	bl	8006344 <clust2sect>
 8008e14:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d105      	bne.n	8008e28 <f_lseek+0x174>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2202      	movs	r2, #2
 8008e20:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008e24:	2302      	movs	r3, #2
 8008e26:	e19f      	b.n	8009168 <f_lseek+0x4b4>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	0a5b      	lsrs	r3, r3, #9
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8008e34:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8008e38:	3a01      	subs	r2, #1
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	4413      	add	r3, r2
 8008e40:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f000 8189 	beq.w	8009164 <f_lseek+0x4b0>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008e58:	69ba      	ldr	r2, [r7, #24]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	f000 8182 	beq.w	8009164 <f_lseek+0x4b0>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d01d      	beq.n	8008eaa <f_lseek+0x1f6>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e74:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008e78:	6879      	ldr	r1, [r7, #4]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8008e80:	2301      	movs	r3, #1
 8008e82:	f7fc fed5 	bl	8005c30 <disk_write>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <f_lseek+0x1e4>
							ABORT(fp->fs, FR_DISK_ERR);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008e94:	2301      	movs	r3, #1
 8008e96:	e167      	b.n	8009168 <f_lseek+0x4b4>
						fp->flag &= ~FA__DIRTY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008e9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ea2:	b2da      	uxtb	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008eb0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008eb4:	6879      	ldr	r1, [r7, #4]
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	f7fc fe99 	bl	8005bf0 <disk_read>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d005      	beq.n	8008ed0 <f_lseek+0x21c>
						ABORT(fp->fs, FR_DISK_ERR);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e14b      	b.n	8009168 <f_lseek+0x4b4>
#endif
					fp->dsect = dsc;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	69ba      	ldr	r2, [r7, #24]
 8008ed4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8008ed8:	e144      	b.n	8009164 <f_lseek+0x4b0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008ee0:	683a      	ldr	r2, [r7, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d90a      	bls.n	8008efc <f_lseek+0x248>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008eec:	f003 0302 	and.w	r3, r3, #2
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d103      	bne.n	8008efc <f_lseek+0x248>
#endif
			) ofs = fp->fsize;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008efa:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008f02:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8008f04:	2300      	movs	r3, #0
 8008f06:	637b      	str	r3, [r7, #52]	; 0x34
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f0c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		if (ofs) {
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f000 80c6 	beq.w	80090a4 <f_lseek+0x3f0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008f1e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008f22:	025b      	lsls	r3, r3, #9
 8008f24:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d01e      	beq.n	8008f6a <f_lseek+0x2b6>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	1e5a      	subs	r2, r3, #1
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f36:	6a3b      	ldr	r3, [r7, #32]
 8008f38:	1e59      	subs	r1, r3, #1
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d312      	bcc.n	8008f6a <f_lseek+0x2b6>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8008f44:	6a3b      	ldr	r3, [r7, #32]
 8008f46:	1e5a      	subs	r2, r3, #1
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	425b      	negs	r3, r3
 8008f4c:	401a      	ands	r2, r3
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				ofs -= fp->fptr;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008f5a:	683a      	ldr	r2, [r7, #0]
 8008f5c:	1ad3      	subs	r3, r2, r3
 8008f5e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f66:	63bb      	str	r3, [r7, #56]	; 0x38
 8008f68:	e029      	b.n	8008fbe <f_lseek+0x30a>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008f70:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d11e      	bne.n	8008fb6 <f_lseek+0x302>
					clst = create_chain(fp->fs, 0);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008f7e:	2100      	movs	r1, #0
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7fd fc1c 	bl	80067be <create_chain>
 8008f86:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8008f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d105      	bne.n	8008f9a <f_lseek+0x2e6>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2202      	movs	r2, #2
 8008f92:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008f96:	2302      	movs	r3, #2
 8008f98:	e0e6      	b.n	8009168 <f_lseek+0x4b4>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fa0:	d105      	bne.n	8008fae <f_lseek+0x2fa>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008faa:	2301      	movs	r3, #1
 8008fac:	e0dc      	b.n	8009168 <f_lseek+0x4b4>
					fp->sclust = clst;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fb2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				}
#endif
				fp->clust = clst;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			if (clst != 0) {
 8008fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d06f      	beq.n	80090a4 <f_lseek+0x3f0>
				while (ofs > bcs) {						/* Cluster following loop */
 8008fc4:	e047      	b.n	8009056 <f_lseek+0x3a2>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008fcc:	f003 0302 	and.w	r3, r3, #2
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d00d      	beq.n	8008ff0 <f_lseek+0x33c>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008fda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7fd fbee 	bl	80067be <create_chain>
 8008fe2:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8008fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10a      	bne.n	8009000 <f_lseek+0x34c>
							ofs = bcs; break;
 8008fea:	69fb      	ldr	r3, [r7, #28]
 8008fec:	603b      	str	r3, [r7, #0]
 8008fee:	e036      	b.n	800905e <f_lseek+0x3aa>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008ff6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fd f9c4 	bl	8006386 <get_fat>
 8008ffe:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8009000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009006:	d105      	bne.n	8009014 <f_lseek+0x360>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8009010:	2301      	movs	r3, #1
 8009012:	e0a9      	b.n	8009168 <f_lseek+0x4b4>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8009014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009016:	2b01      	cmp	r3, #1
 8009018:	d907      	bls.n	800902a <f_lseek+0x376>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009020:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009024:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009026:	429a      	cmp	r2, r3
 8009028:	d305      	bcc.n	8009036 <f_lseek+0x382>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2202      	movs	r2, #2
 800902e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8009032:	2302      	movs	r3, #2
 8009034:	e098      	b.n	8009168 <f_lseek+0x4b4>
					fp->clust = clst;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800903a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
					fp->fptr += bcs;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009044:	69fb      	ldr	r3, [r7, #28]
 8009046:	441a      	add	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
					ofs -= bcs;
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8009056:	683a      	ldr	r2, [r7, #0]
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	429a      	cmp	r2, r3
 800905c:	d8b3      	bhi.n	8008fc6 <f_lseek+0x312>
				}
				fp->fptr += ofs;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	441a      	add	r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009074:	2b00      	cmp	r3, #0
 8009076:	d015      	beq.n	80090a4 <f_lseek+0x3f0>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800907e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009080:	4618      	mov	r0, r3
 8009082:	f7fd f95f 	bl	8006344 <clust2sect>
 8009086:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8009088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800908a:	2b00      	cmp	r3, #0
 800908c:	d105      	bne.n	800909a <f_lseek+0x3e6>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2202      	movs	r2, #2
 8009092:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8009096:	2302      	movs	r3, #2
 8009098:	e066      	b.n	8009168 <f_lseek+0x4b4>
					nsect += ofs / SS(fp->fs);
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	0a5b      	lsrs	r3, r3, #9
 800909e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090a0:	4413      	add	r3, r2
 80090a2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80090aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d041      	beq.n	8009136 <f_lseek+0x482>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80090b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d03b      	beq.n	8009136 <f_lseek+0x482>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80090c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01d      	beq.n	8009108 <f_lseek+0x454>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80090d2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80090d6:	6879      	ldr	r1, [r7, #4]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80090de:	2301      	movs	r3, #1
 80090e0:	f7fc fda6 	bl	8005c30 <disk_write>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <f_lseek+0x442>
					ABORT(fp->fs, FR_DISK_ERR);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2201      	movs	r2, #1
 80090ee:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80090f2:	2301      	movs	r3, #1
 80090f4:	e038      	b.n	8009168 <f_lseek+0x4b4>
				fp->flag &= ~FA__DIRTY;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80090fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009100:	b2da      	uxtb	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800910e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8009112:	6879      	ldr	r1, [r7, #4]
 8009114:	2301      	movs	r3, #1
 8009116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009118:	f7fc fd6a 	bl	8005bf0 <disk_read>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d005      	beq.n	800912e <f_lseek+0x47a>
				ABORT(fp->fs, FR_DISK_ERR);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2201      	movs	r2, #1
 8009126:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800912a:	2301      	movs	r3, #1
 800912c:	e01c      	b.n	8009168 <f_lseek+0x4b4>
#endif
			fp->dsect = nsect;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009132:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009142:	429a      	cmp	r2, r3
 8009144:	d90e      	bls.n	8009164 <f_lseek+0x4b0>
			fp->fsize = fp->fptr;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8009158:	f043 0320 	orr.w	r3, r3, #32
 800915c:	b2da      	uxtb	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8009164:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009168:	4618      	mov	r0, r3
 800916a:	3740      	adds	r7, #64	; 0x40
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	f5ad 6dce 	sub.w	sp, sp, #1648	; 0x670
 8009176:	af00      	add	r7, sp, #0
 8009178:	1d3b      	adds	r3, r7, #4
 800917a:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj, sdj;
	BYTE *dir;
	DWORD dclst = 0;
 800917c:	2300      	movs	r3, #0
 800917e:	f8c7 3668 	str.w	r3, [r7, #1640]	; 0x668
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 8009182:	1d39      	adds	r1, r7, #4
 8009184:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8009188:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800918c:	2201      	movs	r2, #1
 800918e:	4618      	mov	r0, r3
 8009190:	f7fe fdaa 	bl	8007ce8 <find_volume>
 8009194:	4603      	mov	r3, r0
 8009196:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
	if (res == FR_OK) {
 800919a:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f040 80be 	bne.w	8009320 <f_unlink+0x1b0>
		INIT_BUF(dj);
 80091a4:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80091a8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80091ac:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 80091b0:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80091b4:	f107 0208 	add.w	r2, r7, #8
 80091b8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
		res = follow_path(&dj, path);		/* Follow the file path */
 80091bc:	1d3b      	adds	r3, r7, #4
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80091c4:	4611      	mov	r1, r2
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7fe fc72 	bl	8007ab0 <follow_path>
 80091cc:	4603      	mov	r3, r0
 80091ce:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
#if _FS_LOCK
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Cannot remove open object */
 80091d2:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d108      	bne.n	80091ec <f_unlink+0x7c>
 80091da:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80091de:	2102      	movs	r1, #2
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fc fdd9 	bl	8005d98 <chk_lock>
 80091e6:	4603      	mov	r3, r0
 80091e8:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80091ec:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f040 8095 	bne.w	8009320 <f_unlink+0x1b0>
			dir = dj.dir;
 80091f6:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80091fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80091fe:	f8c7 3664 	str.w	r3, [r7, #1636]	; 0x664
			if (!dir) {
 8009202:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8009206:	2b00      	cmp	r3, #0
 8009208:	d103      	bne.n	8009212 <f_unlink+0xa2>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800920a:	2306      	movs	r3, #6
 800920c:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
 8009210:	e00a      	b.n	8009228 <f_unlink+0xb8>
			} else {
				if (dir[DIR_Attr] & AM_RDO)
 8009212:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8009216:	330b      	adds	r3, #11
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b00      	cmp	r3, #0
 8009220:	d002      	beq.n	8009228 <f_unlink+0xb8>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8009222:	2307      	movs	r3, #7
 8009224:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
			}
			if (res == FR_OK) {
 8009228:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 800922c:	2b00      	cmp	r3, #0
 800922e:	d149      	bne.n	80092c4 <f_unlink+0x154>
				dclst = ld_clust(dj.fs, dir);
 8009230:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8009234:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009238:	f8d7 1664 	ldr.w	r1, [r7, #1636]	; 0x664
 800923c:	4618      	mov	r0, r3
 800923e:	f7fd fd64 	bl	8006d0a <ld_clust>
 8009242:	f8c7 0668 	str.w	r0, [r7, #1640]	; 0x668
				if (dclst && (dir[DIR_Attr] & AM_DIR)) {	/* Is it a sub-directory ? */
 8009246:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 800924a:	2b00      	cmp	r3, #0
 800924c:	d03a      	beq.n	80092c4 <f_unlink+0x154>
 800924e:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8009252:	330b      	adds	r3, #11
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	f003 0310 	and.w	r3, r3, #16
 800925a:	2b00      	cmp	r3, #0
 800925c:	d032      	beq.n	80092c4 <f_unlink+0x154>
					if (dclst == dj.fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						mem_cpy(&sdj, &dj, sizeof (DIR));	/* Open the sub-directory */
 800925e:	f207 413c 	addw	r1, r7, #1084	; 0x43c
 8009262:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8009266:	f44f 720a 	mov.w	r2, #552	; 0x228
 800926a:	4618      	mov	r0, r3
 800926c:	f7fc fd1e 	bl	8005cac <mem_cpy>
						sdj.sclust = dclst;
 8009270:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8009274:	f8d7 2668 	ldr.w	r2, [r7, #1640]	; 0x668
 8009278:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
						res = dir_sdi(&sdj, 2);
 800927c:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8009280:	2102      	movs	r1, #2
 8009282:	4618      	mov	r0, r3
 8009284:	f7fd fb6c 	bl	8006960 <dir_sdi>
 8009288:	4603      	mov	r3, r0
 800928a:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
						if (res == FR_OK) {
 800928e:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 8009292:	2b00      	cmp	r3, #0
 8009294:	d116      	bne.n	80092c4 <f_unlink+0x154>
							res = dir_read(&sdj, 0);			/* Read an item (excluding dot entries) */
 8009296:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800929a:	2100      	movs	r1, #0
 800929c:	4618      	mov	r0, r3
 800929e:	f7fe f83c 	bl	800731a <dir_read>
 80092a2:	4603      	mov	r3, r0
 80092a4:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? (cannot remove) */
 80092a8:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d102      	bne.n	80092b6 <f_unlink+0x146>
 80092b0:	2307      	movs	r3, #7
 80092b2:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? (can remove) */
 80092b6:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80092ba:	2b04      	cmp	r3, #4
 80092bc:	d102      	bne.n	80092c4 <f_unlink+0x154>
 80092be:	2300      	movs	r3, #0
 80092c0:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
						}
					}
				}
			}
			if (res == FR_OK) {
 80092c4:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d129      	bne.n	8009320 <f_unlink+0x1b0>
				res = dir_remove(&dj);		/* Remove the directory entry */
 80092cc:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7fe f9d7 	bl	8007684 <dir_remove>
 80092d6:	4603      	mov	r3, r0
 80092d8:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
				if (res == FR_OK && dclst)	/* Remove the cluster chain if exist */
 80092dc:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10f      	bne.n	8009304 <f_unlink+0x194>
 80092e4:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00b      	beq.n	8009304 <f_unlink+0x194>
					res = remove_chain(dj.fs, dclst);
 80092ec:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80092f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80092f4:	f8d7 1668 	ldr.w	r1, [r7, #1640]	; 0x668
 80092f8:	4618      	mov	r0, r3
 80092fa:	f7fd fa06 	bl	800670a <remove_chain>
 80092fe:	4603      	mov	r3, r0
 8009300:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
				if (res == FR_OK) res = sync_fs(dj.fs);
 8009304:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
 8009308:	2b00      	cmp	r3, #0
 800930a:	d109      	bne.n	8009320 <f_unlink+0x1b0>
 800930c:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8009310:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009314:	4618      	mov	r0, r3
 8009316:	f7fc ff68 	bl	80061ea <sync_fs>
 800931a:	4603      	mov	r3, r0
 800931c:	f887 366f 	strb.w	r3, [r7, #1647]	; 0x66f
			}
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
 8009320:	f897 366f 	ldrb.w	r3, [r7, #1647]	; 0x66f
}
 8009324:	4618      	mov	r0, r3
 8009326:	f507 67ce 	add.w	r7, r7, #1648	; 0x670
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
	...

08009330 <f_mkfs>:
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b098      	sub	sp, #96	; 0x60
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	460b      	mov	r3, r1
 800933a:	607a      	str	r2, [r7, #4]
 800933c:	72fb      	strb	r3, [r7, #11]
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 800933e:	7afb      	ldrb	r3, [r7, #11]
 8009340:	2b01      	cmp	r3, #1
 8009342:	d902      	bls.n	800934a <f_mkfs+0x1a>
 8009344:	2313      	movs	r3, #19
 8009346:	f000 bc8c 	b.w	8009c62 <f_mkfs+0x932>
	vol = get_ldnumber(&path);
 800934a:	f107 030c 	add.w	r3, r7, #12
 800934e:	4618      	mov	r0, r3
 8009350:	f7fe fc1c 	bl	8007b8c <get_ldnumber>
 8009354:	6438      	str	r0, [r7, #64]	; 0x40
	if (vol < 0) return FR_INVALID_DRIVE;
 8009356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009358:	2b00      	cmp	r3, #0
 800935a:	da02      	bge.n	8009362 <f_mkfs+0x32>
 800935c:	230b      	movs	r3, #11
 800935e:	f000 bc80 	b.w	8009c62 <f_mkfs+0x932>
	fs = FatFs[vol];
 8009362:	4aa5      	ldr	r2, [pc, #660]	; (80095f8 <f_mkfs+0x2c8>)
 8009364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800936a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (!fs) return FR_NOT_ENABLED;
 800936c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800936e:	2b00      	cmp	r3, #0
 8009370:	d102      	bne.n	8009378 <f_mkfs+0x48>
 8009372:	230c      	movs	r3, #12
 8009374:	f000 bc75 	b.w	8009c62 <f_mkfs+0x932>
	fs->fs_type = 0;
 8009378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800937a:	2200      	movs	r2, #0
 800937c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	pdrv = LD2PD(vol);	/* Physical drive */
 8009380:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009382:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/
 8009386:	2300      	movs	r3, #0
 8009388:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Get disk statics */
	stat = disk_initialize(pdrv);
 800938c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009390:	4618      	mov	r0, r3
 8009392:	f7fc fc07 	bl	8005ba4 <disk_initialize>
 8009396:	4603      	mov	r3, r0
 8009398:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800939c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80093a0:	f003 0301 	and.w	r3, r3, #1
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d002      	beq.n	80093ae <f_mkfs+0x7e>
 80093a8:	2303      	movs	r3, #3
 80093aa:	f000 bc5a 	b.w	8009c62 <f_mkfs+0x932>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80093ae:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80093b2:	f003 0304 	and.w	r3, r3, #4
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d002      	beq.n	80093c0 <f_mkfs+0x90>
 80093ba:	230a      	movs	r3, #10
 80093bc:	f000 bc51 	b.w	8009c62 <f_mkfs+0x932>
		if (!tbl[4]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = LD_DWORD(tbl + 8);	/* Volume start sector */
		n_vol = LD_DWORD(tbl + 12);	/* Volume size */
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 80093c0:	f107 0214 	add.w	r2, r7, #20
 80093c4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80093c8:	2101      	movs	r1, #1
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fc fc50 	bl	8005c70 <disk_ioctl>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d102      	bne.n	80093dc <f_mkfs+0xac>
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	2b7f      	cmp	r3, #127	; 0x7f
 80093da:	d802      	bhi.n	80093e2 <f_mkfs+0xb2>
			return FR_DISK_ERR;
 80093dc:	2301      	movs	r3, #1
 80093de:	f000 bc40 	b.w	8009c62 <f_mkfs+0x932>
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
 80093e2:	7afb      	ldrb	r3, [r7, #11]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d001      	beq.n	80093ec <f_mkfs+0xbc>
 80093e8:	2300      	movs	r3, #0
 80093ea:	e000      	b.n	80093ee <f_mkfs+0xbe>
 80093ec:	233f      	movs	r3, #63	; 0x3f
 80093ee:	637b      	str	r3, [r7, #52]	; 0x34
		n_vol -= b_vol;				/* Volume size */
 80093f0:	697a      	ldr	r2, [r7, #20]
 80093f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	617b      	str	r3, [r7, #20]
	}

	if (au & (au - 1)) au = 0;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	1e5a      	subs	r2, r3, #1
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4013      	ands	r3, r2
 8009400:	2b00      	cmp	r3, #0
 8009402:	d001      	beq.n	8009408 <f_mkfs+0xd8>
 8009404:	2300      	movs	r3, #0
 8009406:	607b      	str	r3, [r7, #4]
	if (!au) {						/* AU auto selection */
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d118      	bne.n	8009440 <f_mkfs+0x110>
		vs = n_vol / (2000 / (SS(fs) / 512));
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	4a7a      	ldr	r2, [pc, #488]	; (80095fc <f_mkfs+0x2cc>)
 8009412:	fba2 2303 	umull	r2, r3, r2, r3
 8009416:	09db      	lsrs	r3, r3, #7
 8009418:	633b      	str	r3, [r7, #48]	; 0x30
		for (i = 0; vs < vst[i]; i++) ;
 800941a:	2300      	movs	r3, #0
 800941c:	657b      	str	r3, [r7, #84]	; 0x54
 800941e:	e002      	b.n	8009426 <f_mkfs+0xf6>
 8009420:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009422:	3301      	adds	r3, #1
 8009424:	657b      	str	r3, [r7, #84]	; 0x54
 8009426:	4a76      	ldr	r2, [pc, #472]	; (8009600 <f_mkfs+0x2d0>)
 8009428:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800942a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800942e:	461a      	mov	r2, r3
 8009430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009432:	4293      	cmp	r3, r2
 8009434:	d3f4      	bcc.n	8009420 <f_mkfs+0xf0>
		au = cst[i];
 8009436:	4a73      	ldr	r2, [pc, #460]	; (8009604 <f_mkfs+0x2d4>)
 8009438:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800943a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800943e:	607b      	str	r3, [r7, #4]
	}
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009446:	d302      	bcc.n	800944e <f_mkfs+0x11e>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	0a5b      	lsrs	r3, r3, #9
 800944c:	607b      	str	r3, [r7, #4]
	if (!au) au = 1;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d101      	bne.n	8009458 <f_mkfs+0x128>
 8009454:	2301      	movs	r3, #1
 8009456:	607b      	str	r3, [r7, #4]
	if (au > 128) au = 128;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b80      	cmp	r3, #128	; 0x80
 800945c:	d901      	bls.n	8009462 <f_mkfs+0x132>
 800945e:	2380      	movs	r3, #128	; 0x80
 8009460:	607b      	str	r3, [r7, #4]

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
 8009462:	697a      	ldr	r2, [r7, #20]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	fbb2 f3f3 	udiv	r3, r2, r3
 800946a:	62bb      	str	r3, [r7, #40]	; 0x28
	fmt = FS_FAT12;
 800946c:	2301      	movs	r3, #1
 800946e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 8009472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009474:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009478:	4293      	cmp	r3, r2
 800947a:	d902      	bls.n	8009482 <f_mkfs+0x152>
 800947c:	2302      	movs	r3, #2
 800947e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 8009482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009484:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009488:	4293      	cmp	r3, r2
 800948a:	d902      	bls.n	8009492 <f_mkfs+0x162>
 800948c:	2303      	movs	r3, #3
 800948e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
 8009492:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009496:	2b03      	cmp	r3, #3
 8009498:	d10a      	bne.n	80094b0 <f_mkfs+0x180>
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 800949a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800949c:	3382      	adds	r3, #130	; 0x82
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	3b01      	subs	r3, #1
 80094a2:	0a5b      	lsrs	r3, r3, #9
 80094a4:	64bb      	str	r3, [r7, #72]	; 0x48
		n_rsv = 32;
 80094a6:	2320      	movs	r3, #32
 80094a8:	64fb      	str	r3, [r7, #76]	; 0x4c
		n_dir = 0;
 80094aa:	2300      	movs	r3, #0
 80094ac:	647b      	str	r3, [r7, #68]	; 0x44
 80094ae:	e018      	b.n	80094e2 <f_mkfs+0x1b2>
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 80094b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d107      	bne.n	80094c8 <f_mkfs+0x198>
 80094b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094ba:	4613      	mov	r3, r2
 80094bc:	005b      	lsls	r3, r3, #1
 80094be:	4413      	add	r3, r2
 80094c0:	3301      	adds	r3, #1
 80094c2:	085b      	lsrs	r3, r3, #1
 80094c4:	3303      	adds	r3, #3
 80094c6:	e002      	b.n	80094ce <f_mkfs+0x19e>
 80094c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ca:	3302      	adds	r3, #2
 80094cc:	005b      	lsls	r3, r3, #1
 80094ce:	64bb      	str	r3, [r7, #72]	; 0x48
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 80094d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094d2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80094d6:	0a5b      	lsrs	r3, r3, #9
 80094d8:	64bb      	str	r3, [r7, #72]	; 0x48
		n_rsv = 1;
 80094da:	2301      	movs	r3, #1
 80094dc:	64fb      	str	r3, [r7, #76]	; 0x4c
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 80094de:	2320      	movs	r3, #32
 80094e0:	647b      	str	r3, [r7, #68]	; 0x44
	}
	b_fat = b_vol + n_rsv;				/* FAT area start sector */
 80094e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80094e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094e6:	4413      	add	r3, r2
 80094e8:	653b      	str	r3, [r7, #80]	; 0x50
	b_dir = b_fat + n_fat * N_FATS;		/* Directory area start sector */
 80094ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80094ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094ee:	4413      	add	r3, r2
 80094f0:	627b      	str	r3, [r7, #36]	; 0x24
	b_data = b_dir + n_dir;				/* Data area start sector */
 80094f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094f6:	4413      	add	r3, r2
 80094f8:	623b      	str	r3, [r7, #32]
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 80094fa:	6a3a      	ldr	r2, [r7, #32]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	441a      	add	r2, r3
 8009500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009502:	1ad2      	subs	r2, r2, r3
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	429a      	cmp	r2, r3
 8009508:	d901      	bls.n	800950e <f_mkfs+0x1de>
 800950a:	230e      	movs	r3, #14
 800950c:	e3a9      	b.n	8009c62 <f_mkfs+0x932>

	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
 800950e:	f107 0218 	add.w	r2, r7, #24
 8009512:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009516:	2103      	movs	r1, #3
 8009518:	4618      	mov	r0, r3
 800951a:	f7fc fba9 	bl	8005c70 <disk_ioctl>
 800951e:	4603      	mov	r3, r0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d106      	bne.n	8009532 <f_mkfs+0x202>
 8009524:	69bb      	ldr	r3, [r7, #24]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <f_mkfs+0x202>
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009530:	d901      	bls.n	8009536 <f_mkfs+0x206>
 8009532:	2301      	movs	r3, #1
 8009534:	61bb      	str	r3, [r7, #24]
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	4413      	add	r3, r2
 800953c:	1e5a      	subs	r2, r3, #1
 800953e:	69bb      	ldr	r3, [r7, #24]
 8009540:	425b      	negs	r3, r3
 8009542:	4013      	ands	r3, r2
 8009544:	61bb      	str	r3, [r7, #24]
	n = (n - b_data) / N_FATS;
 8009546:	69ba      	ldr	r2, [r7, #24]
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	61bb      	str	r3, [r7, #24]
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
 800954e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009552:	2b03      	cmp	r3, #3
 8009554:	d108      	bne.n	8009568 <f_mkfs+0x238>
		n_rsv += n;
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800955a:	4413      	add	r3, r2
 800955c:	64fb      	str	r3, [r7, #76]	; 0x4c
		b_fat += n;
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009562:	4413      	add	r3, r2
 8009564:	653b      	str	r3, [r7, #80]	; 0x50
 8009566:	e003      	b.n	8009570 <f_mkfs+0x240>
	} else {					/* FAT12/16: Expand FAT size */
		n_fat += n;
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800956c:	4413      	add	r3, r2
 800956e:	64bb      	str	r3, [r7, #72]	; 0x48
	}

	/* Determine number of clusters and final check of validity of the FAT sub-type */
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 8009570:	697a      	ldr	r2, [r7, #20]
 8009572:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009574:	1ad2      	subs	r2, r2, r3
 8009576:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009578:	1ad2      	subs	r2, r2, r3
 800957a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800957c:	1ad2      	subs	r2, r2, r3
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	fbb2 f3f3 	udiv	r3, r2, r3
 8009584:	62bb      	str	r3, [r7, #40]	; 0x28
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 8009586:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800958a:	2b02      	cmp	r3, #2
 800958c:	d104      	bne.n	8009598 <f_mkfs+0x268>
 800958e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009590:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009594:	4293      	cmp	r3, r2
 8009596:	d908      	bls.n	80095aa <f_mkfs+0x27a>
		|| (fmt == FS_FAT32 && n_clst < MIN_FAT32))
 8009598:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800959c:	2b03      	cmp	r3, #3
 800959e:	d106      	bne.n	80095ae <f_mkfs+0x27e>
 80095a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d801      	bhi.n	80095ae <f_mkfs+0x27e>
		return FR_MKFS_ABORTED;
 80095aa:	230e      	movs	r3, #14
 80095ac:	e359      	b.n	8009c62 <f_mkfs+0x932>

	/* Determine system ID in the partition table */
	if (fmt == FS_FAT32) {
 80095ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80095b2:	2b03      	cmp	r3, #3
 80095b4:	d103      	bne.n	80095be <f_mkfs+0x28e>
		sys = 0x0C;		/* FAT32X */
 80095b6:	230c      	movs	r3, #12
 80095b8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80095bc:	e014      	b.n	80095e8 <f_mkfs+0x2b8>
	} else {
		if (fmt == FS_FAT12 && n_vol < 0x10000) {
 80095be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d107      	bne.n	80095d6 <f_mkfs+0x2a6>
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095cc:	d203      	bcs.n	80095d6 <f_mkfs+0x2a6>
			sys = 0x01;	/* FAT12(<65536) */
 80095ce:	2301      	movs	r3, #1
 80095d0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80095d4:	e008      	b.n	80095e8 <f_mkfs+0x2b8>
		} else {
			sys = (n_vol < 0x10000) ? 0x04 : 0x06;	/* FAT16(<65536) : FAT12/16(>=65536) */
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095dc:	d201      	bcs.n	80095e2 <f_mkfs+0x2b2>
 80095de:	2304      	movs	r3, #4
 80095e0:	e000      	b.n	80095e4 <f_mkfs+0x2b4>
 80095e2:	2306      	movs	r3, #6
 80095e4:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		tbl[4] = sys;
		if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to teh MBR */
			return FR_DISK_ERR;
		md = 0xF8;
	} else {
		if (sfd) {	/* No partition table (SFD) */
 80095e8:	7afb      	ldrb	r3, [r7, #11]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d00c      	beq.n	8009608 <f_mkfs+0x2d8>
			md = 0xF0;
 80095ee:	23f0      	movs	r3, #240	; 0xf0
 80095f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80095f4:	e081      	b.n	80096fa <f_mkfs+0x3ca>
 80095f6:	bf00      	nop
 80095f8:	20000228 	.word	0x20000228
 80095fc:	10624dd3 	.word	0x10624dd3
 8009600:	0800f234 	.word	0x0800f234
 8009604:	0800f24c 	.word	0x0800f24c
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
 8009608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800960a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800960e:	2100      	movs	r1, #0
 8009610:	4618      	mov	r0, r3
 8009612:	f7fc fb68 	bl	8005ce6 <mem_set>
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
 8009616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009618:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800961c:	61fb      	str	r3, [r7, #28]
			tbl[1] = 1;						/* Partition start head */
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	3301      	adds	r3, #1
 8009622:	2201      	movs	r2, #1
 8009624:	701a      	strb	r2, [r3, #0]
			tbl[2] = 1;						/* Partition start sector */
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	3302      	adds	r3, #2
 800962a:	2201      	movs	r2, #1
 800962c:	701a      	strb	r2, [r3, #0]
			tbl[3] = 0;						/* Partition start cylinder */
 800962e:	69fb      	ldr	r3, [r7, #28]
 8009630:	3303      	adds	r3, #3
 8009632:	2200      	movs	r2, #0
 8009634:	701a      	strb	r2, [r3, #0]
			tbl[4] = sys;					/* System type */
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	3304      	adds	r3, #4
 800963a:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800963e:	701a      	strb	r2, [r3, #0]
			tbl[5] = 254;					/* Partition end head */
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	3305      	adds	r3, #5
 8009644:	22fe      	movs	r2, #254	; 0xfe
 8009646:	701a      	strb	r2, [r3, #0]
			n = (b_vol + n_vol) / 63 / 255;
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800964c:	441a      	add	r2, r3
 800964e:	4b58      	ldr	r3, [pc, #352]	; (80097b0 <f_mkfs+0x480>)
 8009650:	fba3 1302 	umull	r1, r3, r3, r2
 8009654:	1ad2      	subs	r2, r2, r3
 8009656:	0852      	lsrs	r2, r2, #1
 8009658:	4413      	add	r3, r2
 800965a:	0b5b      	lsrs	r3, r3, #13
 800965c:	61bb      	str	r3, [r7, #24]
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	089b      	lsrs	r3, r3, #2
 8009662:	b2da      	uxtb	r2, r3
 8009664:	69fb      	ldr	r3, [r7, #28]
 8009666:	3306      	adds	r3, #6
 8009668:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800966c:	b2d2      	uxtb	r2, r2
 800966e:	701a      	strb	r2, [r3, #0]
			tbl[7] = (BYTE)n;				/* End cylinder */
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	69fb      	ldr	r3, [r7, #28]
 8009674:	3307      	adds	r3, #7
 8009676:	b2d2      	uxtb	r2, r2
 8009678:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	3308      	adds	r3, #8
 800967e:	223f      	movs	r2, #63	; 0x3f
 8009680:	701a      	strb	r2, [r3, #0]
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	3309      	adds	r3, #9
 8009686:	2200      	movs	r2, #0
 8009688:	701a      	strb	r2, [r3, #0]
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	330a      	adds	r3, #10
 800968e:	2200      	movs	r2, #0
 8009690:	701a      	strb	r2, [r3, #0]
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	330b      	adds	r3, #11
 8009696:	2200      	movs	r2, #0
 8009698:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	330c      	adds	r3, #12
 80096a0:	b2d2      	uxtb	r2, r2
 80096a2:	701a      	strb	r2, [r3, #0]
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	0a1b      	lsrs	r3, r3, #8
 80096aa:	b29a      	uxth	r2, r3
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	330d      	adds	r3, #13
 80096b0:	b2d2      	uxtb	r2, r2
 80096b2:	701a      	strb	r2, [r3, #0]
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	0c1a      	lsrs	r2, r3, #16
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	330e      	adds	r3, #14
 80096bc:	b2d2      	uxtb	r2, r2
 80096be:	701a      	strb	r2, [r3, #0]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	0e1a      	lsrs	r2, r3, #24
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	330f      	adds	r3, #15
 80096c8:	b2d2      	uxtb	r2, r2
 80096ca:	701a      	strb	r2, [r3, #0]
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 80096cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096ce:	2255      	movs	r2, #85	; 0x55
 80096d0:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80096d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096d6:	22aa      	movs	r2, #170	; 0xaa
 80096d8:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to the MBR */
 80096dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80096de:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80096e2:	2301      	movs	r3, #1
 80096e4:	2200      	movs	r2, #0
 80096e6:	f7fc faa3 	bl	8005c30 <disk_write>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d001      	beq.n	80096f4 <f_mkfs+0x3c4>
				return FR_DISK_ERR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e2b6      	b.n	8009c62 <f_mkfs+0x932>
			md = 0xF8;
 80096f4:	23f8      	movs	r3, #248	; 0xf8
 80096f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
	}

	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
 80096fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096fc:	61fb      	str	r3, [r7, #28]
	mem_set(tbl, 0, SS(fs));
 80096fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009702:	2100      	movs	r1, #0
 8009704:	69f8      	ldr	r0, [r7, #28]
 8009706:	f7fc faee 	bl	8005ce6 <mem_set>
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
 800970a:	220b      	movs	r2, #11
 800970c:	4929      	ldr	r1, [pc, #164]	; (80097b4 <f_mkfs+0x484>)
 800970e:	69f8      	ldr	r0, [r7, #28]
 8009710:	f7fc facc 	bl	8005cac <mem_cpy>
	i = SS(fs);								/* Sector size */
 8009714:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009718:	657b      	str	r3, [r7, #84]	; 0x54
	ST_WORD(tbl + BPB_BytsPerSec, i);
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	330b      	adds	r3, #11
 800971e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009720:	b2d2      	uxtb	r2, r2
 8009722:	701a      	strb	r2, [r3, #0]
 8009724:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009726:	b29b      	uxth	r3, r3
 8009728:	0a1b      	lsrs	r3, r3, #8
 800972a:	b29a      	uxth	r2, r3
 800972c:	69fb      	ldr	r3, [r7, #28]
 800972e:	330c      	adds	r3, #12
 8009730:	b2d2      	uxtb	r2, r2
 8009732:	701a      	strb	r2, [r3, #0]
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	330d      	adds	r3, #13
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	b2d2      	uxtb	r2, r2
 800973c:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	330e      	adds	r3, #14
 8009742:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009744:	b2d2      	uxtb	r2, r2
 8009746:	701a      	strb	r2, [r3, #0]
 8009748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800974a:	b29b      	uxth	r3, r3
 800974c:	0a1b      	lsrs	r3, r3, #8
 800974e:	b29a      	uxth	r2, r3
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	330f      	adds	r3, #15
 8009754:	b2d2      	uxtb	r2, r2
 8009756:	701a      	strb	r2, [r3, #0]
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	3310      	adds	r3, #16
 800975c:	2201      	movs	r2, #1
 800975e:	701a      	strb	r2, [r3, #0]
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
 8009760:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009764:	2b03      	cmp	r3, #3
 8009766:	d101      	bne.n	800976c <f_mkfs+0x43c>
 8009768:	2300      	movs	r3, #0
 800976a:	e001      	b.n	8009770 <f_mkfs+0x440>
 800976c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009770:	657b      	str	r3, [r7, #84]	; 0x54
	ST_WORD(tbl + BPB_RootEntCnt, i);
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	3311      	adds	r3, #17
 8009776:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009778:	b2d2      	uxtb	r2, r2
 800977a:	701a      	strb	r2, [r3, #0]
 800977c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800977e:	b29b      	uxth	r3, r3
 8009780:	0a1b      	lsrs	r3, r3, #8
 8009782:	b29a      	uxth	r2, r3
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	3312      	adds	r3, #18
 8009788:	b2d2      	uxtb	r2, r2
 800978a:	701a      	strb	r2, [r3, #0]
	if (n_vol < 0x10000) {					/* Number of total sectors */
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009792:	d211      	bcs.n	80097b8 <f_mkfs+0x488>
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	69fb      	ldr	r3, [r7, #28]
 8009798:	3313      	adds	r3, #19
 800979a:	b2d2      	uxtb	r2, r2
 800979c:	701a      	strb	r2, [r3, #0]
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	0a1b      	lsrs	r3, r3, #8
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	3314      	adds	r3, #20
 80097aa:	b2d2      	uxtb	r2, r2
 80097ac:	701a      	strb	r2, [r3, #0]
 80097ae:	e01c      	b.n	80097ea <f_mkfs+0x4ba>
 80097b0:	0515565b 	.word	0x0515565b
 80097b4:	0800ee48 	.word	0x0800ee48
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	69fb      	ldr	r3, [r7, #28]
 80097bc:	3320      	adds	r3, #32
 80097be:	b2d2      	uxtb	r2, r2
 80097c0:	701a      	strb	r2, [r3, #0]
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	0a1b      	lsrs	r3, r3, #8
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	3321      	adds	r3, #33	; 0x21
 80097ce:	b2d2      	uxtb	r2, r2
 80097d0:	701a      	strb	r2, [r3, #0]
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	0c1a      	lsrs	r2, r3, #16
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	3322      	adds	r3, #34	; 0x22
 80097da:	b2d2      	uxtb	r2, r2
 80097dc:	701a      	strb	r2, [r3, #0]
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	0e1a      	lsrs	r2, r3, #24
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	3323      	adds	r3, #35	; 0x23
 80097e6:	b2d2      	uxtb	r2, r2
 80097e8:	701a      	strb	r2, [r3, #0]
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	3315      	adds	r3, #21
 80097ee:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80097f2:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 80097f4:	69fb      	ldr	r3, [r7, #28]
 80097f6:	3318      	adds	r3, #24
 80097f8:	223f      	movs	r2, #63	; 0x3f
 80097fa:	701a      	strb	r2, [r3, #0]
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	3319      	adds	r3, #25
 8009800:	2200      	movs	r2, #0
 8009802:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	331a      	adds	r3, #26
 8009808:	22ff      	movs	r2, #255	; 0xff
 800980a:	701a      	strb	r2, [r3, #0]
 800980c:	69fb      	ldr	r3, [r7, #28]
 800980e:	331b      	adds	r3, #27
 8009810:	2200      	movs	r2, #0
 8009812:	701a      	strb	r2, [r3, #0]
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
 8009814:	69fb      	ldr	r3, [r7, #28]
 8009816:	331c      	adds	r3, #28
 8009818:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800981a:	b2d2      	uxtb	r2, r2
 800981c:	701a      	strb	r2, [r3, #0]
 800981e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009820:	b29b      	uxth	r3, r3
 8009822:	0a1b      	lsrs	r3, r3, #8
 8009824:	b29a      	uxth	r2, r3
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	331d      	adds	r3, #29
 800982a:	b2d2      	uxtb	r2, r2
 800982c:	701a      	strb	r2, [r3, #0]
 800982e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009830:	0c1a      	lsrs	r2, r3, #16
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	331e      	adds	r3, #30
 8009836:	b2d2      	uxtb	r2, r2
 8009838:	701a      	strb	r2, [r3, #0]
 800983a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800983c:	0e1a      	lsrs	r2, r3, #24
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	331f      	adds	r3, #31
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	701a      	strb	r2, [r3, #0]
	n = GET_FATTIME();						/* Use current time as VSN */
 8009846:	f7fc f89d 	bl	8005984 <get_fattime>
 800984a:	4603      	mov	r3, r0
 800984c:	61bb      	str	r3, [r7, #24]
	if (fmt == FS_FAT32) {
 800984e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009852:	2b03      	cmp	r3, #3
 8009854:	d161      	bne.n	800991a <f_mkfs+0x5ea>
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8009856:	69ba      	ldr	r2, [r7, #24]
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	3343      	adds	r3, #67	; 0x43
 800985c:	b2d2      	uxtb	r2, r2
 800985e:	701a      	strb	r2, [r3, #0]
 8009860:	69bb      	ldr	r3, [r7, #24]
 8009862:	b29b      	uxth	r3, r3
 8009864:	0a1b      	lsrs	r3, r3, #8
 8009866:	b29a      	uxth	r2, r3
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	3344      	adds	r3, #68	; 0x44
 800986c:	b2d2      	uxtb	r2, r2
 800986e:	701a      	strb	r2, [r3, #0]
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	0c1a      	lsrs	r2, r3, #16
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	3345      	adds	r3, #69	; 0x45
 8009878:	b2d2      	uxtb	r2, r2
 800987a:	701a      	strb	r2, [r3, #0]
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	0e1a      	lsrs	r2, r3, #24
 8009880:	69fb      	ldr	r3, [r7, #28]
 8009882:	3346      	adds	r3, #70	; 0x46
 8009884:	b2d2      	uxtb	r2, r2
 8009886:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	3324      	adds	r3, #36	; 0x24
 800988c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800988e:	b2d2      	uxtb	r2, r2
 8009890:	701a      	strb	r2, [r3, #0]
 8009892:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009894:	b29b      	uxth	r3, r3
 8009896:	0a1b      	lsrs	r3, r3, #8
 8009898:	b29a      	uxth	r2, r3
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	3325      	adds	r3, #37	; 0x25
 800989e:	b2d2      	uxtb	r2, r2
 80098a0:	701a      	strb	r2, [r3, #0]
 80098a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098a4:	0c1a      	lsrs	r2, r3, #16
 80098a6:	69fb      	ldr	r3, [r7, #28]
 80098a8:	3326      	adds	r3, #38	; 0x26
 80098aa:	b2d2      	uxtb	r2, r2
 80098ac:	701a      	strb	r2, [r3, #0]
 80098ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098b0:	0e1a      	lsrs	r2, r3, #24
 80098b2:	69fb      	ldr	r3, [r7, #28]
 80098b4:	3327      	adds	r3, #39	; 0x27
 80098b6:	b2d2      	uxtb	r2, r2
 80098b8:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	332c      	adds	r3, #44	; 0x2c
 80098be:	2202      	movs	r2, #2
 80098c0:	701a      	strb	r2, [r3, #0]
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	332d      	adds	r3, #45	; 0x2d
 80098c6:	2200      	movs	r2, #0
 80098c8:	701a      	strb	r2, [r3, #0]
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	332e      	adds	r3, #46	; 0x2e
 80098ce:	2200      	movs	r2, #0
 80098d0:	701a      	strb	r2, [r3, #0]
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	332f      	adds	r3, #47	; 0x2f
 80098d6:	2200      	movs	r2, #0
 80098d8:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 80098da:	69fb      	ldr	r3, [r7, #28]
 80098dc:	3330      	adds	r3, #48	; 0x30
 80098de:	2201      	movs	r2, #1
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	3331      	adds	r3, #49	; 0x31
 80098e6:	2200      	movs	r2, #0
 80098e8:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	3332      	adds	r3, #50	; 0x32
 80098ee:	2206      	movs	r2, #6
 80098f0:	701a      	strb	r2, [r3, #0]
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	3333      	adds	r3, #51	; 0x33
 80098f6:	2200      	movs	r2, #0
 80098f8:	701a      	strb	r2, [r3, #0]
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	3340      	adds	r3, #64	; 0x40
 80098fe:	2280      	movs	r2, #128	; 0x80
 8009900:	701a      	strb	r2, [r3, #0]
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	3342      	adds	r3, #66	; 0x42
 8009906:	2229      	movs	r2, #41	; 0x29
 8009908:	701a      	strb	r2, [r3, #0]
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	3347      	adds	r3, #71	; 0x47
 800990e:	2213      	movs	r2, #19
 8009910:	498b      	ldr	r1, [pc, #556]	; (8009b40 <f_mkfs+0x810>)
 8009912:	4618      	mov	r0, r3
 8009914:	f7fc f9ca 	bl	8005cac <mem_cpy>
 8009918:	e034      	b.n	8009984 <f_mkfs+0x654>
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 800991a:	69ba      	ldr	r2, [r7, #24]
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	3327      	adds	r3, #39	; 0x27
 8009920:	b2d2      	uxtb	r2, r2
 8009922:	701a      	strb	r2, [r3, #0]
 8009924:	69bb      	ldr	r3, [r7, #24]
 8009926:	b29b      	uxth	r3, r3
 8009928:	0a1b      	lsrs	r3, r3, #8
 800992a:	b29a      	uxth	r2, r3
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	3328      	adds	r3, #40	; 0x28
 8009930:	b2d2      	uxtb	r2, r2
 8009932:	701a      	strb	r2, [r3, #0]
 8009934:	69bb      	ldr	r3, [r7, #24]
 8009936:	0c1a      	lsrs	r2, r3, #16
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	3329      	adds	r3, #41	; 0x29
 800993c:	b2d2      	uxtb	r2, r2
 800993e:	701a      	strb	r2, [r3, #0]
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	0e1a      	lsrs	r2, r3, #24
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	332a      	adds	r3, #42	; 0x2a
 8009948:	b2d2      	uxtb	r2, r2
 800994a:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	3316      	adds	r3, #22
 8009950:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009952:	b2d2      	uxtb	r2, r2
 8009954:	701a      	strb	r2, [r3, #0]
 8009956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009958:	b29b      	uxth	r3, r3
 800995a:	0a1b      	lsrs	r3, r3, #8
 800995c:	b29a      	uxth	r2, r3
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	3317      	adds	r3, #23
 8009962:	b2d2      	uxtb	r2, r2
 8009964:	701a      	strb	r2, [r3, #0]
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	3324      	adds	r3, #36	; 0x24
 800996a:	2280      	movs	r2, #128	; 0x80
 800996c:	701a      	strb	r2, [r3, #0]
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	3326      	adds	r3, #38	; 0x26
 8009972:	2229      	movs	r2, #41	; 0x29
 8009974:	701a      	strb	r2, [r3, #0]
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	332b      	adds	r3, #43	; 0x2b
 800997a:	2213      	movs	r2, #19
 800997c:	4971      	ldr	r1, [pc, #452]	; (8009b44 <f_mkfs+0x814>)
 800997e:	4618      	mov	r0, r3
 8009980:	f7fc f994 	bl	8005cac <mem_cpy>
	}
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800998a:	2255      	movs	r2, #85	; 0x55
 800998c:	701a      	strb	r2, [r3, #0]
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009994:	22aa      	movs	r2, #170	; 0xaa
 8009996:	701a      	strb	r2, [r3, #0]
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 8009998:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800999c:	2301      	movs	r3, #1
 800999e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099a0:	69f9      	ldr	r1, [r7, #28]
 80099a2:	f7fc f945 	bl	8005c30 <disk_write>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <f_mkfs+0x680>
		return FR_DISK_ERR;
 80099ac:	2301      	movs	r3, #1
 80099ae:	e158      	b.n	8009c62 <f_mkfs+0x932>
	if (fmt == FS_FAT32)					/* Write backup VBR if needed (VBR + 6) */
 80099b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099b4:	2b03      	cmp	r3, #3
 80099b6:	d107      	bne.n	80099c8 <f_mkfs+0x698>
		disk_write(pdrv, tbl, b_vol + 6, 1);
 80099b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ba:	1d9a      	adds	r2, r3, #6
 80099bc:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80099c0:	2301      	movs	r3, #1
 80099c2:	69f9      	ldr	r1, [r7, #28]
 80099c4:	f7fc f934 	bl	8005c30 <disk_write>

	/* Initialize FAT area */
	wsect = b_fat;
 80099c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099ca:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < N_FATS; i++) {		/* Initialize each FAT copy */
 80099cc:	2300      	movs	r3, #0
 80099ce:	657b      	str	r3, [r7, #84]	; 0x54
 80099d0:	e09b      	b.n	8009b0a <f_mkfs+0x7da>
		mem_set(tbl, 0, SS(fs));			/* 1st sector of the FAT  */
 80099d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099d6:	2100      	movs	r1, #0
 80099d8:	69f8      	ldr	r0, [r7, #28]
 80099da:	f7fc f984 	bl	8005ce6 <mem_set>
		n = md;								/* Media descriptor byte */
 80099de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099e2:	61bb      	str	r3, [r7, #24]
		if (fmt != FS_FAT32) {
 80099e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099e8:	2b03      	cmp	r3, #3
 80099ea:	d023      	beq.n	8009a34 <f_mkfs+0x704>
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 80099ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d101      	bne.n	80099f8 <f_mkfs+0x6c8>
 80099f4:	4a54      	ldr	r2, [pc, #336]	; (8009b48 <f_mkfs+0x818>)
 80099f6:	e001      	b.n	80099fc <f_mkfs+0x6cc>
 80099f8:	f06f 02ff 	mvn.w	r2, #255	; 0xff
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	4313      	orrs	r3, r2
 8009a00:	61bb      	str	r3, [r7, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	69fb      	ldr	r3, [r7, #28]
 8009a08:	701a      	strb	r2, [r3, #0]
 8009a0a:	69bb      	ldr	r3, [r7, #24]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	0a1b      	lsrs	r3, r3, #8
 8009a10:	b29a      	uxth	r2, r3
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	3301      	adds	r3, #1
 8009a16:	b2d2      	uxtb	r2, r2
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	69bb      	ldr	r3, [r7, #24]
 8009a1c:	0c1a      	lsrs	r2, r3, #16
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	3302      	adds	r3, #2
 8009a22:	b2d2      	uxtb	r2, r2
 8009a24:	701a      	strb	r2, [r3, #0]
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	0e1a      	lsrs	r2, r3, #24
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	3303      	adds	r3, #3
 8009a2e:	b2d2      	uxtb	r2, r2
 8009a30:	701a      	strb	r2, [r3, #0]
 8009a32:	e03b      	b.n	8009aac <f_mkfs+0x77c>
		} else {
			n |= 0xFFFFFF00;
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	f063 03ff 	orn	r3, r3, #255	; 0xff
 8009a3a:	61bb      	str	r3, [r7, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT32) */
 8009a3c:	69bb      	ldr	r3, [r7, #24]
 8009a3e:	b2da      	uxtb	r2, r3
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	701a      	strb	r2, [r3, #0]
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	b29b      	uxth	r3, r3
 8009a48:	0a1b      	lsrs	r3, r3, #8
 8009a4a:	b29a      	uxth	r2, r3
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	b2d2      	uxtb	r2, r2
 8009a52:	701a      	strb	r2, [r3, #0]
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	0c1a      	lsrs	r2, r3, #16
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	3302      	adds	r3, #2
 8009a5c:	b2d2      	uxtb	r2, r2
 8009a5e:	701a      	strb	r2, [r3, #0]
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	0e1a      	lsrs	r2, r3, #24
 8009a64:	69fb      	ldr	r3, [r7, #28]
 8009a66:	3303      	adds	r3, #3
 8009a68:	b2d2      	uxtb	r2, r2
 8009a6a:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 4, 0xFFFFFFFF);
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	3304      	adds	r3, #4
 8009a70:	22ff      	movs	r2, #255	; 0xff
 8009a72:	701a      	strb	r2, [r3, #0]
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	3305      	adds	r3, #5
 8009a78:	22ff      	movs	r2, #255	; 0xff
 8009a7a:	701a      	strb	r2, [r3, #0]
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	3306      	adds	r3, #6
 8009a80:	22ff      	movs	r2, #255	; 0xff
 8009a82:	701a      	strb	r2, [r3, #0]
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	3307      	adds	r3, #7
 8009a88:	22ff      	movs	r2, #255	; 0xff
 8009a8a:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	3308      	adds	r3, #8
 8009a90:	22ff      	movs	r2, #255	; 0xff
 8009a92:	701a      	strb	r2, [r3, #0]
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	3309      	adds	r3, #9
 8009a98:	22ff      	movs	r2, #255	; 0xff
 8009a9a:	701a      	strb	r2, [r3, #0]
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	330a      	adds	r3, #10
 8009aa0:	22ff      	movs	r2, #255	; 0xff
 8009aa2:	701a      	strb	r2, [r3, #0]
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	330b      	adds	r3, #11
 8009aa8:	220f      	movs	r2, #15
 8009aaa:	701a      	strb	r2, [r3, #0]
		}
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8009aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009aae:	1c53      	adds	r3, r2, #1
 8009ab0:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ab2:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	69f9      	ldr	r1, [r7, #28]
 8009aba:	f7fc f8b9 	bl	8005c30 <disk_write>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <f_mkfs+0x798>
			return FR_DISK_ERR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	e0cc      	b.n	8009c62 <f_mkfs+0x932>
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
 8009ac8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009acc:	2100      	movs	r1, #0
 8009ace:	69f8      	ldr	r0, [r7, #28]
 8009ad0:	f7fc f909 	bl	8005ce6 <mem_set>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	61bb      	str	r3, [r7, #24]
 8009ad8:	e010      	b.n	8009afc <f_mkfs+0x7cc>
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8009ada:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009adc:	1c53      	adds	r3, r2, #1
 8009ade:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ae0:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	69f9      	ldr	r1, [r7, #28]
 8009ae8:	f7fc f8a2 	bl	8005c30 <disk_write>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <f_mkfs+0x7c6>
				return FR_DISK_ERR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e0b5      	b.n	8009c62 <f_mkfs+0x932>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	3301      	adds	r3, #1
 8009afa:	61bb      	str	r3, [r7, #24]
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d8ea      	bhi.n	8009ada <f_mkfs+0x7aa>
	for (i = 0; i < N_FATS; i++) {		/* Initialize each FAT copy */
 8009b04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b06:	3301      	adds	r3, #1
 8009b08:	657b      	str	r3, [r7, #84]	; 0x54
 8009b0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f43f af60 	beq.w	80099d2 <f_mkfs+0x6a2>
		}
	}

	/* Initialize root directory */
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
 8009b12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b16:	2b03      	cmp	r3, #3
 8009b18:	d101      	bne.n	8009b1e <f_mkfs+0x7ee>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	e000      	b.n	8009b20 <f_mkfs+0x7f0>
 8009b1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b20:	657b      	str	r3, [r7, #84]	; 0x54
	do {
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8009b22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b24:	1c53      	adds	r3, r2, #1
 8009b26:	65bb      	str	r3, [r7, #88]	; 0x58
 8009b28:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	69f9      	ldr	r1, [r7, #28]
 8009b30:	f7fc f87e 	bl	8005c30 <disk_write>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d008      	beq.n	8009b4c <f_mkfs+0x81c>
			return FR_DISK_ERR;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	e091      	b.n	8009c62 <f_mkfs+0x932>
 8009b3e:	bf00      	nop
 8009b40:	0800ee54 	.word	0x0800ee54
 8009b44:	0800ee68 	.word	0x0800ee68
 8009b48:	00ffff00 	.word	0x00ffff00
	} while (--i);
 8009b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b4e:	3b01      	subs	r3, #1
 8009b50:	657b      	str	r3, [r7, #84]	; 0x54
 8009b52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e4      	bne.n	8009b22 <f_mkfs+0x7f2>
		disk_ioctl(pdrv, CTRL_TRIM, eb);
	}
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
 8009b58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b5c:	2b03      	cmp	r3, #3
 8009b5e:	d173      	bne.n	8009c48 <f_mkfs+0x918>
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	2252      	movs	r2, #82	; 0x52
 8009b64:	701a      	strb	r2, [r3, #0]
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	2252      	movs	r2, #82	; 0x52
 8009b6c:	701a      	strb	r2, [r3, #0]
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	3302      	adds	r3, #2
 8009b72:	2261      	movs	r2, #97	; 0x61
 8009b74:	701a      	strb	r2, [r3, #0]
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	3303      	adds	r3, #3
 8009b7a:	2241      	movs	r2, #65	; 0x41
 8009b7c:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009b84:	2272      	movs	r2, #114	; 0x72
 8009b86:	701a      	strb	r2, [r3, #0]
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	f203 13e5 	addw	r3, r3, #485	; 0x1e5
 8009b8e:	2272      	movs	r2, #114	; 0x72
 8009b90:	701a      	strb	r2, [r3, #0]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	f503 73f3 	add.w	r3, r3, #486	; 0x1e6
 8009b98:	2241      	movs	r2, #65	; 0x41
 8009b9a:	701a      	strb	r2, [r3, #0]
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	f203 13e7 	addw	r3, r3, #487	; 0x1e7
 8009ba2:	2261      	movs	r2, #97	; 0x61
 8009ba4:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8009ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009bb0:	3a01      	subs	r2, #1
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	701a      	strb	r2, [r3, #0]
 8009bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	0a1b      	lsrs	r3, r3, #8
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	f203 13e9 	addw	r3, r3, #489	; 0x1e9
 8009bc8:	b2d2      	uxtb	r2, r2
 8009bca:	701a      	strb	r2, [r3, #0]
 8009bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bce:	3b01      	subs	r3, #1
 8009bd0:	0c1a      	lsrs	r2, r3, #16
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	f503 73f5 	add.w	r3, r3, #490	; 0x1ea
 8009bd8:	b2d2      	uxtb	r2, r2
 8009bda:	701a      	strb	r2, [r3, #0]
 8009bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bde:	3b01      	subs	r3, #1
 8009be0:	0e1a      	lsrs	r2, r3, #24
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	f203 13eb 	addw	r3, r3, #491	; 0x1eb
 8009be8:	b2d2      	uxtb	r2, r2
 8009bea:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8009bec:	69fb      	ldr	r3, [r7, #28]
 8009bee:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	701a      	strb	r2, [r3, #0]
 8009bf6:	69fb      	ldr	r3, [r7, #28]
 8009bf8:	f203 13ed 	addw	r3, r3, #493	; 0x1ed
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	701a      	strb	r2, [r3, #0]
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	f503 73f7 	add.w	r3, r3, #494	; 0x1ee
 8009c06:	2200      	movs	r2, #0
 8009c08:	701a      	strb	r2, [r3, #0]
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	f203 13ef 	addw	r3, r3, #495	; 0x1ef
 8009c10:	2200      	movs	r2, #0
 8009c12:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BS_55AA, 0xAA55);
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009c1a:	2255      	movs	r2, #85	; 0x55
 8009c1c:	701a      	strb	r2, [r3, #0]
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009c24:	22aa      	movs	r2, #170	; 0xaa
 8009c26:	701a      	strb	r2, [r3, #0]
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 8009c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c2a:	1c5a      	adds	r2, r3, #1
 8009c2c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8009c30:	2301      	movs	r3, #1
 8009c32:	69f9      	ldr	r1, [r7, #28]
 8009c34:	f7fb fffc 	bl	8005c30 <disk_write>
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
 8009c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c3a:	1dda      	adds	r2, r3, #7
 8009c3c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8009c40:	2301      	movs	r3, #1
 8009c42:	69f9      	ldr	r1, [r7, #28]
 8009c44:	f7fb fff4 	bl	8005c30 <disk_write>
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
 8009c48:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	2100      	movs	r1, #0
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fc f80d 	bl	8005c70 <disk_ioctl>
 8009c56:	4603      	mov	r3, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	bf14      	ite	ne
 8009c5c:	2301      	movne	r3, #1
 8009c5e:	2300      	moveq	r3, #0
 8009c60:	b2db      	uxtb	r3, r3
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3760      	adds	r7, #96	; 0x60
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop

08009c6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b087      	sub	sp, #28
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	4613      	mov	r3, r2
 8009c78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009c82:	4b1e      	ldr	r3, [pc, #120]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009c84:	7a5b      	ldrb	r3, [r3, #9]
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d831      	bhi.n	8009cf0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c8c:	4b1b      	ldr	r3, [pc, #108]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009c8e:	7a5b      	ldrb	r3, [r3, #9]
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	461a      	mov	r2, r3
 8009c94:	4b19      	ldr	r3, [pc, #100]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009c96:	2100      	movs	r1, #0
 8009c98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8009c9a:	4b18      	ldr	r3, [pc, #96]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009c9c:	7a5b      	ldrb	r3, [r3, #9]
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	4a16      	ldr	r2, [pc, #88]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	4413      	add	r3, r2
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8009caa:	4b14      	ldr	r3, [pc, #80]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009cac:	7a5b      	ldrb	r3, [r3, #9]
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	4b12      	ldr	r3, [pc, #72]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009cb4:	4413      	add	r3, r2
 8009cb6:	79fa      	ldrb	r2, [r7, #7]
 8009cb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009cba:	4b10      	ldr	r3, [pc, #64]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009cbc:	7a5b      	ldrb	r3, [r3, #9]
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	1c5a      	adds	r2, r3, #1
 8009cc2:	b2d1      	uxtb	r1, r2
 8009cc4:	4a0d      	ldr	r2, [pc, #52]	; (8009cfc <FATFS_LinkDriverEx+0x90>)
 8009cc6:	7251      	strb	r1, [r2, #9]
 8009cc8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009cca:	7dbb      	ldrb	r3, [r7, #22]
 8009ccc:	3330      	adds	r3, #48	; 0x30
 8009cce:	b2da      	uxtb	r2, r3
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	223a      	movs	r2, #58	; 0x3a
 8009cda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	3302      	adds	r3, #2
 8009ce0:	222f      	movs	r2, #47	; 0x2f
 8009ce2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	3303      	adds	r3, #3
 8009ce8:	2200      	movs	r2, #0
 8009cea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009cec:	2300      	movs	r3, #0
 8009cee:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8009cf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bc80      	pop	{r7}
 8009cfa:	4770      	bx	lr
 8009cfc:	20000248 	.word	0x20000248

08009d00 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	6839      	ldr	r1, [r7, #0]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f7ff ffac 	bl	8009c6c <FATFS_LinkDriverEx>
 8009d14:	4603      	mov	r3, r0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3708      	adds	r7, #8
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
	...

08009d20 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b085      	sub	sp, #20
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	4603      	mov	r3, r0
 8009d28:	6039      	str	r1, [r7, #0]
 8009d2a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009d2c:	88fb      	ldrh	r3, [r7, #6]
 8009d2e:	2b7f      	cmp	r3, #127	; 0x7f
 8009d30:	d802      	bhi.n	8009d38 <ff_convert+0x18>
		c = chr;
 8009d32:	88fb      	ldrh	r3, [r7, #6]
 8009d34:	81fb      	strh	r3, [r7, #14]
 8009d36:	e025      	b.n	8009d84 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00b      	beq.n	8009d56 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009d3e:	88fb      	ldrh	r3, [r7, #6]
 8009d40:	2bff      	cmp	r3, #255	; 0xff
 8009d42:	d805      	bhi.n	8009d50 <ff_convert+0x30>
 8009d44:	88fb      	ldrh	r3, [r7, #6]
 8009d46:	3b80      	subs	r3, #128	; 0x80
 8009d48:	4a11      	ldr	r2, [pc, #68]	; (8009d90 <ff_convert+0x70>)
 8009d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d4e:	e000      	b.n	8009d52 <ff_convert+0x32>
 8009d50:	2300      	movs	r3, #0
 8009d52:	81fb      	strh	r3, [r7, #14]
 8009d54:	e016      	b.n	8009d84 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8009d56:	2300      	movs	r3, #0
 8009d58:	81fb      	strh	r3, [r7, #14]
 8009d5a:	e009      	b.n	8009d70 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8009d5c:	89fb      	ldrh	r3, [r7, #14]
 8009d5e:	4a0c      	ldr	r2, [pc, #48]	; (8009d90 <ff_convert+0x70>)
 8009d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d64:	88fa      	ldrh	r2, [r7, #6]
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d006      	beq.n	8009d78 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8009d6a:	89fb      	ldrh	r3, [r7, #14]
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	81fb      	strh	r3, [r7, #14]
 8009d70:	89fb      	ldrh	r3, [r7, #14]
 8009d72:	2b7f      	cmp	r3, #127	; 0x7f
 8009d74:	d9f2      	bls.n	8009d5c <ff_convert+0x3c>
 8009d76:	e000      	b.n	8009d7a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8009d78:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8009d7a:	89fb      	ldrh	r3, [r7, #14]
 8009d7c:	3380      	adds	r3, #128	; 0x80
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	b2db      	uxtb	r3, r3
 8009d82:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009d84:	89fb      	ldrh	r3, [r7, #14]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bc80      	pop	{r7}
 8009d8e:	4770      	bx	lr
 8009d90:	0800f264 	.word	0x0800f264

08009d94 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	60fb      	str	r3, [r7, #12]
 8009da2:	e002      	b.n	8009daa <ff_wtoupper+0x16>
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	3301      	adds	r3, #1
 8009da8:	60fb      	str	r3, [r7, #12]
 8009daa:	4a0f      	ldr	r2, [pc, #60]	; (8009de8 <ff_wtoupper+0x54>)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d006      	beq.n	8009dc4 <ff_wtoupper+0x30>
 8009db6:	4a0c      	ldr	r2, [pc, #48]	; (8009de8 <ff_wtoupper+0x54>)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dbe:	88fa      	ldrh	r2, [r7, #6]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d1ef      	bne.n	8009da4 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8009dc4:	4a08      	ldr	r2, [pc, #32]	; (8009de8 <ff_wtoupper+0x54>)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d004      	beq.n	8009dda <ff_wtoupper+0x46>
 8009dd0:	4a06      	ldr	r2, [pc, #24]	; (8009dec <ff_wtoupper+0x58>)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dd8:	e000      	b.n	8009ddc <ff_wtoupper+0x48>
 8009dda:	88fb      	ldrh	r3, [r7, #6]
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3714      	adds	r7, #20
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bc80      	pop	{r7}
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	0800f364 	.word	0x0800f364
 8009dec:	0800f544 	.word	0x0800f544

08009df0 <AZIMUTH_Get_Data>:

uint8_t azimuth_result_buffer[AZIMUTH_BUFF_LEN];
uint32_t azimuth_head=0,azimuth_tail = 0;
uint32_t adcBuf[2];
void AZIMUTH_Get_Data(float *x,float *y)
{
 8009df0:	b590      	push	{r4, r7, lr}
 8009df2:	b085      	sub	sp, #20
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuf, 2);
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	4956      	ldr	r1, [pc, #344]	; (8009f58 <AZIMUTH_Get_Data+0x168>)
 8009dfe:	4857      	ldr	r0, [pc, #348]	; (8009f5c <AZIMUTH_Get_Data+0x16c>)
 8009e00:	f7f8 f89e 	bl	8001f40 <HAL_ADC_Start_DMA>
	float a = (float)adcBuf[0]*3.3/4096;
 8009e04:	4b54      	ldr	r3, [pc, #336]	; (8009f58 <AZIMUTH_Get_Data+0x168>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7f6 ff43 	bl	8000c94 <__aeabi_ui2f>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	4618      	mov	r0, r3
 8009e12:	f7f6 fb09 	bl	8000428 <__aeabi_f2d>
 8009e16:	a34c      	add	r3, pc, #304	; (adr r3, 8009f48 <AZIMUTH_Get_Data+0x158>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f7f6 fb5c 	bl	80004d8 <__aeabi_dmul>
 8009e20:	4603      	mov	r3, r0
 8009e22:	460c      	mov	r4, r1
 8009e24:	4618      	mov	r0, r3
 8009e26:	4621      	mov	r1, r4
 8009e28:	f04f 0200 	mov.w	r2, #0
 8009e2c:	4b4c      	ldr	r3, [pc, #304]	; (8009f60 <AZIMUTH_Get_Data+0x170>)
 8009e2e:	f7f6 fc7d 	bl	800072c <__aeabi_ddiv>
 8009e32:	4603      	mov	r3, r0
 8009e34:	460c      	mov	r4, r1
 8009e36:	4618      	mov	r0, r3
 8009e38:	4621      	mov	r1, r4
 8009e3a:	f7f6 fe25 	bl	8000a88 <__aeabi_d2f>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	60fb      	str	r3, [r7, #12]
	float b =  (float)adcBuf[1]*3.3/4096;
 8009e42:	4b45      	ldr	r3, [pc, #276]	; (8009f58 <AZIMUTH_Get_Data+0x168>)
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7f6 ff24 	bl	8000c94 <__aeabi_ui2f>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f7f6 faea 	bl	8000428 <__aeabi_f2d>
 8009e54:	a33c      	add	r3, pc, #240	; (adr r3, 8009f48 <AZIMUTH_Get_Data+0x158>)
 8009e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5a:	f7f6 fb3d 	bl	80004d8 <__aeabi_dmul>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	460c      	mov	r4, r1
 8009e62:	4618      	mov	r0, r3
 8009e64:	4621      	mov	r1, r4
 8009e66:	f04f 0200 	mov.w	r2, #0
 8009e6a:	4b3d      	ldr	r3, [pc, #244]	; (8009f60 <AZIMUTH_Get_Data+0x170>)
 8009e6c:	f7f6 fc5e 	bl	800072c <__aeabi_ddiv>
 8009e70:	4603      	mov	r3, r0
 8009e72:	460c      	mov	r4, r1
 8009e74:	4618      	mov	r0, r3
 8009e76:	4621      	mov	r1, r4
 8009e78:	f7f6 fe06 	bl	8000a88 <__aeabi_d2f>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	60bb      	str	r3, [r7, #8]

	*x = asin((a-2.5)/2)*180/3.1415926;
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7f6 fad1 	bl	8000428 <__aeabi_f2d>
 8009e86:	f04f 0200 	mov.w	r2, #0
 8009e8a:	4b36      	ldr	r3, [pc, #216]	; (8009f64 <AZIMUTH_Get_Data+0x174>)
 8009e8c:	f7f6 f96c 	bl	8000168 <__aeabi_dsub>
 8009e90:	4603      	mov	r3, r0
 8009e92:	460c      	mov	r4, r1
 8009e94:	4618      	mov	r0, r3
 8009e96:	4621      	mov	r1, r4
 8009e98:	f04f 0200 	mov.w	r2, #0
 8009e9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ea0:	f7f6 fc44 	bl	800072c <__aeabi_ddiv>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	4621      	mov	r1, r4
 8009eac:	f002 f8d6 	bl	800c05c <asin>
 8009eb0:	f04f 0200 	mov.w	r2, #0
 8009eb4:	4b2c      	ldr	r3, [pc, #176]	; (8009f68 <AZIMUTH_Get_Data+0x178>)
 8009eb6:	f7f6 fb0f 	bl	80004d8 <__aeabi_dmul>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	460c      	mov	r4, r1
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	a323      	add	r3, pc, #140	; (adr r3, 8009f50 <AZIMUTH_Get_Data+0x160>)
 8009ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec8:	f7f6 fc30 	bl	800072c <__aeabi_ddiv>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	460c      	mov	r4, r1
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	f7f6 fdd8 	bl	8000a88 <__aeabi_d2f>
 8009ed8:	4602      	mov	r2, r0
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	601a      	str	r2, [r3, #0]
	*y = asin((b-2.5)/2)*180/3.1415926;
 8009ede:	68b8      	ldr	r0, [r7, #8]
 8009ee0:	f7f6 faa2 	bl	8000428 <__aeabi_f2d>
 8009ee4:	f04f 0200 	mov.w	r2, #0
 8009ee8:	4b1e      	ldr	r3, [pc, #120]	; (8009f64 <AZIMUTH_Get_Data+0x174>)
 8009eea:	f7f6 f93d 	bl	8000168 <__aeabi_dsub>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	460c      	mov	r4, r1
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	4621      	mov	r1, r4
 8009ef6:	f04f 0200 	mov.w	r2, #0
 8009efa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009efe:	f7f6 fc15 	bl	800072c <__aeabi_ddiv>
 8009f02:	4603      	mov	r3, r0
 8009f04:	460c      	mov	r4, r1
 8009f06:	4618      	mov	r0, r3
 8009f08:	4621      	mov	r1, r4
 8009f0a:	f002 f8a7 	bl	800c05c <asin>
 8009f0e:	f04f 0200 	mov.w	r2, #0
 8009f12:	4b15      	ldr	r3, [pc, #84]	; (8009f68 <AZIMUTH_Get_Data+0x178>)
 8009f14:	f7f6 fae0 	bl	80004d8 <__aeabi_dmul>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	4621      	mov	r1, r4
 8009f20:	a30b      	add	r3, pc, #44	; (adr r3, 8009f50 <AZIMUTH_Get_Data+0x160>)
 8009f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f26:	f7f6 fc01 	bl	800072c <__aeabi_ddiv>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	4618      	mov	r0, r3
 8009f30:	4621      	mov	r1, r4
 8009f32:	f7f6 fda9 	bl	8000a88 <__aeabi_d2f>
 8009f36:	4602      	mov	r2, r0
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	601a      	str	r2, [r3, #0]

}
 8009f3c:	bf00      	nop
 8009f3e:	3714      	adds	r7, #20
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd90      	pop	{r4, r7, pc}
 8009f44:	f3af 8000 	nop.w
 8009f48:	66666666 	.word	0x66666666
 8009f4c:	400a6666 	.word	0x400a6666
 8009f50:	4d12d84a 	.word	0x4d12d84a
 8009f54:	400921fb 	.word	0x400921fb
 8009f58:	20000e50 	.word	0x20000e50
 8009f5c:	2000073c 	.word	0x2000073c
 8009f60:	40b00000 	.word	0x40b00000
 8009f64:	40040000 	.word	0x40040000
 8009f68:	40668000 	.word	0x40668000

08009f6c <LS_Open>:
#include "laser_scanner.h"

__IO uint8_t scan_result_buffer[SCAN_BUFF_LEN];
uint32_t scan_head=0,scan_tail=0;

void LS_Open(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	460b      	mov	r3, r1
 8009f76:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
 8009f78:	887b      	ldrh	r3, [r7, #2]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7f9 f82c 	bl	8002fdc <HAL_GPIO_WritePin>
	memset(scan_result_buffer, 0, sizeof(scan_result_buffer));
 8009f84:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8009f88:	2100      	movs	r1, #0
 8009f8a:	4803      	ldr	r0, [pc, #12]	; (8009f98 <LS_Open+0x2c>)
 8009f8c:	f002 fba5 	bl	800c6da <memset>
}
 8009f90:	bf00      	nop
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	20001d58 	.word	0x20001d58

08009f9c <LS_Close>:

void LS_Close(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, RESET);
 8009fa8:	887b      	ldrh	r3, [r7, #2]
 8009faa:	2200      	movs	r2, #0
 8009fac:	4619      	mov	r1, r3
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f7f9 f814 	bl	8002fdc <HAL_GPIO_WritePin>
}
 8009fb4:	bf00      	nop
 8009fb6:	3708      	adds	r7, #8
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <Measure_Device_Init>:

extern mavlink_attitude_t attitude;
extern mavlink_global_position_int_t position;

uint32_t aaaaa=0;
void Measure_Device_Init() {
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	af00      	add	r7, sp, #0

	Motor_PWM_Frequency(&htim1, TIM_CHANNEL_4, 230); //230
 8009fc0:	22e6      	movs	r2, #230	; 0xe6
 8009fc2:	210c      	movs	r1, #12
 8009fc4:	4803      	ldr	r0, [pc, #12]	; (8009fd4 <Measure_Device_Init+0x18>)
 8009fc6:	f000 fb4f 	bl	800a668 <Motor_PWM_Frequency>
	FS_Init();
 8009fca:	f001 fe6f 	bl	800bcac <FS_Init>

	//
	//
//	Motor_turn_angle();

}
 8009fce:	bf00      	nop
 8009fd0:	bd80      	pop	{r7, pc}
 8009fd2:	bf00      	nop
 8009fd4:	20000898 	.word	0x20000898

08009fd8 <Measure_Start>:

//, 
//, 
void Measure_Start() {
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	af00      	add	r7, sp, #0
	if (Measure_Start_flag == 0) {
 8009fdc:	4b19      	ldr	r3, [pc, #100]	; (800a044 <Measure_Start+0x6c>)
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d12d      	bne.n	800a040 <Measure_Start+0x68>
		Measure_Start_flag = 1;
 8009fe4:	4b17      	ldr	r3, [pc, #92]	; (800a044 <Measure_Start+0x6c>)
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	701a      	strb	r2, [r3, #0]

		LS_Open(electric_relay_pin_GPIO_Port, electric_relay_pin_Pin);
 8009fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009fee:	4816      	ldr	r0, [pc, #88]	; (800a048 <Measure_Start+0x70>)
 8009ff0:	f7ff ffbc 	bl	8009f6c <LS_Open>

		HAL_TIM_Base_Start_IT(&htim2);
 8009ff4:	4815      	ldr	r0, [pc, #84]	; (800a04c <Measure_Start+0x74>)
 8009ff6:	f7fa f897 	bl	8004128 <HAL_TIM_Base_Start_IT>

		HAL_TIM_Base_Start_IT(&htim3);
 8009ffa:	4815      	ldr	r0, [pc, #84]	; (800a050 <Measure_Start+0x78>)
 8009ffc:	f7fa f894 	bl	8004128 <HAL_TIM_Base_Start_IT>

		HAL_UART_Receive_IT(&huart2, &rxbuff2, 1);	// 2
 800a000:	2201      	movs	r2, #1
 800a002:	4914      	ldr	r1, [pc, #80]	; (800a054 <Measure_Start+0x7c>)
 800a004:	4814      	ldr	r0, [pc, #80]	; (800a058 <Measure_Start+0x80>)
 800a006:	f7fb f94b 	bl	80052a0 <HAL_UART_Receive_IT>

		HAL_UART_Receive_IT(&huart1, &rxbuff1, 1);
 800a00a:	2201      	movs	r2, #1
 800a00c:	4913      	ldr	r1, [pc, #76]	; (800a05c <Measure_Start+0x84>)
 800a00e:	4814      	ldr	r0, [pc, #80]	; (800a060 <Measure_Start+0x88>)
 800a010:	f7fb f946 	bl	80052a0 <HAL_UART_Receive_IT>
//
		Motor_PWM_Start(&htim1, TIM_CHANNEL_4);
 800a014:	210c      	movs	r1, #12
 800a016:	4813      	ldr	r0, [pc, #76]	; (800a064 <Measure_Start+0x8c>)
 800a018:	f000 fafc 	bl	800a614 <Motor_PWM_Start>
		HAL_ADCEx_Calibration_Start(&hadc1);
 800a01c:	4812      	ldr	r0, [pc, #72]	; (800a068 <Measure_Start+0x90>)
 800a01e:	f7f8 fa73 	bl	8002508 <HAL_ADCEx_Calibration_Start>
//
		FS_Delete(azimuth_info_file_path);
 800a022:	4b12      	ldr	r3, [pc, #72]	; (800a06c <Measure_Start+0x94>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4618      	mov	r0, r3
 800a028:	f001 feec 	bl	800be04 <FS_Delete>
		FS_Delete(scan_result_file_path);
 800a02c:	4b10      	ldr	r3, [pc, #64]	; (800a070 <Measure_Start+0x98>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4618      	mov	r0, r3
 800a032:	f001 fee7 	bl	800be04 <FS_Delete>
		FS_Delete(drone_info_file_path);
 800a036:	4b0f      	ldr	r3, [pc, #60]	; (800a074 <Measure_Start+0x9c>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4618      	mov	r0, r3
 800a03c:	f001 fee2 	bl	800be04 <FS_Delete>
	}

}
 800a040:	bf00      	nop
 800a042:	bd80      	pop	{r7, pc}
 800a044:	20000265 	.word	0x20000265
 800a048:	40010800 	.word	0x40010800
 800a04c:	200008e0 	.word	0x200008e0
 800a050:	20000850 	.word	0x20000850
 800a054:	20000221 	.word	0x20000221
 800a058:	200009a8 	.word	0x200009a8
 800a05c:	20000220 	.word	0x20000220
 800a060:	20000968 	.word	0x20000968
 800a064:	20000898 	.word	0x20000898
 800a068:	2000073c 	.word	0x2000073c
 800a06c:	20000028 	.word	0x20000028
 800a070:	20000020 	.word	0x20000020
 800a074:	20000024 	.word	0x20000024

0800a078 <Measure_Stop>:

//
//
void Measure_Stop() {
 800a078:	b580      	push	{r7, lr}
 800a07a:	af00      	add	r7, sp, #0

	if (Measure_Start_flag == 1) {
 800a07c:	4b0f      	ldr	r3, [pc, #60]	; (800a0bc <Measure_Stop+0x44>)
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	2b01      	cmp	r3, #1
 800a082:	d119      	bne.n	800a0b8 <Measure_Stop+0x40>
		Measure_Start_flag = 0;
 800a084:	4b0d      	ldr	r3, [pc, #52]	; (800a0bc <Measure_Stop+0x44>)
 800a086:	2200      	movs	r2, #0
 800a088:	701a      	strb	r2, [r3, #0]

		Measure_Save_Result();
 800a08a:	f000 f98d 	bl	800a3a8 <Measure_Save_Result>

		LS_Close(electric_relay_pin_GPIO_Port, electric_relay_pin_Pin);
 800a08e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a092:	480b      	ldr	r0, [pc, #44]	; (800a0c0 <Measure_Stop+0x48>)
 800a094:	f7ff ff82 	bl	8009f9c <LS_Close>

		HAL_TIM_Base_Stop_IT(&htim2);
 800a098:	480a      	ldr	r0, [pc, #40]	; (800a0c4 <Measure_Stop+0x4c>)
 800a09a:	f7fa f897 	bl	80041cc <HAL_TIM_Base_Stop_IT>

		HAL_TIM_Base_Stop_IT(&htim3);
 800a09e:	480a      	ldr	r0, [pc, #40]	; (800a0c8 <Measure_Stop+0x50>)
 800a0a0:	f7fa f894 	bl	80041cc <HAL_TIM_Base_Stop_IT>

		HAL_NVIC_DisableIRQ(USART2_IRQn);
 800a0a4:	2026      	movs	r0, #38	; 0x26
 800a0a6:	f7f8 fbcc 	bl	8002842 <HAL_NVIC_DisableIRQ>

		HAL_NVIC_DisableIRQ(USART1_IRQn);
 800a0aa:	2025      	movs	r0, #37	; 0x25
 800a0ac:	f7f8 fbc9 	bl	8002842 <HAL_NVIC_DisableIRQ>

		Motor_PWM_Stop(&htim1, TIM_CHANNEL_4);
 800a0b0:	210c      	movs	r1, #12
 800a0b2:	4806      	ldr	r0, [pc, #24]	; (800a0cc <Measure_Stop+0x54>)
 800a0b4:	f000 fabb 	bl	800a62e <Motor_PWM_Stop>
	}

}
 800a0b8:	bf00      	nop
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	20000265 	.word	0x20000265
 800a0c0:	40010800 	.word	0x40010800
 800a0c4:	200008e0 	.word	0x200008e0
 800a0c8:	20000850 	.word	0x20000850
 800a0cc:	20000898 	.word	0x20000898

0800a0d0 <measure_save_scan_result>:

//
void measure_save_scan_result() {
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
	uint32_t s_h = 0, s_t = 0;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	607b      	str	r3, [r7, #4]
 800a0da:	2300      	movs	r3, #0
 800a0dc:	603b      	str	r3, [r7, #0]
	do {
		s_h = scan_head;
 800a0de:	4b30      	ldr	r3, [pc, #192]	; (800a1a0 <measure_save_scan_result+0xd0>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	607b      	str	r3, [r7, #4]
		s_t = scan_tail;
 800a0e4:	4b2f      	ldr	r3, [pc, #188]	; (800a1a4 <measure_save_scan_result+0xd4>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	603b      	str	r3, [r7, #0]
		if (s_h == s_t)	//
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d050      	beq.n	800a194 <measure_save_scan_result+0xc4>
				{
			return;
		}

		if (FS_Open(&scan_result_file, scan_result_file_path)) {
 800a0f2:	4b2d      	ldr	r3, [pc, #180]	; (800a1a8 <measure_save_scan_result+0xd8>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	482c      	ldr	r0, [pc, #176]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a0fa:	f001 fe25 	bl	800bd48 <FS_Open>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d149      	bne.n	800a198 <measure_save_scan_result+0xc8>
			break;
		}
		FS_Seek(&scan_result_file, f_size(&scan_result_file));
 800a104:	4b29      	ldr	r3, [pc, #164]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a106:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a10a:	4619      	mov	r1, r3
 800a10c:	4827      	ldr	r0, [pc, #156]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a10e:	f001 fe49 	bl	800bda4 <FS_Seek>
		if (s_h > s_t) {
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	429a      	cmp	r2, r3
 800a118:	d91d      	bls.n	800a156 <measure_save_scan_result+0x86>
			//
			//
			FS_Write(&scan_result_file, (void*) scan_result_buffer + s_h,
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a24      	ldr	r2, [pc, #144]	; (800a1b0 <measure_save_scan_result+0xe0>)
 800a11e:	1899      	adds	r1, r3, r2
					(SCAN_BUFF_LEN / SCAN_RESULT_PACKAGE_SIZE - s_h)
							* SCAN_RESULT_PACKAGE_SIZE);
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	4613      	mov	r3, r2
 800a124:	0092      	lsls	r2, r2, #2
 800a126:	1a9b      	subs	r3, r3, r2
 800a128:	005b      	lsls	r3, r3, #1
 800a12a:	f503 6361 	add.w	r3, r3, #3600	; 0xe10
			FS_Write(&scan_result_file, (void*) scan_result_buffer + s_h,
 800a12e:	461a      	mov	r2, r3
 800a130:	481e      	ldr	r0, [pc, #120]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a132:	f001 fe4d 	bl	800bdd0 <FS_Write>
			printf("1 s_h:%d,s_t:%d\r\n", s_h, s_t);
 800a136:	683a      	ldr	r2, [r7, #0]
 800a138:	6879      	ldr	r1, [r7, #4]
 800a13a:	481e      	ldr	r0, [pc, #120]	; (800a1b4 <measure_save_scan_result+0xe4>)
 800a13c:	f002 ff24 	bl	800cf88 <iprintf>
			//
			FS_Write(&scan_result_file, (void*) scan_result_buffer,
					s_h * SCAN_RESULT_PACKAGE_SIZE);
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	4613      	mov	r3, r2
 800a144:	005b      	lsls	r3, r3, #1
 800a146:	4413      	add	r3, r2
 800a148:	005b      	lsls	r3, r3, #1
			FS_Write(&scan_result_file, (void*) scan_result_buffer,
 800a14a:	461a      	mov	r2, r3
 800a14c:	4918      	ldr	r1, [pc, #96]	; (800a1b0 <measure_save_scan_result+0xe0>)
 800a14e:	4817      	ldr	r0, [pc, #92]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a150:	f001 fe3e 	bl	800bdd0 <FS_Write>
 800a154:	e016      	b.n	800a184 <measure_save_scan_result+0xb4>
		} else if (s_h < s_t) {
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d212      	bcs.n	800a184 <measure_save_scan_result+0xb4>
			//
			FS_Write(&scan_result_file, (void*) scan_result_buffer + s_h,
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4a13      	ldr	r2, [pc, #76]	; (800a1b0 <measure_save_scan_result+0xe0>)
 800a162:	1899      	adds	r1, r3, r2
					(s_t - s_h) * SCAN_RESULT_PACKAGE_SIZE);
 800a164:	683a      	ldr	r2, [r7, #0]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	1ad2      	subs	r2, r2, r3
 800a16a:	4613      	mov	r3, r2
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	4413      	add	r3, r2
 800a170:	005b      	lsls	r3, r3, #1
			FS_Write(&scan_result_file, (void*) scan_result_buffer + s_h,
 800a172:	461a      	mov	r2, r3
 800a174:	480d      	ldr	r0, [pc, #52]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a176:	f001 fe2b 	bl	800bdd0 <FS_Write>
			printf("2 s_h:%d,s_t:%d\r\n", s_h, s_t);
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	6879      	ldr	r1, [r7, #4]
 800a17e:	480e      	ldr	r0, [pc, #56]	; (800a1b8 <measure_save_scan_result+0xe8>)
 800a180:	f002 ff02 	bl	800cf88 <iprintf>
		}
		//
		scan_head = s_t+1;
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	3301      	adds	r3, #1
 800a188:	4a05      	ldr	r2, [pc, #20]	; (800a1a0 <measure_save_scan_result+0xd0>)
 800a18a:	6013      	str	r3, [r2, #0]
		FS_Close(&scan_result_file);
 800a18c:	4807      	ldr	r0, [pc, #28]	; (800a1ac <measure_save_scan_result+0xdc>)
 800a18e:	f001 fdf5 	bl	800bd7c <FS_Close>
 800a192:	e002      	b.n	800a19a <measure_save_scan_result+0xca>
			return;
 800a194:	bf00      	nop
 800a196:	e000      	b.n	800a19a <measure_save_scan_result+0xca>
			break;
 800a198:	bf00      	nop
	} while (0);
}
 800a19a:	3708      	adds	r7, #8
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	2000025c 	.word	0x2000025c
 800a1a4:	20000260 	.word	0x20000260
 800a1a8:	20000020 	.word	0x20000020
 800a1ac:	20002d94 	.word	0x20002d94
 800a1b0:	20001d58 	.word	0x20001d58
 800a1b4:	0800eeac 	.word	0x0800eeac
 800a1b8:	0800eec0 	.word	0x0800eec0

0800a1bc <measure_save_azimuth_result>:

//
void measure_save_azimuth_result() {
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b082      	sub	sp, #8
 800a1c0:	af00      	add	r7, sp, #0
	uint32_t a_h = 0, a_t = 0;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	607b      	str	r3, [r7, #4]
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	603b      	str	r3, [r7, #0]
	do {
		//
		a_h = azimuth_head;
 800a1ca:	4b30      	ldr	r3, [pc, #192]	; (800a28c <measure_save_azimuth_result+0xd0>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	607b      	str	r3, [r7, #4]
		a_t = azimuth_tail;
 800a1d0:	4b2f      	ldr	r3, [pc, #188]	; (800a290 <measure_save_azimuth_result+0xd4>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	603b      	str	r3, [r7, #0]
		if (a_h == a_t) {
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d050      	beq.n	800a280 <measure_save_azimuth_result+0xc4>
			//
			return;
		}
		if (FS_Open(&azimuth_info_file, azimuth_info_file_path)) {
 800a1de:	4b2d      	ldr	r3, [pc, #180]	; (800a294 <measure_save_azimuth_result+0xd8>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	482c      	ldr	r0, [pc, #176]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a1e6:	f001 fdaf 	bl	800bd48 <FS_Open>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d149      	bne.n	800a284 <measure_save_azimuth_result+0xc8>
			break;
		}
		FS_Seek(&azimuth_info_file, f_size(&azimuth_info_file));
 800a1f0:	4b29      	ldr	r3, [pc, #164]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a1f2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	4827      	ldr	r0, [pc, #156]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a1fa:	f001 fdd3 	bl	800bda4 <FS_Seek>
		if (a_h > a_t) {
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	429a      	cmp	r2, r3
 800a204:	d91d      	bls.n	800a242 <measure_save_azimuth_result+0x86>
			//
			//
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer + a_h,
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a24      	ldr	r2, [pc, #144]	; (800a29c <measure_save_azimuth_result+0xe0>)
 800a20a:	1899      	adds	r1, r3, r2
					(AZIMUTH_BUFF_LEN / AZIMUTH_RESULT_PACKAGE_SIZE - a_h)
							* AZIMUTH_RESULT_PACKAGE_SIZE);
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	4613      	mov	r3, r2
 800a210:	0092      	lsls	r2, r2, #2
 800a212:	1a9b      	subs	r3, r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer + a_h,
 800a21a:	461a      	mov	r2, r3
 800a21c:	481e      	ldr	r0, [pc, #120]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a21e:	f001 fdd7 	bl	800bdd0 <FS_Write>
			//
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer,
					a_h * AZIMUTH_RESULT_PACKAGE_SIZE);
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	4613      	mov	r3, r2
 800a226:	005b      	lsls	r3, r3, #1
 800a228:	4413      	add	r3, r2
 800a22a:	009b      	lsls	r3, r3, #2
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer,
 800a22c:	461a      	mov	r2, r3
 800a22e:	491b      	ldr	r1, [pc, #108]	; (800a29c <measure_save_azimuth_result+0xe0>)
 800a230:	4819      	ldr	r0, [pc, #100]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a232:	f001 fdcd 	bl	800bdd0 <FS_Write>
			printf("4 a_h:%d,a_t:%d\r\n", a_h, a_t);
 800a236:	683a      	ldr	r2, [r7, #0]
 800a238:	6879      	ldr	r1, [r7, #4]
 800a23a:	4819      	ldr	r0, [pc, #100]	; (800a2a0 <measure_save_azimuth_result+0xe4>)
 800a23c:	f002 fea4 	bl	800cf88 <iprintf>
 800a240:	e016      	b.n	800a270 <measure_save_azimuth_result+0xb4>
		} else if (a_h < a_t) {
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	429a      	cmp	r2, r3
 800a248:	d212      	bcs.n	800a270 <measure_save_azimuth_result+0xb4>
			//
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer + a_h,
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	4a13      	ldr	r2, [pc, #76]	; (800a29c <measure_save_azimuth_result+0xe0>)
 800a24e:	1899      	adds	r1, r3, r2
					(a_t - a_h) * AZIMUTH_RESULT_PACKAGE_SIZE);
 800a250:	683a      	ldr	r2, [r7, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	1ad2      	subs	r2, r2, r3
 800a256:	4613      	mov	r3, r2
 800a258:	005b      	lsls	r3, r3, #1
 800a25a:	4413      	add	r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
			FS_Write(&azimuth_info_file, (void*) azimuth_result_buffer + a_h,
 800a25e:	461a      	mov	r2, r3
 800a260:	480d      	ldr	r0, [pc, #52]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a262:	f001 fdb5 	bl	800bdd0 <FS_Write>
			printf("5 a_h:%d,a_t:%d\r\n", a_h, a_t);
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	6879      	ldr	r1, [r7, #4]
 800a26a:	480e      	ldr	r0, [pc, #56]	; (800a2a4 <measure_save_azimuth_result+0xe8>)
 800a26c:	f002 fe8c 	bl	800cf88 <iprintf>
		}
		//
		azimuth_head = a_t+1;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	3301      	adds	r3, #1
 800a274:	4a05      	ldr	r2, [pc, #20]	; (800a28c <measure_save_azimuth_result+0xd0>)
 800a276:	6013      	str	r3, [r2, #0]
		FS_Close(&azimuth_info_file);
 800a278:	4807      	ldr	r0, [pc, #28]	; (800a298 <measure_save_azimuth_result+0xdc>)
 800a27a:	f001 fd7f 	bl	800bd7c <FS_Close>
 800a27e:	e002      	b.n	800a286 <measure_save_azimuth_result+0xca>
			return;
 800a280:	bf00      	nop
 800a282:	e000      	b.n	800a286 <measure_save_azimuth_result+0xca>
			break;
 800a284:	bf00      	nop
	} while (0);
}
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	20000254 	.word	0x20000254
 800a290:	20000258 	.word	0x20000258
 800a294:	20000028 	.word	0x20000028
 800a298:	20002b68 	.word	0x20002b68
 800a29c:	20000e58 	.word	0x20000e58
 800a2a0:	0800eed4 	.word	0x0800eed4
 800a2a4:	0800eee8 	.word	0x0800eee8

0800a2a8 <measure_save_drone_result>:

void measure_save_drone_result(){
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0

	uint32_t d_h = 0, d_t = 0;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	607b      	str	r3, [r7, #4]
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	603b      	str	r3, [r7, #0]

	printf("head:%d,tai:%d\r\n",drone_head,drone_tail);
 800a2b6:	4b34      	ldr	r3, [pc, #208]	; (800a388 <measure_save_drone_result+0xe0>)
 800a2b8:	6819      	ldr	r1, [r3, #0]
 800a2ba:	4b34      	ldr	r3, [pc, #208]	; (800a38c <measure_save_drone_result+0xe4>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	461a      	mov	r2, r3
 800a2c0:	4833      	ldr	r0, [pc, #204]	; (800a390 <measure_save_drone_result+0xe8>)
 800a2c2:	f002 fe61 	bl	800cf88 <iprintf>

	do {
		//
		d_h = drone_head;
 800a2c6:	4b30      	ldr	r3, [pc, #192]	; (800a388 <measure_save_drone_result+0xe0>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	607b      	str	r3, [r7, #4]
		d_t = drone_tail;
 800a2cc:	4b2f      	ldr	r3, [pc, #188]	; (800a38c <measure_save_drone_result+0xe4>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	603b      	str	r3, [r7, #0]
		if (d_h == d_t) {
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d050      	beq.n	800a37c <measure_save_drone_result+0xd4>
			//
			return;
		}
		if (FS_Open(&drone_info_file, drone_info_file_path)) {
 800a2da:	4b2e      	ldr	r3, [pc, #184]	; (800a394 <measure_save_drone_result+0xec>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	482d      	ldr	r0, [pc, #180]	; (800a398 <measure_save_drone_result+0xf0>)
 800a2e2:	f001 fd31 	bl	800bd48 <FS_Open>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d149      	bne.n	800a380 <measure_save_drone_result+0xd8>
			break;
		}
		FS_Seek(&drone_info_file, f_size(&drone_info_file));
 800a2ec:	4b2a      	ldr	r3, [pc, #168]	; (800a398 <measure_save_drone_result+0xf0>)
 800a2ee:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	4828      	ldr	r0, [pc, #160]	; (800a398 <measure_save_drone_result+0xf0>)
 800a2f6:	f001 fd55 	bl	800bda4 <FS_Seek>
		if (d_h > d_t) {
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d91d      	bls.n	800a33e <measure_save_drone_result+0x96>
			//
			//
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer + d_h,
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	4a25      	ldr	r2, [pc, #148]	; (800a39c <measure_save_drone_result+0xf4>)
 800a306:	1899      	adds	r1, r3, r2
					(DRONE_RESULT_LEN / DRONE_RESULT_PACKAGE_SIZE - d_h)
							* DRONE_RESULT_PACKAGE_SIZE);
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	4613      	mov	r3, r2
 800a30c:	00d2      	lsls	r2, r2, #3
 800a30e:	1a9b      	subs	r3, r3, r2
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	f503 63d2 	add.w	r3, r3, #1680	; 0x690
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer + d_h,
 800a316:	461a      	mov	r2, r3
 800a318:	481f      	ldr	r0, [pc, #124]	; (800a398 <measure_save_drone_result+0xf0>)
 800a31a:	f001 fd59 	bl	800bdd0 <FS_Write>
			//
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer,
					d_h * DRONE_RESULT_PACKAGE_SIZE);
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	4613      	mov	r3, r2
 800a322:	00db      	lsls	r3, r3, #3
 800a324:	1a9b      	subs	r3, r3, r2
 800a326:	009b      	lsls	r3, r3, #2
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer,
 800a328:	461a      	mov	r2, r3
 800a32a:	491c      	ldr	r1, [pc, #112]	; (800a39c <measure_save_drone_result+0xf4>)
 800a32c:	481a      	ldr	r0, [pc, #104]	; (800a398 <measure_save_drone_result+0xf0>)
 800a32e:	f001 fd4f 	bl	800bdd0 <FS_Write>
			printf("7 a_h:%d,a_t:%d\r\n", d_h, d_t);
 800a332:	683a      	ldr	r2, [r7, #0]
 800a334:	6879      	ldr	r1, [r7, #4]
 800a336:	481a      	ldr	r0, [pc, #104]	; (800a3a0 <measure_save_drone_result+0xf8>)
 800a338:	f002 fe26 	bl	800cf88 <iprintf>
 800a33c:	e016      	b.n	800a36c <measure_save_drone_result+0xc4>
		} else if (d_h < d_t) {
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	429a      	cmp	r2, r3
 800a344:	d212      	bcs.n	800a36c <measure_save_drone_result+0xc4>
			//
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer + d_h,
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a14      	ldr	r2, [pc, #80]	; (800a39c <measure_save_drone_result+0xf4>)
 800a34a:	1899      	adds	r1, r3, r2
					(d_t - d_h) * DRONE_RESULT_PACKAGE_SIZE);
 800a34c:	683a      	ldr	r2, [r7, #0]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	1ad2      	subs	r2, r2, r3
 800a352:	4613      	mov	r3, r2
 800a354:	00db      	lsls	r3, r3, #3
 800a356:	1a9b      	subs	r3, r3, r2
 800a358:	009b      	lsls	r3, r3, #2
			FS_Write(&drone_info_file, (void*) droneinfo_result_buffer + d_h,
 800a35a:	461a      	mov	r2, r3
 800a35c:	480e      	ldr	r0, [pc, #56]	; (800a398 <measure_save_drone_result+0xf0>)
 800a35e:	f001 fd37 	bl	800bdd0 <FS_Write>
			printf("8 a_h:%d,a_t:%d\r\n", d_h, d_t);
 800a362:	683a      	ldr	r2, [r7, #0]
 800a364:	6879      	ldr	r1, [r7, #4]
 800a366:	480f      	ldr	r0, [pc, #60]	; (800a3a4 <measure_save_drone_result+0xfc>)
 800a368:	f002 fe0e 	bl	800cf88 <iprintf>
		}
		//
		drone_head = d_t+1;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	3301      	adds	r3, #1
 800a370:	4a05      	ldr	r2, [pc, #20]	; (800a388 <measure_save_drone_result+0xe0>)
 800a372:	6013      	str	r3, [r2, #0]
		FS_Close(&drone_info_file);
 800a374:	4808      	ldr	r0, [pc, #32]	; (800a398 <measure_save_drone_result+0xf0>)
 800a376:	f001 fd01 	bl	800bd7c <FS_Close>
 800a37a:	e002      	b.n	800a382 <measure_save_drone_result+0xda>
			return;
 800a37c:	bf00      	nop
 800a37e:	e000      	b.n	800a382 <measure_save_drone_result+0xda>
			break;
 800a380:	bf00      	nop
	} while (0);

}
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}
 800a388:	2000027c 	.word	0x2000027c
 800a38c:	20000280 	.word	0x20000280
 800a390:	0800eefc 	.word	0x0800eefc
 800a394:	20000024 	.word	0x20000024
 800a398:	20002fc0 	.word	0x20002fc0
 800a39c:	20003274 	.word	0x20003274
 800a3a0:	0800ef10 	.word	0x0800ef10
 800a3a4:	0800ef24 	.word	0x0800ef24

0800a3a8 <Measure_Save_Result>:
 * ->
 * ,
 * -> 
 * 
 */
void Measure_Save_Result() {
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	af00      	add	r7, sp, #0
	if (azimuth_head == azimuth_tail && scan_head == scan_tail && drone_head == drone_tail) {//
 800a3ac:	4b0e      	ldr	r3, [pc, #56]	; (800a3e8 <Measure_Save_Result+0x40>)
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	4b0e      	ldr	r3, [pc, #56]	; (800a3ec <Measure_Save_Result+0x44>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d10f      	bne.n	800a3d8 <Measure_Save_Result+0x30>
 800a3b8:	4b0d      	ldr	r3, [pc, #52]	; (800a3f0 <Measure_Save_Result+0x48>)
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	4b0d      	ldr	r3, [pc, #52]	; (800a3f4 <Measure_Save_Result+0x4c>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d109      	bne.n	800a3d8 <Measure_Save_Result+0x30>
 800a3c4:	4b0c      	ldr	r3, [pc, #48]	; (800a3f8 <Measure_Save_Result+0x50>)
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	4b0c      	ldr	r3, [pc, #48]	; (800a3fc <Measure_Save_Result+0x54>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d103      	bne.n	800a3d8 <Measure_Save_Result+0x30>
		printf("fifo_ null\r\n");
 800a3d0:	480b      	ldr	r0, [pc, #44]	; (800a400 <Measure_Save_Result+0x58>)
 800a3d2:	f002 fe4d 	bl	800d070 <puts>
		return;
 800a3d6:	e005      	b.n	800a3e4 <Measure_Save_Result+0x3c>
	}
	measure_save_scan_result();
 800a3d8:	f7ff fe7a 	bl	800a0d0 <measure_save_scan_result>
	measure_save_azimuth_result();
 800a3dc:	f7ff feee 	bl	800a1bc <measure_save_azimuth_result>
	measure_save_drone_result();
 800a3e0:	f7ff ff62 	bl	800a2a8 <measure_save_drone_result>
}
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20000254 	.word	0x20000254
 800a3ec:	20000258 	.word	0x20000258
 800a3f0:	2000025c 	.word	0x2000025c
 800a3f4:	20000260 	.word	0x20000260
 800a3f8:	2000027c 	.word	0x2000027c
 800a3fc:	20000280 	.word	0x20000280
 800a400:	0800ef38 	.word	0x0800ef38

0800a404 <Measure_Update>:

void Measure_Update() {
 800a404:	b580      	push	{r7, lr}
 800a406:	af00      	add	r7, sp, #0
	if (turn_flag == 1) {
 800a408:	4b05      	ldr	r3, [pc, #20]	; (800a420 <Measure_Update+0x1c>)
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d104      	bne.n	800a41c <Measure_Update+0x18>
		turn_flag = 0;
 800a412:	4b03      	ldr	r3, [pc, #12]	; (800a420 <Measure_Update+0x1c>)
 800a414:	2200      	movs	r2, #0
 800a416:	701a      	strb	r2, [r3, #0]
		Measure_Save_Result();
 800a418:	f7ff ffc6 	bl	800a3a8 <Measure_Save_Result>
	}
}
 800a41c:	bf00      	nop
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	20000264 	.word	0x20000264

0800a424 <get_drone_data>:

void get_drone_data()
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
	uint32_t indx = drone_tail *DRONE_RESULT_PACKAGE_SIZE;
 800a42a:	4b25      	ldr	r3, [pc, #148]	; (800a4c0 <get_drone_data+0x9c>)
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	4613      	mov	r3, r2
 800a430:	00db      	lsls	r3, r3, #3
 800a432:	1a9b      	subs	r3, r3, r2
 800a434:	009b      	lsls	r3, r3, #2
 800a436:	607b      	str	r3, [r7, #4]
	__IO uint32_t drone_tick = HAL_GetTick();
 800a438:	f7f7 fca0 	bl	8001d7c <HAL_GetTick>
 800a43c:	4603      	mov	r3, r0
 800a43e:	603b      	str	r3, [r7, #0]

	memcpy(droneinfo_result_buffer + indx, &drone_tick, sizeof(drone_tick));
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a20      	ldr	r2, [pc, #128]	; (800a4c4 <get_drone_data+0xa0>)
 800a444:	4413      	add	r3, r2
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	601a      	str	r2, [r3, #0]
	indx += sizeof(drone_tick);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	3304      	adds	r3, #4
 800a44e:	607b      	str	r3, [r7, #4]
	memcpy(droneinfo_result_buffer + indx,&position.lat,sizeof(position.lat));
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a1c      	ldr	r2, [pc, #112]	; (800a4c4 <get_drone_data+0xa0>)
 800a454:	4413      	add	r3, r2
 800a456:	4a1c      	ldr	r2, [pc, #112]	; (800a4c8 <get_drone_data+0xa4>)
 800a458:	6852      	ldr	r2, [r2, #4]
 800a45a:	601a      	str	r2, [r3, #0]
	indx += sizeof(position.lat);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	3304      	adds	r3, #4
 800a460:	607b      	str	r3, [r7, #4]
	memcpy(droneinfo_result_buffer + indx,&position.lon,sizeof(position.lon));
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a17      	ldr	r2, [pc, #92]	; (800a4c4 <get_drone_data+0xa0>)
 800a466:	4413      	add	r3, r2
 800a468:	4a17      	ldr	r2, [pc, #92]	; (800a4c8 <get_drone_data+0xa4>)
 800a46a:	6892      	ldr	r2, [r2, #8]
 800a46c:	601a      	str	r2, [r3, #0]
	indx += sizeof(position.lon);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	3304      	adds	r3, #4
 800a472:	607b      	str	r3, [r7, #4]
	memcpy(droneinfo_result_buffer + indx,&position.alt,sizeof(position.alt));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	4a13      	ldr	r2, [pc, #76]	; (800a4c4 <get_drone_data+0xa0>)
 800a478:	4413      	add	r3, r2
 800a47a:	4a13      	ldr	r2, [pc, #76]	; (800a4c8 <get_drone_data+0xa4>)
 800a47c:	68d2      	ldr	r2, [r2, #12]
 800a47e:	601a      	str	r2, [r3, #0]
	indx += sizeof(position.alt);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	3304      	adds	r3, #4
 800a484:	607b      	str	r3, [r7, #4]

	memcpy(droneinfo_result_buffer + indx,&attitude.pitch,sizeof(attitude.pitch));
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a0e      	ldr	r2, [pc, #56]	; (800a4c4 <get_drone_data+0xa0>)
 800a48a:	4413      	add	r3, r2
 800a48c:	4a0f      	ldr	r2, [pc, #60]	; (800a4cc <get_drone_data+0xa8>)
 800a48e:	6892      	ldr	r2, [r2, #8]
 800a490:	601a      	str	r2, [r3, #0]
	indx += sizeof(attitude.pitch);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	3304      	adds	r3, #4
 800a496:	607b      	str	r3, [r7, #4]
	memcpy(droneinfo_result_buffer + indx,&attitude.yaw,sizeof(attitude.yaw));
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a0a      	ldr	r2, [pc, #40]	; (800a4c4 <get_drone_data+0xa0>)
 800a49c:	4413      	add	r3, r2
 800a49e:	4a0b      	ldr	r2, [pc, #44]	; (800a4cc <get_drone_data+0xa8>)
 800a4a0:	68d2      	ldr	r2, [r2, #12]
 800a4a2:	601a      	str	r2, [r3, #0]
	indx += sizeof(attitude.pitch);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	3304      	adds	r3, #4
 800a4a8:	607b      	str	r3, [r7, #4]
	memcpy(droneinfo_result_buffer + indx,&attitude.roll,sizeof(attitude.roll));
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	4a05      	ldr	r2, [pc, #20]	; (800a4c4 <get_drone_data+0xa0>)
 800a4ae:	4413      	add	r3, r2
 800a4b0:	4a06      	ldr	r2, [pc, #24]	; (800a4cc <get_drone_data+0xa8>)
 800a4b2:	6852      	ldr	r2, [r2, #4]
 800a4b4:	601a      	str	r2, [r3, #0]

}
 800a4b6:	bf00      	nop
 800a4b8:	3708      	adds	r7, #8
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	20000280 	.word	0x20000280
 800a4c4:	20003274 	.word	0x20003274
 800a4c8:	20003234 	.word	0x20003234
 800a4cc:	20003218 	.word	0x20003218

0800a4d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b086      	sub	sp, #24
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
	static uint8_t turn_time=0;
//	uint32_t b;
//	if(aaaaa==0){
//		aaaaa=HAL_GetTick();
//	}
	if (htim->Instance == TIM2) {
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4e0:	d15f      	bne.n	800a5a2 <HAL_TIM_PeriodElapsedCallback+0xd2>
//		10ms  
		uint32_t index = azimuth_tail * AZIMUTH_RESULT_PACKAGE_SIZE;
 800a4e2:	4b41      	ldr	r3, [pc, #260]	; (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	4613      	mov	r3, r2
 800a4e8:	005b      	lsls	r3, r3, #1
 800a4ea:	4413      	add	r3, r2
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	617b      	str	r3, [r7, #20]
		__IO float x, y;
		__IO uint32_t  get_tick = HAL_GetTick();
 800a4f0:	f7f7 fc44 	bl	8001d7c <HAL_GetTick>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	60bb      	str	r3, [r7, #8]

		AZIMUTH_Get_Data(&x,&y);
 800a4f8:	f107 020c 	add.w	r2, r7, #12
 800a4fc:	f107 0310 	add.w	r3, r7, #16
 800a500:	4611      	mov	r1, r2
 800a502:	4618      	mov	r0, r3
 800a504:	f7ff fc74 	bl	8009df0 <AZIMUTH_Get_Data>
//		printf("x:%f,y=%f\r\n",x,y);

		memcpy(azimuth_result_buffer + index, &get_tick, sizeof(get_tick));
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	4a38      	ldr	r2, [pc, #224]	; (800a5ec <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800a50c:	4413      	add	r3, r2
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	601a      	str	r2, [r3, #0]
		index += sizeof(get_tick);
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	3304      	adds	r3, #4
 800a516:	617b      	str	r3, [r7, #20]
		memcpy(azimuth_result_buffer + index, &x, sizeof(x));
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	4a34      	ldr	r2, [pc, #208]	; (800a5ec <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800a51c:	4413      	add	r3, r2
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	601a      	str	r2, [r3, #0]
		index += sizeof(x);
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	3304      	adds	r3, #4
 800a526:	617b      	str	r3, [r7, #20]
		memcpy(azimuth_result_buffer + index, &y, sizeof(y));
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	4a30      	ldr	r2, [pc, #192]	; (800a5ec <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800a52c:	4413      	add	r3, r2
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	601a      	str	r2, [r3, #0]

		if (++azimuth_tail >= (AZIMUTH_BUFF_LEN/AZIMUTH_RESULT_PACKAGE_SIZE)) {
 800a532:	4b2d      	ldr	r3, [pc, #180]	; (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	3301      	adds	r3, #1
 800a538:	4a2b      	ldr	r2, [pc, #172]	; (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	4b2a      	ldr	r3, [pc, #168]	; (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800a544:	d302      	bcc.n	800a54c <HAL_TIM_PeriodElapsedCallback+0x7c>
			azimuth_tail = 0;
 800a546:	4b28      	ldr	r3, [pc, #160]	; (800a5e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800a548:	2200      	movs	r2, #0
 800a54a:	601a      	str	r2, [r3, #0]
		}

		if (drone_getdata_time >= 10) {
 800a54c:	4b28      	ldr	r3, [pc, #160]	; (800a5f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b09      	cmp	r3, #9
 800a552:	d910      	bls.n	800a576 <HAL_TIM_PeriodElapsedCallback+0xa6>
			drone_getdata_time = 0;
 800a554:	4b26      	ldr	r3, [pc, #152]	; (800a5f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800a556:	2200      	movs	r2, #0
 800a558:	601a      	str	r2, [r3, #0]
			//100ms
		//	uint32_t dron_timd = HAL_GetTick();
			get_drone_data();
 800a55a:	f7ff ff63 	bl	800a424 <get_drone_data>
		//	printf("dron_tim:%d\r\n",HAL_GetTick()-dron_timd);
			if(++drone_tail >= (DRONE_RESULT_LEN/DRONE_RESULT_PACKAGE_SIZE)){
 800a55e:	4b25      	ldr	r3, [pc, #148]	; (800a5f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	3301      	adds	r3, #1
 800a564:	4a23      	ldr	r2, [pc, #140]	; (800a5f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800a566:	6013      	str	r3, [r2, #0]
 800a568:	4b22      	ldr	r3, [pc, #136]	; (800a5f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b3b      	cmp	r3, #59	; 0x3b
 800a56e:	d902      	bls.n	800a576 <HAL_TIM_PeriodElapsedCallback+0xa6>
				drone_tail = 0;
 800a570:	4b20      	ldr	r3, [pc, #128]	; (800a5f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800a572:	2200      	movs	r2, #0
 800a574:	601a      	str	r2, [r3, #0]
			}
	//		printf("drone_tail:%d\t",drone_tail);
		}
		if (motor_turn_time >= 100) {
 800a576:	4b20      	ldr	r3, [pc, #128]	; (800a5f8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	2b63      	cmp	r3, #99	; 0x63
 800a57c:	d906      	bls.n	800a58c <HAL_TIM_PeriodElapsedCallback+0xbc>
			Motor_DIR_Turn(GPIOB, GPIO_PIN_5);
 800a57e:	2120      	movs	r1, #32
 800a580:	481e      	ldr	r0, [pc, #120]	; (800a5fc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800a582:	f000 f861 	bl	800a648 <Motor_DIR_Turn>
			motor_turn_time = 0;
 800a586:	4b1c      	ldr	r3, [pc, #112]	; (800a5f8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800a588:	2200      	movs	r2, #0
 800a58a:	701a      	strb	r2, [r3, #0]
		}
		drone_getdata_time++;
 800a58c:	4b18      	ldr	r3, [pc, #96]	; (800a5f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	3301      	adds	r3, #1
 800a592:	4a17      	ldr	r2, [pc, #92]	; (800a5f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800a594:	6013      	str	r3, [r2, #0]
		motor_turn_time++;
 800a596:	4b18      	ldr	r3, [pc, #96]	; (800a5f8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	3301      	adds	r3, #1
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	4b16      	ldr	r3, [pc, #88]	; (800a5f8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800a5a0:	701a      	strb	r2, [r3, #0]
	}
	if (htim->Instance == TIM3) {
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a16      	ldr	r2, [pc, #88]	; (800a600 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d112      	bne.n	800a5d2 <HAL_TIM_PeriodElapsedCallback+0x102>
		//5s 
	//	printf("222\r\n");
		if(++turn_time >= 3)
 800a5ac:	4b15      	ldr	r3, [pc, #84]	; (800a604 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	b2da      	uxtb	r2, r3
 800a5b4:	4b13      	ldr	r3, [pc, #76]	; (800a604 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800a5b6:	701a      	strb	r2, [r3, #0]
 800a5b8:	4b12      	ldr	r3, [pc, #72]	; (800a604 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d908      	bls.n	800a5d2 <HAL_TIM_PeriodElapsedCallback+0x102>
		{
			turn_time = 0;
 800a5c0:	4b10      	ldr	r3, [pc, #64]	; (800a604 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	701a      	strb	r2, [r3, #0]
			turn_flag = 1;
 800a5c6:	4b10      	ldr	r3, [pc, #64]	; (800a608 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	701a      	strb	r2, [r3, #0]
			printf("'''\r\n");
 800a5cc:	480f      	ldr	r0, [pc, #60]	; (800a60c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800a5ce:	f002 fd4f 	bl	800d070 <puts>
		}
	}
	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a0e      	ldr	r2, [pc, #56]	; (800a610 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d101      	bne.n	800a5e0 <HAL_TIM_PeriodElapsedCallback+0x110>
		HAL_IncTick();
 800a5dc:	f7f7 fbbc 	bl	8001d58 <HAL_IncTick>
	}

}
 800a5e0:	bf00      	nop
 800a5e2:	3718      	adds	r7, #24
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}
 800a5e8:	20000258 	.word	0x20000258
 800a5ec:	20000e58 	.word	0x20000e58
 800a5f0:	20000268 	.word	0x20000268
 800a5f4:	20000280 	.word	0x20000280
 800a5f8:	2000026c 	.word	0x2000026c
 800a5fc:	40010c00 	.word	0x40010c00
 800a600:	40000400 	.word	0x40000400
 800a604:	2000026d 	.word	0x2000026d
 800a608:	20000264 	.word	0x20000264
 800a60c:	0800ef44 	.word	0x0800ef44
 800a610:	40000800 	.word	0x40000800

0800a614 <Motor_PWM_Start>:
 *  Created on: Feb 23, 2021
 *      Author: Administrator
 */
#include "motor.h"

void Motor_PWM_Start(TIM_HandleTypeDef *htim, uint32_t channel) {
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
	HAL_TIM_PWM_Start(htim, channel);
 800a61e:	6839      	ldr	r1, [r7, #0]
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7f9 fe51 	bl	80042c8 <HAL_TIM_PWM_Start>
}
 800a626:	bf00      	nop
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <Motor_PWM_Stop>:

void Motor_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t channel) {
 800a62e:	b580      	push	{r7, lr}
 800a630:	b082      	sub	sp, #8
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	6039      	str	r1, [r7, #0]
	HAL_TIM_PWM_Stop(htim, channel);
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7f9 fee6 	bl	800440c <HAL_TIM_PWM_Stop>
}
 800a640:	bf00      	nop
 800a642:	3708      	adds	r7, #8
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <Motor_DIR_Turn>:

void Motor_DIR_Turn(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	460b      	mov	r3, r1
 800a652:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 800a654:	887b      	ldrh	r3, [r7, #2]
 800a656:	4619      	mov	r1, r3
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f7f8 fcd7 	bl	800300c <HAL_GPIO_TogglePin>
}
 800a65e:	bf00      	nop
 800a660:	3708      	adds	r7, #8
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
	...

0800a668 <Motor_PWM_Frequency>:
//
}


void Motor_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel,
		uint32_t fre) {
 800a668:	b480      	push	{r7}
 800a66a:	b087      	sub	sp, #28
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	607a      	str	r2, [r7, #4]
	 4. arr=100
	 5. psc=1000
	 100,000,000/100/1000=1000Hz
	 */
	//fre = 72000000/((fre+1)*(999+1));
	uint32_t prescale = 71;
 800a674:	2347      	movs	r3, #71	; 0x47
 800a676:	617b      	str	r3, [r7, #20]
	uint32_t autoload = (72000000 / fre) / (prescale + 1);
 800a678:	4a1d      	ldr	r2, [pc, #116]	; (800a6f0 <Motor_PWM_Frequency+0x88>)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	3301      	adds	r3, #1
 800a684:	fbb2 f3f3 	udiv	r3, r2, r3
 800a688:	613b      	str	r3, [r7, #16]
	autoload = autoload - 1;
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	3b01      	subs	r3, #1
 800a68e:	613b      	str	r3, [r7, #16]
	__HAL_TIM_SET_PRESCALER(htim, prescale);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	697a      	ldr	r2, [r7, #20]
 800a696:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(htim, autoload);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	693a      	ldr	r2, [r7, #16]
 800a69e:	62da      	str	r2, [r3, #44]	; 0x2c
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	693a      	ldr	r2, [r7, #16]
 800a6a4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(htim, channel, autoload / 2);
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d105      	bne.n	800a6b8 <Motor_PWM_Frequency+0x50>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	0852      	lsrs	r2, r2, #1
 800a6b4:	635a      	str	r2, [r3, #52]	; 0x34
}
 800a6b6:	e016      	b.n	800a6e6 <Motor_PWM_Frequency+0x7e>
	__HAL_TIM_SET_COMPARE(htim, channel, autoload / 2);
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	2b04      	cmp	r3, #4
 800a6bc:	d105      	bne.n	800a6ca <Motor_PWM_Frequency+0x62>
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	693a      	ldr	r2, [r7, #16]
 800a6c4:	0852      	lsrs	r2, r2, #1
 800a6c6:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a6c8:	e00d      	b.n	800a6e6 <Motor_PWM_Frequency+0x7e>
	__HAL_TIM_SET_COMPARE(htim, channel, autoload / 2);
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	2b08      	cmp	r3, #8
 800a6ce:	d105      	bne.n	800a6dc <Motor_PWM_Frequency+0x74>
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	693a      	ldr	r2, [r7, #16]
 800a6d6:	0852      	lsrs	r2, r2, #1
 800a6d8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800a6da:	e004      	b.n	800a6e6 <Motor_PWM_Frequency+0x7e>
	__HAL_TIM_SET_COMPARE(htim, channel, autoload / 2);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	693a      	ldr	r2, [r7, #16]
 800a6e2:	0852      	lsrs	r2, r2, #1
 800a6e4:	641a      	str	r2, [r3, #64]	; 0x40
}
 800a6e6:	bf00      	nop
 800a6e8:	371c      	adds	r7, #28
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bc80      	pop	{r7}
 800a6ee:	4770      	bx	lr
 800a6f0:	044aa200 	.word	0x044aa200

0800a6f4 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	6039      	str	r1, [r7, #0]
 800a6fe:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	881b      	ldrh	r3, [r3, #0]
 800a704:	b2da      	uxtb	r2, r3
 800a706:	79fb      	ldrb	r3, [r7, #7]
 800a708:	4053      	eors	r3, r2
 800a70a:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 800a70c:	7bfb      	ldrb	r3, [r7, #15]
 800a70e:	011b      	lsls	r3, r3, #4
 800a710:	b25a      	sxtb	r2, r3
 800a712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a716:	4053      	eors	r3, r2
 800a718:	b25b      	sxtb	r3, r3
 800a71a:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	881b      	ldrh	r3, [r3, #0]
 800a720:	0a1b      	lsrs	r3, r3, #8
 800a722:	b29b      	uxth	r3, r3
 800a724:	b21a      	sxth	r2, r3
 800a726:	7bfb      	ldrb	r3, [r7, #15]
 800a728:	021b      	lsls	r3, r3, #8
 800a72a:	b21b      	sxth	r3, r3
 800a72c:	4053      	eors	r3, r2
 800a72e:	b21a      	sxth	r2, r3
 800a730:	7bfb      	ldrb	r3, [r7, #15]
 800a732:	00db      	lsls	r3, r3, #3
 800a734:	b21b      	sxth	r3, r3
 800a736:	4053      	eors	r3, r2
 800a738:	b21a      	sxth	r2, r3
 800a73a:	7bfb      	ldrb	r3, [r7, #15]
 800a73c:	091b      	lsrs	r3, r3, #4
 800a73e:	b2db      	uxtb	r3, r3
 800a740:	b21b      	sxth	r3, r3
 800a742:	4053      	eors	r3, r2
 800a744:	b21b      	sxth	r3, r3
 800a746:	b29a      	uxth	r2, r3
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	801a      	strh	r2, [r3, #0]
}
 800a74c:	bf00      	nop
 800a74e:	3714      	adds	r7, #20
 800a750:	46bd      	mov	sp, r7
 800a752:	bc80      	pop	{r7}
 800a754:	4770      	bx	lr

0800a756 <crc_init>:
 * @brief Initiliaze the buffer for the X.25 CRC
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800a756:	b480      	push	{r7}
 800a758:	b083      	sub	sp, #12
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a764:	801a      	strh	r2, [r3, #0]
}
 800a766:	bf00      	nop
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bc80      	pop	{r7}
 800a76e:	4770      	bx	lr

0800a770 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 800a77c:	f107 030e 	add.w	r3, r7, #14
 800a780:	4618      	mov	r0, r3
 800a782:	f7ff ffe8 	bl	800a756 <crc_init>
	while (length--) {
 800a786:	e009      	b.n	800a79c <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	1c5a      	adds	r2, r3, #1
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	f107 020e 	add.w	r2, r7, #14
 800a794:	4611      	mov	r1, r2
 800a796:	4618      	mov	r0, r3
 800a798:	f7ff ffac 	bl	800a6f4 <crc_accumulate>
	while (length--) {
 800a79c:	887b      	ldrh	r3, [r7, #2]
 800a79e:	1e5a      	subs	r2, r3, #1
 800a7a0:	807a      	strh	r2, [r7, #2]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1f0      	bne.n	800a788 <crc_calculate+0x18>
        }
        return crcTmp;
 800a7a6:	89fb      	ldrh	r3, [r7, #14]
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3710      	adds	r7, #16
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}

0800a7b0 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	617b      	str	r3, [r7, #20]
	while (length--) {
 800a7c2:	e007      	b.n	800a7d4 <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	1c5a      	adds	r2, r3, #1
 800a7c8:	617a      	str	r2, [r7, #20]
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	68f9      	ldr	r1, [r7, #12]
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f7ff ff90 	bl	800a6f4 <crc_accumulate>
	while (length--) {
 800a7d4:	88fb      	ldrh	r3, [r7, #6]
 800a7d6:	1e5a      	subs	r2, r3, #1
 800a7d8:	80fa      	strh	r2, [r7, #6]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d1f2      	bne.n	800a7c4 <crc_accumulate_buffer+0x14>
        }
}
 800a7de:	bf00      	nop
 800a7e0:	3718      	adds	r7, #24
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
	...

0800a7e8 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 800a7f2:	79fa      	ldrb	r2, [r7, #7]
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	005b      	lsls	r3, r3, #1
 800a7f8:	4413      	add	r3, r2
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	4a03      	ldr	r2, [pc, #12]	; (800a80c <mavlink_get_channel_status+0x24>)
 800a7fe:	4413      	add	r3, r2
}
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	bc80      	pop	{r7}
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	200002bc 	.word	0x200002bc

0800a810 <mavlink_get_channel_buffer>:
/*
 * Internal function to give access to the channel buffer for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_BUFFER
MAVLINK_HELPER mavlink_message_t* mavlink_get_channel_buffer(uint8_t chan)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	4603      	mov	r3, r0
 800a818:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_buffer array defined in function,
	// has to be defined externally
#else
	static mavlink_message_t m_mavlink_buffer[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_buffer[chan];
 800a81a:	79fa      	ldrb	r2, [r7, #7]
 800a81c:	4613      	mov	r3, r2
 800a81e:	011b      	lsls	r3, r3, #4
 800a820:	4413      	add	r3, r2
 800a822:	011b      	lsls	r3, r3, #4
 800a824:	4a03      	ldr	r2, [pc, #12]	; (800a834 <mavlink_get_channel_buffer+0x24>)
 800a826:	4413      	add	r3, r2
}
 800a828:	4618      	mov	r0, r3
 800a82a:	370c      	adds	r7, #12
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bc80      	pop	{r7}
 800a830:	4770      	bx	lr
 800a832:	bf00      	nop
 800a834:	200002f0 	.word	0x200002f0

0800a838 <_mav_finalize_message_chan_send>:
MAVLINK_HELPER void _mav_finalize_message_chan_send(mavlink_channel_t chan, uint8_t msgid, const char *packet, 
						    uint8_t min_length, uint8_t length, uint8_t crc_extra)
#else
MAVLINK_HELPER void _mav_finalize_message_chan_send(mavlink_channel_t chan, uint8_t msgid, const char *packet, uint8_t length)
#endif
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	603a      	str	r2, [r7, #0]
 800a840:	461a      	mov	r2, r3
 800a842:	4603      	mov	r3, r0
 800a844:	71fb      	strb	r3, [r7, #7]
 800a846:	460b      	mov	r3, r1
 800a848:	71bb      	strb	r3, [r7, #6]
 800a84a:	4613      	mov	r3, r2
 800a84c:	717b      	strb	r3, [r7, #5]
	uint16_t checksum;
	uint8_t buf[MAVLINK_NUM_HEADER_BYTES];
	uint8_t ck[2];
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 800a84e:	79fb      	ldrb	r3, [r7, #7]
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff ffc9 	bl	800a7e8 <mavlink_get_channel_status>
 800a856:	6178      	str	r0, [r7, #20]
	buf[0] = MAVLINK_STX;
 800a858:	23fe      	movs	r3, #254	; 0xfe
 800a85a:	733b      	strb	r3, [r7, #12]
	buf[1] = length;
 800a85c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a860:	737b      	strb	r3, [r7, #13]
	buf[2] = status->current_tx_seq;
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	799b      	ldrb	r3, [r3, #6]
 800a866:	73bb      	strb	r3, [r7, #14]
	buf[3] = mavlink_system.sysid;
 800a868:	4b24      	ldr	r3, [pc, #144]	; (800a8fc <_mav_finalize_message_chan_send+0xc4>)
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	73fb      	strb	r3, [r7, #15]
	buf[4] = mavlink_system.compid;
 800a86e:	4b23      	ldr	r3, [pc, #140]	; (800a8fc <_mav_finalize_message_chan_send+0xc4>)
 800a870:	785b      	ldrb	r3, [r3, #1]
 800a872:	743b      	strb	r3, [r7, #16]
	buf[5] = msgid;
 800a874:	79bb      	ldrb	r3, [r7, #6]
 800a876:	747b      	strb	r3, [r7, #17]
	status->current_tx_seq++;
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	799b      	ldrb	r3, [r3, #6]
 800a87c:	3301      	adds	r3, #1
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	719a      	strb	r2, [r3, #6]
	checksum = crc_calculate((const uint8_t*)&buf[1], MAVLINK_CORE_HEADER_LEN);
 800a884:	f107 030c 	add.w	r3, r7, #12
 800a888:	3301      	adds	r3, #1
 800a88a:	2105      	movs	r1, #5
 800a88c:	4618      	mov	r0, r3
 800a88e:	f7ff ff6f 	bl	800a770 <crc_calculate>
 800a892:	4603      	mov	r3, r0
 800a894:	827b      	strh	r3, [r7, #18]
	crc_accumulate_buffer(&checksum, packet, length);
 800a896:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a89a:	b29a      	uxth	r2, r3
 800a89c:	f107 0312 	add.w	r3, r7, #18
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7ff ff84 	bl	800a7b0 <crc_accumulate_buffer>
#if MAVLINK_CRC_EXTRA
	crc_accumulate(crc_extra, &checksum);
 800a8a8:	f107 0212 	add.w	r2, r7, #18
 800a8ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a8b0:	4611      	mov	r1, r2
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7ff ff1e 	bl	800a6f4 <crc_accumulate>
#endif
	ck[0] = (uint8_t)(checksum & 0xFF);
 800a8b8:	8a7b      	ldrh	r3, [r7, #18]
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	723b      	strb	r3, [r7, #8]
	ck[1] = (uint8_t)(checksum >> 8);
 800a8be:	8a7b      	ldrh	r3, [r7, #18]
 800a8c0:	0a1b      	lsrs	r3, r3, #8
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	727b      	strb	r3, [r7, #9]
	MAVLINK_START_UART_SEND(chan, MAVLINK_NUM_NON_PAYLOAD_BYTES + (uint16_t)length);
	_mavlink_send_uart(chan, (const char *)buf, MAVLINK_NUM_HEADER_BYTES);
 800a8c8:	f107 010c 	add.w	r1, r7, #12
 800a8cc:	79fb      	ldrb	r3, [r7, #7]
 800a8ce:	2206      	movs	r2, #6
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 f9e3 	bl	800ac9c <_mavlink_send_uart>
	_mavlink_send_uart(chan, packet, length);
 800a8d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	79fb      	ldrb	r3, [r7, #7]
 800a8de:	6839      	ldr	r1, [r7, #0]
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f000 f9db 	bl	800ac9c <_mavlink_send_uart>
	_mavlink_send_uart(chan, (const char *)ck, 2);
 800a8e6:	f107 0108 	add.w	r1, r7, #8
 800a8ea:	79fb      	ldrb	r3, [r7, #7]
 800a8ec:	2202      	movs	r2, #2
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 f9d4 	bl	800ac9c <_mavlink_send_uart>
	MAVLINK_END_UART_SEND(chan, MAVLINK_NUM_NON_PAYLOAD_BYTES + (uint16_t)length);
}
 800a8f4:	bf00      	nop
 800a8f6:	3718      	adds	r7, #24
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}
 800a8fc:	20003904 	.word	0x20003904

0800a900 <mavlink_start_checksum>:
	int16_t int16;
	uint32_t uint32;
	int32_t int32;
};
MAVLINK_HELPER void mavlink_start_checksum(mavlink_message_t* msg)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
	crc_init(&msg->checksum);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7ff ff23 	bl	800a756 <crc_init>
}
 800a910:	bf00      	nop
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <mavlink_update_checksum>:
MAVLINK_HELPER void mavlink_update_checksum(mavlink_message_t* msg, uint8_t c)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	460b      	mov	r3, r1
 800a922:	70fb      	strb	r3, [r7, #3]
	crc_accumulate(c, &msg->checksum);
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	78fb      	ldrb	r3, [r7, #3]
 800a928:	4611      	mov	r1, r2
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7ff fee2 	bl	800a6f4 <crc_accumulate>
}
 800a930:	bf00      	nop
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <mavlink_frame_char_buffer>:
MAVLINK_HELPER uint8_t mavlink_frame_char_buffer(mavlink_message_t* rxmsg, 
                                                 mavlink_status_t* status,
                                                 uint8_t c, 
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b086      	sub	sp, #24
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	603b      	str	r3, [r7, #0]
 800a944:	4613      	mov	r3, r2
 800a946:	71fb      	strb	r3, [r7, #7]
#ifndef MAVLINK_MESSAGE_LENGTH
	static const uint8_t mavlink_message_lengths[256] = MAVLINK_MESSAGE_LENGTHS;
#define MAVLINK_MESSAGE_LENGTH(msgid) mavlink_message_lengths[msgid]
#endif
#endif
	int bufferIndex = 0;
 800a948:	2300      	movs	r3, #0
 800a94a:	617b      	str	r3, [r7, #20]
	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	2200      	movs	r2, #0
 800a950:	701a      	strb	r2, [r3, #0]
	switch (status->parse_state)
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	78db      	ldrb	r3, [r3, #3]
 800a956:	2b0a      	cmp	r3, #10
 800a958:	f200 80eb 	bhi.w	800ab32 <mavlink_frame_char_buffer+0x1fa>
 800a95c:	a201      	add	r2, pc, #4	; (adr r2, 800a964 <mavlink_frame_char_buffer+0x2c>)
 800a95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a962:	bf00      	nop
 800a964:	0800a991 	.word	0x0800a991
 800a968:	0800a991 	.word	0x0800a991
 800a96c:	0800a9b3 	.word	0x0800a9b3
 800a970:	0800aa17 	.word	0x0800aa17
 800a974:	0800a9ff 	.word	0x0800a9ff
 800a978:	0800aa2f 	.word	0x0800aa2f
 800a97c:	0800aa47 	.word	0x0800aa47
 800a980:	0800aa6f 	.word	0x0800aa6f
 800a984:	0800aaa5 	.word	0x0800aaa5
 800a988:	0800aae1 	.word	0x0800aae1
 800a98c:	0800aae1 	.word	0x0800aae1
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 800a990:	79fb      	ldrb	r3, [r7, #7]
 800a992:	2bfe      	cmp	r3, #254	; 0xfe
 800a994:	f040 80ca 	bne.w	800ab2c <mavlink_frame_char_buffer+0x1f4>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	2202      	movs	r2, #2
 800a99c:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	79fa      	ldrb	r2, [r7, #7]
 800a9a8:	709a      	strb	r2, [r3, #2]
			mavlink_start_checksum(rxmsg);
 800a9aa:	68f8      	ldr	r0, [r7, #12]
 800a9ac:	f7ff ffa8 	bl	800a900 <mavlink_start_checksum>
		}
		break;
 800a9b0:	e0bc      	b.n	800ab2c <mavlink_frame_char_buffer+0x1f4>
	case MAVLINK_PARSE_STATE_GOT_STX:
			if (status->msg_received 
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d012      	beq.n	800a9e0 <mavlink_frame_char_buffer+0xa8>
#if (MAVLINK_MAX_PAYLOAD_LEN < 255)
				|| c > MAVLINK_MAX_PAYLOAD_LEN
#endif
				)
		{
			status->buffer_overrun++;
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	785b      	ldrb	r3, [r3, #1]
 800a9be:	3301      	adds	r3, #1
 800a9c0:	b2da      	uxtb	r2, r3
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	705a      	strb	r2, [r3, #1]
			status->parse_error++;
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	789b      	ldrb	r3, [r3, #2]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	b2da      	uxtb	r2, r3
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	709a      	strb	r2, [r3, #2]
			status->msg_received = 0;
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	70da      	strb	r2, [r3, #3]
			rxmsg->len = c;
			status->packet_idx = 0;
			mavlink_update_checksum(rxmsg, c);
			status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
		}
		break;
 800a9de:	e0a8      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
			rxmsg->len = c;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	79fa      	ldrb	r2, [r7, #7]
 800a9e4:	70da      	strb	r2, [r3, #3]
			status->packet_idx = 0;
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	711a      	strb	r2, [r3, #4]
			mavlink_update_checksum(rxmsg, c);
 800a9ec:	79fb      	ldrb	r3, [r7, #7]
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	68f8      	ldr	r0, [r7, #12]
 800a9f2:	f7ff ff91 	bl	800a918 <mavlink_update_checksum>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	2204      	movs	r2, #4
 800a9fa:	70da      	strb	r2, [r3, #3]
		break;
 800a9fc:	e099      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->seq = c;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	79fa      	ldrb	r2, [r7, #7]
 800aa02:	711a      	strb	r2, [r3, #4]
		mavlink_update_checksum(rxmsg, c);
 800aa04:	79fb      	ldrb	r3, [r7, #7]
 800aa06:	4619      	mov	r1, r3
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f7ff ff85 	bl	800a918 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2203      	movs	r2, #3
 800aa12:	70da      	strb	r2, [r3, #3]
		break;
 800aa14:	e08d      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
	case MAVLINK_PARSE_STATE_GOT_SEQ:
		rxmsg->sysid = c;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	79fa      	ldrb	r2, [r7, #7]
 800aa1a:	715a      	strb	r2, [r3, #5]
		mavlink_update_checksum(rxmsg, c);
 800aa1c:	79fb      	ldrb	r3, [r7, #7]
 800aa1e:	4619      	mov	r1, r3
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f7ff ff79 	bl	800a918 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2205      	movs	r2, #5
 800aa2a:	70da      	strb	r2, [r3, #3]
		break;
 800aa2c:	e081      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
	case MAVLINK_PARSE_STATE_GOT_SYSID:
		rxmsg->compid = c;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	79fa      	ldrb	r2, [r7, #7]
 800aa32:	719a      	strb	r2, [r3, #6]
		mavlink_update_checksum(rxmsg, c);
 800aa34:	79fb      	ldrb	r3, [r7, #7]
 800aa36:	4619      	mov	r1, r3
 800aa38:	68f8      	ldr	r0, [r7, #12]
 800aa3a:	f7ff ff6d 	bl	800a918 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	2206      	movs	r2, #6
 800aa42:	70da      	strb	r2, [r3, #3]
		break;
 800aa44:	e075      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
			status->parse_error++;
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			break;
	    }
#endif
		rxmsg->msgid = c;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	79fa      	ldrb	r2, [r7, #7]
 800aa4a:	71da      	strb	r2, [r3, #7]
		mavlink_update_checksum(rxmsg, c);
 800aa4c:	79fb      	ldrb	r3, [r7, #7]
 800aa4e:	4619      	mov	r1, r3
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f7ff ff61 	bl	800a918 <mavlink_update_checksum>
		if (rxmsg->len == 0)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	78db      	ldrb	r3, [r3, #3]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d103      	bne.n	800aa66 <mavlink_frame_char_buffer+0x12e>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	2208      	movs	r2, #8
 800aa62:	70da      	strb	r2, [r3, #3]
		}
		else
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
		}
		break;
 800aa64:	e065      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	2207      	movs	r2, #7
 800aa6a:	70da      	strb	r2, [r3, #3]
		break;
 800aa6c:	e061      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
	case MAVLINK_PARSE_STATE_GOT_MSGID:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f103 0208 	add.w	r2, r3, #8
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	791b      	ldrb	r3, [r3, #4]
 800aa78:	1c59      	adds	r1, r3, #1
 800aa7a:	b2c8      	uxtb	r0, r1
 800aa7c:	68b9      	ldr	r1, [r7, #8]
 800aa7e:	7108      	strb	r0, [r1, #4]
 800aa80:	4413      	add	r3, r2
 800aa82:	79fa      	ldrb	r2, [r7, #7]
 800aa84:	701a      	strb	r2, [r3, #0]
		mavlink_update_checksum(rxmsg, c);
 800aa86:	79fb      	ldrb	r3, [r7, #7]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	68f8      	ldr	r0, [r7, #12]
 800aa8c:	f7ff ff44 	bl	800a918 <mavlink_update_checksum>
		if (status->packet_idx == rxmsg->len)
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	791a      	ldrb	r2, [r3, #4]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	78db      	ldrb	r3, [r3, #3]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d149      	bne.n	800ab30 <mavlink_frame_char_buffer+0x1f8>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	2208      	movs	r2, #8
 800aaa0:	70da      	strb	r2, [r3, #3]
		}
		break;
 800aaa2:	e045      	b.n	800ab30 <mavlink_frame_char_buffer+0x1f8>
	case MAVLINK_PARSE_STATE_GOT_PAYLOAD:
#if MAVLINK_CRC_EXTRA
		mavlink_update_checksum(rxmsg, MAVLINK_MESSAGE_CRC(rxmsg->msgid));
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	79db      	ldrb	r3, [r3, #7]
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	4b4d      	ldr	r3, [pc, #308]	; (800abe0 <mavlink_frame_char_buffer+0x2a8>)
 800aaac:	5c9b      	ldrb	r3, [r3, r2]
 800aaae:	4619      	mov	r1, r3
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f7ff ff31 	bl	800a918 <mavlink_update_checksum>
#endif
		if (c != (rxmsg->checksum & 0xFF)) {
 800aab6:	79fa      	ldrb	r2, [r7, #7]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	881b      	ldrh	r3, [r3, #0]
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d003      	beq.n	800aaca <mavlink_frame_char_buffer+0x192>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	220a      	movs	r2, #10
 800aac6:	70da      	strb	r2, [r3, #3]
 800aac8:	e002      	b.n	800aad0 <mavlink_frame_char_buffer+0x198>
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	2209      	movs	r2, #9
 800aace:	70da      	strb	r2, [r3, #3]
		}
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx] = (char)c;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	3308      	adds	r3, #8
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	7912      	ldrb	r2, [r2, #4]
 800aad8:	4413      	add	r3, r2
 800aada:	79fa      	ldrb	r2, [r7, #7]
 800aadc:	701a      	strb	r2, [r3, #0]
		break;
 800aade:	e028      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
	case MAVLINK_PARSE_STATE_GOT_CRC1:
	case MAVLINK_PARSE_STATE_GOT_BAD_CRC1:
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	78db      	ldrb	r3, [r3, #3]
 800aae4:	2b0a      	cmp	r3, #10
 800aae6:	d007      	beq.n	800aaf8 <mavlink_frame_char_buffer+0x1c0>
 800aae8:	79fb      	ldrb	r3, [r7, #7]
 800aaea:	b29a      	uxth	r2, r3
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	881b      	ldrh	r3, [r3, #0]
 800aaf0:	0a1b      	lsrs	r3, r3, #8
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d003      	beq.n	800ab00 <mavlink_frame_char_buffer+0x1c8>
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	2202      	movs	r2, #2
 800aafc:	701a      	strb	r2, [r3, #0]
 800aafe:	e002      	b.n	800ab06 <mavlink_frame_char_buffer+0x1ce>
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	2201      	movs	r2, #1
 800ab04:	701a      	strb	r2, [r3, #0]
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	2201      	movs	r2, #1
 800ab0a:	70da      	strb	r2, [r3, #3]
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx+1] = (char)c;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f103 0208 	add.w	r2, r3, #8
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	791b      	ldrb	r3, [r3, #4]
 800ab16:	3301      	adds	r3, #1
 800ab18:	4413      	add	r3, r2
 800ab1a:	79fa      	ldrb	r2, [r7, #7]
 800ab1c:	701a      	strb	r2, [r3, #0]
                memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 800ab1e:	f44f 7288 	mov.w	r2, #272	; 0x110
 800ab22:	68f9      	ldr	r1, [r7, #12]
 800ab24:	6838      	ldr	r0, [r7, #0]
 800ab26:	f001 fdcd 	bl	800c6c4 <memcpy>
		break;
 800ab2a:	e002      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
		break;
 800ab2c:	bf00      	nop
 800ab2e:	e000      	b.n	800ab32 <mavlink_frame_char_buffer+0x1fa>
		break;
 800ab30:	bf00      	nop
	}
	bufferIndex++;
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	3301      	adds	r3, #1
 800ab36:	617b      	str	r3, [r7, #20]
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	781b      	ldrb	r3, [r3, #0]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d110      	bne.n	800ab62 <mavlink_frame_char_buffer+0x22a>
		//while(status->current_seq != rxmsg->seq)
		//{
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	791a      	ldrb	r2, [r3, #4]
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	715a      	strb	r2, [r3, #5]
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	891b      	ldrh	r3, [r3, #8]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d102      	bne.n	800ab56 <mavlink_frame_char_buffer+0x21e>
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2200      	movs	r2, #0
 800ab54:	815a      	strh	r2, [r3, #10]
		// Count this packet as received
		status->packet_rx_success_count++;
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	891b      	ldrh	r3, [r3, #8]
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	811a      	strh	r2, [r3, #8]
	}
	r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	78da      	ldrb	r2, [r3, #3]
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	70da      	strb	r2, [r3, #3]
	r_mavlink_status->parse_state = status->parse_state;
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	78da      	ldrb	r2, [r3, #3]
 800ab6e:	6a3b      	ldr	r3, [r7, #32]
 800ab70:	70da      	strb	r2, [r3, #3]
	r_mavlink_status->packet_idx = status->packet_idx;
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	791a      	ldrb	r2, [r3, #4]
 800ab76:	6a3b      	ldr	r3, [r7, #32]
 800ab78:	711a      	strb	r2, [r3, #4]
	r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	795b      	ldrb	r3, [r3, #5]
 800ab7e:	3301      	adds	r3, #1
 800ab80:	b2da      	uxtb	r2, r3
 800ab82:	6a3b      	ldr	r3, [r7, #32]
 800ab84:	715a      	strb	r2, [r3, #5]
	r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	891a      	ldrh	r2, [r3, #8]
 800ab8a:	6a3b      	ldr	r3, [r7, #32]
 800ab8c:	811a      	strh	r2, [r3, #8]
	r_mavlink_status->packet_rx_drop_count = status->parse_error;
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	789b      	ldrb	r3, [r3, #2]
 800ab92:	b29a      	uxth	r2, r3
 800ab94:	6a3b      	ldr	r3, [r7, #32]
 800ab96:	815a      	strh	r2, [r3, #10]
	status->parse_error = 0;
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	709a      	strb	r2, [r3, #2]
	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d115      	bne.n	800abd2 <mavlink_frame_char_buffer+0x29a>
		  msg CRC with the one on the wire so that if the
		  caller decides to forward the message anyway that
		  mavlink_msg_to_send_buffer() won't overwrite the
		  checksum
		 */
		r_message->checksum = _MAV_PAYLOAD(rxmsg)[status->packet_idx] | (_MAV_PAYLOAD(rxmsg)[status->packet_idx+1]<<8);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3308      	adds	r3, #8
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	7912      	ldrb	r2, [r2, #4]
 800abae:	4413      	add	r3, r2
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	b21a      	sxth	r2, r3
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f103 0108 	add.w	r1, r3, #8
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	791b      	ldrb	r3, [r3, #4]
 800abbe:	3301      	adds	r3, #1
 800abc0:	440b      	add	r3, r1
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	021b      	lsls	r3, r3, #8
 800abc6:	b21b      	sxth	r3, r3
 800abc8:	4313      	orrs	r3, r2
 800abca:	b21b      	sxth	r3, r3
 800abcc:	b29a      	uxth	r2, r3
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	801a      	strh	r2, [r3, #0]
	}
	return status->msg_received;
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	781b      	ldrb	r3, [r3, #0]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3718      	adds	r7, #24
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	0800f724 	.word	0x0800f724

0800abe4 <mavlink_frame_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_frame_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 800abe4:	b590      	push	{r4, r7, lr}
 800abe6:	b087      	sub	sp, #28
 800abe8:	af02      	add	r7, sp, #8
 800abea:	60ba      	str	r2, [r7, #8]
 800abec:	607b      	str	r3, [r7, #4]
 800abee:	4603      	mov	r3, r0
 800abf0:	73fb      	strb	r3, [r7, #15]
 800abf2:	460b      	mov	r3, r1
 800abf4:	73bb      	strb	r3, [r7, #14]
	return mavlink_frame_char_buffer(mavlink_get_channel_buffer(chan),
 800abf6:	7bfb      	ldrb	r3, [r7, #15]
 800abf8:	4618      	mov	r0, r3
 800abfa:	f7ff fe09 	bl	800a810 <mavlink_get_channel_buffer>
 800abfe:	4604      	mov	r4, r0
 800ac00:	7bfb      	ldrb	r3, [r7, #15]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7ff fdf0 	bl	800a7e8 <mavlink_get_channel_status>
 800ac08:	4601      	mov	r1, r0
 800ac0a:	7bba      	ldrb	r2, [r7, #14]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	4620      	mov	r0, r4
 800ac14:	f7ff fe90 	bl	800a938 <mavlink_frame_char_buffer>
 800ac18:	4603      	mov	r3, r0
					 mavlink_get_channel_status(chan),
					 c,
					 r_message,
					 r_mavlink_status);
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3714      	adds	r7, #20
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd90      	pop	{r4, r7, pc}

0800ac22 <mavlink_parse_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_parse_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b088      	sub	sp, #32
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	60ba      	str	r2, [r7, #8]
 800ac2a:	607b      	str	r3, [r7, #4]
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	73fb      	strb	r3, [r7, #15]
 800ac30:	460b      	mov	r3, r1
 800ac32:	73bb      	strb	r3, [r7, #14]
    uint8_t msg_received = mavlink_frame_char(chan, c, r_message, r_mavlink_status);
 800ac34:	7bb9      	ldrb	r1, [r7, #14]
 800ac36:	7bf8      	ldrb	r0, [r7, #15]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	68ba      	ldr	r2, [r7, #8]
 800ac3c:	f7ff ffd2 	bl	800abe4 <mavlink_frame_char>
 800ac40:	4603      	mov	r3, r0
 800ac42:	77fb      	strb	r3, [r7, #31]
    if (msg_received == MAVLINK_FRAMING_BAD_CRC) {
 800ac44:	7ffb      	ldrb	r3, [r7, #31]
 800ac46:	2b02      	cmp	r3, #2
 800ac48:	d123      	bne.n	800ac92 <mavlink_parse_char+0x70>
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
 800ac4a:	7bfb      	ldrb	r3, [r7, #15]
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7ff fddf 	bl	800a810 <mavlink_get_channel_buffer>
 800ac52:	61b8      	str	r0, [r7, #24]
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
 800ac54:	7bfb      	ldrb	r3, [r7, #15]
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7ff fdc6 	bl	800a7e8 <mavlink_get_channel_status>
 800ac5c:	6178      	str	r0, [r7, #20]
	    status->parse_error++;
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	789b      	ldrb	r3, [r3, #2]
 800ac62:	3301      	adds	r3, #1
 800ac64:	b2da      	uxtb	r2, r3
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	709a      	strb	r2, [r3, #2]
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	2201      	movs	r2, #1
 800ac74:	70da      	strb	r2, [r3, #3]
	    if (c == MAVLINK_STX)
 800ac76:	7bbb      	ldrb	r3, [r7, #14]
 800ac78:	2bfe      	cmp	r3, #254	; 0xfe
 800ac7a:	d108      	bne.n	800ac8e <mavlink_parse_char+0x6c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	2202      	movs	r2, #2
 800ac80:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	2200      	movs	r2, #0
 800ac86:	70da      	strb	r2, [r3, #3]
		    mavlink_start_checksum(rxmsg);
 800ac88:	69b8      	ldr	r0, [r7, #24]
 800ac8a:	f7ff fe39 	bl	800a900 <mavlink_start_checksum>
	    }
	    return 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	e000      	b.n	800ac94 <mavlink_parse_char+0x72>
    }
    return msg_received;
 800ac92:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3720      	adds	r7, #32
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}

0800ac9c <_mavlink_send_uart>:
    }
}
 */
 #include "../../System/Mavlink_Usart_Fifo/mavlink_usart_fifo.h"
MAVLINK_HELPER void _mavlink_send_uart(mavlink_channel_t chan, const char *buf, uint16_t len)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	4603      	mov	r3, r0
 800aca4:	6039      	str	r1, [r7, #0]
 800aca6:	71fb      	strb	r3, [r7, #7]
 800aca8:	4613      	mov	r3, r2
 800acaa:	80bb      	strh	r3, [r7, #4]
	serial_write_buf((uint8_t*)buf, len);
 800acac:	88bb      	ldrh	r3, [r7, #4]
 800acae:	4619      	mov	r1, r3
 800acb0:	6838      	ldr	r0, [r7, #0]
 800acb2:	f001 f979 	bl	800bfa8 <serial_write_buf>
}
 800acb6:	bf00      	nop
 800acb8:	3708      	adds	r7, #8
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}

0800acbe <mavlink_msg_heartbeat_send>:
 * @param system_status System status flag, see MAV_STATE ENUM
 */
#ifdef MAVLINK_USE_CONVENIENCE_FUNCTIONS

static inline void mavlink_msg_heartbeat_send(mavlink_channel_t chan, uint8_t type, uint8_t autopilot, uint8_t base_mode, uint32_t custom_mode, uint8_t system_status)
{
 800acbe:	b590      	push	{r4, r7, lr}
 800acc0:	b089      	sub	sp, #36	; 0x24
 800acc2:	af02      	add	r7, sp, #8
 800acc4:	4604      	mov	r4, r0
 800acc6:	4608      	mov	r0, r1
 800acc8:	4611      	mov	r1, r2
 800acca:	461a      	mov	r2, r3
 800accc:	4623      	mov	r3, r4
 800acce:	71fb      	strb	r3, [r7, #7]
 800acd0:	4603      	mov	r3, r0
 800acd2:	71bb      	strb	r3, [r7, #6]
 800acd4:	460b      	mov	r3, r1
 800acd6:	717b      	strb	r3, [r7, #5]
 800acd8:	4613      	mov	r3, r2
 800acda:	713b      	strb	r3, [r7, #4]
    _mav_put_uint8_t(buf, 8, 3);

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_HEARTBEAT, buf, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
#else
    mavlink_heartbeat_t packet;
    packet.custom_mode = custom_mode;
 800acdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acde:	60fb      	str	r3, [r7, #12]
    packet.type = type;
 800ace0:	79bb      	ldrb	r3, [r7, #6]
 800ace2:	743b      	strb	r3, [r7, #16]
    packet.autopilot = autopilot;
 800ace4:	797b      	ldrb	r3, [r7, #5]
 800ace6:	747b      	strb	r3, [r7, #17]
    packet.base_mode = base_mode;
 800ace8:	793b      	ldrb	r3, [r7, #4]
 800acea:	74bb      	strb	r3, [r7, #18]
    packet.system_status = system_status;
 800acec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800acf0:	74fb      	strb	r3, [r7, #19]
    packet.mavlink_version = 3;
 800acf2:	2303      	movs	r3, #3
 800acf4:	753b      	strb	r3, [r7, #20]

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_HEARTBEAT, (const char *)&packet, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 800acf6:	f107 020c 	add.w	r2, r7, #12
 800acfa:	79f8      	ldrb	r0, [r7, #7]
 800acfc:	2332      	movs	r3, #50	; 0x32
 800acfe:	9301      	str	r3, [sp, #4]
 800ad00:	2309      	movs	r3, #9
 800ad02:	9300      	str	r3, [sp, #0]
 800ad04:	2309      	movs	r3, #9
 800ad06:	2100      	movs	r1, #0
 800ad08:	f7ff fd96 	bl	800a838 <_mav_finalize_message_chan_send>
#endif
}
 800ad0c:	bf00      	nop
 800ad0e:	371c      	adds	r7, #28
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd90      	pop	{r4, r7, pc}

0800ad14 <mavlink_msg_heartbeat_decode>:
 *
 * @param msg The message to decode
 * @param heartbeat C-struct to decode the message contents into
 */
static inline void mavlink_msg_heartbeat_decode(const mavlink_message_t* msg, mavlink_heartbeat_t* heartbeat)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
    heartbeat->autopilot = mavlink_msg_heartbeat_get_autopilot(msg);
    heartbeat->base_mode = mavlink_msg_heartbeat_get_base_mode(msg);
    heartbeat->system_status = mavlink_msg_heartbeat_get_system_status(msg);
    heartbeat->mavlink_version = mavlink_msg_heartbeat_get_mavlink_version(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_HEARTBEAT_LEN? msg->len : MAVLINK_MSG_ID_HEARTBEAT_LEN;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	78db      	ldrb	r3, [r3, #3]
 800ad22:	2b09      	cmp	r3, #9
 800ad24:	bf28      	it	cs
 800ad26:	2309      	movcs	r3, #9
 800ad28:	73fb      	strb	r3, [r7, #15]
        memset(heartbeat, 0, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 800ad2a:	2209      	movs	r2, #9
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	6838      	ldr	r0, [r7, #0]
 800ad30:	f001 fcd3 	bl	800c6da <memset>
    memcpy(heartbeat, _MAV_PAYLOAD(msg), len);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	3308      	adds	r3, #8
 800ad38:	7bfa      	ldrb	r2, [r7, #15]
 800ad3a:	4619      	mov	r1, r3
 800ad3c:	6838      	ldr	r0, [r7, #0]
 800ad3e:	f001 fcc1 	bl	800c6c4 <memcpy>
#endif
}
 800ad42:	bf00      	nop
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <mavlink_msg_attitude_send>:
 * @param yawspeed Yaw angular speed (rad/s)
 */
#ifdef MAVLINK_USE_CONVENIENCE_FUNCTIONS

static inline void mavlink_msg_attitude_send(mavlink_channel_t chan, uint32_t time_boot_ms, float roll, float pitch, float yaw, float rollspeed, float pitchspeed, float yawspeed)
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b08e      	sub	sp, #56	; 0x38
 800ad4e:	af02      	add	r7, sp, #8
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	607a      	str	r2, [r7, #4]
 800ad54:	603b      	str	r3, [r7, #0]
 800ad56:	4603      	mov	r3, r0
 800ad58:	73fb      	strb	r3, [r7, #15]
    _mav_put_float(buf, 24, yawspeed);

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_ATTITUDE, buf, MAVLINK_MSG_ID_ATTITUDE_MIN_LEN, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
#else
    mavlink_attitude_t packet;
    packet.time_boot_ms = time_boot_ms;
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	617b      	str	r3, [r7, #20]
    packet.roll = roll;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	61bb      	str	r3, [r7, #24]
    packet.pitch = pitch;
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	61fb      	str	r3, [r7, #28]
    packet.yaw = yaw;
 800ad66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad68:	623b      	str	r3, [r7, #32]
    packet.rollspeed = rollspeed;
 800ad6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad6c:	627b      	str	r3, [r7, #36]	; 0x24
    packet.pitchspeed = pitchspeed;
 800ad6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad70:	62bb      	str	r3, [r7, #40]	; 0x28
    packet.yawspeed = yawspeed;
 800ad72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad74:	62fb      	str	r3, [r7, #44]	; 0x2c

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_ATTITUDE, (const char *)&packet, MAVLINK_MSG_ID_ATTITUDE_MIN_LEN, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
 800ad76:	f107 0214 	add.w	r2, r7, #20
 800ad7a:	7bf8      	ldrb	r0, [r7, #15]
 800ad7c:	2327      	movs	r3, #39	; 0x27
 800ad7e:	9301      	str	r3, [sp, #4]
 800ad80:	231c      	movs	r3, #28
 800ad82:	9300      	str	r3, [sp, #0]
 800ad84:	231c      	movs	r3, #28
 800ad86:	211e      	movs	r1, #30
 800ad88:	f7ff fd56 	bl	800a838 <_mav_finalize_message_chan_send>
#endif
}
 800ad8c:	bf00      	nop
 800ad8e:	3730      	adds	r7, #48	; 0x30
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <mavlink_msg_attitude_decode>:
 *
 * @param msg The message to decode
 * @param attitude C-struct to decode the message contents into
 */
static inline void mavlink_msg_attitude_decode(const mavlink_message_t* msg, mavlink_attitude_t* attitude)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
    attitude->yaw = mavlink_msg_attitude_get_yaw(msg);
    attitude->rollspeed = mavlink_msg_attitude_get_rollspeed(msg);
    attitude->pitchspeed = mavlink_msg_attitude_get_pitchspeed(msg);
    attitude->yawspeed = mavlink_msg_attitude_get_yawspeed(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_ATTITUDE_LEN? msg->len : MAVLINK_MSG_ID_ATTITUDE_LEN;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	78db      	ldrb	r3, [r3, #3]
 800ada2:	2b1c      	cmp	r3, #28
 800ada4:	bf28      	it	cs
 800ada6:	231c      	movcs	r3, #28
 800ada8:	73fb      	strb	r3, [r7, #15]
        memset(attitude, 0, MAVLINK_MSG_ID_ATTITUDE_LEN);
 800adaa:	221c      	movs	r2, #28
 800adac:	2100      	movs	r1, #0
 800adae:	6838      	ldr	r0, [r7, #0]
 800adb0:	f001 fc93 	bl	800c6da <memset>
    memcpy(attitude, _MAV_PAYLOAD(msg), len);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	3308      	adds	r3, #8
 800adb8:	7bfa      	ldrb	r2, [r7, #15]
 800adba:	4619      	mov	r1, r3
 800adbc:	6838      	ldr	r0, [r7, #0]
 800adbe:	f001 fc81 	bl	800c6c4 <memcpy>
#endif
}
 800adc2:	bf00      	nop
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}

0800adca <mavlink_msg_global_position_int_send>:
 * @param hdg Vehicle heading (yaw angle) in degrees * 100, 0.0..359.99 degrees. If unknown, set to: UINT16_MAX
 */
#ifdef MAVLINK_USE_CONVENIENCE_FUNCTIONS

static inline void mavlink_msg_global_position_int_send(mavlink_channel_t chan, uint32_t time_boot_ms, int32_t lat, int32_t lon, int32_t alt, int32_t relative_alt, int16_t vx, int16_t vy, int16_t vz, uint16_t hdg)
{
 800adca:	b580      	push	{r7, lr}
 800adcc:	b08e      	sub	sp, #56	; 0x38
 800adce:	af02      	add	r7, sp, #8
 800add0:	60b9      	str	r1, [r7, #8]
 800add2:	607a      	str	r2, [r7, #4]
 800add4:	603b      	str	r3, [r7, #0]
 800add6:	4603      	mov	r3, r0
 800add8:	73fb      	strb	r3, [r7, #15]
    _mav_put_uint16_t(buf, 26, hdg);

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_GLOBAL_POSITION_INT, buf, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_MIN_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_CRC);
#else
    mavlink_global_position_int_t packet;
    packet.time_boot_ms = time_boot_ms;
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	617b      	str	r3, [r7, #20]
    packet.lat = lat;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	61bb      	str	r3, [r7, #24]
    packet.lon = lon;
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	61fb      	str	r3, [r7, #28]
    packet.alt = alt;
 800ade6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade8:	623b      	str	r3, [r7, #32]
    packet.relative_alt = relative_alt;
 800adea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adec:	627b      	str	r3, [r7, #36]	; 0x24
    packet.vx = vx;
 800adee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800adf2:	853b      	strh	r3, [r7, #40]	; 0x28
    packet.vy = vy;
 800adf4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800adf8:	857b      	strh	r3, [r7, #42]	; 0x2a
    packet.vz = vz;
 800adfa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800adfe:	85bb      	strh	r3, [r7, #44]	; 0x2c
    packet.hdg = hdg;
 800ae00:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ae04:	85fb      	strh	r3, [r7, #46]	; 0x2e

    _mav_finalize_message_chan_send(chan, MAVLINK_MSG_ID_GLOBAL_POSITION_INT, (const char *)&packet, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_MIN_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_CRC);
 800ae06:	f107 0214 	add.w	r2, r7, #20
 800ae0a:	7bf8      	ldrb	r0, [r7, #15]
 800ae0c:	2368      	movs	r3, #104	; 0x68
 800ae0e:	9301      	str	r3, [sp, #4]
 800ae10:	231c      	movs	r3, #28
 800ae12:	9300      	str	r3, [sp, #0]
 800ae14:	231c      	movs	r3, #28
 800ae16:	2121      	movs	r1, #33	; 0x21
 800ae18:	f7ff fd0e 	bl	800a838 <_mav_finalize_message_chan_send>
#endif
}
 800ae1c:	bf00      	nop
 800ae1e:	3730      	adds	r7, #48	; 0x30
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <mavlink_msg_global_position_int_decode>:
 *
 * @param msg The message to decode
 * @param global_position_int C-struct to decode the message contents into
 */
static inline void mavlink_msg_global_position_int_decode(const mavlink_message_t* msg, mavlink_global_position_int_t* global_position_int)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
    global_position_int->vx = mavlink_msg_global_position_int_get_vx(msg);
    global_position_int->vy = mavlink_msg_global_position_int_get_vy(msg);
    global_position_int->vz = mavlink_msg_global_position_int_get_vz(msg);
    global_position_int->hdg = mavlink_msg_global_position_int_get_hdg(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN? msg->len : MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	78db      	ldrb	r3, [r3, #3]
 800ae32:	2b1c      	cmp	r3, #28
 800ae34:	bf28      	it	cs
 800ae36:	231c      	movcs	r3, #28
 800ae38:	73fb      	strb	r3, [r7, #15]
        memset(global_position_int, 0, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN);
 800ae3a:	221c      	movs	r2, #28
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	6838      	ldr	r0, [r7, #0]
 800ae40:	f001 fc4b 	bl	800c6da <memset>
    memcpy(global_position_int, _MAV_PAYLOAD(msg), len);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3308      	adds	r3, #8
 800ae48:	7bfa      	ldrb	r2, [r7, #15]
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	6838      	ldr	r0, [r7, #0]
 800ae4e:	f001 fc39 	bl	800c6c4 <memcpy>
#endif
}
 800ae52:	bf00      	nop
 800ae54:	3710      	adds	r7, #16
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <mavlink_msg_mission_item_decode>:
 *
 * @param msg The message to decode
 * @param mission_item C-struct to decode the message contents into
 */
static inline void mavlink_msg_mission_item_decode(const mavlink_message_t* msg, mavlink_mission_item_t* mission_item)
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b084      	sub	sp, #16
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
 800ae62:	6039      	str	r1, [r7, #0]
    mission_item->target_component = mavlink_msg_mission_item_get_target_component(msg);
    mission_item->frame = mavlink_msg_mission_item_get_frame(msg);
    mission_item->current = mavlink_msg_mission_item_get_current(msg);
    mission_item->autocontinue = mavlink_msg_mission_item_get_autocontinue(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_MISSION_ITEM_LEN? msg->len : MAVLINK_MSG_ID_MISSION_ITEM_LEN;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	78db      	ldrb	r3, [r3, #3]
 800ae68:	2b25      	cmp	r3, #37	; 0x25
 800ae6a:	bf28      	it	cs
 800ae6c:	2325      	movcs	r3, #37	; 0x25
 800ae6e:	73fb      	strb	r3, [r7, #15]
        memset(mission_item, 0, MAVLINK_MSG_ID_MISSION_ITEM_LEN);
 800ae70:	2225      	movs	r2, #37	; 0x25
 800ae72:	2100      	movs	r1, #0
 800ae74:	6838      	ldr	r0, [r7, #0]
 800ae76:	f001 fc30 	bl	800c6da <memset>
    memcpy(mission_item, _MAV_PAYLOAD(msg), len);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	3308      	adds	r3, #8
 800ae7e:	7bfa      	ldrb	r2, [r7, #15]
 800ae80:	4619      	mov	r1, r3
 800ae82:	6838      	ldr	r0, [r7, #0]
 800ae84:	f001 fc1e 	bl	800c6c4 <memcpy>
#endif
}
 800ae88:	bf00      	nop
 800ae8a:	3710      	adds	r7, #16
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <mavlink_msg_mission_item_reached_decode>:
 *
 * @param msg The message to decode
 * @param mission_item_reached C-struct to decode the message contents into
 */
static inline void mavlink_msg_mission_item_reached_decode(const mavlink_message_t* msg, mavlink_mission_item_reached_t* mission_item_reached)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
 800ae98:	6039      	str	r1, [r7, #0]
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    mission_item_reached->seq = mavlink_msg_mission_item_reached_get_seq(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_MISSION_ITEM_REACHED_LEN? msg->len : MAVLINK_MSG_ID_MISSION_ITEM_REACHED_LEN;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	78db      	ldrb	r3, [r3, #3]
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	bf28      	it	cs
 800aea2:	2302      	movcs	r3, #2
 800aea4:	73fb      	strb	r3, [r7, #15]
        memset(mission_item_reached, 0, MAVLINK_MSG_ID_MISSION_ITEM_REACHED_LEN);
 800aea6:	2202      	movs	r2, #2
 800aea8:	2100      	movs	r1, #0
 800aeaa:	6838      	ldr	r0, [r7, #0]
 800aeac:	f001 fc15 	bl	800c6da <memset>
    memcpy(mission_item_reached, _MAV_PAYLOAD(msg), len);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	3308      	adds	r3, #8
 800aeb4:	7bfa      	ldrb	r2, [r7, #15]
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	6838      	ldr	r0, [r7, #0]
 800aeba:	f001 fc03 	bl	800c6c4 <memcpy>
#endif
}
 800aebe:	bf00      	nop
 800aec0:	3710      	adds	r7, #16
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}

0800aec6 <mavlink_msg_command_ack_decode>:
 *
 * @param msg The message to decode
 * @param command_ack C-struct to decode the message contents into
 */
static inline void mavlink_msg_command_ack_decode(const mavlink_message_t* msg, mavlink_command_ack_t* command_ack)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b084      	sub	sp, #16
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	6078      	str	r0, [r7, #4]
 800aece:	6039      	str	r1, [r7, #0]
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    command_ack->command = mavlink_msg_command_ack_get_command(msg);
    command_ack->result = mavlink_msg_command_ack_get_result(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_COMMAND_ACK_LEN? msg->len : MAVLINK_MSG_ID_COMMAND_ACK_LEN;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	78db      	ldrb	r3, [r3, #3]
 800aed4:	2b03      	cmp	r3, #3
 800aed6:	bf28      	it	cs
 800aed8:	2303      	movcs	r3, #3
 800aeda:	73fb      	strb	r3, [r7, #15]
        memset(command_ack, 0, MAVLINK_MSG_ID_COMMAND_ACK_LEN);
 800aedc:	2203      	movs	r2, #3
 800aede:	2100      	movs	r1, #0
 800aee0:	6838      	ldr	r0, [r7, #0]
 800aee2:	f001 fbfa 	bl	800c6da <memset>
    memcpy(command_ack, _MAV_PAYLOAD(msg), len);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	3308      	adds	r3, #8
 800aeea:	7bfa      	ldrb	r2, [r7, #15]
 800aeec:	4619      	mov	r1, r3
 800aeee:	6838      	ldr	r0, [r7, #0]
 800aef0:	f001 fbe8 	bl	800c6c4 <memcpy>
#endif
}
 800aef4:	bf00      	nop
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <send_heartbeat>:
 *  a compiler bug in gcc that would cause it to use far more stack
 *  space than is needed. Without the NOINLINE we use the sum of the
 *  stack needed for each message type. Please be careful to follow the
 *  pattern below when adding any new messages
 */
static NOINLINE void send_heartbeat(mavlink_channel_t chan) {
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b086      	sub	sp, #24
 800af00:	af02      	add	r7, sp, #8
 800af02:	4603      	mov	r3, r0
 800af04:	71fb      	strb	r3, [r7, #7]
	uint8_t base_mode = MAV_MODE_FLAG_CUSTOM_MODE_ENABLED;
 800af06:	2301      	movs	r3, #1
 800af08:	73fb      	strb	r3, [r7, #15]
	uint8_t system_status = MAV_STATE_ACTIVE;
 800af0a:	2304      	movs	r3, #4
 800af0c:	73bb      	strb	r3, [r7, #14]
	uint32_t custom_mode = control_mode;
 800af0e:	4b14      	ldr	r3, [pc, #80]	; (800af60 <send_heartbeat+0x64>)
 800af10:	f993 3000 	ldrsb.w	r3, [r3]
 800af14:	60bb      	str	r3, [r7, #8]
	// what the MAV is up to. The actual bit values are highly
	// ambiguous for most of the APM flight modes. In practice, you
	// only get useful information from the custom_mode, which maps to
	// the APM flight mode and has a well defined meaning in the
	// ArduPlane documentation
	base_mode = MAV_MODE_FLAG_STABILIZE_ENABLED;
 800af16:	2310      	movs	r3, #16
 800af18:	73fb      	strb	r3, [r7, #15]
	switch (control_mode) {
 800af1a:	4b11      	ldr	r3, [pc, #68]	; (800af60 <send_heartbeat+0x64>)
 800af1c:	f993 3000 	ldrsb.w	r3, [r3]
 800af20:	3b03      	subs	r3, #3
 800af22:	2b04      	cmp	r3, #4
 800af24:	d804      	bhi.n	800af30 <send_heartbeat+0x34>
	case AUTO:
	case RTL:
	case LOITER:
	case GUIDED:
	case CIRCLE:
		base_mode |= MAV_MODE_FLAG_GUIDED_ENABLED;
 800af26:	7bfb      	ldrb	r3, [r7, #15]
 800af28:	f043 0308 	orr.w	r3, r3, #8
 800af2c:	73fb      	strb	r3, [r7, #15]
		// note that MAV_MODE_FLAG_AUTO_ENABLED does not match what
		// APM does in any mode, as that is defined as "system finds its own goal
		// positions", which APM does not currently do
		break;
 800af2e:	bf00      	nop
	}
	// all modes except INITIALISING have some form of manual
	// override if stick mixing is enabled
	base_mode |= MAV_MODE_FLAG_MANUAL_INPUT_ENABLED;
 800af30:	7bfb      	ldrb	r3, [r7, #15]
 800af32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af36:	73fb      	strb	r3, [r7, #15]
	// we are armed if we are not initialising
	if (0) {    //motors.armed()) {
		base_mode |= MAV_MODE_FLAG_SAFETY_ARMED;
	}
	// indicate we have set a custom mode
	base_mode |= MAV_MODE_FLAG_CUSTOM_MODE_ENABLED;
 800af38:	7bfb      	ldrb	r3, [r7, #15]
 800af3a:	f043 0301 	orr.w	r3, r3, #1
 800af3e:	73fb      	strb	r3, [r7, #15]
	mavlink_msg_heartbeat_send(chan, MAV_TYPE_QUADROTOR,
 800af40:	7bfa      	ldrb	r2, [r7, #15]
 800af42:	79f8      	ldrb	r0, [r7, #7]
 800af44:	7bbb      	ldrb	r3, [r7, #14]
 800af46:	9301      	str	r3, [sp, #4]
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	9300      	str	r3, [sp, #0]
 800af4c:	4613      	mov	r3, r2
 800af4e:	2203      	movs	r2, #3
 800af50:	2102      	movs	r1, #2
 800af52:	f7ff feb4 	bl	800acbe <mavlink_msg_heartbeat_send>
			MAV_AUTOPILOT_ARDUPILOTMEGA, base_mode, custom_mode, system_status);
}
 800af56:	bf00      	nop
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	20000284 	.word	0x20000284

0800af64 <send_attitude>:
static NOINLINE void send_attitude(mavlink_channel_t chan) {
 800af64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af68:	b086      	sub	sp, #24
 800af6a:	af04      	add	r7, sp, #16
 800af6c:	4603      	mov	r3, r0
 800af6e:	71fb      	strb	r3, [r7, #7]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800af70:	4b2f      	ldr	r3, [pc, #188]	; (800b030 <send_attitude+0xcc>)
 800af72:	785b      	ldrb	r3, [r3, #1]
 800af74:	3301      	adds	r3, #1
 800af76:	b2da      	uxtb	r2, r3
 800af78:	4b2d      	ldr	r3, [pc, #180]	; (800b030 <send_attitude+0xcc>)
 800af7a:	705a      	strb	r2, [r3, #1]
 800af7c:	4b2c      	ldr	r3, [pc, #176]	; (800b030 <send_attitude+0xcc>)
 800af7e:	785b      	ldrb	r3, [r3, #1]
 800af80:	4698      	mov	r8, r3
			++buf[2],    //ahrs.roll,
 800af82:	4b2b      	ldr	r3, [pc, #172]	; (800b030 <send_attitude+0xcc>)
 800af84:	789b      	ldrb	r3, [r3, #2]
 800af86:	3301      	adds	r3, #1
 800af88:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800af8a:	4b29      	ldr	r3, [pc, #164]	; (800b030 <send_attitude+0xcc>)
 800af8c:	709a      	strb	r2, [r3, #2]
			++buf[2],    //ahrs.roll,
 800af8e:	4b28      	ldr	r3, [pc, #160]	; (800b030 <send_attitude+0xcc>)
 800af90:	789b      	ldrb	r3, [r3, #2]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800af92:	4618      	mov	r0, r3
 800af94:	f7f5 fe7e 	bl	8000c94 <__aeabi_ui2f>
 800af98:	4681      	mov	r9, r0
			++buf[3],    //ahrs.pitch,
 800af9a:	4b25      	ldr	r3, [pc, #148]	; (800b030 <send_attitude+0xcc>)
 800af9c:	78db      	ldrb	r3, [r3, #3]
 800af9e:	3301      	adds	r3, #1
 800afa0:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afa2:	4b23      	ldr	r3, [pc, #140]	; (800b030 <send_attitude+0xcc>)
 800afa4:	70da      	strb	r2, [r3, #3]
			++buf[3],    //ahrs.pitch,
 800afa6:	4b22      	ldr	r3, [pc, #136]	; (800b030 <send_attitude+0xcc>)
 800afa8:	78db      	ldrb	r3, [r3, #3]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afaa:	4618      	mov	r0, r3
 800afac:	f7f5 fe72 	bl	8000c94 <__aeabi_ui2f>
 800afb0:	4682      	mov	sl, r0
			++buf[4],    //ahrs.yaw,
 800afb2:	4b1f      	ldr	r3, [pc, #124]	; (800b030 <send_attitude+0xcc>)
 800afb4:	791b      	ldrb	r3, [r3, #4]
 800afb6:	3301      	adds	r3, #1
 800afb8:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afba:	4b1d      	ldr	r3, [pc, #116]	; (800b030 <send_attitude+0xcc>)
 800afbc:	711a      	strb	r2, [r3, #4]
			++buf[4],    //ahrs.yaw,
 800afbe:	4b1c      	ldr	r3, [pc, #112]	; (800b030 <send_attitude+0xcc>)
 800afc0:	791b      	ldrb	r3, [r3, #4]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afc2:	4618      	mov	r0, r3
 800afc4:	f7f5 fe66 	bl	8000c94 <__aeabi_ui2f>
 800afc8:	4604      	mov	r4, r0
			++buf[5],    //omega.x,
 800afca:	4b19      	ldr	r3, [pc, #100]	; (800b030 <send_attitude+0xcc>)
 800afcc:	795b      	ldrb	r3, [r3, #5]
 800afce:	3301      	adds	r3, #1
 800afd0:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afd2:	4b17      	ldr	r3, [pc, #92]	; (800b030 <send_attitude+0xcc>)
 800afd4:	715a      	strb	r2, [r3, #5]
			++buf[5],    //omega.x,
 800afd6:	4b16      	ldr	r3, [pc, #88]	; (800b030 <send_attitude+0xcc>)
 800afd8:	795b      	ldrb	r3, [r3, #5]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afda:	4618      	mov	r0, r3
 800afdc:	f7f5 fe5a 	bl	8000c94 <__aeabi_ui2f>
 800afe0:	4605      	mov	r5, r0
			++buf[6],    //omega.y,
 800afe2:	4b13      	ldr	r3, [pc, #76]	; (800b030 <send_attitude+0xcc>)
 800afe4:	799b      	ldrb	r3, [r3, #6]
 800afe6:	3301      	adds	r3, #1
 800afe8:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800afea:	4b11      	ldr	r3, [pc, #68]	; (800b030 <send_attitude+0xcc>)
 800afec:	719a      	strb	r2, [r3, #6]
			++buf[6],    //omega.y,
 800afee:	4b10      	ldr	r3, [pc, #64]	; (800b030 <send_attitude+0xcc>)
 800aff0:	799b      	ldrb	r3, [r3, #6]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7f5 fe4e 	bl	8000c94 <__aeabi_ui2f>
 800aff8:	4606      	mov	r6, r0
			++buf[7]);    //omega.z);
 800affa:	4b0d      	ldr	r3, [pc, #52]	; (800b030 <send_attitude+0xcc>)
 800affc:	79db      	ldrb	r3, [r3, #7]
 800affe:	3301      	adds	r3, #1
 800b000:	b2da      	uxtb	r2, r3
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800b002:	4b0b      	ldr	r3, [pc, #44]	; (800b030 <send_attitude+0xcc>)
 800b004:	71da      	strb	r2, [r3, #7]
			++buf[7]);    //omega.z);
 800b006:	4b0a      	ldr	r3, [pc, #40]	; (800b030 <send_attitude+0xcc>)
 800b008:	79db      	ldrb	r3, [r3, #7]
	mavlink_msg_attitude_send(chan, ++buf[1],    //millis(),
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7f5 fe42 	bl	8000c94 <__aeabi_ui2f>
 800b010:	4603      	mov	r3, r0
 800b012:	79f8      	ldrb	r0, [r7, #7]
 800b014:	9303      	str	r3, [sp, #12]
 800b016:	9602      	str	r6, [sp, #8]
 800b018:	9501      	str	r5, [sp, #4]
 800b01a:	9400      	str	r4, [sp, #0]
 800b01c:	4653      	mov	r3, sl
 800b01e:	464a      	mov	r2, r9
 800b020:	4641      	mov	r1, r8
 800b022:	f7ff fe92 	bl	800ad4a <mavlink_msg_attitude_send>
}
 800b026:	bf00      	nop
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b030:	20003908 	.word	0x20003908

0800b034 <send_location>:

static void NOINLINE send_location(mavlink_channel_t chan) {
 800b034:	b580      	push	{r7, lr}
 800b036:	b088      	sub	sp, #32
 800b038:	af06      	add	r7, sp, #24
 800b03a:	4603      	mov	r3, r0
 800b03c:	71fb      	strb	r3, [r7, #7]
	//Matrix3f rot = ahrs.get_dcm_matrix(); // neglecting angle of attack for now
	mavlink_msg_global_position_int_send(chan, 1,    //millis(),
 800b03e:	79f8      	ldrb	r0, [r7, #7]
 800b040:	2309      	movs	r3, #9
 800b042:	9305      	str	r3, [sp, #20]
 800b044:	2308      	movs	r3, #8
 800b046:	9304      	str	r3, [sp, #16]
 800b048:	2307      	movs	r3, #7
 800b04a:	9303      	str	r3, [sp, #12]
 800b04c:	2306      	movs	r3, #6
 800b04e:	9302      	str	r3, [sp, #8]
 800b050:	2305      	movs	r3, #5
 800b052:	9301      	str	r3, [sp, #4]
 800b054:	2304      	movs	r3, #4
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	2303      	movs	r3, #3
 800b05a:	2202      	movs	r2, #2
 800b05c:	2101      	movs	r1, #1
 800b05e:	f7ff feb4 	bl	800adca <mavlink_msg_global_position_int_send>
			5, //(current_loc.alt - home.alt) * 10,           // millimeters above ground
			6,    //g_gps->ground_speed * rot.a.x,  // X speed cm/s
			7,    //g_gps->ground_speed * rot.b.x,  // Y speed cm/s
			8,    //g_gps->ground_speed * rot.c.x,
			9);    //g_gps->ground_course);          // course in 1/100 degree
}
 800b062:	bf00      	nop
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <send_statustext>:
//        1,
//        0,
//        ++buf[11],//ahrs.get_error_rp(),
//        ++buf[12]);//ahrs.get_error_yaw());
//}
static void NOINLINE send_statustext(mavlink_channel_t chan) {
 800b06a:	b480      	push	{r7}
 800b06c:	b083      	sub	sp, #12
 800b06e:	af00      	add	r7, sp, #0
 800b070:	4603      	mov	r3, r0
 800b072:	71fb      	strb	r3, [r7, #7]
}
 800b074:	bf00      	nop
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	bc80      	pop	{r7}
 800b07c:	4770      	bx	lr

0800b07e <telemetry_delayed>:
// are we still delaying telemetry to try to avoid Xbee bricking?
static bool telemetry_delayed(mavlink_channel_t chan) {
 800b07e:	b480      	push	{r7}
 800b080:	b083      	sub	sp, #12
 800b082:	af00      	add	r7, sp, #0
 800b084:	4603      	mov	r3, r0
 800b086:	71fb      	strb	r3, [r7, #7]
	return false;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	370c      	adds	r7, #12
 800b08e:	46bd      	mov	sp, r7
 800b090:	bc80      	pop	{r7}
 800b092:	4770      	bx	lr

0800b094 <mavlink_try_send_message>:
// try to send a message, return false if it won't fit in the serial tx buffer
static bool mavlink_try_send_message(mavlink_channel_t chan, enum ap_message id,
		uint16_t packet_drops) {
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	4603      	mov	r3, r0
 800b09c:	71fb      	strb	r3, [r7, #7]
 800b09e:	460b      	mov	r3, r1
 800b0a0:	71bb      	strb	r3, [r7, #6]
 800b0a2:	4613      	mov	r3, r2
 800b0a4:	80bb      	strh	r3, [r7, #4]
	int16_t payload_space = serial_free();
 800b0a6:	f000 ffc5 	bl	800c034 <serial_free>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	81fb      	strh	r3, [r7, #14]
	if (telemetry_delayed(chan)) {
 800b0ae:	79fb      	ldrb	r3, [r7, #7]
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	f7ff ffe4 	bl	800b07e <telemetry_delayed>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d004      	beq.n	800b0c6 <mavlink_try_send_message+0x32>
		printf("false\r\n");
 800b0bc:	4831      	ldr	r0, [pc, #196]	; (800b184 <mavlink_try_send_message+0xf0>)
 800b0be:	f001 ffd7 	bl	800d070 <puts>
		return false;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	e05a      	b.n	800b17c <mavlink_try_send_message+0xe8>
	}
	switch (id) {
 800b0c6:	79bb      	ldrb	r3, [r7, #6]
 800b0c8:	2b12      	cmp	r3, #18
 800b0ca:	d855      	bhi.n	800b178 <mavlink_try_send_message+0xe4>
 800b0cc:	a201      	add	r2, pc, #4	; (adr r2, 800b0d4 <mavlink_try_send_message+0x40>)
 800b0ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d2:	bf00      	nop
 800b0d4:	0800b121 	.word	0x0800b121
 800b0d8:	0800b137 	.word	0x0800b137
 800b0dc:	0800b14d 	.word	0x0800b14d
 800b0e0:	0800b179 	.word	0x0800b179
 800b0e4:	0800b179 	.word	0x0800b179
 800b0e8:	0800b179 	.word	0x0800b179
 800b0ec:	0800b179 	.word	0x0800b179
 800b0f0:	0800b179 	.word	0x0800b179
 800b0f4:	0800b179 	.word	0x0800b179
 800b0f8:	0800b179 	.word	0x0800b179
 800b0fc:	0800b179 	.word	0x0800b179
 800b100:	0800b179 	.word	0x0800b179
 800b104:	0800b179 	.word	0x0800b179
 800b108:	0800b179 	.word	0x0800b179
 800b10c:	0800b179 	.word	0x0800b179
 800b110:	0800b179 	.word	0x0800b179
 800b114:	0800b179 	.word	0x0800b179
 800b118:	0800b179 	.word	0x0800b179
 800b11c:	0800b163 	.word	0x0800b163
	case MSG_HEARTBEAT:
		CHECK_PAYLOAD_SIZE(HEARTBEAT);
 800b120:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b124:	2b08      	cmp	r3, #8
 800b126:	dc01      	bgt.n	800b12c <mavlink_try_send_message+0x98>
 800b128:	2300      	movs	r3, #0
 800b12a:	e027      	b.n	800b17c <mavlink_try_send_message+0xe8>
		send_heartbeat(chan);
 800b12c:	79fb      	ldrb	r3, [r7, #7]
 800b12e:	4618      	mov	r0, r3
 800b130:	f7ff fee4 	bl	800aefc <send_heartbeat>
		break;
 800b134:	e021      	b.n	800b17a <mavlink_try_send_message+0xe6>
	case MSG_ATTITUDE:
		CHECK_PAYLOAD_SIZE(ATTITUDE);
 800b136:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b13a:	2b1b      	cmp	r3, #27
 800b13c:	dc01      	bgt.n	800b142 <mavlink_try_send_message+0xae>
 800b13e:	2300      	movs	r3, #0
 800b140:	e01c      	b.n	800b17c <mavlink_try_send_message+0xe8>
		send_attitude(chan);
 800b142:	79fb      	ldrb	r3, [r7, #7]
 800b144:	4618      	mov	r0, r3
 800b146:	f7ff ff0d 	bl	800af64 <send_attitude>
		break;
 800b14a:	e016      	b.n	800b17a <mavlink_try_send_message+0xe6>
	case MSG_LOCATION:
		CHECK_PAYLOAD_SIZE(GLOBAL_POSITION_INT);
 800b14c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b150:	2b1b      	cmp	r3, #27
 800b152:	dc01      	bgt.n	800b158 <mavlink_try_send_message+0xc4>
 800b154:	2300      	movs	r3, #0
 800b156:	e011      	b.n	800b17c <mavlink_try_send_message+0xe8>
		send_location(chan);
 800b158:	79fb      	ldrb	r3, [r7, #7]
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7ff ff6a 	bl	800b034 <send_location>
		break;
 800b160:	e00b      	b.n	800b17a <mavlink_try_send_message+0xe6>
//      case MSG_AHRS:
//        CHECK_PAYLOAD_SIZE(AHRS);
//        send_ahrs(chan);
//        break;
	case MSG_STATUSTEXT:
		CHECK_PAYLOAD_SIZE(STATUSTEXT);
 800b162:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b166:	2b32      	cmp	r3, #50	; 0x32
 800b168:	dc01      	bgt.n	800b16e <mavlink_try_send_message+0xda>
 800b16a:	2300      	movs	r3, #0
 800b16c:	e006      	b.n	800b17c <mavlink_try_send_message+0xe8>
		send_statustext(chan);
 800b16e:	79fb      	ldrb	r3, [r7, #7]
 800b170:	4618      	mov	r0, r3
 800b172:	f7ff ff7a 	bl	800b06a <send_statustext>
		break;
 800b176:	e000      	b.n	800b17a <mavlink_try_send_message+0xe6>
	default:
		break;
 800b178:	bf00      	nop
	}

	return true;
 800b17a:	2301      	movs	r3, #1
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3710      	adds	r7, #16
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	0800ef4c 	.word	0x0800ef4c

0800b188 <mavlink_send_message>:
	uint8_t next_deferred_message;
	uint8_t num_deferred_messages;
} mavlink_queue[2];
// send a message using mavlink
void mavlink_send_message(mavlink_channel_t chan, enum ap_message id,
		uint16_t packet_drops) {
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	4603      	mov	r3, r0
 800b190:	71fb      	strb	r3, [r7, #7]
 800b192:	460b      	mov	r3, r1
 800b194:	71bb      	strb	r3, [r7, #6]
 800b196:	4613      	mov	r3, r2
 800b198:	80bb      	strh	r3, [r7, #4]
	uint8_t i, nextid;
	struct mavlink_queue *q = &mavlink_queue[(uint8_t) chan];
 800b19a:	79fa      	ldrb	r2, [r7, #7]
 800b19c:	4613      	mov	r3, r2
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4413      	add	r3, r2
 800b1a2:	009a      	lsls	r2, r3, #2
 800b1a4:	4413      	add	r3, r2
 800b1a6:	4a3c      	ldr	r2, [pc, #240]	; (800b298 <mavlink_send_message+0x110>)
 800b1a8:	4413      	add	r3, r2
 800b1aa:	60bb      	str	r3, [r7, #8]
	// see if we can send the deferred messages, if any
	while (q->num_deferred_messages != 0) {
 800b1ac:	e01f      	b.n	800b1ee <mavlink_send_message+0x66>
		if (!mavlink_try_send_message(chan,
				q->deferred_messages[q->next_deferred_message], packet_drops)) {
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	7ddb      	ldrb	r3, [r3, #23]
 800b1b2:	461a      	mov	r2, r3
		if (!mavlink_try_send_message(chan,
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	5c99      	ldrb	r1, [r3, r2]
 800b1b8:	88ba      	ldrh	r2, [r7, #4]
 800b1ba:	79fb      	ldrb	r3, [r7, #7]
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff ff69 	bl	800b094 <mavlink_try_send_message>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d017      	beq.n	800b1f8 <mavlink_send_message+0x70>
			break;
		}
		q->next_deferred_message++;
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	7ddb      	ldrb	r3, [r3, #23]
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	b2da      	uxtb	r2, r3
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	75da      	strb	r2, [r3, #23]
		if (q->next_deferred_message == MAX_DEFERRED_MESSAGES) {
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	7ddb      	ldrb	r3, [r3, #23]
 800b1d8:	2b17      	cmp	r3, #23
 800b1da:	d102      	bne.n	800b1e2 <mavlink_send_message+0x5a>
			q->next_deferred_message = 0;
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	75da      	strb	r2, [r3, #23]
		}
		q->num_deferred_messages--;
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	7e1b      	ldrb	r3, [r3, #24]
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	b2da      	uxtb	r2, r3
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	761a      	strb	r2, [r3, #24]
	while (q->num_deferred_messages != 0) {
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	7e1b      	ldrb	r3, [r3, #24]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d1db      	bne.n	800b1ae <mavlink_send_message+0x26>
 800b1f6:	e000      	b.n	800b1fa <mavlink_send_message+0x72>
			break;
 800b1f8:	bf00      	nop
	}
	if (id == MSG_RETRY_DEFERRED) {
 800b1fa:	79bb      	ldrb	r3, [r7, #6]
 800b1fc:	2b17      	cmp	r3, #23
 800b1fe:	d043      	beq.n	800b288 <mavlink_send_message+0x100>
		return;
	}
	// this message id might already be deferred
	for (i = 0, nextid = q->next_deferred_message; i < q->num_deferred_messages;
 800b200:	2300      	movs	r3, #0
 800b202:	73fb      	strb	r3, [r7, #15]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	7ddb      	ldrb	r3, [r3, #23]
 800b208:	73bb      	strb	r3, [r7, #14]
 800b20a:	e010      	b.n	800b22e <mavlink_send_message+0xa6>
			i++) {
		if (q->deferred_messages[nextid] == id) {
 800b20c:	7bbb      	ldrb	r3, [r7, #14]
 800b20e:	68ba      	ldr	r2, [r7, #8]
 800b210:	5cd3      	ldrb	r3, [r2, r3]
 800b212:	79ba      	ldrb	r2, [r7, #6]
 800b214:	429a      	cmp	r2, r3
 800b216:	d039      	beq.n	800b28c <mavlink_send_message+0x104>
			// its already deferred, discard
			return;
		}
		nextid++;
 800b218:	7bbb      	ldrb	r3, [r7, #14]
 800b21a:	3301      	adds	r3, #1
 800b21c:	73bb      	strb	r3, [r7, #14]
		if (nextid == MAX_DEFERRED_MESSAGES) {
 800b21e:	7bbb      	ldrb	r3, [r7, #14]
 800b220:	2b17      	cmp	r3, #23
 800b222:	d101      	bne.n	800b228 <mavlink_send_message+0xa0>
			nextid = 0;
 800b224:	2300      	movs	r3, #0
 800b226:	73bb      	strb	r3, [r7, #14]
			i++) {
 800b228:	7bfb      	ldrb	r3, [r7, #15]
 800b22a:	3301      	adds	r3, #1
 800b22c:	73fb      	strb	r3, [r7, #15]
	for (i = 0, nextid = q->next_deferred_message; i < q->num_deferred_messages;
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	7e1b      	ldrb	r3, [r3, #24]
 800b232:	7bfa      	ldrb	r2, [r7, #15]
 800b234:	429a      	cmp	r2, r3
 800b236:	d3e9      	bcc.n	800b20c <mavlink_send_message+0x84>
		}
	}
	if (q->num_deferred_messages != 0
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	7e1b      	ldrb	r3, [r3, #24]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d108      	bne.n	800b252 <mavlink_send_message+0xca>
			|| !mavlink_try_send_message(chan, id, packet_drops)) {
 800b240:	88ba      	ldrh	r2, [r7, #4]
 800b242:	79b9      	ldrb	r1, [r7, #6]
 800b244:	79fb      	ldrb	r3, [r7, #7]
 800b246:	4618      	mov	r0, r3
 800b248:	f7ff ff24 	bl	800b094 <mavlink_try_send_message>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d11f      	bne.n	800b292 <mavlink_send_message+0x10a>

		// can't send it now, so defer it
		if (q->num_deferred_messages == MAX_DEFERRED_MESSAGES) {
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	7e1b      	ldrb	r3, [r3, #24]
 800b256:	2b17      	cmp	r3, #23
 800b258:	d01a      	beq.n	800b290 <mavlink_send_message+0x108>
			// the defer buffer is full, discard
			return;
		}
		nextid = q->next_deferred_message + q->num_deferred_messages;
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	7dda      	ldrb	r2, [r3, #23]
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	7e1b      	ldrb	r3, [r3, #24]
 800b262:	4413      	add	r3, r2
 800b264:	73bb      	strb	r3, [r7, #14]
		if (nextid >= MAX_DEFERRED_MESSAGES) {
 800b266:	7bbb      	ldrb	r3, [r7, #14]
 800b268:	2b16      	cmp	r3, #22
 800b26a:	d902      	bls.n	800b272 <mavlink_send_message+0xea>
			nextid -= MAX_DEFERRED_MESSAGES;
 800b26c:	7bbb      	ldrb	r3, [r7, #14]
 800b26e:	3b17      	subs	r3, #23
 800b270:	73bb      	strb	r3, [r7, #14]
		}
		q->deferred_messages[nextid] = id;
 800b272:	7bbb      	ldrb	r3, [r7, #14]
 800b274:	68ba      	ldr	r2, [r7, #8]
 800b276:	79b9      	ldrb	r1, [r7, #6]
 800b278:	54d1      	strb	r1, [r2, r3]
		q->num_deferred_messages++;
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	7e1b      	ldrb	r3, [r3, #24]
 800b27e:	3301      	adds	r3, #1
 800b280:	b2da      	uxtb	r2, r3
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	761a      	strb	r2, [r3, #24]
 800b286:	e004      	b.n	800b292 <mavlink_send_message+0x10a>
		return;
 800b288:	bf00      	nop
 800b28a:	e002      	b.n	800b292 <mavlink_send_message+0x10a>
			return;
 800b28c:	bf00      	nop
 800b28e:	e000      	b.n	800b292 <mavlink_send_message+0x10a>
			return;
 800b290:	bf00      	nop
	}
}
 800b292:	3710      	adds	r7, #16
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	20000288 	.word	0x20000288

0800b29c <update>:
	} else {
		// send immediately
		mavlink_msg_statustext_send(chan, severity, str);
	}
}
void update(void) {
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b0ca      	sub	sp, #296	; 0x128
 800b2a0:	af00      	add	r7, sp, #0
	// receive new packets
	mavlink_message_t msg;
	mavlink_status_t status;
	status.packet_rx_drop_count = 0;
 800b2a2:	1d3b      	adds	r3, r7, #4
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	815a      	strh	r2, [r3, #10]
	// process received bytes
	while (serial_available()) {
 800b2a8:	e018      	b.n	800b2dc <update+0x40>
		uint8_t c = serial_read_ch();
 800b2aa:	f000 feb3 	bl	800c014 <serial_read_ch>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
		// Try to get a new message
		if (mavlink_parse_char(chan, c, &msg, &status)) {
 800b2b4:	4b0e      	ldr	r3, [pc, #56]	; (800b2f0 <update+0x54>)
 800b2b6:	7818      	ldrb	r0, [r3, #0]
 800b2b8:	1d3b      	adds	r3, r7, #4
 800b2ba:	f107 0210 	add.w	r2, r7, #16
 800b2be:	f897 1127 	ldrb.w	r1, [r7, #295]	; 0x127
 800b2c2:	f7ff fcae 	bl	800ac22 <mavlink_parse_char>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d007      	beq.n	800b2dc <update+0x40>
			mavlink_active = true;
 800b2cc:	4b09      	ldr	r3, [pc, #36]	; (800b2f4 <update+0x58>)
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	701a      	strb	r2, [r3, #0]
//			  printf("Received message with ID %d, sequence: %d from component %d of system %d\r\n",\
//								msg.msgid, msg.seq, msg.compid, msg.sysid);
			handleMessage(&msg);
 800b2d2:	f107 0310 	add.w	r3, r7, #16
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f000 f80e 	bl	800b2f8 <handleMessage>
	while (serial_available()) {
 800b2dc:	f000 feb4 	bl	800c048 <serial_available>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d1e1      	bne.n	800b2aa <update+0xe>
		}
	}
}
 800b2e6:	bf00      	nop
 800b2e8:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	2000396c 	.word	0x2000396c
 800b2f4:	20000285 	.word	0x20000285

0800b2f8 <handleMessage>:
void handleMessage(mavlink_message_t *msg) {
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
	//struct Location tell_command = {};                                  // command for telemetry
	switch (msg->msgid) {
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	79db      	ldrb	r3, [r3, #7]
 800b304:	2b21      	cmp	r3, #33	; 0x21
 800b306:	d017      	beq.n	800b338 <handleMessage+0x40>
 800b308:	2b21      	cmp	r3, #33	; 0x21
 800b30a:	dc04      	bgt.n	800b316 <handleMessage+0x1e>
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d009      	beq.n	800b324 <handleMessage+0x2c>
 800b310:	2b1e      	cmp	r3, #30
 800b312:	d00c      	beq.n	800b32e <handleMessage+0x36>
		if (ack.result == 0 && ack.command == 22)
			c = 1;
		break;
	}
	default:
		break;
 800b314:	e05e      	b.n	800b3d4 <handleMessage+0xdc>
	switch (msg->msgid) {
 800b316:	2b2e      	cmp	r3, #46	; 0x2e
 800b318:	d013      	beq.n	800b342 <handleMessage+0x4a>
 800b31a:	2b4d      	cmp	r3, #77	; 0x4d
 800b31c:	d037      	beq.n	800b38e <handleMessage+0x96>
 800b31e:	2b27      	cmp	r3, #39	; 0x27
 800b320:	d022      	beq.n	800b368 <handleMessage+0x70>
		break;
 800b322:	e057      	b.n	800b3d4 <handleMessage+0xdc>
		mavlink_msg_heartbeat_decode(msg, &heartbeat);
 800b324:	492d      	ldr	r1, [pc, #180]	; (800b3dc <handleMessage+0xe4>)
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f7ff fcf4 	bl	800ad14 <mavlink_msg_heartbeat_decode>
		break;
 800b32c:	e052      	b.n	800b3d4 <handleMessage+0xdc>
		mavlink_msg_attitude_decode(msg, &attitude);
 800b32e:	492c      	ldr	r1, [pc, #176]	; (800b3e0 <handleMessage+0xe8>)
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f7ff fd2f 	bl	800ad94 <mavlink_msg_attitude_decode>
		break;
 800b336:	e04d      	b.n	800b3d4 <handleMessage+0xdc>
		mavlink_msg_global_position_int_decode(msg, &position);
 800b338:	492a      	ldr	r1, [pc, #168]	; (800b3e4 <handleMessage+0xec>)
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f7ff fd72 	bl	800ae24 <mavlink_msg_global_position_int_decode>
		break;
 800b340:	e048      	b.n	800b3d4 <handleMessage+0xdc>
		mavlink_msg_mission_item_reached_decode(msg, &mission_item_reache);
 800b342:	4929      	ldr	r1, [pc, #164]	; (800b3e8 <handleMessage+0xf0>)
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f7ff fda3 	bl	800ae90 <mavlink_msg_mission_item_reached_decode>
		if (mission_item_reache.seq == 0) {    //
 800b34a:	4b27      	ldr	r3, [pc, #156]	; (800b3e8 <handleMessage+0xf0>)
 800b34c:	881b      	ldrh	r3, [r3, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d13b      	bne.n	800b3ca <handleMessage+0xd2>
			if (measureStartHandler != NULL) {
 800b352:	4b26      	ldr	r3, [pc, #152]	; (800b3ec <handleMessage+0xf4>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d037      	beq.n	800b3ca <handleMessage+0xd2>
				printf("measureStartHandler\r\n");
 800b35a:	4825      	ldr	r0, [pc, #148]	; (800b3f0 <handleMessage+0xf8>)
 800b35c:	f001 fe88 	bl	800d070 <puts>
				measureStartHandler();
 800b360:	4b22      	ldr	r3, [pc, #136]	; (800b3ec <handleMessage+0xf4>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4798      	blx	r3
		break;
 800b366:	e030      	b.n	800b3ca <handleMessage+0xd2>
		mavlink_msg_mission_item_decode(msg, &mission_item);
 800b368:	4922      	ldr	r1, [pc, #136]	; (800b3f4 <handleMessage+0xfc>)
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f7ff fd75 	bl	800ae5a <mavlink_msg_mission_item_decode>
		if (mission_item.command == 21) {    //
 800b370:	4b20      	ldr	r3, [pc, #128]	; (800b3f4 <handleMessage+0xfc>)
 800b372:	8bdb      	ldrh	r3, [r3, #30]
 800b374:	2b15      	cmp	r3, #21
 800b376:	d12a      	bne.n	800b3ce <handleMessage+0xd6>
			if (measureStopHandler != NULL) {
 800b378:	4b1f      	ldr	r3, [pc, #124]	; (800b3f8 <handleMessage+0x100>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d026      	beq.n	800b3ce <handleMessage+0xd6>
				printf("measureStopHandler\r\n");
 800b380:	481e      	ldr	r0, [pc, #120]	; (800b3fc <handleMessage+0x104>)
 800b382:	f001 fe75 	bl	800d070 <puts>
				measureStopHandler();
 800b386:	4b1c      	ldr	r3, [pc, #112]	; (800b3f8 <handleMessage+0x100>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4798      	blx	r3
		break;
 800b38c:	e01f      	b.n	800b3ce <handleMessage+0xd6>
		mavlink_msg_command_ack_decode(msg, &ack);
 800b38e:	491c      	ldr	r1, [pc, #112]	; (800b400 <handleMessage+0x108>)
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f7ff fd98 	bl	800aec6 <mavlink_msg_command_ack_decode>
		a = 1;
 800b396:	4b1b      	ldr	r3, [pc, #108]	; (800b404 <handleMessage+0x10c>)
 800b398:	2201      	movs	r2, #1
 800b39a:	601a      	str	r2, [r3, #0]
		if (ack.result == 0 && ack.command == 11)
 800b39c:	4b18      	ldr	r3, [pc, #96]	; (800b400 <handleMessage+0x108>)
 800b39e:	789b      	ldrb	r3, [r3, #2]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d106      	bne.n	800b3b2 <handleMessage+0xba>
 800b3a4:	4b16      	ldr	r3, [pc, #88]	; (800b400 <handleMessage+0x108>)
 800b3a6:	881b      	ldrh	r3, [r3, #0]
 800b3a8:	2b0b      	cmp	r3, #11
 800b3aa:	d102      	bne.n	800b3b2 <handleMessage+0xba>
			b = 1;
 800b3ac:	4b16      	ldr	r3, [pc, #88]	; (800b408 <handleMessage+0x110>)
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	601a      	str	r2, [r3, #0]
		if (ack.result == 0 && ack.command == 22)
 800b3b2:	4b13      	ldr	r3, [pc, #76]	; (800b400 <handleMessage+0x108>)
 800b3b4:	789b      	ldrb	r3, [r3, #2]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d10b      	bne.n	800b3d2 <handleMessage+0xda>
 800b3ba:	4b11      	ldr	r3, [pc, #68]	; (800b400 <handleMessage+0x108>)
 800b3bc:	881b      	ldrh	r3, [r3, #0]
 800b3be:	2b16      	cmp	r3, #22
 800b3c0:	d107      	bne.n	800b3d2 <handleMessage+0xda>
			c = 1;
 800b3c2:	4b12      	ldr	r3, [pc, #72]	; (800b40c <handleMessage+0x114>)
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	601a      	str	r2, [r3, #0]
		break;
 800b3c8:	e003      	b.n	800b3d2 <handleMessage+0xda>
		break;
 800b3ca:	bf00      	nop
 800b3cc:	e002      	b.n	800b3d4 <handleMessage+0xdc>
		break;
 800b3ce:	bf00      	nop
 800b3d0:	e000      	b.n	800b3d4 <handleMessage+0xdc>
		break;
 800b3d2:	bf00      	nop
	}     // end switch

} // end handle mavlink
 800b3d4:	bf00      	nop
 800b3d6:	3708      	adds	r7, #8
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	20003970 	.word	0x20003970
 800b3e0:	20003218 	.word	0x20003218
 800b3e4:	20003234 	.word	0x20003234
 800b3e8:	2000397c 	.word	0x2000397c
 800b3ec:	08000fa1 	.word	0x08000fa1
 800b3f0:	0800ef54 	.word	0x0800ef54
 800b3f4:	200031f0 	.word	0x200031f0
 800b3f8:	08000fad 	.word	0x08000fad
 800b3fc:	0800ef6c 	.word	0x0800ef6c
 800b400:	200031ec 	.word	0x200031ec
 800b404:	20000270 	.word	0x20000270
 800b408:	20000274 	.word	0x20000274
 800b40c:	20000278 	.word	0x20000278

0800b410 <SPI_I2S_ReceiveData>:

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
}
u16 SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

//	assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
  /* Return the data in the DR register */
  return SPIx->DR;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	68db      	ldr	r3, [r3, #12]
 800b41c:	b29b      	uxth	r3, r3
}
 800b41e:	4618      	mov	r0, r3
 800b420:	370c      	adds	r7, #12
 800b422:	46bd      	mov	sp, r7
 800b424:	bc80      	pop	{r7}
 800b426:	4770      	bx	lr

0800b428 <SPI_FLASH_SendByte>:
  * : byte
  *   : uint8_t
  *     
  */
uint8_t SPI_FLASH_SendByte(uint8_t byte)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	4603      	mov	r3, r0
 800b430:	71fb      	strb	r3, [r7, #7]
  uint8_t d_read,d_send=byte;
 800b432:	79fb      	ldrb	r3, [r7, #7]
 800b434:	73bb      	strb	r3, [r7, #14]
//	}
   //
//    while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE));
    //
//    SPI_I2S_SendData(SPI1, d_send);
		HAL_SPI_Transmit(&hspi1,&d_send,1,1000);
 800b436:	f107 010e 	add.w	r1, r7, #14
 800b43a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b43e:	2201      	movs	r2, #1
 800b440:	480a      	ldr	r0, [pc, #40]	; (800b46c <SPI_FLASH_SendByte+0x44>)
 800b442:	f7f8 fc3f 	bl	8003cc4 <HAL_SPI_Transmit>
//		HAL_SPI_Receive(&hspi1,&d_read,1,1000);
    //
    while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE));
 800b446:	bf00      	nop
 800b448:	4b08      	ldr	r3, [pc, #32]	; (800b46c <SPI_FLASH_SendByte+0x44>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	f003 0301 	and.w	r3, r3, #1
 800b452:	2b01      	cmp	r3, #1
 800b454:	d0f8      	beq.n	800b448 <SPI_FLASH_SendByte+0x20>
    //
    d_read = SPI_I2S_ReceiveData(SPI1);
 800b456:	4806      	ldr	r0, [pc, #24]	; (800b470 <SPI_FLASH_SendByte+0x48>)
 800b458:	f7ff ffda 	bl	800b410 <SPI_I2S_ReceiveData>
 800b45c:	4603      	mov	r3, r0
 800b45e:	73fb      	strb	r3, [r7, #15]
  return d_read;
 800b460:	7bfb      	ldrb	r3, [r7, #15]
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	200007b0 	.word	0x200007b0
 800b470:	40013000 	.word	0x40013000

0800b474 <SD_WaitReady>:
* Return         : u8
*                   0 
*                   other
*******************************************************************************/
u8 SD_WaitReady(void)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b082      	sub	sp, #8
 800b478:	af00      	add	r7, sp, #0
    u8 r1;
    u16 retry;
    retry = 0;
 800b47a:	2300      	movs	r3, #0
 800b47c:	80fb      	strh	r3, [r7, #6]
    do
    {
        r1 = SPI_FLASH_SendByte(0xFF);
 800b47e:	20ff      	movs	r0, #255	; 0xff
 800b480:	f7ff ffd2 	bl	800b428 <SPI_FLASH_SendByte>
 800b484:	4603      	mov	r3, r0
 800b486:	717b      	strb	r3, [r7, #5]
        if(retry==0xfffe)
 800b488:	88fb      	ldrh	r3, [r7, #6]
 800b48a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b48e:	4293      	cmp	r3, r2
 800b490:	d101      	bne.n	800b496 <SD_WaitReady+0x22>
        {
            return 1;
 800b492:	2301      	movs	r3, #1
 800b494:	e003      	b.n	800b49e <SD_WaitReady+0x2a>
        }
    }while(r1!=0xFF);
 800b496:	797b      	ldrb	r3, [r7, #5]
 800b498:	2bff      	cmp	r3, #255	; 0xff
 800b49a:	d1f0      	bne.n	800b47e <SD_WaitReady+0xa>
    return 0;
 800b49c:	2300      	movs	r3, #0
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
	...

0800b4a8 <SD_SendCommand>:
*                  u8 crc   crc
* Output         : None
* Return         : u8 r1 SD
*******************************************************************************/
u8 SD_SendCommand(u8 cmd, u32 arg, u8 crc)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b084      	sub	sp, #16
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	6039      	str	r1, [r7, #0]
 800b4b2:	71fb      	strb	r3, [r7, #7]
 800b4b4:	4613      	mov	r3, r2
 800b4b6:	71bb      	strb	r3, [r7, #6]
    unsigned char r1;
    unsigned char Retry = 0;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	73fb      	strb	r3, [r7, #15]
    //????????
    SPI_FLASH_SendByte(0xff);
 800b4bc:	20ff      	movs	r0, #255	; 0xff
 800b4be:	f7ff ffb3 	bl	800b428 <SPI_FLASH_SendByte>
    //SD
    FLASH_SPI_CS_ENABLE();
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	2110      	movs	r1, #16
 800b4c6:	4821      	ldr	r0, [pc, #132]	; (800b54c <SD_SendCommand+0xa4>)
 800b4c8:	f7f7 fd88 	bl	8002fdc <HAL_GPIO_WritePin>
    //
    SPI_FLASH_SendByte(cmd | 0x40);                         //
 800b4cc:	79fb      	ldrb	r3, [r7, #7]
 800b4ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7ff ffa7 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 24);
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	0e1b      	lsrs	r3, r3, #24
 800b4de:	b2db      	uxtb	r3, r3
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7ff ffa1 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 16);
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	0c1b      	lsrs	r3, r3, #16
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7ff ff9b 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 8);
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	0a1b      	lsrs	r3, r3, #8
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f7ff ff95 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg);
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	b2db      	uxtb	r3, r3
 800b502:	4618      	mov	r0, r3
 800b504:	f7ff ff90 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(crc);
 800b508:	79bb      	ldrb	r3, [r7, #6]
 800b50a:	4618      	mov	r0, r3
 800b50c:	f7ff ff8c 	bl	800b428 <SPI_FLASH_SendByte>

    //
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 800b510:	e005      	b.n	800b51e <SD_SendCommand+0x76>
    {
        Retry++;
 800b512:	7bfb      	ldrb	r3, [r7, #15]
 800b514:	3301      	adds	r3, #1
 800b516:	73fb      	strb	r3, [r7, #15]
        if(Retry > 200)
 800b518:	7bfb      	ldrb	r3, [r7, #15]
 800b51a:	2bc8      	cmp	r3, #200	; 0xc8
 800b51c:	d808      	bhi.n	800b530 <SD_SendCommand+0x88>
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 800b51e:	20ff      	movs	r0, #255	; 0xff
 800b520:	f7ff ff82 	bl	800b428 <SPI_FLASH_SendByte>
 800b524:	4603      	mov	r3, r0
 800b526:	73bb      	strb	r3, [r7, #14]
 800b528:	7bbb      	ldrb	r3, [r7, #14]
 800b52a:	2bff      	cmp	r3, #255	; 0xff
 800b52c:	d0f1      	beq.n	800b512 <SD_SendCommand+0x6a>
 800b52e:	e000      	b.n	800b532 <SD_SendCommand+0x8a>
        {
            break;
 800b530:	bf00      	nop
        }
    }

    //
    FLASH_SPI_CS_DISABLE();
 800b532:	2201      	movs	r2, #1
 800b534:	2110      	movs	r1, #16
 800b536:	4805      	ldr	r0, [pc, #20]	; (800b54c <SD_SendCommand+0xa4>)
 800b538:	f7f7 fd50 	bl	8002fdc <HAL_GPIO_WritePin>
    //8SD
    SPI_FLASH_SendByte(0xFF);
 800b53c:	20ff      	movs	r0, #255	; 0xff
 800b53e:	f7ff ff73 	bl	800b428 <SPI_FLASH_SendByte>
    //
    return r1;
 800b542:	7bbb      	ldrb	r3, [r7, #14]
}
 800b544:	4618      	mov	r0, r3
 800b546:	3710      	adds	r7, #16
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	40010800 	.word	0x40010800

0800b550 <SD_SendCommand_NoDeassert>:
*                  u8 crc   crc
* Output         : None
* Return         : u8 r1 SD
*******************************************************************************/
u8 SD_SendCommand_NoDeassert(u8 cmd, u32 arg, u8 crc)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b084      	sub	sp, #16
 800b554:	af00      	add	r7, sp, #0
 800b556:	4603      	mov	r3, r0
 800b558:	6039      	str	r1, [r7, #0]
 800b55a:	71fb      	strb	r3, [r7, #7]
 800b55c:	4613      	mov	r3, r2
 800b55e:	71bb      	strb	r3, [r7, #6]
    unsigned char r1;
    unsigned char Retry = 0;
 800b560:	2300      	movs	r3, #0
 800b562:	73fb      	strb	r3, [r7, #15]
    //????????
    SPI_FLASH_SendByte(0xff);
 800b564:	20ff      	movs	r0, #255	; 0xff
 800b566:	f7ff ff5f 	bl	800b428 <SPI_FLASH_SendByte>
    //SD
    FLASH_SPI_CS_ENABLE();
 800b56a:	2200      	movs	r2, #0
 800b56c:	2110      	movs	r1, #16
 800b56e:	481d      	ldr	r0, [pc, #116]	; (800b5e4 <SD_SendCommand_NoDeassert+0x94>)
 800b570:	f7f7 fd34 	bl	8002fdc <HAL_GPIO_WritePin>
    //
    SPI_FLASH_SendByte(cmd | 0x40);                         //
 800b574:	79fb      	ldrb	r3, [r7, #7]
 800b576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7ff ff53 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 24);
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	0e1b      	lsrs	r3, r3, #24
 800b586:	b2db      	uxtb	r3, r3
 800b588:	4618      	mov	r0, r3
 800b58a:	f7ff ff4d 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 16);
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	0c1b      	lsrs	r3, r3, #16
 800b592:	b2db      	uxtb	r3, r3
 800b594:	4618      	mov	r0, r3
 800b596:	f7ff ff47 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 8);
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	0a1b      	lsrs	r3, r3, #8
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7ff ff41 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg);
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7ff ff3c 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(crc);
 800b5b0:	79bb      	ldrb	r3, [r7, #6]
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7ff ff38 	bl	800b428 <SPI_FLASH_SendByte>
    //
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 800b5b8:	e005      	b.n	800b5c6 <SD_SendCommand_NoDeassert+0x76>
    {
        Retry++;
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	73fb      	strb	r3, [r7, #15]
        if(Retry > 200)
 800b5c0:	7bfb      	ldrb	r3, [r7, #15]
 800b5c2:	2bc8      	cmp	r3, #200	; 0xc8
 800b5c4:	d808      	bhi.n	800b5d8 <SD_SendCommand_NoDeassert+0x88>
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 800b5c6:	20ff      	movs	r0, #255	; 0xff
 800b5c8:	f7ff ff2e 	bl	800b428 <SPI_FLASH_SendByte>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	73bb      	strb	r3, [r7, #14]
 800b5d0:	7bbb      	ldrb	r3, [r7, #14]
 800b5d2:	2bff      	cmp	r3, #255	; 0xff
 800b5d4:	d0f1      	beq.n	800b5ba <SD_SendCommand_NoDeassert+0x6a>
 800b5d6:	e000      	b.n	800b5da <SD_SendCommand_NoDeassert+0x8a>
        {
            break;
 800b5d8:	bf00      	nop
        }
    }
    //
    return r1;
 800b5da:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3710      	adds	r7, #16
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	40010800 	.word	0x40010800

0800b5e8 <SPI_SetSpeed>:
void SPI_SetSpeed(u8 SpeedSet)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	71fb      	strb	r3, [r7, #7]
	hspi1.Instance = SPI1;
 800b5f2:	4b1c      	ldr	r3, [pc, #112]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b5f4:	4a1c      	ldr	r2, [pc, #112]	; (800b668 <SPI_SetSpeed+0x80>)
 800b5f6:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800b5f8:	4b1a      	ldr	r3, [pc, #104]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b5fa:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b5fe:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b600:	4b18      	ldr	r3, [pc, #96]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b602:	2200      	movs	r2, #0
 800b604:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b606:	4b17      	ldr	r3, [pc, #92]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b608:	2200      	movs	r2, #0
 800b60a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b60c:	4b15      	ldr	r3, [pc, #84]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b60e:	2200      	movs	r2, #0
 800b610:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b612:	4b14      	ldr	r3, [pc, #80]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b614:	2200      	movs	r2, #0
 800b616:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800b618:	4b12      	ldr	r3, [pc, #72]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b61a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b61e:	619a      	str	r2, [r3, #24]
	//00
	if(SpeedSet==SPI_SPEED_LOW)
 800b620:	79fb      	ldrb	r3, [r7, #7]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d103      	bne.n	800b62e <SPI_SetSpeed+0x46>
	{
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800b626:	4b0f      	ldr	r3, [pc, #60]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b628:	2238      	movs	r2, #56	; 0x38
 800b62a:	61da      	str	r2, [r3, #28]
 800b62c:	e002      	b.n	800b634 <SPI_SetSpeed+0x4c>
	}
	else
	{
		hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800b62e:	4b0d      	ldr	r3, [pc, #52]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b630:	2208      	movs	r2, #8
 800b632:	61da      	str	r2, [r3, #28]
	}
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b634:	4b0b      	ldr	r3, [pc, #44]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b636:	2200      	movs	r2, #0
 800b638:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b63a:	4b0a      	ldr	r3, [pc, #40]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b63c:	2200      	movs	r2, #0
 800b63e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b640:	4b08      	ldr	r3, [pc, #32]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b642:	2200      	movs	r2, #0
 800b644:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800b646:	4b07      	ldr	r3, [pc, #28]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b648:	220a      	movs	r2, #10
 800b64a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b64c:	4805      	ldr	r0, [pc, #20]	; (800b664 <SPI_SetSpeed+0x7c>)
 800b64e:	f7f8 fab5 	bl	8003bbc <HAL_SPI_Init>
 800b652:	4603      	mov	r3, r0
 800b654:	2b00      	cmp	r3, #0
 800b656:	d001      	beq.n	800b65c <SPI_SetSpeed+0x74>
  {
    Error_Handler();
 800b658:	f7f5 fd45 	bl	80010e6 <Error_Handler>
	//Prescaler_32, 168134 Byte/S    162337 Byte/S
	//Prescaler_16, 261543 Byte/S    247777 Byte/S
	//Prescaler_8,  313851 Byte/S    336269 Byte/S
	//Prescaler_4,  392314 Byte/S    392314 Byte/S
	//Prescaler_2,  392314 Byte/S
}
 800b65c:	bf00      	nop
 800b65e:	3708      	adds	r7, #8
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	200007b0 	.word	0x200007b0
 800b668:	40013000 	.word	0x40013000

0800b66c <SD_Init>:
*                  0NO_ERR
*                  1TIME_OUT
*                  99NO_CARD
*******************************************************************************/
u8 SD_Init(void)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b084      	sub	sp, #16
 800b670:	af00      	add	r7, sp, #0
	//SPISD
	//ok
	//
	//
	*******************************************************/
    SPI_SetSpeed(0); //SPI
 800b672:	2000      	movs	r0, #0
 800b674:	f7ff ffb8 	bl	800b5e8 <SPI_SetSpeed>
    //>74SD
    for(i=0;i<100;i++)
 800b678:	2300      	movs	r3, #0
 800b67a:	81fb      	strh	r3, [r7, #14]
 800b67c:	e005      	b.n	800b68a <SD_Init+0x1e>
    {
        SPI_FLASH_SendByte(0xFF);
 800b67e:	20ff      	movs	r0, #255	; 0xff
 800b680:	f7ff fed2 	bl	800b428 <SPI_FLASH_SendByte>
    for(i=0;i<100;i++)
 800b684:	89fb      	ldrh	r3, [r7, #14]
 800b686:	3301      	adds	r3, #1
 800b688:	81fb      	strh	r3, [r7, #14]
 800b68a:	89fb      	ldrh	r3, [r7, #14]
 800b68c:	2b63      	cmp	r3, #99	; 0x63
 800b68e:	d9f6      	bls.n	800b67e <SD_Init+0x12>
    }
    //-----------------SDidle-----------------
    //CMD0SD0x01,IDLE
    //
    retry = 0;
 800b690:	2300      	movs	r3, #0
 800b692:	817b      	strh	r3, [r7, #10]
    do
    {
        //CMD0SDIDLE
        r1 = SD_SendCommand(CMD0, 0, 0x95);
 800b694:	2295      	movs	r2, #149	; 0x95
 800b696:	2100      	movs	r1, #0
 800b698:	2000      	movs	r0, #0
 800b69a:	f7ff ff05 	bl	800b4a8 <SD_SendCommand>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	737b      	strb	r3, [r7, #13]
        retry++;
 800b6a2:	897b      	ldrh	r3, [r7, #10]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	817b      	strh	r3, [r7, #10]
    }while((r1 != 0x01) && (retry<200));
 800b6a8:	7b7b      	ldrb	r3, [r7, #13]
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d002      	beq.n	800b6b4 <SD_Init+0x48>
 800b6ae:	897b      	ldrh	r3, [r7, #10]
 800b6b0:	2bc7      	cmp	r3, #199	; 0xc7
 800b6b2:	d9ef      	bls.n	800b694 <SD_Init+0x28>
    //or 
    if(retry==200)
 800b6b4:	897b      	ldrh	r3, [r7, #10]
 800b6b6:	2bc8      	cmp	r3, #200	; 0xc8
 800b6b8:	d101      	bne.n	800b6be <SD_Init+0x52>
    {
        return 1;   //1
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e0f6      	b.n	800b8ac <SD_Init+0x240>
    }
    //-----------------SDidle-----------------
    //SD
    r1 = SD_SendCommand_NoDeassert(8, 0x1aa, 0x87);
 800b6be:	2287      	movs	r2, #135	; 0x87
 800b6c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b6c4:	2008      	movs	r0, #8
 800b6c6:	f7ff ff43 	bl	800b550 <SD_SendCommand_NoDeassert>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	737b      	strb	r3, [r7, #13]
    //v1.0r1=0x05
    if(r1 == 0x05)
 800b6ce:	7b7b      	ldrb	r3, [r7, #13]
 800b6d0:	2b05      	cmp	r3, #5
 800b6d2:	d167      	bne.n	800b7a4 <SD_Init+0x138>
    {
				printf("\r\n SD:V1.0 \r\n");
 800b6d4:	4877      	ldr	r0, [pc, #476]	; (800b8b4 <SD_Init+0x248>)
 800b6d6:	f001 fccb 	bl	800d070 <puts>
        //SDV1.0MMCMMC
        SD_Type = SD_TYPE_V1;
 800b6da:	4b77      	ldr	r3, [pc, #476]	; (800b8b8 <SD_Init+0x24c>)
 800b6dc:	2201      	movs	r2, #1
 800b6de:	701a      	strb	r2, [r3, #0]
        //V1.0CMD8
        //
        FLASH_SPI_CS_DISABLE();
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	2110      	movs	r1, #16
 800b6e4:	4875      	ldr	r0, [pc, #468]	; (800b8bc <SD_Init+0x250>)
 800b6e6:	f7f7 fc79 	bl	8002fdc <HAL_GPIO_WritePin>
        //8CLKSD
        SPI_FLASH_SendByte(0xFF);
 800b6ea:	20ff      	movs	r0, #255	; 0xff
 800b6ec:	f7ff fe9c 	bl	800b428 <SPI_FLASH_SendByte>
        //-----------------SDMMC-----------------
        //CMD55+ACMD41
        // SD
        // MMC
        retry = 0;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	817b      	strh	r3, [r7, #10]
        do
        {
            //CMD550x01
            r1 = SD_SendCommand(CMD55, 0, 0);
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	2037      	movs	r0, #55	; 0x37
 800b6fa:	f7ff fed5 	bl	800b4a8 <SD_SendCommand>
 800b6fe:	4603      	mov	r3, r0
 800b700:	737b      	strb	r3, [r7, #13]
            if(r1 != 0x01)
 800b702:	7b7b      	ldrb	r3, [r7, #13]
 800b704:	2b01      	cmp	r3, #1
 800b706:	d001      	beq.n	800b70c <SD_Init+0xa0>
            {
                return r1;
 800b708:	7b7b      	ldrb	r3, [r7, #13]
 800b70a:	e0cf      	b.n	800b8ac <SD_Init+0x240>
            }
            //ACMD410x00200
            r1 = SD_SendCommand(ACMD41, 0, 0);
 800b70c:	2200      	movs	r2, #0
 800b70e:	2100      	movs	r1, #0
 800b710:	2029      	movs	r0, #41	; 0x29
 800b712:	f7ff fec9 	bl	800b4a8 <SD_SendCommand>
 800b716:	4603      	mov	r3, r0
 800b718:	737b      	strb	r3, [r7, #13]
            retry++;
 800b71a:	897b      	ldrh	r3, [r7, #10]
 800b71c:	3301      	adds	r3, #1
 800b71e:	817b      	strh	r3, [r7, #10]
        }while((r1!=0x00) && (retry<400));
 800b720:	7b7b      	ldrb	r3, [r7, #13]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d003      	beq.n	800b72e <SD_Init+0xc2>
 800b726:	897b      	ldrh	r3, [r7, #10]
 800b728:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b72c:	d3e2      	bcc.n	800b6f4 <SD_Init+0x88>
        // 
        // SDMMC

        //----------MMC------------
        if(retry==400)
 800b72e:	897b      	ldrh	r3, [r7, #10]
 800b730:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b734:	d11f      	bne.n	800b776 <SD_Init+0x10a>
        {
						printf("\r\n SD: MMC \r\n");
 800b736:	4862      	ldr	r0, [pc, #392]	; (800b8c0 <SD_Init+0x254>)
 800b738:	f001 fc9a 	bl	800d070 <puts>
            retry = 0;
 800b73c:	2300      	movs	r3, #0
 800b73e:	817b      	strh	r3, [r7, #10]
            //MMC
            do
            {
                r1 = SD_SendCommand(1, 0, 0);
 800b740:	2200      	movs	r2, #0
 800b742:	2100      	movs	r1, #0
 800b744:	2001      	movs	r0, #1
 800b746:	f7ff feaf 	bl	800b4a8 <SD_SendCommand>
 800b74a:	4603      	mov	r3, r0
 800b74c:	737b      	strb	r3, [r7, #13]
                retry++;
 800b74e:	897b      	ldrh	r3, [r7, #10]
 800b750:	3301      	adds	r3, #1
 800b752:	817b      	strh	r3, [r7, #10]
            }while((r1!=0x00)&& (retry<400));
 800b754:	7b7b      	ldrb	r3, [r7, #13]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d003      	beq.n	800b762 <SD_Init+0xf6>
 800b75a:	897b      	ldrh	r3, [r7, #10]
 800b75c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b760:	d3ee      	bcc.n	800b740 <SD_Init+0xd4>
            if(retry==400)
 800b762:	897b      	ldrh	r3, [r7, #10]
 800b764:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b768:	d101      	bne.n	800b76e <SD_Init+0x102>
            {
                return 1;   //MMC
 800b76a:	2301      	movs	r3, #1
 800b76c:	e09e      	b.n	800b8ac <SD_Init+0x240>
            }
            //
            SD_Type = SD_TYPE_MMC;
 800b76e:	4b52      	ldr	r3, [pc, #328]	; (800b8b8 <SD_Init+0x24c>)
 800b770:	2200      	movs	r2, #0
 800b772:	701a      	strb	r2, [r3, #0]
 800b774:	e002      	b.n	800b77c <SD_Init+0x110>
        }
				else
				{
					printf("\r\n SD: SD \r\n");
 800b776:	4853      	ldr	r0, [pc, #332]	; (800b8c4 <SD_Init+0x258>)
 800b778:	f001 fc7a 	bl	800d070 <puts>
				}
        //----------MMC------------

        //SPI
        SPI_SetSpeed(1);
 800b77c:	2001      	movs	r0, #1
 800b77e:	f7ff ff33 	bl	800b5e8 <SPI_SetSpeed>
				SPI_FLASH_SendByte(0xFF);
 800b782:	20ff      	movs	r0, #255	; 0xff
 800b784:	f7ff fe50 	bl	800b428 <SPI_FLASH_SendByte>
        {
            return r1;  //r1
        }
        */
        //Sector Size
        r1 = SD_SendCommand(CMD16, 512, 0xff);
 800b788:	22ff      	movs	r2, #255	; 0xff
 800b78a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b78e:	2010      	movs	r0, #16
 800b790:	f7ff fe8a 	bl	800b4a8 <SD_SendCommand>
 800b794:	4603      	mov	r3, r0
 800b796:	737b      	strb	r3, [r7, #13]
        if(r1 != 0x00)
 800b798:	7b7b      	ldrb	r3, [r7, #13]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	f000 8085 	beq.w	800b8aa <SD_Init+0x23e>
        {
            return r1;  //r1
 800b7a0:	7b7b      	ldrb	r3, [r7, #13]
 800b7a2:	e083      	b.n	800b8ac <SD_Init+0x240>
        //-----------------SDMMC-----------------
    }//SDV1.0

    //V2.0
    //OCRSD2.0SD2.0HC
    else if(r1 == 0x01)
 800b7a4:	7b7b      	ldrb	r3, [r7, #13]
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d17f      	bne.n	800b8aa <SD_Init+0x23e>
    {
				printf("\r\n SD:V2.0 \r\n");
 800b7aa:	4847      	ldr	r0, [pc, #284]	; (800b8c8 <SD_Init+0x25c>)
 800b7ac:	f001 fc60 	bl	800d070 <puts>
        //V2.0CMD84
        buff[0] = SPI_FLASH_SendByte(0xFF);  //should be 0x00
 800b7b0:	20ff      	movs	r0, #255	; 0xff
 800b7b2:	f7ff fe39 	bl	800b428 <SPI_FLASH_SendByte>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	713b      	strb	r3, [r7, #4]
        buff[1] = SPI_FLASH_SendByte(0xFF);  //should be 0x00
 800b7ba:	20ff      	movs	r0, #255	; 0xff
 800b7bc:	f7ff fe34 	bl	800b428 <SPI_FLASH_SendByte>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	717b      	strb	r3, [r7, #5]
        buff[2] = SPI_FLASH_SendByte(0xFF);  //should be 0x01
 800b7c4:	20ff      	movs	r0, #255	; 0xff
 800b7c6:	f7ff fe2f 	bl	800b428 <SPI_FLASH_SendByte>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	71bb      	strb	r3, [r7, #6]
        buff[3] = SPI_FLASH_SendByte(0xFF);  //should be 0xAA
 800b7ce:	20ff      	movs	r0, #255	; 0xff
 800b7d0:	f7ff fe2a 	bl	800b428 <SPI_FLASH_SendByte>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	71fb      	strb	r3, [r7, #7]

        FLASH_SPI_CS_DISABLE();
 800b7d8:	2201      	movs	r2, #1
 800b7da:	2110      	movs	r1, #16
 800b7dc:	4837      	ldr	r0, [pc, #220]	; (800b8bc <SD_Init+0x250>)
 800b7de:	f7f7 fbfd 	bl	8002fdc <HAL_GPIO_WritePin>
        //the next 8 clocks
        SPI_FLASH_SendByte(0xFF);
 800b7e2:	20ff      	movs	r0, #255	; 0xff
 800b7e4:	f7ff fe20 	bl	800b428 <SPI_FLASH_SendByte>

        //2.7V-3.6V
        if(buff[2]==0x01 && buff[3]==0xAA)
 800b7e8:	79bb      	ldrb	r3, [r7, #6]
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d15d      	bne.n	800b8aa <SD_Init+0x23e>
 800b7ee:	79fb      	ldrb	r3, [r7, #7]
 800b7f0:	2baa      	cmp	r3, #170	; 0xaa
 800b7f2:	d15a      	bne.n	800b8aa <SD_Init+0x23e>
        {
            //
            retry = 0;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	817b      	strh	r3, [r7, #10]
            //CMD55+ACMD41
    		do
    		{
    			r1 = SD_SendCommand(CMD55, 0, 0);
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	2037      	movs	r0, #55	; 0x37
 800b7fe:	f7ff fe53 	bl	800b4a8 <SD_SendCommand>
 800b802:	4603      	mov	r3, r0
 800b804:	737b      	strb	r3, [r7, #13]
    			if(r1!=0x01)
 800b806:	7b7b      	ldrb	r3, [r7, #13]
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d001      	beq.n	800b810 <SD_Init+0x1a4>
    			{
    				return r1;
 800b80c:	7b7b      	ldrb	r3, [r7, #13]
 800b80e:	e04d      	b.n	800b8ac <SD_Init+0x240>
    			}
    			r1 = SD_SendCommand(ACMD41, 0x40000000, 0);
 800b810:	2200      	movs	r2, #0
 800b812:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b816:	2029      	movs	r0, #41	; 0x29
 800b818:	f7ff fe46 	bl	800b4a8 <SD_SendCommand>
 800b81c:	4603      	mov	r3, r0
 800b81e:	737b      	strb	r3, [r7, #13]
					if(retry>200)
 800b820:	897b      	ldrh	r3, [r7, #10]
 800b822:	2bc8      	cmp	r3, #200	; 0xc8
 800b824:	d901      	bls.n	800b82a <SD_Init+0x1be>
					{
							return r1;  //r1
 800b826:	7b7b      	ldrb	r3, [r7, #13]
 800b828:	e040      	b.n	800b8ac <SD_Init+0x240>
					}
				}while(r1!=0);
 800b82a:	7b7b      	ldrb	r3, [r7, #13]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d1e3      	bne.n	800b7f8 <SD_Init+0x18c>

				//OCR
				//-----------SD2.0-----------
				r1 = SD_SendCommand_NoDeassert(CMD58, 0, 0);
 800b830:	2200      	movs	r2, #0
 800b832:	2100      	movs	r1, #0
 800b834:	203a      	movs	r0, #58	; 0x3a
 800b836:	f7ff fe8b 	bl	800b550 <SD_SendCommand_NoDeassert>
 800b83a:	4603      	mov	r3, r0
 800b83c:	737b      	strb	r3, [r7, #13]
				if(r1!=0x00)
 800b83e:	7b7b      	ldrb	r3, [r7, #13]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d001      	beq.n	800b848 <SD_Init+0x1dc>
				{
						return r1;  //
 800b844:	7b7b      	ldrb	r3, [r7, #13]
 800b846:	e031      	b.n	800b8ac <SD_Init+0x240>
				}
				//OCR4OCR
				buff[0] = SPI_FLASH_SendByte(0xFF);
 800b848:	20ff      	movs	r0, #255	; 0xff
 800b84a:	f7ff fded 	bl	800b428 <SPI_FLASH_SendByte>
 800b84e:	4603      	mov	r3, r0
 800b850:	713b      	strb	r3, [r7, #4]
				buff[1] = SPI_FLASH_SendByte(0xFF);
 800b852:	20ff      	movs	r0, #255	; 0xff
 800b854:	f7ff fde8 	bl	800b428 <SPI_FLASH_SendByte>
 800b858:	4603      	mov	r3, r0
 800b85a:	717b      	strb	r3, [r7, #5]
				buff[2] = SPI_FLASH_SendByte(0xFF);
 800b85c:	20ff      	movs	r0, #255	; 0xff
 800b85e:	f7ff fde3 	bl	800b428 <SPI_FLASH_SendByte>
 800b862:	4603      	mov	r3, r0
 800b864:	71bb      	strb	r3, [r7, #6]
				buff[3] = SPI_FLASH_SendByte(0xFF);
 800b866:	20ff      	movs	r0, #255	; 0xff
 800b868:	f7ff fdde 	bl	800b428 <SPI_FLASH_SendByte>
 800b86c:	4603      	mov	r3, r0
 800b86e:	71fb      	strb	r3, [r7, #7]

				//OCR
				FLASH_SPI_CS_DISABLE();
 800b870:	2201      	movs	r2, #1
 800b872:	2110      	movs	r1, #16
 800b874:	4811      	ldr	r0, [pc, #68]	; (800b8bc <SD_Init+0x250>)
 800b876:	f7f7 fbb1 	bl	8002fdc <HAL_GPIO_WritePin>
				SPI_FLASH_SendByte(0xFF);
 800b87a:	20ff      	movs	r0, #255	; 0xff
 800b87c:	f7ff fdd4 	bl	800b428 <SPI_FLASH_SendByte>
				//OCRbit30CCSSD2.0SDHC
				//CCS=1SDHC   CCS=0SD2.0
				if(buff[0]&0x40)    //CCS
 800b880:	793b      	ldrb	r3, [r7, #4]
 800b882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b886:	2b00      	cmp	r3, #0
 800b888:	d006      	beq.n	800b898 <SD_Init+0x22c>
				{
						SD_Type = SD_TYPE_V2HC;
 800b88a:	4b0b      	ldr	r3, [pc, #44]	; (800b8b8 <SD_Init+0x24c>)
 800b88c:	2204      	movs	r2, #4
 800b88e:	701a      	strb	r2, [r3, #0]
						printf("\r\n SD: SDHC \r\n");
 800b890:	480e      	ldr	r0, [pc, #56]	; (800b8cc <SD_Init+0x260>)
 800b892:	f001 fbed 	bl	800d070 <puts>
 800b896:	e005      	b.n	800b8a4 <SD_Init+0x238>
				}
				else
				{
						SD_Type = SD_TYPE_V2;
 800b898:	4b07      	ldr	r3, [pc, #28]	; (800b8b8 <SD_Init+0x24c>)
 800b89a:	2202      	movs	r2, #2
 800b89c:	701a      	strb	r2, [r3, #0]
						printf("\r\n SD: SD2.0 \r\n");
 800b89e:	480c      	ldr	r0, [pc, #48]	; (800b8d0 <SD_Init+0x264>)
 800b8a0:	f001 fbe6 	bl	800d070 <puts>
				}
				//-----------SD2.0-----------

				//SPI
				SPI_SetSpeed(1);
 800b8a4:	2001      	movs	r0, #1
 800b8a6:	f7ff fe9f 	bl	800b5e8 <SPI_SetSpeed>
			}
    }
    return r1;
 800b8aa:	7b7b      	ldrb	r3, [r7, #13]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	0800ef80 	.word	0x0800ef80
 800b8b8:	20000730 	.word	0x20000730
 800b8bc:	40010800 	.word	0x40010800
 800b8c0:	0800ef9c 	.word	0x0800ef9c
 800b8c4:	0800efb8 	.word	0x0800efb8
 800b8c8:	0800efd0 	.word	0x0800efd0
 800b8cc:	0800efec 	.word	0x0800efec
 800b8d0:	0800f004 	.word	0x0800f004

0800b8d4 <SD_ReceiveData>:
* Return         : u8
*                  0NO_ERR
*                  other
*******************************************************************************/
u8 SD_ReceiveData(u8 *data, u16 len, u8 release)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b084      	sub	sp, #16
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	460b      	mov	r3, r1
 800b8de:	807b      	strh	r3, [r7, #2]
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	707b      	strb	r3, [r7, #1]
    u16 retry;
    u8 r1;
    // 
    FLASH_SPI_CS_ENABLE();
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	2110      	movs	r1, #16
 800b8e8:	4820      	ldr	r0, [pc, #128]	; (800b96c <SD_ReceiveData+0x98>)
 800b8ea:	f7f7 fb77 	bl	8002fdc <HAL_GPIO_WritePin>
    //SD0xFE
    retry = 0;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	81fb      	strh	r3, [r7, #14]
    do
    {
        r1 = SPI_FLASH_SendByte(0xFF);
 800b8f2:	20ff      	movs	r0, #255	; 0xff
 800b8f4:	f7ff fd98 	bl	800b428 <SPI_FLASH_SendByte>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	737b      	strb	r3, [r7, #13]
        retry++;
 800b8fc:	89fb      	ldrh	r3, [r7, #14]
 800b8fe:	3301      	adds	r3, #1
 800b900:	81fb      	strh	r3, [r7, #14]
        if(retry>2000)  //2000
 800b902:	89fb      	ldrh	r3, [r7, #14]
 800b904:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b908:	d906      	bls.n	800b918 <SD_ReceiveData+0x44>
        {
            FLASH_SPI_CS_DISABLE();
 800b90a:	2201      	movs	r2, #1
 800b90c:	2110      	movs	r1, #16
 800b90e:	4817      	ldr	r0, [pc, #92]	; (800b96c <SD_ReceiveData+0x98>)
 800b910:	f7f7 fb64 	bl	8002fdc <HAL_GPIO_WritePin>
            return 1;
 800b914:	2301      	movs	r3, #1
 800b916:	e024      	b.n	800b962 <SD_ReceiveData+0x8e>
        }
    }while(r1 != 0xFE);
 800b918:	7b7b      	ldrb	r3, [r7, #13]
 800b91a:	2bfe      	cmp	r3, #254	; 0xfe
 800b91c:	d1e9      	bne.n	800b8f2 <SD_ReceiveData+0x1e>
    //
    while(len--)
 800b91e:	e009      	b.n	800b934 <SD_ReceiveData+0x60>
    {
        *data = SPI_FLASH_SendByte(0xFF);
 800b920:	20ff      	movs	r0, #255	; 0xff
 800b922:	f7ff fd81 	bl	800b428 <SPI_FLASH_SendByte>
 800b926:	4603      	mov	r3, r0
 800b928:	461a      	mov	r2, r3
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	701a      	strb	r2, [r3, #0]
        data++;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	3301      	adds	r3, #1
 800b932:	607b      	str	r3, [r7, #4]
    while(len--)
 800b934:	887b      	ldrh	r3, [r7, #2]
 800b936:	1e5a      	subs	r2, r3, #1
 800b938:	807a      	strh	r2, [r7, #2]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d1f0      	bne.n	800b920 <SD_ReceiveData+0x4c>
    }
    //2CRCdummy CRC
    SPI_FLASH_SendByte(0xFF);
 800b93e:	20ff      	movs	r0, #255	; 0xff
 800b940:	f7ff fd72 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xFF);
 800b944:	20ff      	movs	r0, #255	; 0xff
 800b946:	f7ff fd6f 	bl	800b428 <SPI_FLASH_SendByte>
    //CS
    if(release == RELEASE)
 800b94a:	787b      	ldrb	r3, [r7, #1]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d107      	bne.n	800b960 <SD_ReceiveData+0x8c>
    {
        //
        FLASH_SPI_CS_DISABLE();
 800b950:	2201      	movs	r2, #1
 800b952:	2110      	movs	r1, #16
 800b954:	4805      	ldr	r0, [pc, #20]	; (800b96c <SD_ReceiveData+0x98>)
 800b956:	f7f7 fb41 	bl	8002fdc <HAL_GPIO_WritePin>
        SPI_FLASH_SendByte(0xFF);
 800b95a:	20ff      	movs	r0, #255	; 0xff
 800b95c:	f7ff fd64 	bl	800b428 <SPI_FLASH_SendByte>
    }
    return 0;
 800b960:	2300      	movs	r3, #0
}
 800b962:	4618      	mov	r0, r3
 800b964:	3710      	adds	r7, #16
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
 800b96a:	bf00      	nop
 800b96c:	40010800 	.word	0x40010800

0800b970 <SD_GetCID>:
*                  0NO_ERR
*                  1TIME_OUT
*                  other
*******************************************************************************/
u8 SD_GetCID(u8 *cid_data)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
    u8 r1;
    //CMD10CID
    r1 = SD_SendCommand(CMD10, 0, 0xFF);
 800b978:	22ff      	movs	r2, #255	; 0xff
 800b97a:	2100      	movs	r1, #0
 800b97c:	200a      	movs	r0, #10
 800b97e:	f7ff fd93 	bl	800b4a8 <SD_SendCommand>
 800b982:	4603      	mov	r3, r0
 800b984:	73fb      	strb	r3, [r7, #15]
    if(r1 != 0x00)
 800b986:	7bfb      	ldrb	r3, [r7, #15]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <SD_GetCID+0x20>
    {
        return r1;  //
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	e005      	b.n	800b99c <SD_GetCID+0x2c>
    }
    //16
    SD_ReceiveData(cid_data, 16, RELEASE);
 800b990:	2201      	movs	r2, #1
 800b992:	2110      	movs	r1, #16
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f7ff ff9d 	bl	800b8d4 <SD_ReceiveData>
    return 0;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3710      	adds	r7, #16
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}

0800b9a4 <SD_GetCSD>:
*                  0NO_ERR
*                  1TIME_OUT
*                  other
*******************************************************************************/
u8 SD_GetCSD(u8 *csd_data)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b084      	sub	sp, #16
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
    u8 r1;
    //CMD9CSD
    r1 = SD_SendCommand(CMD9, 0, 0xFF);
 800b9ac:	22ff      	movs	r2, #255	; 0xff
 800b9ae:	2100      	movs	r1, #0
 800b9b0:	2009      	movs	r0, #9
 800b9b2:	f7ff fd79 	bl	800b4a8 <SD_SendCommand>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	73fb      	strb	r3, [r7, #15]
    if(r1 != 0x00)
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d001      	beq.n	800b9c4 <SD_GetCSD+0x20>
    {
        return r1;  //
 800b9c0:	7bfb      	ldrb	r3, [r7, #15]
 800b9c2:	e005      	b.n	800b9d0 <SD_GetCSD+0x2c>
    }
    //16
    SD_ReceiveData(csd_data, 16, RELEASE);
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	2110      	movs	r1, #16
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f7ff ff83 	bl	800b8d4 <SD_ReceiveData>
    return 0;
 800b9ce:	2300      	movs	r3, #0
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3710      	adds	r7, #16
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <SD_ReadSingleBlock>:
* Return         : u8 r1
*                   0 
*                   other
*******************************************************************************/
u8 SD_ReadSingleBlock(u32 sector, u8 *buffer)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b084      	sub	sp, #16
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
 800b9e0:	6039      	str	r1, [r7, #0]
	u8 r1;
	//
	SPI_SetSpeed(SPI_SPEED_HIGH);
 800b9e2:	2001      	movs	r0, #1
 800b9e4:	f7ff fe00 	bl	800b5e8 <SPI_SetSpeed>

	//SDHCsectorbyte
//	sector = sector<<9;
	r1 = SD_SendCommand(CMD17, sector, 0);//
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	6879      	ldr	r1, [r7, #4]
 800b9ec:	2011      	movs	r0, #17
 800b9ee:	f7ff fd5b 	bl	800b4a8 <SD_SendCommand>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	73fb      	strb	r3, [r7, #15]
	if(r1 != 0x00)
 800b9f6:	7bfb      	ldrb	r3, [r7, #15]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d001      	beq.n	800ba00 <SD_ReadSingleBlock+0x28>
	{
			return r1;
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	e00d      	b.n	800ba1c <SD_ReadSingleBlock+0x44>
	}

	r1 = SD_ReceiveData(buffer, 512, RELEASE);
 800ba00:	2201      	movs	r2, #1
 800ba02:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ba06:	6838      	ldr	r0, [r7, #0]
 800ba08:	f7ff ff64 	bl	800b8d4 <SD_ReceiveData>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	73fb      	strb	r3, [r7, #15]
	if(r1 != 0)
 800ba10:	7bfb      	ldrb	r3, [r7, #15]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d001      	beq.n	800ba1a <SD_ReadSingleBlock+0x42>
	{
			return r1;   //
 800ba16:	7bfb      	ldrb	r3, [r7, #15]
 800ba18:	e000      	b.n	800ba1c <SD_ReadSingleBlock+0x44>
	}
	else
	{
			return 0;
 800ba1a:	2300      	movs	r3, #0
	}
}
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	3710      	adds	r7, #16
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <SD_WriteSingleBlock>:
* Return         : u8 r1
*                   0 
*                   other
*******************************************************************************/
u8 SD_WriteSingleBlock(u32 sector, const u8 *data)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
 800ba2c:	6039      	str	r1, [r7, #0]
    u8 r1;
    u16 i;
    u16 retry;
    //
    SPI_SetSpeed(SPI_SPEED_HIGH);
 800ba2e:	2001      	movs	r0, #1
 800ba30:	f7ff fdda 	bl	800b5e8 <SPI_SetSpeed>
    //SDHCsectorbyte
//    if(SD_Type!=SD_TYPE_V2HC)
//    {
//        sector = sector<<9;
//    }
    r1 = SD_SendCommand(CMD24, sector, 0x00);
 800ba34:	2200      	movs	r2, #0
 800ba36:	6879      	ldr	r1, [r7, #4]
 800ba38:	2018      	movs	r0, #24
 800ba3a:	f7ff fd35 	bl	800b4a8 <SD_SendCommand>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	72fb      	strb	r3, [r7, #11]
    if(r1 != 0x00)
 800ba42:	7afb      	ldrb	r3, [r7, #11]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d001      	beq.n	800ba4c <SD_WriteSingleBlock+0x28>
    {
        return r1;  //
 800ba48:	7afb      	ldrb	r3, [r7, #11]
 800ba4a:	e059      	b.n	800bb00 <SD_WriteSingleBlock+0xdc>
    }

    //
    FLASH_SPI_CS_ENABLE();
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	2110      	movs	r1, #16
 800ba50:	482d      	ldr	r0, [pc, #180]	; (800bb08 <SD_WriteSingleBlock+0xe4>)
 800ba52:	f7f7 fac3 	bl	8002fdc <HAL_GPIO_WritePin>
    //3SD
    SPI_FLASH_SendByte(0xff);
 800ba56:	20ff      	movs	r0, #255	; 0xff
 800ba58:	f7ff fce6 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 800ba5c:	20ff      	movs	r0, #255	; 0xff
 800ba5e:	f7ff fce3 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 800ba62:	20ff      	movs	r0, #255	; 0xff
 800ba64:	f7ff fce0 	bl	800b428 <SPI_FLASH_SendByte>
    //0xFE
    SPI_FLASH_SendByte(0xFE);
 800ba68:	20fe      	movs	r0, #254	; 0xfe
 800ba6a:	f7ff fcdd 	bl	800b428 <SPI_FLASH_SendByte>
    //sector
    for(i=0;i<512;i++)
 800ba6e:	2300      	movs	r3, #0
 800ba70:	81fb      	strh	r3, [r7, #14]
 800ba72:	e009      	b.n	800ba88 <SD_WriteSingleBlock+0x64>
    {
        SPI_FLASH_SendByte(*data++);
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	1c5a      	adds	r2, r3, #1
 800ba78:	603a      	str	r2, [r7, #0]
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7ff fcd3 	bl	800b428 <SPI_FLASH_SendByte>
    for(i=0;i<512;i++)
 800ba82:	89fb      	ldrh	r3, [r7, #14]
 800ba84:	3301      	adds	r3, #1
 800ba86:	81fb      	strh	r3, [r7, #14]
 800ba88:	89fb      	ldrh	r3, [r7, #14]
 800ba8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba8e:	d3f1      	bcc.n	800ba74 <SD_WriteSingleBlock+0x50>
    }
    //2Bytedummy CRC
    SPI_FLASH_SendByte(0xff);
 800ba90:	20ff      	movs	r0, #255	; 0xff
 800ba92:	f7ff fcc9 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 800ba96:	20ff      	movs	r0, #255	; 0xff
 800ba98:	f7ff fcc6 	bl	800b428 <SPI_FLASH_SendByte>

    //SD
    r1 = SPI_FLASH_SendByte(0xff);
 800ba9c:	20ff      	movs	r0, #255	; 0xff
 800ba9e:	f7ff fcc3 	bl	800b428 <SPI_FLASH_SendByte>
 800baa2:	4603      	mov	r3, r0
 800baa4:	72fb      	strb	r3, [r7, #11]
    if((r1&0x1F)!=0x05)
 800baa6:	7afb      	ldrb	r3, [r7, #11]
 800baa8:	f003 031f 	and.w	r3, r3, #31
 800baac:	2b05      	cmp	r3, #5
 800baae:	d006      	beq.n	800babe <SD_WriteSingleBlock+0x9a>
    {
        FLASH_SPI_CS_DISABLE();
 800bab0:	2201      	movs	r2, #1
 800bab2:	2110      	movs	r1, #16
 800bab4:	4814      	ldr	r0, [pc, #80]	; (800bb08 <SD_WriteSingleBlock+0xe4>)
 800bab6:	f7f7 fa91 	bl	8002fdc <HAL_GPIO_WritePin>
        return r1;
 800baba:	7afb      	ldrb	r3, [r7, #11]
 800babc:	e020      	b.n	800bb00 <SD_WriteSingleBlock+0xdc>
    }

    //
    retry = 0;
 800babe:	2300      	movs	r3, #0
 800bac0:	81bb      	strh	r3, [r7, #12]
    while(!SPI_FLASH_SendByte(0xff))
 800bac2:	e00e      	b.n	800bae2 <SD_WriteSingleBlock+0xbe>
    {
        retry++;
 800bac4:	89bb      	ldrh	r3, [r7, #12]
 800bac6:	3301      	adds	r3, #1
 800bac8:	81bb      	strh	r3, [r7, #12]
        if(retry>0xfffe)        //
 800baca:	89bb      	ldrh	r3, [r7, #12]
 800bacc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bad0:	4293      	cmp	r3, r2
 800bad2:	d106      	bne.n	800bae2 <SD_WriteSingleBlock+0xbe>
        {
            FLASH_SPI_CS_DISABLE();
 800bad4:	2201      	movs	r2, #1
 800bad6:	2110      	movs	r1, #16
 800bad8:	480b      	ldr	r0, [pc, #44]	; (800bb08 <SD_WriteSingleBlock+0xe4>)
 800bada:	f7f7 fa7f 	bl	8002fdc <HAL_GPIO_WritePin>
            return 1;           //1
 800bade:	2301      	movs	r3, #1
 800bae0:	e00e      	b.n	800bb00 <SD_WriteSingleBlock+0xdc>
    while(!SPI_FLASH_SendByte(0xff))
 800bae2:	20ff      	movs	r0, #255	; 0xff
 800bae4:	f7ff fca0 	bl	800b428 <SPI_FLASH_SendByte>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	d0ea      	beq.n	800bac4 <SD_WriteSingleBlock+0xa0>
        }
    }
    //1
    FLASH_SPI_CS_DISABLE();
 800baee:	2201      	movs	r2, #1
 800baf0:	2110      	movs	r1, #16
 800baf2:	4805      	ldr	r0, [pc, #20]	; (800bb08 <SD_WriteSingleBlock+0xe4>)
 800baf4:	f7f7 fa72 	bl	8002fdc <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xff);
 800baf8:	20ff      	movs	r0, #255	; 0xff
 800bafa:	f7ff fc95 	bl	800b428 <SPI_FLASH_SendByte>
    return 0;
 800bafe:	2300      	movs	r3, #0
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3710      	adds	r7, #16
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}
 800bb08:	40010800 	.word	0x40010800

0800bb0c <SD_ReadMultiBlock>:
* Return         : u8 r1
*                   0 
*                   other
*******************************************************************************/
u8 SD_ReadMultiBlock(u32 sector, u8 *buffer, u8 count)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b086      	sub	sp, #24
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	4613      	mov	r3, r2
 800bb18:	71fb      	strb	r3, [r7, #7]
    u8 r1;
    //
    SPI_SetSpeed(SPI_SPEED_HIGH);
 800bb1a:	2001      	movs	r0, #1
 800bb1c:	f7ff fd64 	bl	800b5e8 <SPI_SetSpeed>

    //SDHCsectorbyte
//    sector = sector<<9;
    //SD_WaitReady();
    //
	r1 = SD_SendCommand(CMD18, sector, 0);//
 800bb20:	2200      	movs	r2, #0
 800bb22:	68f9      	ldr	r1, [r7, #12]
 800bb24:	2012      	movs	r0, #18
 800bb26:	f7ff fcbf 	bl	800b4a8 <SD_SendCommand>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	75fb      	strb	r3, [r7, #23]
	if(r1 != 0x00)
 800bb2e:	7dfb      	ldrb	r3, [r7, #23]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d001      	beq.n	800bb38 <SD_ReadMultiBlock+0x2c>
    {
        return r1;
 800bb34:	7dfb      	ldrb	r3, [r7, #23]
 800bb36:	e027      	b.n	800bb88 <SD_ReadMultiBlock+0x7c>
    }
    //
    do
    {
        if(SD_ReceiveData(buffer, 512, NO_RELEASE) != 0x00)
 800bb38:	2200      	movs	r2, #0
 800bb3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bb3e:	68b8      	ldr	r0, [r7, #8]
 800bb40:	f7ff fec8 	bl	800b8d4 <SD_ReceiveData>
 800bb44:	4603      	mov	r3, r0
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d10a      	bne.n	800bb60 <SD_ReadMultiBlock+0x54>
        {
            break;
        }
        buffer += 512;
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bb50:	60bb      	str	r3, [r7, #8]
    } while(--count);
 800bb52:	79fb      	ldrb	r3, [r7, #7]
 800bb54:	3b01      	subs	r3, #1
 800bb56:	71fb      	strb	r3, [r7, #7]
 800bb58:	79fb      	ldrb	r3, [r7, #7]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d1ec      	bne.n	800bb38 <SD_ReadMultiBlock+0x2c>
 800bb5e:	e000      	b.n	800bb62 <SD_ReadMultiBlock+0x56>
            break;
 800bb60:	bf00      	nop
    //
    SD_SendCommand(CMD12, 0, 0);
 800bb62:	2200      	movs	r2, #0
 800bb64:	2100      	movs	r1, #0
 800bb66:	200c      	movs	r0, #12
 800bb68:	f7ff fc9e 	bl	800b4a8 <SD_SendCommand>
    //
    FLASH_SPI_CS_DISABLE();
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	2110      	movs	r1, #16
 800bb70:	4807      	ldr	r0, [pc, #28]	; (800bb90 <SD_ReadMultiBlock+0x84>)
 800bb72:	f7f7 fa33 	bl	8002fdc <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xFF);
 800bb76:	20ff      	movs	r0, #255	; 0xff
 800bb78:	f7ff fc56 	bl	800b428 <SPI_FLASH_SendByte>

    if(count != 0)
 800bb7c:	79fb      	ldrb	r3, [r7, #7]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d001      	beq.n	800bb86 <SD_ReadMultiBlock+0x7a>
    {
        return count;   //
 800bb82:	79fb      	ldrb	r3, [r7, #7]
 800bb84:	e000      	b.n	800bb88 <SD_ReadMultiBlock+0x7c>
    }
    else
    {
        return 0;
 800bb86:	2300      	movs	r3, #0
    }
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3718      	adds	r7, #24
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}
 800bb90:	40010800 	.word	0x40010800

0800bb94 <SD_WriteMultiBlock>:
* Return         : u8 r1
*                   0 
*                   other
*******************************************************************************/
u8 SD_WriteMultiBlock(u32 sector, const u8 *data, u8 count)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b086      	sub	sp, #24
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	60f8      	str	r0, [r7, #12]
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	4613      	mov	r3, r2
 800bba0:	71fb      	strb	r3, [r7, #7]
    u8 r1;
    u16 i;
    //
    SPI_SetSpeed(SPI_SPEED_HIGH);
 800bba2:	2001      	movs	r0, #1
 800bba4:	f7ff fd20 	bl	800b5e8 <SPI_SetSpeed>
//    if(SD_Type != SD_TYPE_V2HC)
//    {
//        sector = sector<<9;
//    }
    //MMCACMD23
    if(SD_Type != SD_TYPE_MMC)
 800bba8:	4b3e      	ldr	r3, [pc, #248]	; (800bca4 <SD_WriteMultiBlock+0x110>)
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d007      	beq.n	800bbc0 <SD_WriteMultiBlock+0x2c>
    {
        r1 = SD_SendCommand(ACMD23, count, 0x00);
 800bbb0:	79fb      	ldrb	r3, [r7, #7]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	2017      	movs	r0, #23
 800bbb8:	f7ff fc76 	bl	800b4a8 <SD_SendCommand>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	757b      	strb	r3, [r7, #21]
    }
    //
    r1 = SD_SendCommand(CMD25, sector, 0x00);
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	68f9      	ldr	r1, [r7, #12]
 800bbc4:	2019      	movs	r0, #25
 800bbc6:	f7ff fc6f 	bl	800b4a8 <SD_SendCommand>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	757b      	strb	r3, [r7, #21]
    if(r1 != 0x00)
 800bbce:	7d7b      	ldrb	r3, [r7, #21]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d001      	beq.n	800bbd8 <SD_WriteMultiBlock+0x44>
    {
        return r1;  //
 800bbd4:	7d7b      	ldrb	r3, [r7, #21]
 800bbd6:	e060      	b.n	800bc9a <SD_WriteMultiBlock+0x106>
    }

    //
    FLASH_SPI_CS_ENABLE();
 800bbd8:	2200      	movs	r2, #0
 800bbda:	2110      	movs	r1, #16
 800bbdc:	4832      	ldr	r0, [pc, #200]	; (800bca8 <SD_WriteMultiBlock+0x114>)
 800bbde:	f7f7 f9fd 	bl	8002fdc <HAL_GPIO_WritePin>
    //3SD
    SPI_FLASH_SendByte(0xff);
 800bbe2:	20ff      	movs	r0, #255	; 0xff
 800bbe4:	f7ff fc20 	bl	800b428 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 800bbe8:	20ff      	movs	r0, #255	; 0xff
 800bbea:	f7ff fc1d 	bl	800b428 <SPI_FLASH_SendByte>
    //--------Nsector
    do
    {
        //0xFC 
        SPI_FLASH_SendByte(0xFC);
 800bbee:	20fc      	movs	r0, #252	; 0xfc
 800bbf0:	f7ff fc1a 	bl	800b428 <SPI_FLASH_SendByte>

        //sector
        for(i=0;i<512;i++)
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	82fb      	strh	r3, [r7, #22]
 800bbf8:	e009      	b.n	800bc0e <SD_WriteMultiBlock+0x7a>
        {
            SPI_FLASH_SendByte(*data++);
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	1c5a      	adds	r2, r3, #1
 800bbfe:	60ba      	str	r2, [r7, #8]
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7ff fc10 	bl	800b428 <SPI_FLASH_SendByte>
        for(i=0;i<512;i++)
 800bc08:	8afb      	ldrh	r3, [r7, #22]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	82fb      	strh	r3, [r7, #22]
 800bc0e:	8afb      	ldrh	r3, [r7, #22]
 800bc10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc14:	d3f1      	bcc.n	800bbfa <SD_WriteMultiBlock+0x66>
        }
        //2Bytedummy CRC
        SPI_FLASH_SendByte(0xff);
 800bc16:	20ff      	movs	r0, #255	; 0xff
 800bc18:	f7ff fc06 	bl	800b428 <SPI_FLASH_SendByte>
        SPI_FLASH_SendByte(0xff);
 800bc1c:	20ff      	movs	r0, #255	; 0xff
 800bc1e:	f7ff fc03 	bl	800b428 <SPI_FLASH_SendByte>

        //SD
        r1 = SPI_FLASH_SendByte(0xff);
 800bc22:	20ff      	movs	r0, #255	; 0xff
 800bc24:	f7ff fc00 	bl	800b428 <SPI_FLASH_SendByte>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	757b      	strb	r3, [r7, #21]
        if((r1&0x1F)!=0x05)
 800bc2c:	7d7b      	ldrb	r3, [r7, #21]
 800bc2e:	f003 031f 	and.w	r3, r3, #31
 800bc32:	2b05      	cmp	r3, #5
 800bc34:	d006      	beq.n	800bc44 <SD_WriteMultiBlock+0xb0>
        {
            FLASH_SPI_CS_DISABLE();    //
 800bc36:	2201      	movs	r2, #1
 800bc38:	2110      	movs	r1, #16
 800bc3a:	481b      	ldr	r0, [pc, #108]	; (800bca8 <SD_WriteMultiBlock+0x114>)
 800bc3c:	f7f7 f9ce 	bl	8002fdc <HAL_GPIO_WritePin>
            return r1;
 800bc40:	7d7b      	ldrb	r3, [r7, #21]
 800bc42:	e02a      	b.n	800bc9a <SD_WriteMultiBlock+0x106>
        }
        //SD
        if(SD_WaitReady()==1)
 800bc44:	f7ff fc16 	bl	800b474 <SD_WaitReady>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	2b01      	cmp	r3, #1
 800bc4c:	d106      	bne.n	800bc5c <SD_WriteMultiBlock+0xc8>
        {
            FLASH_SPI_CS_DISABLE();    //SD
 800bc4e:	2201      	movs	r2, #1
 800bc50:	2110      	movs	r1, #16
 800bc52:	4815      	ldr	r0, [pc, #84]	; (800bca8 <SD_WriteMultiBlock+0x114>)
 800bc54:	f7f7 f9c2 	bl	8002fdc <HAL_GPIO_WritePin>
            return 1;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e01e      	b.n	800bc9a <SD_WriteMultiBlock+0x106>
        }
        //sector
    }while(--count);
 800bc5c:	79fb      	ldrb	r3, [r7, #7]
 800bc5e:	3b01      	subs	r3, #1
 800bc60:	71fb      	strb	r3, [r7, #7]
 800bc62:	79fb      	ldrb	r3, [r7, #7]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d1c2      	bne.n	800bbee <SD_WriteMultiBlock+0x5a>

    //0xFD
    r1 = SPI_FLASH_SendByte(0xFD);
 800bc68:	20fd      	movs	r0, #253	; 0xfd
 800bc6a:	f7ff fbdd 	bl	800b428 <SPI_FLASH_SendByte>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	757b      	strb	r3, [r7, #21]
    if(r1==0x00)
 800bc72:	7d7b      	ldrb	r3, [r7, #21]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d101      	bne.n	800bc7c <SD_WriteMultiBlock+0xe8>
    {
        count =  0xfe;
 800bc78:	23fe      	movs	r3, #254	; 0xfe
 800bc7a:	71fb      	strb	r3, [r7, #7]
    }
    if(SD_WaitReady())
 800bc7c:	f7ff fbfa 	bl	800b474 <SD_WaitReady>
 800bc80:	4603      	mov	r3, r0
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d000      	beq.n	800bc88 <SD_WriteMultiBlock+0xf4>
    {
        while(1)
 800bc86:	e7fe      	b.n	800bc86 <SD_WriteMultiBlock+0xf2>
        {
        }
    }

    //1
    FLASH_SPI_CS_DISABLE();
 800bc88:	2201      	movs	r2, #1
 800bc8a:	2110      	movs	r1, #16
 800bc8c:	4806      	ldr	r0, [pc, #24]	; (800bca8 <SD_WriteMultiBlock+0x114>)
 800bc8e:	f7f7 f9a5 	bl	8002fdc <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xff);
 800bc92:	20ff      	movs	r0, #255	; 0xff
 800bc94:	f7ff fbc8 	bl	800b428 <SPI_FLASH_SendByte>
    return count;   //countcount=0count=1
 800bc98:	79fb      	ldrb	r3, [r7, #7]
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3718      	adds	r7, #24
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	20000730 	.word	0x20000730
 800bca8:	40010800 	.word	0x40010800

0800bcac <FS_Init>:
 */
#include "storage.h"

FATFS fs; /* FatFs */

void FS_Init() {
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b082      	sub	sp, #8
 800bcb0:	af00      	add	r7, sp, #0
	FRESULT f_res;
	//SDSD
	f_res = f_mount(&fs, (TCHAR const*) USERPath, 1);
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	491d      	ldr	r1, [pc, #116]	; (800bd2c <FS_Init+0x80>)
 800bcb6:	481e      	ldr	r0, [pc, #120]	; (800bd30 <FS_Init+0x84>)
 800bcb8:	f7fc fb14 	bl	80082e4 <f_mount>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	71fb      	strb	r3, [r7, #7]
	//   printf_fatfs_error(f_res);
	/*----------------------- ?? ---------------------------*/
	/*  */
	if (f_res == FR_NO_FILESYSTEM) {
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	2b0d      	cmp	r3, #13
 800bcc4:	d122      	bne.n	800bd0c <FS_Init+0x60>
		printf(
 800bcc6:	481b      	ldr	r0, [pc, #108]	; (800bd34 <FS_Init+0x88>)
 800bcc8:	f001 f9d2 	bl	800d070 <puts>
				"The SD card has no file system and will be formatted soon...\n");
		/* ?? */
		f_res = f_mkfs((TCHAR const*) USERPath, 0, 0);
 800bccc:	2200      	movs	r2, #0
 800bcce:	2100      	movs	r1, #0
 800bcd0:	4816      	ldr	r0, [pc, #88]	; (800bd2c <FS_Init+0x80>)
 800bcd2:	f7fd fb2d 	bl	8009330 <f_mkfs>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	71fb      	strb	r3, [r7, #7]

		if (f_res == FR_OK) {
 800bcda:	79fb      	ldrb	r3, [r7, #7]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d111      	bne.n	800bd04 <FS_Init+0x58>
			printf("The SD card has successfully formatted the file system.\n");
 800bce0:	4815      	ldr	r0, [pc, #84]	; (800bd38 <FS_Init+0x8c>)
 800bce2:	f001 f9c5 	bl	800d070 <puts>
			/*  */
			f_res = f_mount(NULL, (TCHAR const*) USERPath, 0);
 800bce6:	2200      	movs	r2, #0
 800bce8:	4910      	ldr	r1, [pc, #64]	; (800bd2c <FS_Init+0x80>)
 800bcea:	2000      	movs	r0, #0
 800bcec:	f7fc fafa 	bl	80082e4 <f_mount>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	71fb      	strb	r3, [r7, #7]
			/* 	*/
			f_res = f_mount(&fs, (TCHAR const*) USERPath, 1);
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	490d      	ldr	r1, [pc, #52]	; (800bd2c <FS_Init+0x80>)
 800bcf8:	480d      	ldr	r0, [pc, #52]	; (800bd30 <FS_Init+0x84>)
 800bcfa:	f7fc faf3 	bl	80082e4 <f_mount>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	71fb      	strb	r3, [r7, #7]
 800bd02:	e00f      	b.n	800bd24 <FS_Init+0x78>
		} else {
			printf("<<Format failed.>>\n");
 800bd04:	480d      	ldr	r0, [pc, #52]	; (800bd3c <FS_Init+0x90>)
 800bd06:	f001 f9b3 	bl	800d070 <puts>
			return;;
 800bd0a:	e00b      	b.n	800bd24 <FS_Init+0x78>
		}
	} else if (f_res != FR_OK) {
 800bd0c:	79fb      	ldrb	r3, [r7, #7]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d005      	beq.n	800bd1e <FS_Init+0x72>
		printf(" The SD card failed to mount the file system. (%d)\n", f_res);
 800bd12:	79fb      	ldrb	r3, [r7, #7]
 800bd14:	4619      	mov	r1, r3
 800bd16:	480a      	ldr	r0, [pc, #40]	; (800bd40 <FS_Init+0x94>)
 800bd18:	f001 f936 	bl	800cf88 <iprintf>
		//   printf_fatfs_error(f_res);
		return;;
 800bd1c:	e002      	b.n	800bd24 <FS_Init+0x78>
	} else {
		printf(
 800bd1e:	4809      	ldr	r0, [pc, #36]	; (800bd44 <FS_Init+0x98>)
 800bd20:	f001 f9a6 	bl	800d070 <puts>
				">>The file system is mounted successfully and can be read and write tested\n");
	}

}
 800bd24:	3708      	adds	r7, #8
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	200009ec 	.word	0x200009ec
 800bd30:	20003980 	.word	0x20003980
 800bd34:	0800f01c 	.word	0x0800f01c
 800bd38:	0800f05c 	.word	0x0800f05c
 800bd3c:	0800f094 	.word	0x0800f094
 800bd40:	0800f0a8 	.word	0x0800f0a8
 800bd44:	0800f0e4 	.word	0x0800f0e4

0800bd48 <FS_Open>:

bool FS_Open(FIL *file, char *filepath) {
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b082      	sub	sp, #8
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
 800bd50:	6039      	str	r1, [r7, #0]
	if (f_open(file, filepath, FA_READ | FA_WRITE | FA_OPEN_ALWAYS) != FR_OK) {
 800bd52:	2213      	movs	r2, #19
 800bd54:	6839      	ldr	r1, [r7, #0]
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7fc fb0c 	bl	8008374 <f_open>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d004      	beq.n	800bd6c <FS_Open+0x24>
		printf("open error\n");
 800bd62:	4805      	ldr	r0, [pc, #20]	; (800bd78 <FS_Open+0x30>)
 800bd64:	f001 f984 	bl	800d070 <puts>
		return 1;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e000      	b.n	800bd6e <FS_Open+0x26>
	}
	return 0;
 800bd6c:	2300      	movs	r3, #0
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	3708      	adds	r7, #8
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	0800f130 	.word	0x0800f130

0800bd7c <FS_Close>:

void FS_Close(FIL *file) {
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b082      	sub	sp, #8
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
	if (f_close(file) != FR_OK) {
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7fc ff6d 	bl	8008c64 <f_close>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d003      	beq.n	800bd98 <FS_Close+0x1c>
		printf("close error\n");
 800bd90:	4803      	ldr	r0, [pc, #12]	; (800bda0 <FS_Close+0x24>)
 800bd92:	f001 f96d 	bl	800d070 <puts>
		return;
 800bd96:	bf00      	nop
	}
}
 800bd98:	3708      	adds	r7, #8
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	0800f13c 	.word	0x0800f13c

0800bda4 <FS_Seek>:

void FS_Seek(FIL *file, uint32_t offset) {
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b082      	sub	sp, #8
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
 800bdac:	6039      	str	r1, [r7, #0]
	if (f_lseek(file, offset) != FR_OK) {
 800bdae:	6839      	ldr	r1, [r7, #0]
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f7fc ff7f 	bl	8008cb4 <f_lseek>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d003      	beq.n	800bdc4 <FS_Seek+0x20>
		printf("lseek error\n");
 800bdbc:	4803      	ldr	r0, [pc, #12]	; (800bdcc <FS_Seek+0x28>)
 800bdbe:	f001 f957 	bl	800d070 <puts>
		return;
 800bdc2:	bf00      	nop
	}
}
 800bdc4:	3708      	adds	r7, #8
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}
 800bdca:	bf00      	nop
 800bdcc:	0800f148 	.word	0x0800f148

0800bdd0 <FS_Write>:

void FS_Write(FIL *file, void *buffer, int buffer_len) {
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b086      	sub	sp, #24
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	60f8      	str	r0, [r7, #12]
 800bdd8:	60b9      	str	r1, [r7, #8]
 800bdda:	607a      	str	r2, [r7, #4]
	uint32_t writeBytes;
	if (f_write(file, buffer, buffer_len, &writeBytes) != FR_OK) {
 800bddc:	687a      	ldr	r2, [r7, #4]
 800bdde:	f107 0314 	add.w	r3, r7, #20
 800bde2:	68b9      	ldr	r1, [r7, #8]
 800bde4:	68f8      	ldr	r0, [r7, #12]
 800bde6:	f7fc fcd6 	bl	8008796 <f_write>
 800bdea:	4603      	mov	r3, r0
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d003      	beq.n	800bdf8 <FS_Write+0x28>
		printf("write error\n");
 800bdf0:	4803      	ldr	r0, [pc, #12]	; (800be00 <FS_Write+0x30>)
 800bdf2:	f001 f93d 	bl	800d070 <puts>
		return;
 800bdf6:	bf00      	nop
	}
	//printf("writeBytes:%d\r\n max:%d\r\n", writeBytes, buffer_len);
}
 800bdf8:	3718      	adds	r7, #24
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
 800bdfe:	bf00      	nop
 800be00:	0800f154 	.word	0x0800f154

0800be04 <FS_Delete>:
		printf("close error\n");
		return;
	}
}

void FS_Delete(char *filepath) {
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
	if (f_unlink(filepath) != FR_OK) {
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f7fd f9af 	bl	8009170 <f_unlink>
 800be12:	4603      	mov	r3, r0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d003      	beq.n	800be20 <FS_Delete+0x1c>
		printf("delete error\n");
 800be18:	4803      	ldr	r0, [pc, #12]	; (800be28 <FS_Delete+0x24>)
 800be1a:	f001 f929 	bl	800d070 <puts>
		return;
 800be1e:	bf00      	nop
	}
}
 800be20:	3708      	adds	r7, #8
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}
 800be26:	bf00      	nop
 800be28:	0800f17c 	.word	0x0800f17c

0800be2c <fifo_read_ch>:
 * @param fifo 
 *        *ch   
 * @return
 *        1 0
 */
uint8_t fifo_read_ch(fifo_t *fifo, uint8_t *ch) {
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
	if (fifo->tail == fifo->head)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	891a      	ldrh	r2, [r3, #8]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	88db      	ldrh	r3, [r3, #6]
 800be3e:	429a      	cmp	r2, r3
 800be40:	d101      	bne.n	800be46 <fifo_read_ch+0x1a>
		return false;
 800be42:	2300      	movs	r3, #0
 800be44:	e017      	b.n	800be76 <fifo_read_ch+0x4a>
	*ch = fifo->buf[fifo->tail];
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	8912      	ldrh	r2, [r2, #8]
 800be4e:	4413      	add	r3, r2
 800be50:	781a      	ldrb	r2, [r3, #0]
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	701a      	strb	r2, [r3, #0]

	if (++fifo->tail >= fifo->length)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	891b      	ldrh	r3, [r3, #8]
 800be5a:	3301      	adds	r3, #1
 800be5c:	b29a      	uxth	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	811a      	strh	r2, [r3, #8]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	891a      	ldrh	r2, [r3, #8]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	889b      	ldrh	r3, [r3, #4]
 800be6a:	429a      	cmp	r2, r3
 800be6c:	d302      	bcc.n	800be74 <fifo_read_ch+0x48>
		fifo->tail = 0;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	811a      	strh	r2, [r3, #8]
	return true;
 800be74:	2301      	movs	r3, #1
}
 800be76:	4618      	mov	r0, r3
 800be78:	370c      	adds	r7, #12
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bc80      	pop	{r7}
 800be7e:	4770      	bx	lr

0800be80 <fifo_write_ch>:
 * @param fifo 
 *        ch   
 * @return
 *        1 0
 */
uint8_t fifo_write_ch(fifo_t *fifo, uint8_t ch) {
 800be80:	b480      	push	{r7}
 800be82:	b085      	sub	sp, #20
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	460b      	mov	r3, r1
 800be8a:	70fb      	strb	r3, [r7, #3]
	uint16_t h = fifo->head;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	88db      	ldrh	r3, [r3, #6]
 800be90:	81fb      	strh	r3, [r7, #14]

	if (++h >= fifo->length)
 800be92:	89fb      	ldrh	r3, [r7, #14]
 800be94:	3301      	adds	r3, #1
 800be96:	81fb      	strh	r3, [r7, #14]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	889b      	ldrh	r3, [r3, #4]
 800be9c:	89fa      	ldrh	r2, [r7, #14]
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d301      	bcc.n	800bea6 <fifo_write_ch+0x26>
		h = 0;
 800bea2:	2300      	movs	r3, #0
 800bea4:	81fb      	strh	r3, [r7, #14]
	if (h == fifo->tail)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	891b      	ldrh	r3, [r3, #8]
 800beaa:	89fa      	ldrh	r2, [r7, #14]
 800beac:	429a      	cmp	r2, r3
 800beae:	d101      	bne.n	800beb4 <fifo_write_ch+0x34>
		return false;
 800beb0:	2300      	movs	r3, #0
 800beb2:	e00a      	b.n	800beca <fifo_write_ch+0x4a>

	fifo->buf[fifo->head] = ch;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	687a      	ldr	r2, [r7, #4]
 800beba:	88d2      	ldrh	r2, [r2, #6]
 800bebc:	4413      	add	r3, r2
 800bebe:	78fa      	ldrb	r2, [r7, #3]
 800bec0:	701a      	strb	r2, [r3, #0]
	fifo->head = h;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	89fa      	ldrh	r2, [r7, #14]
 800bec6:	80da      	strh	r2, [r3, #6]
	return true;
 800bec8:	2301      	movs	r3, #1
}
 800beca:	4618      	mov	r0, r3
 800becc:	3714      	adds	r7, #20
 800bece:	46bd      	mov	sp, r7
 800bed0:	bc80      	pop	{r7}
 800bed2:	4770      	bx	lr

0800bed4 <fifo_free>:
 * @return
 *        
 *
 * @note  2
 */
uint16_t fifo_free(fifo_t *fifo) {
 800bed4:	b480      	push	{r7}
 800bed6:	b085      	sub	sp, #20
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
	uint16_t free;

	if (fifo->head >= fifo->tail)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	88da      	ldrh	r2, [r3, #6]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	891b      	ldrh	r3, [r3, #8]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d30a      	bcc.n	800befe <fifo_free+0x2a>
		free = fifo->tail + (fifo->length - fifo->head);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	891a      	ldrh	r2, [r3, #8]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	8899      	ldrh	r1, [r3, #4]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	88db      	ldrh	r3, [r3, #6]
 800bef4:	1acb      	subs	r3, r1, r3
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	4413      	add	r3, r2
 800befa:	81fb      	strh	r3, [r7, #14]
 800befc:	e005      	b.n	800bf0a <fifo_free+0x36>
	else
		free = fifo->tail - fifo->head;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	891a      	ldrh	r2, [r3, #8]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	88db      	ldrh	r3, [r3, #6]
 800bf06:	1ad3      	subs	r3, r2, r3
 800bf08:	81fb      	strh	r3, [r7, #14]

	return free;
 800bf0a:	89fb      	ldrh	r3, [r7, #14]
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	3714      	adds	r7, #20
 800bf10:	46bd      	mov	sp, r7
 800bf12:	bc80      	pop	{r7}
 800bf14:	4770      	bx	lr

0800bf16 <fifo_used>:
uint16_t fifo_used(fifo_t *fifo) {
 800bf16:	b480      	push	{r7}
 800bf18:	b085      	sub	sp, #20
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
	uint16_t used;

	if (fifo->head >= fifo->tail)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	88da      	ldrh	r2, [r3, #6]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	891b      	ldrh	r3, [r3, #8]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d306      	bcc.n	800bf38 <fifo_used+0x22>
		used = fifo->head - fifo->tail;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	88da      	ldrh	r2, [r3, #6]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	891b      	ldrh	r3, [r3, #8]
 800bf32:	1ad3      	subs	r3, r2, r3
 800bf34:	81fb      	strh	r3, [r7, #14]
 800bf36:	e009      	b.n	800bf4c <fifo_used+0x36>
	else
		used = fifo->head + (fifo->length - fifo->tail);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	88da      	ldrh	r2, [r3, #6]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	8899      	ldrh	r1, [r3, #4]
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	891b      	ldrh	r3, [r3, #8]
 800bf44:	1acb      	subs	r3, r1, r3
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	4413      	add	r3, r2
 800bf4a:	81fb      	strh	r3, [r7, #14]

	return used;
 800bf4c:	89fb      	ldrh	r3, [r7, #14]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3714      	adds	r7, #20
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bc80      	pop	{r7}
 800bf56:	4770      	bx	lr

0800bf58 <fifo_init>:
/** @brief 
 * @param *fifo
 *        *buf
 *        length
 */
void fifo_init(fifo_t *fifo, uint8_t *buf, uint16_t length) {
 800bf58:	b480      	push	{r7}
 800bf5a:	b087      	sub	sp, #28
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4613      	mov	r3, r2
 800bf64:	80fb      	strh	r3, [r7, #6]
	uint16_t i;

	fifo->buf = buf;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	68ba      	ldr	r2, [r7, #8]
 800bf6a:	601a      	str	r2, [r3, #0]
	fifo->length = length;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	88fa      	ldrh	r2, [r7, #6]
 800bf70:	809a      	strh	r2, [r3, #4]
	fifo->head = 0;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2200      	movs	r2, #0
 800bf76:	80da      	strh	r2, [r3, #6]
	fifo->tail = 0;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	811a      	strh	r2, [r3, #8]

	for (i = 0; i < length; i++)
 800bf7e:	2300      	movs	r3, #0
 800bf80:	82fb      	strh	r3, [r7, #22]
 800bf82:	e008      	b.n	800bf96 <fifo_init+0x3e>
		fifo->buf[i] = 0;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	8afb      	ldrh	r3, [r7, #22]
 800bf8a:	4413      	add	r3, r2
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; i++)
 800bf90:	8afb      	ldrh	r3, [r7, #22]
 800bf92:	3301      	adds	r3, #1
 800bf94:	82fb      	strh	r3, [r7, #22]
 800bf96:	8afa      	ldrh	r2, [r7, #22]
 800bf98:	88fb      	ldrh	r3, [r7, #6]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d3f2      	bcc.n	800bf84 <fifo_init+0x2c>
}
 800bf9e:	bf00      	nop
 800bfa0:	371c      	adds	r7, #28
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bc80      	pop	{r7}
 800bfa6:	4770      	bx	lr

0800bfa8 <serial_write_buf>:
/** @brief 
 *
 * @note 
 */
uint8_t serial_write_buf(uint8_t *buf, uint16_t length) {
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	807b      	strh	r3, [r7, #2]
	uint16_t i;

	if (length == 0)
 800bfb4:	887b      	ldrh	r3, [r7, #2]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d101      	bne.n	800bfbe <serial_write_buf+0x16>
		return false;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	e020      	b.n	800c000 <serial_write_buf+0x58>
	for (i = 0; length > 0; length--, i++) {
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	81fb      	strh	r3, [r7, #14]
 800bfc2:	e00d      	b.n	800bfe0 <serial_write_buf+0x38>
		fifo_write_ch(&uart_tx_fifo, buf[i]);
 800bfc4:	89fb      	ldrh	r3, [r7, #14]
 800bfc6:	687a      	ldr	r2, [r7, #4]
 800bfc8:	4413      	add	r3, r2
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	4619      	mov	r1, r3
 800bfce:	480e      	ldr	r0, [pc, #56]	; (800c008 <serial_write_buf+0x60>)
 800bfd0:	f7ff ff56 	bl	800be80 <fifo_write_ch>
	for (i = 0; length > 0; length--, i++) {
 800bfd4:	887b      	ldrh	r3, [r7, #2]
 800bfd6:	3b01      	subs	r3, #1
 800bfd8:	807b      	strh	r3, [r7, #2]
 800bfda:	89fb      	ldrh	r3, [r7, #14]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	81fb      	strh	r3, [r7, #14]
 800bfe0:	887b      	ldrh	r3, [r7, #2]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1ee      	bne.n	800bfc4 <serial_write_buf+0x1c>
	}
//  USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
//	USART3->CR1 = USART3->CR1 | (1<<7); //TXE

  HAL_UART_Transmit(&huart3,uart_tx_buf,i,100);
 800bfe6:	89fa      	ldrh	r2, [r7, #14]
 800bfe8:	2364      	movs	r3, #100	; 0x64
 800bfea:	4908      	ldr	r1, [pc, #32]	; (800c00c <serial_write_buf+0x64>)
 800bfec:	4808      	ldr	r0, [pc, #32]	; (800c010 <serial_write_buf+0x68>)
 800bfee:	f7f9 f8c5 	bl	800517c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3, 0x55,1,100);
 800bff2:	2364      	movs	r3, #100	; 0x64
 800bff4:	2201      	movs	r2, #1
 800bff6:	2155      	movs	r1, #85	; 0x55
 800bff8:	4805      	ldr	r0, [pc, #20]	; (800c010 <serial_write_buf+0x68>)
 800bffa:	f7f9 f8bf 	bl	800517c <HAL_UART_Transmit>

	return true;
 800bffe:	2301      	movs	r3, #1
}
 800c000:	4618      	mov	r0, r3
 800c002:	3710      	adds	r7, #16
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}
 800c008:	20003cbc 	.word	0x20003cbc
 800c00c:	20003bb0 	.word	0x20003bb0
 800c010:	20000928 	.word	0x20000928

0800c014 <serial_read_ch>:
/** @brief  
 * @return 
 */
uint8_t serial_read_ch(void) {
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
	uint8_t ch;
	fifo_read_ch(&uart_rx_fifo, &ch);
 800c01a:	1dfb      	adds	r3, r7, #7
 800c01c:	4619      	mov	r1, r3
 800c01e:	4804      	ldr	r0, [pc, #16]	; (800c030 <serial_read_ch+0x1c>)
 800c020:	f7ff ff04 	bl	800be2c <fifo_read_ch>
	return ch;
 800c024:	79fb      	ldrb	r3, [r7, #7]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3708      	adds	r7, #8
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	20003cb0 	.word	0x20003cb0

0800c034 <serial_free>:
/** @breif  
 * @return 
 */
uint16_t serial_free(void) {
 800c034:	b580      	push	{r7, lr}
 800c036:	af00      	add	r7, sp, #0
	return fifo_free(&uart_tx_fifo);
 800c038:	4802      	ldr	r0, [pc, #8]	; (800c044 <serial_free+0x10>)
 800c03a:	f7ff ff4b 	bl	800bed4 <fifo_free>
 800c03e:	4603      	mov	r3, r0
}
 800c040:	4618      	mov	r0, r3
 800c042:	bd80      	pop	{r7, pc}
 800c044:	20003cbc 	.word	0x20003cbc

0800c048 <serial_available>:
uint16_t serial_available(void) {
 800c048:	b580      	push	{r7, lr}
 800c04a:	af00      	add	r7, sp, #0

	return fifo_used(&uart_rx_fifo);
 800c04c:	4802      	ldr	r0, [pc, #8]	; (800c058 <serial_available+0x10>)
 800c04e:	f7ff ff62 	bl	800bf16 <fifo_used>
 800c052:	4603      	mov	r3, r0
}
 800c054:	4618      	mov	r0, r3
 800c056:	bd80      	pop	{r7, pc}
 800c058:	20003cb0 	.word	0x20003cb0

0800c05c <asin>:
 800c05c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c060:	b08b      	sub	sp, #44	; 0x2c
 800c062:	4604      	mov	r4, r0
 800c064:	460d      	mov	r5, r1
 800c066:	f000 f84f 	bl	800c108 <__ieee754_asin>
 800c06a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800c100 <asin+0xa4>
 800c06e:	4606      	mov	r6, r0
 800c070:	f998 3000 	ldrsb.w	r3, [r8]
 800c074:	460f      	mov	r7, r1
 800c076:	3301      	adds	r3, #1
 800c078:	d036      	beq.n	800c0e8 <asin+0x8c>
 800c07a:	4622      	mov	r2, r4
 800c07c:	462b      	mov	r3, r5
 800c07e:	4620      	mov	r0, r4
 800c080:	4629      	mov	r1, r5
 800c082:	f7f4 fcc3 	bl	8000a0c <__aeabi_dcmpun>
 800c086:	4681      	mov	r9, r0
 800c088:	2800      	cmp	r0, #0
 800c08a:	d12d      	bne.n	800c0e8 <asin+0x8c>
 800c08c:	4620      	mov	r0, r4
 800c08e:	4629      	mov	r1, r5
 800c090:	f000 fae2 	bl	800c658 <fabs>
 800c094:	2200      	movs	r2, #0
 800c096:	4b17      	ldr	r3, [pc, #92]	; (800c0f4 <asin+0x98>)
 800c098:	f7f4 fcae 	bl	80009f8 <__aeabi_dcmpgt>
 800c09c:	b320      	cbz	r0, 800c0e8 <asin+0x8c>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	4b15      	ldr	r3, [pc, #84]	; (800c0f8 <asin+0x9c>)
 800c0a4:	4815      	ldr	r0, [pc, #84]	; (800c0fc <asin+0xa0>)
 800c0a6:	9301      	str	r3, [sp, #4]
 800c0a8:	f8cd 9020 	str.w	r9, [sp, #32]
 800c0ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c0b0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c0b4:	f000 fad6 	bl	800c664 <nan>
 800c0b8:	f998 3000 	ldrsb.w	r3, [r8]
 800c0bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c0c0:	2b02      	cmp	r3, #2
 800c0c2:	d104      	bne.n	800c0ce <asin+0x72>
 800c0c4:	f000 fad4 	bl	800c670 <__errno>
 800c0c8:	2321      	movs	r3, #33	; 0x21
 800c0ca:	6003      	str	r3, [r0, #0]
 800c0cc:	e004      	b.n	800c0d8 <asin+0x7c>
 800c0ce:	4668      	mov	r0, sp
 800c0d0:	f000 fac6 	bl	800c660 <matherr>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d0f5      	beq.n	800c0c4 <asin+0x68>
 800c0d8:	9b08      	ldr	r3, [sp, #32]
 800c0da:	b11b      	cbz	r3, 800c0e4 <asin+0x88>
 800c0dc:	f000 fac8 	bl	800c670 <__errno>
 800c0e0:	9b08      	ldr	r3, [sp, #32]
 800c0e2:	6003      	str	r3, [r0, #0]
 800c0e4:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	4639      	mov	r1, r7
 800c0ec:	b00b      	add	sp, #44	; 0x2c
 800c0ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0f2:	bf00      	nop
 800c0f4:	3ff00000 	.word	0x3ff00000
 800c0f8:	0800f824 	.word	0x0800f824
 800c0fc:	0800f9d9 	.word	0x0800f9d9
 800c100:	2000002c 	.word	0x2000002c
 800c104:	00000000 	.word	0x00000000

0800c108 <__ieee754_asin>:
 800c108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c10c:	4bc4      	ldr	r3, [pc, #784]	; (800c420 <__ieee754_asin+0x318>)
 800c10e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800c112:	b087      	sub	sp, #28
 800c114:	429f      	cmp	r7, r3
 800c116:	4604      	mov	r4, r0
 800c118:	460d      	mov	r5, r1
 800c11a:	9103      	str	r1, [sp, #12]
 800c11c:	dd2a      	ble.n	800c174 <__ieee754_asin+0x6c>
 800c11e:	4603      	mov	r3, r0
 800c120:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800c124:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800c128:	433b      	orrs	r3, r7
 800c12a:	d114      	bne.n	800c156 <__ieee754_asin+0x4e>
 800c12c:	a3a2      	add	r3, pc, #648	; (adr r3, 800c3b8 <__ieee754_asin+0x2b0>)
 800c12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c132:	f7f4 f9d1 	bl	80004d8 <__aeabi_dmul>
 800c136:	a3a2      	add	r3, pc, #648	; (adr r3, 800c3c0 <__ieee754_asin+0x2b8>)
 800c138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13c:	4606      	mov	r6, r0
 800c13e:	460f      	mov	r7, r1
 800c140:	4620      	mov	r0, r4
 800c142:	4629      	mov	r1, r5
 800c144:	f7f4 f9c8 	bl	80004d8 <__aeabi_dmul>
 800c148:	4602      	mov	r2, r0
 800c14a:	460b      	mov	r3, r1
 800c14c:	4630      	mov	r0, r6
 800c14e:	4639      	mov	r1, r7
 800c150:	f7f4 f80c 	bl	800016c <__adddf3>
 800c154:	e007      	b.n	800c166 <__ieee754_asin+0x5e>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	f7f4 f805 	bl	8000168 <__aeabi_dsub>
 800c15e:	4602      	mov	r2, r0
 800c160:	460b      	mov	r3, r1
 800c162:	f7f4 fae3 	bl	800072c <__aeabi_ddiv>
 800c166:	4604      	mov	r4, r0
 800c168:	460d      	mov	r5, r1
 800c16a:	4620      	mov	r0, r4
 800c16c:	4629      	mov	r1, r5
 800c16e:	b007      	add	sp, #28
 800c170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c174:	4bab      	ldr	r3, [pc, #684]	; (800c424 <__ieee754_asin+0x31c>)
 800c176:	429f      	cmp	r7, r3
 800c178:	dc0e      	bgt.n	800c198 <__ieee754_asin+0x90>
 800c17a:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800c17e:	f280 80ab 	bge.w	800c2d8 <__ieee754_asin+0x1d0>
 800c182:	a391      	add	r3, pc, #580	; (adr r3, 800c3c8 <__ieee754_asin+0x2c0>)
 800c184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c188:	f7f3 fff0 	bl	800016c <__adddf3>
 800c18c:	2200      	movs	r2, #0
 800c18e:	4ba6      	ldr	r3, [pc, #664]	; (800c428 <__ieee754_asin+0x320>)
 800c190:	f7f4 fc32 	bl	80009f8 <__aeabi_dcmpgt>
 800c194:	2800      	cmp	r0, #0
 800c196:	d1e8      	bne.n	800c16a <__ieee754_asin+0x62>
 800c198:	4620      	mov	r0, r4
 800c19a:	4629      	mov	r1, r5
 800c19c:	f000 fa5c 	bl	800c658 <fabs>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	460b      	mov	r3, r1
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	49a0      	ldr	r1, [pc, #640]	; (800c428 <__ieee754_asin+0x320>)
 800c1a8:	f7f3 ffde 	bl	8000168 <__aeabi_dsub>
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	4b9f      	ldr	r3, [pc, #636]	; (800c42c <__ieee754_asin+0x324>)
 800c1b0:	f7f4 f992 	bl	80004d8 <__aeabi_dmul>
 800c1b4:	a386      	add	r3, pc, #536	; (adr r3, 800c3d0 <__ieee754_asin+0x2c8>)
 800c1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ba:	4604      	mov	r4, r0
 800c1bc:	460d      	mov	r5, r1
 800c1be:	f7f4 f98b 	bl	80004d8 <__aeabi_dmul>
 800c1c2:	a385      	add	r3, pc, #532	; (adr r3, 800c3d8 <__ieee754_asin+0x2d0>)
 800c1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c8:	f7f3 ffd0 	bl	800016c <__adddf3>
 800c1cc:	4622      	mov	r2, r4
 800c1ce:	462b      	mov	r3, r5
 800c1d0:	f7f4 f982 	bl	80004d8 <__aeabi_dmul>
 800c1d4:	a382      	add	r3, pc, #520	; (adr r3, 800c3e0 <__ieee754_asin+0x2d8>)
 800c1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1da:	f7f3 ffc5 	bl	8000168 <__aeabi_dsub>
 800c1de:	4622      	mov	r2, r4
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	f7f4 f979 	bl	80004d8 <__aeabi_dmul>
 800c1e6:	a380      	add	r3, pc, #512	; (adr r3, 800c3e8 <__ieee754_asin+0x2e0>)
 800c1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ec:	f7f3 ffbe 	bl	800016c <__adddf3>
 800c1f0:	4622      	mov	r2, r4
 800c1f2:	462b      	mov	r3, r5
 800c1f4:	f7f4 f970 	bl	80004d8 <__aeabi_dmul>
 800c1f8:	a37d      	add	r3, pc, #500	; (adr r3, 800c3f0 <__ieee754_asin+0x2e8>)
 800c1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fe:	f7f3 ffb3 	bl	8000168 <__aeabi_dsub>
 800c202:	4622      	mov	r2, r4
 800c204:	462b      	mov	r3, r5
 800c206:	f7f4 f967 	bl	80004d8 <__aeabi_dmul>
 800c20a:	a37b      	add	r3, pc, #492	; (adr r3, 800c3f8 <__ieee754_asin+0x2f0>)
 800c20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c210:	f7f3 ffac 	bl	800016c <__adddf3>
 800c214:	4622      	mov	r2, r4
 800c216:	462b      	mov	r3, r5
 800c218:	f7f4 f95e 	bl	80004d8 <__aeabi_dmul>
 800c21c:	a378      	add	r3, pc, #480	; (adr r3, 800c400 <__ieee754_asin+0x2f8>)
 800c21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c222:	4680      	mov	r8, r0
 800c224:	4689      	mov	r9, r1
 800c226:	4620      	mov	r0, r4
 800c228:	4629      	mov	r1, r5
 800c22a:	f7f4 f955 	bl	80004d8 <__aeabi_dmul>
 800c22e:	a376      	add	r3, pc, #472	; (adr r3, 800c408 <__ieee754_asin+0x300>)
 800c230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c234:	f7f3 ff98 	bl	8000168 <__aeabi_dsub>
 800c238:	4622      	mov	r2, r4
 800c23a:	462b      	mov	r3, r5
 800c23c:	f7f4 f94c 	bl	80004d8 <__aeabi_dmul>
 800c240:	a373      	add	r3, pc, #460	; (adr r3, 800c410 <__ieee754_asin+0x308>)
 800c242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c246:	f7f3 ff91 	bl	800016c <__adddf3>
 800c24a:	4622      	mov	r2, r4
 800c24c:	462b      	mov	r3, r5
 800c24e:	f7f4 f943 	bl	80004d8 <__aeabi_dmul>
 800c252:	a371      	add	r3, pc, #452	; (adr r3, 800c418 <__ieee754_asin+0x310>)
 800c254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c258:	f7f3 ff86 	bl	8000168 <__aeabi_dsub>
 800c25c:	4622      	mov	r2, r4
 800c25e:	462b      	mov	r3, r5
 800c260:	f7f4 f93a 	bl	80004d8 <__aeabi_dmul>
 800c264:	4b70      	ldr	r3, [pc, #448]	; (800c428 <__ieee754_asin+0x320>)
 800c266:	2200      	movs	r2, #0
 800c268:	f7f3 ff80 	bl	800016c <__adddf3>
 800c26c:	e9cd 0100 	strd	r0, r1, [sp]
 800c270:	4620      	mov	r0, r4
 800c272:	4629      	mov	r1, r5
 800c274:	f000 f944 	bl	800c500 <__ieee754_sqrt>
 800c278:	4b6d      	ldr	r3, [pc, #436]	; (800c430 <__ieee754_asin+0x328>)
 800c27a:	4682      	mov	sl, r0
 800c27c:	429f      	cmp	r7, r3
 800c27e:	468b      	mov	fp, r1
 800c280:	f340 80d8 	ble.w	800c434 <__ieee754_asin+0x32c>
 800c284:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c288:	4640      	mov	r0, r8
 800c28a:	4649      	mov	r1, r9
 800c28c:	f7f4 fa4e 	bl	800072c <__aeabi_ddiv>
 800c290:	4652      	mov	r2, sl
 800c292:	465b      	mov	r3, fp
 800c294:	f7f4 f920 	bl	80004d8 <__aeabi_dmul>
 800c298:	4652      	mov	r2, sl
 800c29a:	465b      	mov	r3, fp
 800c29c:	f7f3 ff66 	bl	800016c <__adddf3>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	f7f3 ff62 	bl	800016c <__adddf3>
 800c2a8:	a345      	add	r3, pc, #276	; (adr r3, 800c3c0 <__ieee754_asin+0x2b8>)
 800c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ae:	f7f3 ff5b 	bl	8000168 <__aeabi_dsub>
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	a140      	add	r1, pc, #256	; (adr r1, 800c3b8 <__ieee754_asin+0x2b0>)
 800c2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2bc:	f7f3 ff54 	bl	8000168 <__aeabi_dsub>
 800c2c0:	9b03      	ldr	r3, [sp, #12]
 800c2c2:	4604      	mov	r4, r0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	bfdc      	itt	le
 800c2c8:	4602      	movle	r2, r0
 800c2ca:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800c2ce:	460d      	mov	r5, r1
 800c2d0:	bfdc      	itt	le
 800c2d2:	4614      	movle	r4, r2
 800c2d4:	461d      	movle	r5, r3
 800c2d6:	e748      	b.n	800c16a <__ieee754_asin+0x62>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	f7f4 f8fc 	bl	80004d8 <__aeabi_dmul>
 800c2e0:	a33b      	add	r3, pc, #236	; (adr r3, 800c3d0 <__ieee754_asin+0x2c8>)
 800c2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e6:	4606      	mov	r6, r0
 800c2e8:	460f      	mov	r7, r1
 800c2ea:	f7f4 f8f5 	bl	80004d8 <__aeabi_dmul>
 800c2ee:	a33a      	add	r3, pc, #232	; (adr r3, 800c3d8 <__ieee754_asin+0x2d0>)
 800c2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f4:	f7f3 ff3a 	bl	800016c <__adddf3>
 800c2f8:	4632      	mov	r2, r6
 800c2fa:	463b      	mov	r3, r7
 800c2fc:	f7f4 f8ec 	bl	80004d8 <__aeabi_dmul>
 800c300:	a337      	add	r3, pc, #220	; (adr r3, 800c3e0 <__ieee754_asin+0x2d8>)
 800c302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c306:	f7f3 ff2f 	bl	8000168 <__aeabi_dsub>
 800c30a:	4632      	mov	r2, r6
 800c30c:	463b      	mov	r3, r7
 800c30e:	f7f4 f8e3 	bl	80004d8 <__aeabi_dmul>
 800c312:	a335      	add	r3, pc, #212	; (adr r3, 800c3e8 <__ieee754_asin+0x2e0>)
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	f7f3 ff28 	bl	800016c <__adddf3>
 800c31c:	4632      	mov	r2, r6
 800c31e:	463b      	mov	r3, r7
 800c320:	f7f4 f8da 	bl	80004d8 <__aeabi_dmul>
 800c324:	a332      	add	r3, pc, #200	; (adr r3, 800c3f0 <__ieee754_asin+0x2e8>)
 800c326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32a:	f7f3 ff1d 	bl	8000168 <__aeabi_dsub>
 800c32e:	4632      	mov	r2, r6
 800c330:	463b      	mov	r3, r7
 800c332:	f7f4 f8d1 	bl	80004d8 <__aeabi_dmul>
 800c336:	a330      	add	r3, pc, #192	; (adr r3, 800c3f8 <__ieee754_asin+0x2f0>)
 800c338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33c:	f7f3 ff16 	bl	800016c <__adddf3>
 800c340:	4632      	mov	r2, r6
 800c342:	463b      	mov	r3, r7
 800c344:	f7f4 f8c8 	bl	80004d8 <__aeabi_dmul>
 800c348:	a32d      	add	r3, pc, #180	; (adr r3, 800c400 <__ieee754_asin+0x2f8>)
 800c34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34e:	4680      	mov	r8, r0
 800c350:	4689      	mov	r9, r1
 800c352:	4630      	mov	r0, r6
 800c354:	4639      	mov	r1, r7
 800c356:	f7f4 f8bf 	bl	80004d8 <__aeabi_dmul>
 800c35a:	a32b      	add	r3, pc, #172	; (adr r3, 800c408 <__ieee754_asin+0x300>)
 800c35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c360:	f7f3 ff02 	bl	8000168 <__aeabi_dsub>
 800c364:	4632      	mov	r2, r6
 800c366:	463b      	mov	r3, r7
 800c368:	f7f4 f8b6 	bl	80004d8 <__aeabi_dmul>
 800c36c:	a328      	add	r3, pc, #160	; (adr r3, 800c410 <__ieee754_asin+0x308>)
 800c36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c372:	f7f3 fefb 	bl	800016c <__adddf3>
 800c376:	4632      	mov	r2, r6
 800c378:	463b      	mov	r3, r7
 800c37a:	f7f4 f8ad 	bl	80004d8 <__aeabi_dmul>
 800c37e:	a326      	add	r3, pc, #152	; (adr r3, 800c418 <__ieee754_asin+0x310>)
 800c380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c384:	f7f3 fef0 	bl	8000168 <__aeabi_dsub>
 800c388:	4632      	mov	r2, r6
 800c38a:	463b      	mov	r3, r7
 800c38c:	f7f4 f8a4 	bl	80004d8 <__aeabi_dmul>
 800c390:	2200      	movs	r2, #0
 800c392:	4b25      	ldr	r3, [pc, #148]	; (800c428 <__ieee754_asin+0x320>)
 800c394:	f7f3 feea 	bl	800016c <__adddf3>
 800c398:	4602      	mov	r2, r0
 800c39a:	460b      	mov	r3, r1
 800c39c:	4640      	mov	r0, r8
 800c39e:	4649      	mov	r1, r9
 800c3a0:	f7f4 f9c4 	bl	800072c <__aeabi_ddiv>
 800c3a4:	4622      	mov	r2, r4
 800c3a6:	462b      	mov	r3, r5
 800c3a8:	f7f4 f896 	bl	80004d8 <__aeabi_dmul>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	460b      	mov	r3, r1
 800c3b0:	4620      	mov	r0, r4
 800c3b2:	4629      	mov	r1, r5
 800c3b4:	e6cc      	b.n	800c150 <__ieee754_asin+0x48>
 800c3b6:	bf00      	nop
 800c3b8:	54442d18 	.word	0x54442d18
 800c3bc:	3ff921fb 	.word	0x3ff921fb
 800c3c0:	33145c07 	.word	0x33145c07
 800c3c4:	3c91a626 	.word	0x3c91a626
 800c3c8:	8800759c 	.word	0x8800759c
 800c3cc:	7e37e43c 	.word	0x7e37e43c
 800c3d0:	0dfdf709 	.word	0x0dfdf709
 800c3d4:	3f023de1 	.word	0x3f023de1
 800c3d8:	7501b288 	.word	0x7501b288
 800c3dc:	3f49efe0 	.word	0x3f49efe0
 800c3e0:	b5688f3b 	.word	0xb5688f3b
 800c3e4:	3fa48228 	.word	0x3fa48228
 800c3e8:	0e884455 	.word	0x0e884455
 800c3ec:	3fc9c155 	.word	0x3fc9c155
 800c3f0:	03eb6f7d 	.word	0x03eb6f7d
 800c3f4:	3fd4d612 	.word	0x3fd4d612
 800c3f8:	55555555 	.word	0x55555555
 800c3fc:	3fc55555 	.word	0x3fc55555
 800c400:	b12e9282 	.word	0xb12e9282
 800c404:	3fb3b8c5 	.word	0x3fb3b8c5
 800c408:	1b8d0159 	.word	0x1b8d0159
 800c40c:	3fe6066c 	.word	0x3fe6066c
 800c410:	9c598ac8 	.word	0x9c598ac8
 800c414:	40002ae5 	.word	0x40002ae5
 800c418:	1c8a2d4b 	.word	0x1c8a2d4b
 800c41c:	40033a27 	.word	0x40033a27
 800c420:	3fefffff 	.word	0x3fefffff
 800c424:	3fdfffff 	.word	0x3fdfffff
 800c428:	3ff00000 	.word	0x3ff00000
 800c42c:	3fe00000 	.word	0x3fe00000
 800c430:	3fef3332 	.word	0x3fef3332
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	460f      	mov	r7, r1
 800c43a:	f7f3 fe97 	bl	800016c <__adddf3>
 800c43e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c446:	4640      	mov	r0, r8
 800c448:	4649      	mov	r1, r9
 800c44a:	f7f4 f96f 	bl	800072c <__aeabi_ddiv>
 800c44e:	4602      	mov	r2, r0
 800c450:	460b      	mov	r3, r1
 800c452:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c456:	f7f4 f83f 	bl	80004d8 <__aeabi_dmul>
 800c45a:	2600      	movs	r6, #0
 800c45c:	4680      	mov	r8, r0
 800c45e:	4689      	mov	r9, r1
 800c460:	4632      	mov	r2, r6
 800c462:	465b      	mov	r3, fp
 800c464:	4630      	mov	r0, r6
 800c466:	4659      	mov	r1, fp
 800c468:	f7f4 f836 	bl	80004d8 <__aeabi_dmul>
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	4620      	mov	r0, r4
 800c472:	4629      	mov	r1, r5
 800c474:	f7f3 fe78 	bl	8000168 <__aeabi_dsub>
 800c478:	4632      	mov	r2, r6
 800c47a:	4604      	mov	r4, r0
 800c47c:	460d      	mov	r5, r1
 800c47e:	465b      	mov	r3, fp
 800c480:	4650      	mov	r0, sl
 800c482:	4659      	mov	r1, fp
 800c484:	f7f3 fe72 	bl	800016c <__adddf3>
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	4620      	mov	r0, r4
 800c48e:	4629      	mov	r1, r5
 800c490:	f7f4 f94c 	bl	800072c <__aeabi_ddiv>
 800c494:	4602      	mov	r2, r0
 800c496:	460b      	mov	r3, r1
 800c498:	f7f3 fe68 	bl	800016c <__adddf3>
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	a113      	add	r1, pc, #76	; (adr r1, 800c4f0 <__ieee754_asin+0x3e8>)
 800c4a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4a6:	f7f3 fe5f 	bl	8000168 <__aeabi_dsub>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	4640      	mov	r0, r8
 800c4b0:	4649      	mov	r1, r9
 800c4b2:	f7f3 fe59 	bl	8000168 <__aeabi_dsub>
 800c4b6:	4632      	mov	r2, r6
 800c4b8:	4604      	mov	r4, r0
 800c4ba:	460d      	mov	r5, r1
 800c4bc:	465b      	mov	r3, fp
 800c4be:	4630      	mov	r0, r6
 800c4c0:	4639      	mov	r1, r7
 800c4c2:	f7f3 fe53 	bl	800016c <__adddf3>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	a10b      	add	r1, pc, #44	; (adr r1, 800c4f8 <__ieee754_asin+0x3f0>)
 800c4cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4d0:	f7f3 fe4a 	bl	8000168 <__aeabi_dsub>
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	460b      	mov	r3, r1
 800c4d8:	4620      	mov	r0, r4
 800c4da:	4629      	mov	r1, r5
 800c4dc:	f7f3 fe44 	bl	8000168 <__aeabi_dsub>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	a104      	add	r1, pc, #16	; (adr r1, 800c4f8 <__ieee754_asin+0x3f0>)
 800c4e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4ea:	e6e7      	b.n	800c2bc <__ieee754_asin+0x1b4>
 800c4ec:	f3af 8000 	nop.w
 800c4f0:	33145c07 	.word	0x33145c07
 800c4f4:	3c91a626 	.word	0x3c91a626
 800c4f8:	54442d18 	.word	0x54442d18
 800c4fc:	3fe921fb 	.word	0x3fe921fb

0800c500 <__ieee754_sqrt>:
 800c500:	4b54      	ldr	r3, [pc, #336]	; (800c654 <__ieee754_sqrt+0x154>)
 800c502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c506:	438b      	bics	r3, r1
 800c508:	4606      	mov	r6, r0
 800c50a:	460d      	mov	r5, r1
 800c50c:	460a      	mov	r2, r1
 800c50e:	460c      	mov	r4, r1
 800c510:	d10f      	bne.n	800c532 <__ieee754_sqrt+0x32>
 800c512:	4602      	mov	r2, r0
 800c514:	460b      	mov	r3, r1
 800c516:	f7f3 ffdf 	bl	80004d8 <__aeabi_dmul>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	4630      	mov	r0, r6
 800c520:	4629      	mov	r1, r5
 800c522:	f7f3 fe23 	bl	800016c <__adddf3>
 800c526:	4606      	mov	r6, r0
 800c528:	460d      	mov	r5, r1
 800c52a:	4630      	mov	r0, r6
 800c52c:	4629      	mov	r1, r5
 800c52e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c532:	2900      	cmp	r1, #0
 800c534:	4607      	mov	r7, r0
 800c536:	4603      	mov	r3, r0
 800c538:	dc0e      	bgt.n	800c558 <__ieee754_sqrt+0x58>
 800c53a:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800c53e:	ea5c 0707 	orrs.w	r7, ip, r7
 800c542:	d0f2      	beq.n	800c52a <__ieee754_sqrt+0x2a>
 800c544:	b141      	cbz	r1, 800c558 <__ieee754_sqrt+0x58>
 800c546:	4602      	mov	r2, r0
 800c548:	460b      	mov	r3, r1
 800c54a:	f7f3 fe0d 	bl	8000168 <__aeabi_dsub>
 800c54e:	4602      	mov	r2, r0
 800c550:	460b      	mov	r3, r1
 800c552:	f7f4 f8eb 	bl	800072c <__aeabi_ddiv>
 800c556:	e7e6      	b.n	800c526 <__ieee754_sqrt+0x26>
 800c558:	1512      	asrs	r2, r2, #20
 800c55a:	d074      	beq.n	800c646 <__ieee754_sqrt+0x146>
 800c55c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c560:	07d5      	lsls	r5, r2, #31
 800c562:	f04f 0500 	mov.w	r5, #0
 800c566:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c56a:	bf48      	it	mi
 800c56c:	0fd9      	lsrmi	r1, r3, #31
 800c56e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800c572:	bf44      	itt	mi
 800c574:	005b      	lslmi	r3, r3, #1
 800c576:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800c57a:	1051      	asrs	r1, r2, #1
 800c57c:	0fda      	lsrs	r2, r3, #31
 800c57e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800c582:	4628      	mov	r0, r5
 800c584:	2216      	movs	r2, #22
 800c586:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c58a:	005b      	lsls	r3, r3, #1
 800c58c:	1987      	adds	r7, r0, r6
 800c58e:	42a7      	cmp	r7, r4
 800c590:	bfde      	ittt	le
 800c592:	19b8      	addle	r0, r7, r6
 800c594:	1be4      	suble	r4, r4, r7
 800c596:	19ad      	addle	r5, r5, r6
 800c598:	0fdf      	lsrs	r7, r3, #31
 800c59a:	3a01      	subs	r2, #1
 800c59c:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800c5a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c5a4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c5a8:	d1f0      	bne.n	800c58c <__ieee754_sqrt+0x8c>
 800c5aa:	f04f 0c20 	mov.w	ip, #32
 800c5ae:	4696      	mov	lr, r2
 800c5b0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c5b4:	4284      	cmp	r4, r0
 800c5b6:	eb06 070e 	add.w	r7, r6, lr
 800c5ba:	dc02      	bgt.n	800c5c2 <__ieee754_sqrt+0xc2>
 800c5bc:	d112      	bne.n	800c5e4 <__ieee754_sqrt+0xe4>
 800c5be:	429f      	cmp	r7, r3
 800c5c0:	d810      	bhi.n	800c5e4 <__ieee754_sqrt+0xe4>
 800c5c2:	2f00      	cmp	r7, #0
 800c5c4:	eb07 0e06 	add.w	lr, r7, r6
 800c5c8:	da42      	bge.n	800c650 <__ieee754_sqrt+0x150>
 800c5ca:	f1be 0f00 	cmp.w	lr, #0
 800c5ce:	db3f      	blt.n	800c650 <__ieee754_sqrt+0x150>
 800c5d0:	f100 0801 	add.w	r8, r0, #1
 800c5d4:	1a24      	subs	r4, r4, r0
 800c5d6:	4640      	mov	r0, r8
 800c5d8:	429f      	cmp	r7, r3
 800c5da:	bf88      	it	hi
 800c5dc:	f104 34ff 	addhi.w	r4, r4, #4294967295
 800c5e0:	1bdb      	subs	r3, r3, r7
 800c5e2:	4432      	add	r2, r6
 800c5e4:	0064      	lsls	r4, r4, #1
 800c5e6:	f1bc 0c01 	subs.w	ip, ip, #1
 800c5ea:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800c5ee:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c5f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c5f6:	d1dd      	bne.n	800c5b4 <__ieee754_sqrt+0xb4>
 800c5f8:	4323      	orrs	r3, r4
 800c5fa:	d006      	beq.n	800c60a <__ieee754_sqrt+0x10a>
 800c5fc:	1c54      	adds	r4, r2, #1
 800c5fe:	bf0b      	itete	eq
 800c600:	4662      	moveq	r2, ip
 800c602:	3201      	addne	r2, #1
 800c604:	3501      	addeq	r5, #1
 800c606:	f022 0201 	bicne.w	r2, r2, #1
 800c60a:	106b      	asrs	r3, r5, #1
 800c60c:	0852      	lsrs	r2, r2, #1
 800c60e:	07e8      	lsls	r0, r5, #31
 800c610:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c614:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c618:	bf48      	it	mi
 800c61a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c61e:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800c622:	4616      	mov	r6, r2
 800c624:	e781      	b.n	800c52a <__ieee754_sqrt+0x2a>
 800c626:	0adc      	lsrs	r4, r3, #11
 800c628:	3915      	subs	r1, #21
 800c62a:	055b      	lsls	r3, r3, #21
 800c62c:	2c00      	cmp	r4, #0
 800c62e:	d0fa      	beq.n	800c626 <__ieee754_sqrt+0x126>
 800c630:	02e6      	lsls	r6, r4, #11
 800c632:	d50a      	bpl.n	800c64a <__ieee754_sqrt+0x14a>
 800c634:	f1c2 0020 	rsb	r0, r2, #32
 800c638:	fa23 f000 	lsr.w	r0, r3, r0
 800c63c:	1e55      	subs	r5, r2, #1
 800c63e:	4093      	lsls	r3, r2
 800c640:	4304      	orrs	r4, r0
 800c642:	1b4a      	subs	r2, r1, r5
 800c644:	e78a      	b.n	800c55c <__ieee754_sqrt+0x5c>
 800c646:	4611      	mov	r1, r2
 800c648:	e7f0      	b.n	800c62c <__ieee754_sqrt+0x12c>
 800c64a:	0064      	lsls	r4, r4, #1
 800c64c:	3201      	adds	r2, #1
 800c64e:	e7ef      	b.n	800c630 <__ieee754_sqrt+0x130>
 800c650:	4680      	mov	r8, r0
 800c652:	e7bf      	b.n	800c5d4 <__ieee754_sqrt+0xd4>
 800c654:	7ff00000 	.word	0x7ff00000

0800c658 <fabs>:
 800c658:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c65c:	4619      	mov	r1, r3
 800c65e:	4770      	bx	lr

0800c660 <matherr>:
 800c660:	2000      	movs	r0, #0
 800c662:	4770      	bx	lr

0800c664 <nan>:
 800c664:	2000      	movs	r0, #0
 800c666:	4901      	ldr	r1, [pc, #4]	; (800c66c <nan+0x8>)
 800c668:	4770      	bx	lr
 800c66a:	bf00      	nop
 800c66c:	7ff80000 	.word	0x7ff80000

0800c670 <__errno>:
 800c670:	4b01      	ldr	r3, [pc, #4]	; (800c678 <__errno+0x8>)
 800c672:	6818      	ldr	r0, [r3, #0]
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	20000030 	.word	0x20000030

0800c67c <__libc_init_array>:
 800c67c:	b570      	push	{r4, r5, r6, lr}
 800c67e:	2500      	movs	r5, #0
 800c680:	4e0c      	ldr	r6, [pc, #48]	; (800c6b4 <__libc_init_array+0x38>)
 800c682:	4c0d      	ldr	r4, [pc, #52]	; (800c6b8 <__libc_init_array+0x3c>)
 800c684:	1ba4      	subs	r4, r4, r6
 800c686:	10a4      	asrs	r4, r4, #2
 800c688:	42a5      	cmp	r5, r4
 800c68a:	d109      	bne.n	800c6a0 <__libc_init_array+0x24>
 800c68c:	f002 fbaa 	bl	800ede4 <_init>
 800c690:	2500      	movs	r5, #0
 800c692:	4e0a      	ldr	r6, [pc, #40]	; (800c6bc <__libc_init_array+0x40>)
 800c694:	4c0a      	ldr	r4, [pc, #40]	; (800c6c0 <__libc_init_array+0x44>)
 800c696:	1ba4      	subs	r4, r4, r6
 800c698:	10a4      	asrs	r4, r4, #2
 800c69a:	42a5      	cmp	r5, r4
 800c69c:	d105      	bne.n	800c6aa <__libc_init_array+0x2e>
 800c69e:	bd70      	pop	{r4, r5, r6, pc}
 800c6a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c6a4:	4798      	blx	r3
 800c6a6:	3501      	adds	r5, #1
 800c6a8:	e7ee      	b.n	800c688 <__libc_init_array+0xc>
 800c6aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c6ae:	4798      	blx	r3
 800c6b0:	3501      	adds	r5, #1
 800c6b2:	e7f2      	b.n	800c69a <__libc_init_array+0x1e>
 800c6b4:	0800faf0 	.word	0x0800faf0
 800c6b8:	0800faf0 	.word	0x0800faf0
 800c6bc:	0800faf0 	.word	0x0800faf0
 800c6c0:	0800faf4 	.word	0x0800faf4

0800c6c4 <memcpy>:
 800c6c4:	b510      	push	{r4, lr}
 800c6c6:	1e43      	subs	r3, r0, #1
 800c6c8:	440a      	add	r2, r1
 800c6ca:	4291      	cmp	r1, r2
 800c6cc:	d100      	bne.n	800c6d0 <memcpy+0xc>
 800c6ce:	bd10      	pop	{r4, pc}
 800c6d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6d8:	e7f7      	b.n	800c6ca <memcpy+0x6>

0800c6da <memset>:
 800c6da:	4603      	mov	r3, r0
 800c6dc:	4402      	add	r2, r0
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d100      	bne.n	800c6e4 <memset+0xa>
 800c6e2:	4770      	bx	lr
 800c6e4:	f803 1b01 	strb.w	r1, [r3], #1
 800c6e8:	e7f9      	b.n	800c6de <memset+0x4>

0800c6ea <__cvt>:
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6f0:	461e      	mov	r6, r3
 800c6f2:	bfbb      	ittet	lt
 800c6f4:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800c6f8:	461e      	movlt	r6, r3
 800c6fa:	2300      	movge	r3, #0
 800c6fc:	232d      	movlt	r3, #45	; 0x2d
 800c6fe:	b088      	sub	sp, #32
 800c700:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c702:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800c706:	f027 0720 	bic.w	r7, r7, #32
 800c70a:	2f46      	cmp	r7, #70	; 0x46
 800c70c:	4614      	mov	r4, r2
 800c70e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c710:	700b      	strb	r3, [r1, #0]
 800c712:	d004      	beq.n	800c71e <__cvt+0x34>
 800c714:	2f45      	cmp	r7, #69	; 0x45
 800c716:	d100      	bne.n	800c71a <__cvt+0x30>
 800c718:	3501      	adds	r5, #1
 800c71a:	2302      	movs	r3, #2
 800c71c:	e000      	b.n	800c720 <__cvt+0x36>
 800c71e:	2303      	movs	r3, #3
 800c720:	aa07      	add	r2, sp, #28
 800c722:	9204      	str	r2, [sp, #16]
 800c724:	aa06      	add	r2, sp, #24
 800c726:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c72a:	e9cd 3500 	strd	r3, r5, [sp]
 800c72e:	4622      	mov	r2, r4
 800c730:	4633      	mov	r3, r6
 800c732:	f000 fdf5 	bl	800d320 <_dtoa_r>
 800c736:	2f47      	cmp	r7, #71	; 0x47
 800c738:	4680      	mov	r8, r0
 800c73a:	d102      	bne.n	800c742 <__cvt+0x58>
 800c73c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c73e:	07db      	lsls	r3, r3, #31
 800c740:	d526      	bpl.n	800c790 <__cvt+0xa6>
 800c742:	2f46      	cmp	r7, #70	; 0x46
 800c744:	eb08 0905 	add.w	r9, r8, r5
 800c748:	d111      	bne.n	800c76e <__cvt+0x84>
 800c74a:	f898 3000 	ldrb.w	r3, [r8]
 800c74e:	2b30      	cmp	r3, #48	; 0x30
 800c750:	d10a      	bne.n	800c768 <__cvt+0x7e>
 800c752:	2200      	movs	r2, #0
 800c754:	2300      	movs	r3, #0
 800c756:	4620      	mov	r0, r4
 800c758:	4631      	mov	r1, r6
 800c75a:	f7f4 f925 	bl	80009a8 <__aeabi_dcmpeq>
 800c75e:	b918      	cbnz	r0, 800c768 <__cvt+0x7e>
 800c760:	f1c5 0501 	rsb	r5, r5, #1
 800c764:	f8ca 5000 	str.w	r5, [sl]
 800c768:	f8da 3000 	ldr.w	r3, [sl]
 800c76c:	4499      	add	r9, r3
 800c76e:	2200      	movs	r2, #0
 800c770:	2300      	movs	r3, #0
 800c772:	4620      	mov	r0, r4
 800c774:	4631      	mov	r1, r6
 800c776:	f7f4 f917 	bl	80009a8 <__aeabi_dcmpeq>
 800c77a:	b938      	cbnz	r0, 800c78c <__cvt+0xa2>
 800c77c:	2230      	movs	r2, #48	; 0x30
 800c77e:	9b07      	ldr	r3, [sp, #28]
 800c780:	454b      	cmp	r3, r9
 800c782:	d205      	bcs.n	800c790 <__cvt+0xa6>
 800c784:	1c59      	adds	r1, r3, #1
 800c786:	9107      	str	r1, [sp, #28]
 800c788:	701a      	strb	r2, [r3, #0]
 800c78a:	e7f8      	b.n	800c77e <__cvt+0x94>
 800c78c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c790:	4640      	mov	r0, r8
 800c792:	9b07      	ldr	r3, [sp, #28]
 800c794:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c796:	eba3 0308 	sub.w	r3, r3, r8
 800c79a:	6013      	str	r3, [r2, #0]
 800c79c:	b008      	add	sp, #32
 800c79e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c7a2 <__exponent>:
 800c7a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7a4:	2900      	cmp	r1, #0
 800c7a6:	bfb4      	ite	lt
 800c7a8:	232d      	movlt	r3, #45	; 0x2d
 800c7aa:	232b      	movge	r3, #43	; 0x2b
 800c7ac:	4604      	mov	r4, r0
 800c7ae:	bfb8      	it	lt
 800c7b0:	4249      	neglt	r1, r1
 800c7b2:	2909      	cmp	r1, #9
 800c7b4:	f804 2b02 	strb.w	r2, [r4], #2
 800c7b8:	7043      	strb	r3, [r0, #1]
 800c7ba:	dd21      	ble.n	800c800 <__exponent+0x5e>
 800c7bc:	f10d 0307 	add.w	r3, sp, #7
 800c7c0:	461f      	mov	r7, r3
 800c7c2:	260a      	movs	r6, #10
 800c7c4:	fb91 f5f6 	sdiv	r5, r1, r6
 800c7c8:	fb06 1115 	mls	r1, r6, r5, r1
 800c7cc:	2d09      	cmp	r5, #9
 800c7ce:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800c7d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c7d6:	f103 32ff 	add.w	r2, r3, #4294967295
 800c7da:	4629      	mov	r1, r5
 800c7dc:	dc09      	bgt.n	800c7f2 <__exponent+0x50>
 800c7de:	3130      	adds	r1, #48	; 0x30
 800c7e0:	3b02      	subs	r3, #2
 800c7e2:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c7e6:	42bb      	cmp	r3, r7
 800c7e8:	4622      	mov	r2, r4
 800c7ea:	d304      	bcc.n	800c7f6 <__exponent+0x54>
 800c7ec:	1a10      	subs	r0, r2, r0
 800c7ee:	b003      	add	sp, #12
 800c7f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7f2:	4613      	mov	r3, r2
 800c7f4:	e7e6      	b.n	800c7c4 <__exponent+0x22>
 800c7f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7fa:	f804 2b01 	strb.w	r2, [r4], #1
 800c7fe:	e7f2      	b.n	800c7e6 <__exponent+0x44>
 800c800:	2330      	movs	r3, #48	; 0x30
 800c802:	4419      	add	r1, r3
 800c804:	7083      	strb	r3, [r0, #2]
 800c806:	1d02      	adds	r2, r0, #4
 800c808:	70c1      	strb	r1, [r0, #3]
 800c80a:	e7ef      	b.n	800c7ec <__exponent+0x4a>

0800c80c <_printf_float>:
 800c80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c810:	b091      	sub	sp, #68	; 0x44
 800c812:	460c      	mov	r4, r1
 800c814:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800c816:	4693      	mov	fp, r2
 800c818:	461e      	mov	r6, r3
 800c81a:	4605      	mov	r5, r0
 800c81c:	f001 fcae 	bl	800e17c <_localeconv_r>
 800c820:	6803      	ldr	r3, [r0, #0]
 800c822:	4618      	mov	r0, r3
 800c824:	9309      	str	r3, [sp, #36]	; 0x24
 800c826:	f7f3 fc93 	bl	8000150 <strlen>
 800c82a:	2300      	movs	r3, #0
 800c82c:	930e      	str	r3, [sp, #56]	; 0x38
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	900a      	str	r0, [sp, #40]	; 0x28
 800c832:	3307      	adds	r3, #7
 800c834:	f023 0307 	bic.w	r3, r3, #7
 800c838:	f103 0208 	add.w	r2, r3, #8
 800c83c:	f894 8018 	ldrb.w	r8, [r4, #24]
 800c840:	f8d4 a000 	ldr.w	sl, [r4]
 800c844:	603a      	str	r2, [r7, #0]
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c84e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800c852:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c856:	930b      	str	r3, [sp, #44]	; 0x2c
 800c858:	f04f 32ff 	mov.w	r2, #4294967295
 800c85c:	4ba6      	ldr	r3, [pc, #664]	; (800caf8 <_printf_float+0x2ec>)
 800c85e:	4638      	mov	r0, r7
 800c860:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c862:	f7f4 f8d3 	bl	8000a0c <__aeabi_dcmpun>
 800c866:	bb68      	cbnz	r0, 800c8c4 <_printf_float+0xb8>
 800c868:	f04f 32ff 	mov.w	r2, #4294967295
 800c86c:	4ba2      	ldr	r3, [pc, #648]	; (800caf8 <_printf_float+0x2ec>)
 800c86e:	4638      	mov	r0, r7
 800c870:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c872:	f7f4 f8ad 	bl	80009d0 <__aeabi_dcmple>
 800c876:	bb28      	cbnz	r0, 800c8c4 <_printf_float+0xb8>
 800c878:	2200      	movs	r2, #0
 800c87a:	2300      	movs	r3, #0
 800c87c:	4638      	mov	r0, r7
 800c87e:	4649      	mov	r1, r9
 800c880:	f7f4 f89c 	bl	80009bc <__aeabi_dcmplt>
 800c884:	b110      	cbz	r0, 800c88c <_printf_float+0x80>
 800c886:	232d      	movs	r3, #45	; 0x2d
 800c888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c88c:	4f9b      	ldr	r7, [pc, #620]	; (800cafc <_printf_float+0x2f0>)
 800c88e:	4b9c      	ldr	r3, [pc, #624]	; (800cb00 <_printf_float+0x2f4>)
 800c890:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c894:	bf98      	it	ls
 800c896:	461f      	movls	r7, r3
 800c898:	2303      	movs	r3, #3
 800c89a:	f04f 0900 	mov.w	r9, #0
 800c89e:	6123      	str	r3, [r4, #16]
 800c8a0:	f02a 0304 	bic.w	r3, sl, #4
 800c8a4:	6023      	str	r3, [r4, #0]
 800c8a6:	9600      	str	r6, [sp, #0]
 800c8a8:	465b      	mov	r3, fp
 800c8aa:	aa0f      	add	r2, sp, #60	; 0x3c
 800c8ac:	4621      	mov	r1, r4
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	f000 f9e2 	bl	800cc78 <_printf_common>
 800c8b4:	3001      	adds	r0, #1
 800c8b6:	f040 8090 	bne.w	800c9da <_printf_float+0x1ce>
 800c8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c8be:	b011      	add	sp, #68	; 0x44
 800c8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c4:	463a      	mov	r2, r7
 800c8c6:	464b      	mov	r3, r9
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	4649      	mov	r1, r9
 800c8cc:	f7f4 f89e 	bl	8000a0c <__aeabi_dcmpun>
 800c8d0:	b110      	cbz	r0, 800c8d8 <_printf_float+0xcc>
 800c8d2:	4f8c      	ldr	r7, [pc, #560]	; (800cb04 <_printf_float+0x2f8>)
 800c8d4:	4b8c      	ldr	r3, [pc, #560]	; (800cb08 <_printf_float+0x2fc>)
 800c8d6:	e7db      	b.n	800c890 <_printf_float+0x84>
 800c8d8:	6863      	ldr	r3, [r4, #4]
 800c8da:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800c8de:	1c59      	adds	r1, r3, #1
 800c8e0:	a80d      	add	r0, sp, #52	; 0x34
 800c8e2:	a90e      	add	r1, sp, #56	; 0x38
 800c8e4:	d140      	bne.n	800c968 <_printf_float+0x15c>
 800c8e6:	2306      	movs	r3, #6
 800c8e8:	6063      	str	r3, [r4, #4]
 800c8ea:	f04f 0c00 	mov.w	ip, #0
 800c8ee:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800c8f2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800c8f6:	6863      	ldr	r3, [r4, #4]
 800c8f8:	6022      	str	r2, [r4, #0]
 800c8fa:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800c8fe:	9300      	str	r3, [sp, #0]
 800c900:	463a      	mov	r2, r7
 800c902:	464b      	mov	r3, r9
 800c904:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800c908:	4628      	mov	r0, r5
 800c90a:	f7ff feee 	bl	800c6ea <__cvt>
 800c90e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800c912:	2b47      	cmp	r3, #71	; 0x47
 800c914:	4607      	mov	r7, r0
 800c916:	d109      	bne.n	800c92c <_printf_float+0x120>
 800c918:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c91a:	1cd8      	adds	r0, r3, #3
 800c91c:	db02      	blt.n	800c924 <_printf_float+0x118>
 800c91e:	6862      	ldr	r2, [r4, #4]
 800c920:	4293      	cmp	r3, r2
 800c922:	dd47      	ble.n	800c9b4 <_printf_float+0x1a8>
 800c924:	f1a8 0802 	sub.w	r8, r8, #2
 800c928:	fa5f f888 	uxtb.w	r8, r8
 800c92c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c930:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c932:	d824      	bhi.n	800c97e <_printf_float+0x172>
 800c934:	3901      	subs	r1, #1
 800c936:	4642      	mov	r2, r8
 800c938:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c93c:	910d      	str	r1, [sp, #52]	; 0x34
 800c93e:	f7ff ff30 	bl	800c7a2 <__exponent>
 800c942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c944:	4681      	mov	r9, r0
 800c946:	1813      	adds	r3, r2, r0
 800c948:	2a01      	cmp	r2, #1
 800c94a:	6123      	str	r3, [r4, #16]
 800c94c:	dc02      	bgt.n	800c954 <_printf_float+0x148>
 800c94e:	6822      	ldr	r2, [r4, #0]
 800c950:	07d1      	lsls	r1, r2, #31
 800c952:	d501      	bpl.n	800c958 <_printf_float+0x14c>
 800c954:	3301      	adds	r3, #1
 800c956:	6123      	str	r3, [r4, #16]
 800c958:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d0a2      	beq.n	800c8a6 <_printf_float+0x9a>
 800c960:	232d      	movs	r3, #45	; 0x2d
 800c962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c966:	e79e      	b.n	800c8a6 <_printf_float+0x9a>
 800c968:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c96c:	f000 816e 	beq.w	800cc4c <_printf_float+0x440>
 800c970:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c974:	d1b9      	bne.n	800c8ea <_printf_float+0xde>
 800c976:	2b00      	cmp	r3, #0
 800c978:	d1b7      	bne.n	800c8ea <_printf_float+0xde>
 800c97a:	2301      	movs	r3, #1
 800c97c:	e7b4      	b.n	800c8e8 <_printf_float+0xdc>
 800c97e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800c982:	d119      	bne.n	800c9b8 <_printf_float+0x1ac>
 800c984:	2900      	cmp	r1, #0
 800c986:	6863      	ldr	r3, [r4, #4]
 800c988:	dd0c      	ble.n	800c9a4 <_printf_float+0x198>
 800c98a:	6121      	str	r1, [r4, #16]
 800c98c:	b913      	cbnz	r3, 800c994 <_printf_float+0x188>
 800c98e:	6822      	ldr	r2, [r4, #0]
 800c990:	07d2      	lsls	r2, r2, #31
 800c992:	d502      	bpl.n	800c99a <_printf_float+0x18e>
 800c994:	3301      	adds	r3, #1
 800c996:	440b      	add	r3, r1
 800c998:	6123      	str	r3, [r4, #16]
 800c99a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c99c:	f04f 0900 	mov.w	r9, #0
 800c9a0:	65a3      	str	r3, [r4, #88]	; 0x58
 800c9a2:	e7d9      	b.n	800c958 <_printf_float+0x14c>
 800c9a4:	b913      	cbnz	r3, 800c9ac <_printf_float+0x1a0>
 800c9a6:	6822      	ldr	r2, [r4, #0]
 800c9a8:	07d0      	lsls	r0, r2, #31
 800c9aa:	d501      	bpl.n	800c9b0 <_printf_float+0x1a4>
 800c9ac:	3302      	adds	r3, #2
 800c9ae:	e7f3      	b.n	800c998 <_printf_float+0x18c>
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	e7f1      	b.n	800c998 <_printf_float+0x18c>
 800c9b4:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c9b8:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	db05      	blt.n	800c9cc <_printf_float+0x1c0>
 800c9c0:	6822      	ldr	r2, [r4, #0]
 800c9c2:	6123      	str	r3, [r4, #16]
 800c9c4:	07d1      	lsls	r1, r2, #31
 800c9c6:	d5e8      	bpl.n	800c99a <_printf_float+0x18e>
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	e7e5      	b.n	800c998 <_printf_float+0x18c>
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	bfcc      	ite	gt
 800c9d0:	2301      	movgt	r3, #1
 800c9d2:	f1c3 0302 	rsble	r3, r3, #2
 800c9d6:	4413      	add	r3, r2
 800c9d8:	e7de      	b.n	800c998 <_printf_float+0x18c>
 800c9da:	6823      	ldr	r3, [r4, #0]
 800c9dc:	055a      	lsls	r2, r3, #21
 800c9de:	d407      	bmi.n	800c9f0 <_printf_float+0x1e4>
 800c9e0:	6923      	ldr	r3, [r4, #16]
 800c9e2:	463a      	mov	r2, r7
 800c9e4:	4659      	mov	r1, fp
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	47b0      	blx	r6
 800c9ea:	3001      	adds	r0, #1
 800c9ec:	d129      	bne.n	800ca42 <_printf_float+0x236>
 800c9ee:	e764      	b.n	800c8ba <_printf_float+0xae>
 800c9f0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c9f4:	f240 80d7 	bls.w	800cba6 <_printf_float+0x39a>
 800c9f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	2300      	movs	r3, #0
 800ca00:	f7f3 ffd2 	bl	80009a8 <__aeabi_dcmpeq>
 800ca04:	b388      	cbz	r0, 800ca6a <_printf_float+0x25e>
 800ca06:	2301      	movs	r3, #1
 800ca08:	4a40      	ldr	r2, [pc, #256]	; (800cb0c <_printf_float+0x300>)
 800ca0a:	4659      	mov	r1, fp
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	47b0      	blx	r6
 800ca10:	3001      	adds	r0, #1
 800ca12:	f43f af52 	beq.w	800c8ba <_printf_float+0xae>
 800ca16:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	db02      	blt.n	800ca24 <_printf_float+0x218>
 800ca1e:	6823      	ldr	r3, [r4, #0]
 800ca20:	07d8      	lsls	r0, r3, #31
 800ca22:	d50e      	bpl.n	800ca42 <_printf_float+0x236>
 800ca24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca28:	4659      	mov	r1, fp
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	47b0      	blx	r6
 800ca2e:	3001      	adds	r0, #1
 800ca30:	f43f af43 	beq.w	800c8ba <_printf_float+0xae>
 800ca34:	2700      	movs	r7, #0
 800ca36:	f104 081a 	add.w	r8, r4, #26
 800ca3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca3c:	3b01      	subs	r3, #1
 800ca3e:	42bb      	cmp	r3, r7
 800ca40:	dc09      	bgt.n	800ca56 <_printf_float+0x24a>
 800ca42:	6823      	ldr	r3, [r4, #0]
 800ca44:	079f      	lsls	r7, r3, #30
 800ca46:	f100 80fd 	bmi.w	800cc44 <_printf_float+0x438>
 800ca4a:	68e0      	ldr	r0, [r4, #12]
 800ca4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca4e:	4298      	cmp	r0, r3
 800ca50:	bfb8      	it	lt
 800ca52:	4618      	movlt	r0, r3
 800ca54:	e733      	b.n	800c8be <_printf_float+0xb2>
 800ca56:	2301      	movs	r3, #1
 800ca58:	4642      	mov	r2, r8
 800ca5a:	4659      	mov	r1, fp
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	47b0      	blx	r6
 800ca60:	3001      	adds	r0, #1
 800ca62:	f43f af2a 	beq.w	800c8ba <_printf_float+0xae>
 800ca66:	3701      	adds	r7, #1
 800ca68:	e7e7      	b.n	800ca3a <_printf_float+0x22e>
 800ca6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	dc2b      	bgt.n	800cac8 <_printf_float+0x2bc>
 800ca70:	2301      	movs	r3, #1
 800ca72:	4a26      	ldr	r2, [pc, #152]	; (800cb0c <_printf_float+0x300>)
 800ca74:	4659      	mov	r1, fp
 800ca76:	4628      	mov	r0, r5
 800ca78:	47b0      	blx	r6
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	f43f af1d 	beq.w	800c8ba <_printf_float+0xae>
 800ca80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca82:	b923      	cbnz	r3, 800ca8e <_printf_float+0x282>
 800ca84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca86:	b913      	cbnz	r3, 800ca8e <_printf_float+0x282>
 800ca88:	6823      	ldr	r3, [r4, #0]
 800ca8a:	07d9      	lsls	r1, r3, #31
 800ca8c:	d5d9      	bpl.n	800ca42 <_printf_float+0x236>
 800ca8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca92:	4659      	mov	r1, fp
 800ca94:	4628      	mov	r0, r5
 800ca96:	47b0      	blx	r6
 800ca98:	3001      	adds	r0, #1
 800ca9a:	f43f af0e 	beq.w	800c8ba <_printf_float+0xae>
 800ca9e:	f04f 0800 	mov.w	r8, #0
 800caa2:	f104 091a 	add.w	r9, r4, #26
 800caa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800caa8:	425b      	negs	r3, r3
 800caaa:	4543      	cmp	r3, r8
 800caac:	dc01      	bgt.n	800cab2 <_printf_float+0x2a6>
 800caae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cab0:	e797      	b.n	800c9e2 <_printf_float+0x1d6>
 800cab2:	2301      	movs	r3, #1
 800cab4:	464a      	mov	r2, r9
 800cab6:	4659      	mov	r1, fp
 800cab8:	4628      	mov	r0, r5
 800caba:	47b0      	blx	r6
 800cabc:	3001      	adds	r0, #1
 800cabe:	f43f aefc 	beq.w	800c8ba <_printf_float+0xae>
 800cac2:	f108 0801 	add.w	r8, r8, #1
 800cac6:	e7ee      	b.n	800caa6 <_printf_float+0x29a>
 800cac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800caca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cacc:	429a      	cmp	r2, r3
 800cace:	bfa8      	it	ge
 800cad0:	461a      	movge	r2, r3
 800cad2:	2a00      	cmp	r2, #0
 800cad4:	4690      	mov	r8, r2
 800cad6:	dd07      	ble.n	800cae8 <_printf_float+0x2dc>
 800cad8:	4613      	mov	r3, r2
 800cada:	4659      	mov	r1, fp
 800cadc:	463a      	mov	r2, r7
 800cade:	4628      	mov	r0, r5
 800cae0:	47b0      	blx	r6
 800cae2:	3001      	adds	r0, #1
 800cae4:	f43f aee9 	beq.w	800c8ba <_printf_float+0xae>
 800cae8:	f104 031a 	add.w	r3, r4, #26
 800caec:	f04f 0a00 	mov.w	sl, #0
 800caf0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800caf4:	930b      	str	r3, [sp, #44]	; 0x2c
 800caf6:	e015      	b.n	800cb24 <_printf_float+0x318>
 800caf8:	7fefffff 	.word	0x7fefffff
 800cafc:	0800f834 	.word	0x0800f834
 800cb00:	0800f830 	.word	0x0800f830
 800cb04:	0800f83c 	.word	0x0800f83c
 800cb08:	0800f838 	.word	0x0800f838
 800cb0c:	0800f840 	.word	0x0800f840
 800cb10:	2301      	movs	r3, #1
 800cb12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb14:	4659      	mov	r1, fp
 800cb16:	4628      	mov	r0, r5
 800cb18:	47b0      	blx	r6
 800cb1a:	3001      	adds	r0, #1
 800cb1c:	f43f aecd 	beq.w	800c8ba <_printf_float+0xae>
 800cb20:	f10a 0a01 	add.w	sl, sl, #1
 800cb24:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800cb28:	eba9 0308 	sub.w	r3, r9, r8
 800cb2c:	4553      	cmp	r3, sl
 800cb2e:	dcef      	bgt.n	800cb10 <_printf_float+0x304>
 800cb30:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cb34:	429a      	cmp	r2, r3
 800cb36:	444f      	add	r7, r9
 800cb38:	db14      	blt.n	800cb64 <_printf_float+0x358>
 800cb3a:	6823      	ldr	r3, [r4, #0]
 800cb3c:	07da      	lsls	r2, r3, #31
 800cb3e:	d411      	bmi.n	800cb64 <_printf_float+0x358>
 800cb40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb42:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cb44:	eba3 0209 	sub.w	r2, r3, r9
 800cb48:	eba3 0901 	sub.w	r9, r3, r1
 800cb4c:	4591      	cmp	r9, r2
 800cb4e:	bfa8      	it	ge
 800cb50:	4691      	movge	r9, r2
 800cb52:	f1b9 0f00 	cmp.w	r9, #0
 800cb56:	dc0d      	bgt.n	800cb74 <_printf_float+0x368>
 800cb58:	2700      	movs	r7, #0
 800cb5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb5e:	f104 081a 	add.w	r8, r4, #26
 800cb62:	e018      	b.n	800cb96 <_printf_float+0x38a>
 800cb64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb68:	4659      	mov	r1, fp
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	47b0      	blx	r6
 800cb6e:	3001      	adds	r0, #1
 800cb70:	d1e6      	bne.n	800cb40 <_printf_float+0x334>
 800cb72:	e6a2      	b.n	800c8ba <_printf_float+0xae>
 800cb74:	464b      	mov	r3, r9
 800cb76:	463a      	mov	r2, r7
 800cb78:	4659      	mov	r1, fp
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	47b0      	blx	r6
 800cb7e:	3001      	adds	r0, #1
 800cb80:	d1ea      	bne.n	800cb58 <_printf_float+0x34c>
 800cb82:	e69a      	b.n	800c8ba <_printf_float+0xae>
 800cb84:	2301      	movs	r3, #1
 800cb86:	4642      	mov	r2, r8
 800cb88:	4659      	mov	r1, fp
 800cb8a:	4628      	mov	r0, r5
 800cb8c:	47b0      	blx	r6
 800cb8e:	3001      	adds	r0, #1
 800cb90:	f43f ae93 	beq.w	800c8ba <_printf_float+0xae>
 800cb94:	3701      	adds	r7, #1
 800cb96:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cb9a:	1a9b      	subs	r3, r3, r2
 800cb9c:	eba3 0309 	sub.w	r3, r3, r9
 800cba0:	42bb      	cmp	r3, r7
 800cba2:	dcef      	bgt.n	800cb84 <_printf_float+0x378>
 800cba4:	e74d      	b.n	800ca42 <_printf_float+0x236>
 800cba6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cba8:	2a01      	cmp	r2, #1
 800cbaa:	dc01      	bgt.n	800cbb0 <_printf_float+0x3a4>
 800cbac:	07db      	lsls	r3, r3, #31
 800cbae:	d538      	bpl.n	800cc22 <_printf_float+0x416>
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	463a      	mov	r2, r7
 800cbb4:	4659      	mov	r1, fp
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	47b0      	blx	r6
 800cbba:	3001      	adds	r0, #1
 800cbbc:	f43f ae7d 	beq.w	800c8ba <_printf_float+0xae>
 800cbc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbc4:	4659      	mov	r1, fp
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	47b0      	blx	r6
 800cbca:	3001      	adds	r0, #1
 800cbcc:	f107 0701 	add.w	r7, r7, #1
 800cbd0:	f43f ae73 	beq.w	800c8ba <_printf_float+0xae>
 800cbd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cbd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f103 38ff 	add.w	r8, r3, #4294967295
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	f7f3 fee1 	bl	80009a8 <__aeabi_dcmpeq>
 800cbe6:	b9c0      	cbnz	r0, 800cc1a <_printf_float+0x40e>
 800cbe8:	4643      	mov	r3, r8
 800cbea:	463a      	mov	r2, r7
 800cbec:	4659      	mov	r1, fp
 800cbee:	4628      	mov	r0, r5
 800cbf0:	47b0      	blx	r6
 800cbf2:	3001      	adds	r0, #1
 800cbf4:	d10d      	bne.n	800cc12 <_printf_float+0x406>
 800cbf6:	e660      	b.n	800c8ba <_printf_float+0xae>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	4642      	mov	r2, r8
 800cbfc:	4659      	mov	r1, fp
 800cbfe:	4628      	mov	r0, r5
 800cc00:	47b0      	blx	r6
 800cc02:	3001      	adds	r0, #1
 800cc04:	f43f ae59 	beq.w	800c8ba <_printf_float+0xae>
 800cc08:	3701      	adds	r7, #1
 800cc0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc0c:	3b01      	subs	r3, #1
 800cc0e:	42bb      	cmp	r3, r7
 800cc10:	dcf2      	bgt.n	800cbf8 <_printf_float+0x3ec>
 800cc12:	464b      	mov	r3, r9
 800cc14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cc18:	e6e4      	b.n	800c9e4 <_printf_float+0x1d8>
 800cc1a:	2700      	movs	r7, #0
 800cc1c:	f104 081a 	add.w	r8, r4, #26
 800cc20:	e7f3      	b.n	800cc0a <_printf_float+0x3fe>
 800cc22:	2301      	movs	r3, #1
 800cc24:	e7e1      	b.n	800cbea <_printf_float+0x3de>
 800cc26:	2301      	movs	r3, #1
 800cc28:	4642      	mov	r2, r8
 800cc2a:	4659      	mov	r1, fp
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	47b0      	blx	r6
 800cc30:	3001      	adds	r0, #1
 800cc32:	f43f ae42 	beq.w	800c8ba <_printf_float+0xae>
 800cc36:	3701      	adds	r7, #1
 800cc38:	68e3      	ldr	r3, [r4, #12]
 800cc3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cc3c:	1a9b      	subs	r3, r3, r2
 800cc3e:	42bb      	cmp	r3, r7
 800cc40:	dcf1      	bgt.n	800cc26 <_printf_float+0x41a>
 800cc42:	e702      	b.n	800ca4a <_printf_float+0x23e>
 800cc44:	2700      	movs	r7, #0
 800cc46:	f104 0819 	add.w	r8, r4, #25
 800cc4a:	e7f5      	b.n	800cc38 <_printf_float+0x42c>
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	f43f ae94 	beq.w	800c97a <_printf_float+0x16e>
 800cc52:	f04f 0c00 	mov.w	ip, #0
 800cc56:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800cc5a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800cc5e:	6022      	str	r2, [r4, #0]
 800cc60:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800cc64:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800cc68:	9300      	str	r3, [sp, #0]
 800cc6a:	463a      	mov	r2, r7
 800cc6c:	464b      	mov	r3, r9
 800cc6e:	4628      	mov	r0, r5
 800cc70:	f7ff fd3b 	bl	800c6ea <__cvt>
 800cc74:	4607      	mov	r7, r0
 800cc76:	e64f      	b.n	800c918 <_printf_float+0x10c>

0800cc78 <_printf_common>:
 800cc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc7c:	4691      	mov	r9, r2
 800cc7e:	461f      	mov	r7, r3
 800cc80:	688a      	ldr	r2, [r1, #8]
 800cc82:	690b      	ldr	r3, [r1, #16]
 800cc84:	4606      	mov	r6, r0
 800cc86:	4293      	cmp	r3, r2
 800cc88:	bfb8      	it	lt
 800cc8a:	4613      	movlt	r3, r2
 800cc8c:	f8c9 3000 	str.w	r3, [r9]
 800cc90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc94:	460c      	mov	r4, r1
 800cc96:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc9a:	b112      	cbz	r2, 800cca2 <_printf_common+0x2a>
 800cc9c:	3301      	adds	r3, #1
 800cc9e:	f8c9 3000 	str.w	r3, [r9]
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	0699      	lsls	r1, r3, #26
 800cca6:	bf42      	ittt	mi
 800cca8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ccac:	3302      	addmi	r3, #2
 800ccae:	f8c9 3000 	strmi.w	r3, [r9]
 800ccb2:	6825      	ldr	r5, [r4, #0]
 800ccb4:	f015 0506 	ands.w	r5, r5, #6
 800ccb8:	d107      	bne.n	800ccca <_printf_common+0x52>
 800ccba:	f104 0a19 	add.w	sl, r4, #25
 800ccbe:	68e3      	ldr	r3, [r4, #12]
 800ccc0:	f8d9 2000 	ldr.w	r2, [r9]
 800ccc4:	1a9b      	subs	r3, r3, r2
 800ccc6:	42ab      	cmp	r3, r5
 800ccc8:	dc29      	bgt.n	800cd1e <_printf_common+0xa6>
 800ccca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ccce:	6822      	ldr	r2, [r4, #0]
 800ccd0:	3300      	adds	r3, #0
 800ccd2:	bf18      	it	ne
 800ccd4:	2301      	movne	r3, #1
 800ccd6:	0692      	lsls	r2, r2, #26
 800ccd8:	d42e      	bmi.n	800cd38 <_printf_common+0xc0>
 800ccda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ccde:	4639      	mov	r1, r7
 800cce0:	4630      	mov	r0, r6
 800cce2:	47c0      	blx	r8
 800cce4:	3001      	adds	r0, #1
 800cce6:	d021      	beq.n	800cd2c <_printf_common+0xb4>
 800cce8:	6823      	ldr	r3, [r4, #0]
 800ccea:	68e5      	ldr	r5, [r4, #12]
 800ccec:	f003 0306 	and.w	r3, r3, #6
 800ccf0:	2b04      	cmp	r3, #4
 800ccf2:	bf18      	it	ne
 800ccf4:	2500      	movne	r5, #0
 800ccf6:	f8d9 2000 	ldr.w	r2, [r9]
 800ccfa:	f04f 0900 	mov.w	r9, #0
 800ccfe:	bf08      	it	eq
 800cd00:	1aad      	subeq	r5, r5, r2
 800cd02:	68a3      	ldr	r3, [r4, #8]
 800cd04:	6922      	ldr	r2, [r4, #16]
 800cd06:	bf08      	it	eq
 800cd08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	bfc4      	itt	gt
 800cd10:	1a9b      	subgt	r3, r3, r2
 800cd12:	18ed      	addgt	r5, r5, r3
 800cd14:	341a      	adds	r4, #26
 800cd16:	454d      	cmp	r5, r9
 800cd18:	d11a      	bne.n	800cd50 <_printf_common+0xd8>
 800cd1a:	2000      	movs	r0, #0
 800cd1c:	e008      	b.n	800cd30 <_printf_common+0xb8>
 800cd1e:	2301      	movs	r3, #1
 800cd20:	4652      	mov	r2, sl
 800cd22:	4639      	mov	r1, r7
 800cd24:	4630      	mov	r0, r6
 800cd26:	47c0      	blx	r8
 800cd28:	3001      	adds	r0, #1
 800cd2a:	d103      	bne.n	800cd34 <_printf_common+0xbc>
 800cd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd34:	3501      	adds	r5, #1
 800cd36:	e7c2      	b.n	800ccbe <_printf_common+0x46>
 800cd38:	2030      	movs	r0, #48	; 0x30
 800cd3a:	18e1      	adds	r1, r4, r3
 800cd3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd40:	1c5a      	adds	r2, r3, #1
 800cd42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd46:	4422      	add	r2, r4
 800cd48:	3302      	adds	r3, #2
 800cd4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd4e:	e7c4      	b.n	800ccda <_printf_common+0x62>
 800cd50:	2301      	movs	r3, #1
 800cd52:	4622      	mov	r2, r4
 800cd54:	4639      	mov	r1, r7
 800cd56:	4630      	mov	r0, r6
 800cd58:	47c0      	blx	r8
 800cd5a:	3001      	adds	r0, #1
 800cd5c:	d0e6      	beq.n	800cd2c <_printf_common+0xb4>
 800cd5e:	f109 0901 	add.w	r9, r9, #1
 800cd62:	e7d8      	b.n	800cd16 <_printf_common+0x9e>

0800cd64 <_printf_i>:
 800cd64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cd6c:	460c      	mov	r4, r1
 800cd6e:	7e09      	ldrb	r1, [r1, #24]
 800cd70:	b085      	sub	sp, #20
 800cd72:	296e      	cmp	r1, #110	; 0x6e
 800cd74:	4617      	mov	r7, r2
 800cd76:	4606      	mov	r6, r0
 800cd78:	4698      	mov	r8, r3
 800cd7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd7c:	f000 80b3 	beq.w	800cee6 <_printf_i+0x182>
 800cd80:	d822      	bhi.n	800cdc8 <_printf_i+0x64>
 800cd82:	2963      	cmp	r1, #99	; 0x63
 800cd84:	d036      	beq.n	800cdf4 <_printf_i+0x90>
 800cd86:	d80a      	bhi.n	800cd9e <_printf_i+0x3a>
 800cd88:	2900      	cmp	r1, #0
 800cd8a:	f000 80b9 	beq.w	800cf00 <_printf_i+0x19c>
 800cd8e:	2958      	cmp	r1, #88	; 0x58
 800cd90:	f000 8083 	beq.w	800ce9a <_printf_i+0x136>
 800cd94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cd9c:	e032      	b.n	800ce04 <_printf_i+0xa0>
 800cd9e:	2964      	cmp	r1, #100	; 0x64
 800cda0:	d001      	beq.n	800cda6 <_printf_i+0x42>
 800cda2:	2969      	cmp	r1, #105	; 0x69
 800cda4:	d1f6      	bne.n	800cd94 <_printf_i+0x30>
 800cda6:	6820      	ldr	r0, [r4, #0]
 800cda8:	6813      	ldr	r3, [r2, #0]
 800cdaa:	0605      	lsls	r5, r0, #24
 800cdac:	f103 0104 	add.w	r1, r3, #4
 800cdb0:	d52a      	bpl.n	800ce08 <_printf_i+0xa4>
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	6011      	str	r1, [r2, #0]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	da03      	bge.n	800cdc2 <_printf_i+0x5e>
 800cdba:	222d      	movs	r2, #45	; 0x2d
 800cdbc:	425b      	negs	r3, r3
 800cdbe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cdc2:	486f      	ldr	r0, [pc, #444]	; (800cf80 <_printf_i+0x21c>)
 800cdc4:	220a      	movs	r2, #10
 800cdc6:	e039      	b.n	800ce3c <_printf_i+0xd8>
 800cdc8:	2973      	cmp	r1, #115	; 0x73
 800cdca:	f000 809d 	beq.w	800cf08 <_printf_i+0x1a4>
 800cdce:	d808      	bhi.n	800cde2 <_printf_i+0x7e>
 800cdd0:	296f      	cmp	r1, #111	; 0x6f
 800cdd2:	d020      	beq.n	800ce16 <_printf_i+0xb2>
 800cdd4:	2970      	cmp	r1, #112	; 0x70
 800cdd6:	d1dd      	bne.n	800cd94 <_printf_i+0x30>
 800cdd8:	6823      	ldr	r3, [r4, #0]
 800cdda:	f043 0320 	orr.w	r3, r3, #32
 800cdde:	6023      	str	r3, [r4, #0]
 800cde0:	e003      	b.n	800cdea <_printf_i+0x86>
 800cde2:	2975      	cmp	r1, #117	; 0x75
 800cde4:	d017      	beq.n	800ce16 <_printf_i+0xb2>
 800cde6:	2978      	cmp	r1, #120	; 0x78
 800cde8:	d1d4      	bne.n	800cd94 <_printf_i+0x30>
 800cdea:	2378      	movs	r3, #120	; 0x78
 800cdec:	4865      	ldr	r0, [pc, #404]	; (800cf84 <_printf_i+0x220>)
 800cdee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cdf2:	e055      	b.n	800cea0 <_printf_i+0x13c>
 800cdf4:	6813      	ldr	r3, [r2, #0]
 800cdf6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdfa:	1d19      	adds	r1, r3, #4
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	6011      	str	r1, [r2, #0]
 800ce00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce04:	2301      	movs	r3, #1
 800ce06:	e08c      	b.n	800cf22 <_printf_i+0x1be>
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ce0e:	6011      	str	r1, [r2, #0]
 800ce10:	bf18      	it	ne
 800ce12:	b21b      	sxthne	r3, r3
 800ce14:	e7cf      	b.n	800cdb6 <_printf_i+0x52>
 800ce16:	6813      	ldr	r3, [r2, #0]
 800ce18:	6825      	ldr	r5, [r4, #0]
 800ce1a:	1d18      	adds	r0, r3, #4
 800ce1c:	6010      	str	r0, [r2, #0]
 800ce1e:	0628      	lsls	r0, r5, #24
 800ce20:	d501      	bpl.n	800ce26 <_printf_i+0xc2>
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	e002      	b.n	800ce2c <_printf_i+0xc8>
 800ce26:	0668      	lsls	r0, r5, #25
 800ce28:	d5fb      	bpl.n	800ce22 <_printf_i+0xbe>
 800ce2a:	881b      	ldrh	r3, [r3, #0]
 800ce2c:	296f      	cmp	r1, #111	; 0x6f
 800ce2e:	bf14      	ite	ne
 800ce30:	220a      	movne	r2, #10
 800ce32:	2208      	moveq	r2, #8
 800ce34:	4852      	ldr	r0, [pc, #328]	; (800cf80 <_printf_i+0x21c>)
 800ce36:	2100      	movs	r1, #0
 800ce38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ce3c:	6865      	ldr	r5, [r4, #4]
 800ce3e:	2d00      	cmp	r5, #0
 800ce40:	60a5      	str	r5, [r4, #8]
 800ce42:	f2c0 8095 	blt.w	800cf70 <_printf_i+0x20c>
 800ce46:	6821      	ldr	r1, [r4, #0]
 800ce48:	f021 0104 	bic.w	r1, r1, #4
 800ce4c:	6021      	str	r1, [r4, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d13d      	bne.n	800cece <_printf_i+0x16a>
 800ce52:	2d00      	cmp	r5, #0
 800ce54:	f040 808e 	bne.w	800cf74 <_printf_i+0x210>
 800ce58:	4665      	mov	r5, ip
 800ce5a:	2a08      	cmp	r2, #8
 800ce5c:	d10b      	bne.n	800ce76 <_printf_i+0x112>
 800ce5e:	6823      	ldr	r3, [r4, #0]
 800ce60:	07db      	lsls	r3, r3, #31
 800ce62:	d508      	bpl.n	800ce76 <_printf_i+0x112>
 800ce64:	6923      	ldr	r3, [r4, #16]
 800ce66:	6862      	ldr	r2, [r4, #4]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	bfde      	ittt	le
 800ce6c:	2330      	movle	r3, #48	; 0x30
 800ce6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce72:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ce76:	ebac 0305 	sub.w	r3, ip, r5
 800ce7a:	6123      	str	r3, [r4, #16]
 800ce7c:	f8cd 8000 	str.w	r8, [sp]
 800ce80:	463b      	mov	r3, r7
 800ce82:	aa03      	add	r2, sp, #12
 800ce84:	4621      	mov	r1, r4
 800ce86:	4630      	mov	r0, r6
 800ce88:	f7ff fef6 	bl	800cc78 <_printf_common>
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	d14d      	bne.n	800cf2c <_printf_i+0x1c8>
 800ce90:	f04f 30ff 	mov.w	r0, #4294967295
 800ce94:	b005      	add	sp, #20
 800ce96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce9a:	4839      	ldr	r0, [pc, #228]	; (800cf80 <_printf_i+0x21c>)
 800ce9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cea0:	6813      	ldr	r3, [r2, #0]
 800cea2:	6821      	ldr	r1, [r4, #0]
 800cea4:	1d1d      	adds	r5, r3, #4
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	6015      	str	r5, [r2, #0]
 800ceaa:	060a      	lsls	r2, r1, #24
 800ceac:	d50b      	bpl.n	800cec6 <_printf_i+0x162>
 800ceae:	07ca      	lsls	r2, r1, #31
 800ceb0:	bf44      	itt	mi
 800ceb2:	f041 0120 	orrmi.w	r1, r1, #32
 800ceb6:	6021      	strmi	r1, [r4, #0]
 800ceb8:	b91b      	cbnz	r3, 800cec2 <_printf_i+0x15e>
 800ceba:	6822      	ldr	r2, [r4, #0]
 800cebc:	f022 0220 	bic.w	r2, r2, #32
 800cec0:	6022      	str	r2, [r4, #0]
 800cec2:	2210      	movs	r2, #16
 800cec4:	e7b7      	b.n	800ce36 <_printf_i+0xd2>
 800cec6:	064d      	lsls	r5, r1, #25
 800cec8:	bf48      	it	mi
 800ceca:	b29b      	uxthmi	r3, r3
 800cecc:	e7ef      	b.n	800ceae <_printf_i+0x14a>
 800cece:	4665      	mov	r5, ip
 800ced0:	fbb3 f1f2 	udiv	r1, r3, r2
 800ced4:	fb02 3311 	mls	r3, r2, r1, r3
 800ced8:	5cc3      	ldrb	r3, [r0, r3]
 800ceda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cede:	460b      	mov	r3, r1
 800cee0:	2900      	cmp	r1, #0
 800cee2:	d1f5      	bne.n	800ced0 <_printf_i+0x16c>
 800cee4:	e7b9      	b.n	800ce5a <_printf_i+0xf6>
 800cee6:	6813      	ldr	r3, [r2, #0]
 800cee8:	6825      	ldr	r5, [r4, #0]
 800ceea:	1d18      	adds	r0, r3, #4
 800ceec:	6961      	ldr	r1, [r4, #20]
 800ceee:	6010      	str	r0, [r2, #0]
 800cef0:	0628      	lsls	r0, r5, #24
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	d501      	bpl.n	800cefa <_printf_i+0x196>
 800cef6:	6019      	str	r1, [r3, #0]
 800cef8:	e002      	b.n	800cf00 <_printf_i+0x19c>
 800cefa:	066a      	lsls	r2, r5, #25
 800cefc:	d5fb      	bpl.n	800cef6 <_printf_i+0x192>
 800cefe:	8019      	strh	r1, [r3, #0]
 800cf00:	2300      	movs	r3, #0
 800cf02:	4665      	mov	r5, ip
 800cf04:	6123      	str	r3, [r4, #16]
 800cf06:	e7b9      	b.n	800ce7c <_printf_i+0x118>
 800cf08:	6813      	ldr	r3, [r2, #0]
 800cf0a:	1d19      	adds	r1, r3, #4
 800cf0c:	6011      	str	r1, [r2, #0]
 800cf0e:	681d      	ldr	r5, [r3, #0]
 800cf10:	6862      	ldr	r2, [r4, #4]
 800cf12:	2100      	movs	r1, #0
 800cf14:	4628      	mov	r0, r5
 800cf16:	f001 f9ab 	bl	800e270 <memchr>
 800cf1a:	b108      	cbz	r0, 800cf20 <_printf_i+0x1bc>
 800cf1c:	1b40      	subs	r0, r0, r5
 800cf1e:	6060      	str	r0, [r4, #4]
 800cf20:	6863      	ldr	r3, [r4, #4]
 800cf22:	6123      	str	r3, [r4, #16]
 800cf24:	2300      	movs	r3, #0
 800cf26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf2a:	e7a7      	b.n	800ce7c <_printf_i+0x118>
 800cf2c:	6923      	ldr	r3, [r4, #16]
 800cf2e:	462a      	mov	r2, r5
 800cf30:	4639      	mov	r1, r7
 800cf32:	4630      	mov	r0, r6
 800cf34:	47c0      	blx	r8
 800cf36:	3001      	adds	r0, #1
 800cf38:	d0aa      	beq.n	800ce90 <_printf_i+0x12c>
 800cf3a:	6823      	ldr	r3, [r4, #0]
 800cf3c:	079b      	lsls	r3, r3, #30
 800cf3e:	d413      	bmi.n	800cf68 <_printf_i+0x204>
 800cf40:	68e0      	ldr	r0, [r4, #12]
 800cf42:	9b03      	ldr	r3, [sp, #12]
 800cf44:	4298      	cmp	r0, r3
 800cf46:	bfb8      	it	lt
 800cf48:	4618      	movlt	r0, r3
 800cf4a:	e7a3      	b.n	800ce94 <_printf_i+0x130>
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	464a      	mov	r2, r9
 800cf50:	4639      	mov	r1, r7
 800cf52:	4630      	mov	r0, r6
 800cf54:	47c0      	blx	r8
 800cf56:	3001      	adds	r0, #1
 800cf58:	d09a      	beq.n	800ce90 <_printf_i+0x12c>
 800cf5a:	3501      	adds	r5, #1
 800cf5c:	68e3      	ldr	r3, [r4, #12]
 800cf5e:	9a03      	ldr	r2, [sp, #12]
 800cf60:	1a9b      	subs	r3, r3, r2
 800cf62:	42ab      	cmp	r3, r5
 800cf64:	dcf2      	bgt.n	800cf4c <_printf_i+0x1e8>
 800cf66:	e7eb      	b.n	800cf40 <_printf_i+0x1dc>
 800cf68:	2500      	movs	r5, #0
 800cf6a:	f104 0919 	add.w	r9, r4, #25
 800cf6e:	e7f5      	b.n	800cf5c <_printf_i+0x1f8>
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d1ac      	bne.n	800cece <_printf_i+0x16a>
 800cf74:	7803      	ldrb	r3, [r0, #0]
 800cf76:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cf7e:	e76c      	b.n	800ce5a <_printf_i+0xf6>
 800cf80:	0800f842 	.word	0x0800f842
 800cf84:	0800f853 	.word	0x0800f853

0800cf88 <iprintf>:
 800cf88:	b40f      	push	{r0, r1, r2, r3}
 800cf8a:	4b0a      	ldr	r3, [pc, #40]	; (800cfb4 <iprintf+0x2c>)
 800cf8c:	b513      	push	{r0, r1, r4, lr}
 800cf8e:	681c      	ldr	r4, [r3, #0]
 800cf90:	b124      	cbz	r4, 800cf9c <iprintf+0x14>
 800cf92:	69a3      	ldr	r3, [r4, #24]
 800cf94:	b913      	cbnz	r3, 800cf9c <iprintf+0x14>
 800cf96:	4620      	mov	r0, r4
 800cf98:	f001 f866 	bl	800e068 <__sinit>
 800cf9c:	ab05      	add	r3, sp, #20
 800cf9e:	9a04      	ldr	r2, [sp, #16]
 800cfa0:	68a1      	ldr	r1, [r4, #8]
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	9301      	str	r3, [sp, #4]
 800cfa6:	f001 fd29 	bl	800e9fc <_vfiprintf_r>
 800cfaa:	b002      	add	sp, #8
 800cfac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfb0:	b004      	add	sp, #16
 800cfb2:	4770      	bx	lr
 800cfb4:	20000030 	.word	0x20000030

0800cfb8 <_puts_r>:
 800cfb8:	b570      	push	{r4, r5, r6, lr}
 800cfba:	460e      	mov	r6, r1
 800cfbc:	4605      	mov	r5, r0
 800cfbe:	b118      	cbz	r0, 800cfc8 <_puts_r+0x10>
 800cfc0:	6983      	ldr	r3, [r0, #24]
 800cfc2:	b90b      	cbnz	r3, 800cfc8 <_puts_r+0x10>
 800cfc4:	f001 f850 	bl	800e068 <__sinit>
 800cfc8:	69ab      	ldr	r3, [r5, #24]
 800cfca:	68ac      	ldr	r4, [r5, #8]
 800cfcc:	b913      	cbnz	r3, 800cfd4 <_puts_r+0x1c>
 800cfce:	4628      	mov	r0, r5
 800cfd0:	f001 f84a 	bl	800e068 <__sinit>
 800cfd4:	4b23      	ldr	r3, [pc, #140]	; (800d064 <_puts_r+0xac>)
 800cfd6:	429c      	cmp	r4, r3
 800cfd8:	d117      	bne.n	800d00a <_puts_r+0x52>
 800cfda:	686c      	ldr	r4, [r5, #4]
 800cfdc:	89a3      	ldrh	r3, [r4, #12]
 800cfde:	071b      	lsls	r3, r3, #28
 800cfe0:	d51d      	bpl.n	800d01e <_puts_r+0x66>
 800cfe2:	6923      	ldr	r3, [r4, #16]
 800cfe4:	b1db      	cbz	r3, 800d01e <_puts_r+0x66>
 800cfe6:	3e01      	subs	r6, #1
 800cfe8:	68a3      	ldr	r3, [r4, #8]
 800cfea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cfee:	3b01      	subs	r3, #1
 800cff0:	60a3      	str	r3, [r4, #8]
 800cff2:	b9e9      	cbnz	r1, 800d030 <_puts_r+0x78>
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	da2e      	bge.n	800d056 <_puts_r+0x9e>
 800cff8:	4622      	mov	r2, r4
 800cffa:	210a      	movs	r1, #10
 800cffc:	4628      	mov	r0, r5
 800cffe:	f000 f83f 	bl	800d080 <__swbuf_r>
 800d002:	3001      	adds	r0, #1
 800d004:	d011      	beq.n	800d02a <_puts_r+0x72>
 800d006:	200a      	movs	r0, #10
 800d008:	e011      	b.n	800d02e <_puts_r+0x76>
 800d00a:	4b17      	ldr	r3, [pc, #92]	; (800d068 <_puts_r+0xb0>)
 800d00c:	429c      	cmp	r4, r3
 800d00e:	d101      	bne.n	800d014 <_puts_r+0x5c>
 800d010:	68ac      	ldr	r4, [r5, #8]
 800d012:	e7e3      	b.n	800cfdc <_puts_r+0x24>
 800d014:	4b15      	ldr	r3, [pc, #84]	; (800d06c <_puts_r+0xb4>)
 800d016:	429c      	cmp	r4, r3
 800d018:	bf08      	it	eq
 800d01a:	68ec      	ldreq	r4, [r5, #12]
 800d01c:	e7de      	b.n	800cfdc <_puts_r+0x24>
 800d01e:	4621      	mov	r1, r4
 800d020:	4628      	mov	r0, r5
 800d022:	f000 f87f 	bl	800d124 <__swsetup_r>
 800d026:	2800      	cmp	r0, #0
 800d028:	d0dd      	beq.n	800cfe6 <_puts_r+0x2e>
 800d02a:	f04f 30ff 	mov.w	r0, #4294967295
 800d02e:	bd70      	pop	{r4, r5, r6, pc}
 800d030:	2b00      	cmp	r3, #0
 800d032:	da04      	bge.n	800d03e <_puts_r+0x86>
 800d034:	69a2      	ldr	r2, [r4, #24]
 800d036:	429a      	cmp	r2, r3
 800d038:	dc06      	bgt.n	800d048 <_puts_r+0x90>
 800d03a:	290a      	cmp	r1, #10
 800d03c:	d004      	beq.n	800d048 <_puts_r+0x90>
 800d03e:	6823      	ldr	r3, [r4, #0]
 800d040:	1c5a      	adds	r2, r3, #1
 800d042:	6022      	str	r2, [r4, #0]
 800d044:	7019      	strb	r1, [r3, #0]
 800d046:	e7cf      	b.n	800cfe8 <_puts_r+0x30>
 800d048:	4622      	mov	r2, r4
 800d04a:	4628      	mov	r0, r5
 800d04c:	f000 f818 	bl	800d080 <__swbuf_r>
 800d050:	3001      	adds	r0, #1
 800d052:	d1c9      	bne.n	800cfe8 <_puts_r+0x30>
 800d054:	e7e9      	b.n	800d02a <_puts_r+0x72>
 800d056:	200a      	movs	r0, #10
 800d058:	6823      	ldr	r3, [r4, #0]
 800d05a:	1c5a      	adds	r2, r3, #1
 800d05c:	6022      	str	r2, [r4, #0]
 800d05e:	7018      	strb	r0, [r3, #0]
 800d060:	e7e5      	b.n	800d02e <_puts_r+0x76>
 800d062:	bf00      	nop
 800d064:	0800f894 	.word	0x0800f894
 800d068:	0800f8b4 	.word	0x0800f8b4
 800d06c:	0800f874 	.word	0x0800f874

0800d070 <puts>:
 800d070:	4b02      	ldr	r3, [pc, #8]	; (800d07c <puts+0xc>)
 800d072:	4601      	mov	r1, r0
 800d074:	6818      	ldr	r0, [r3, #0]
 800d076:	f7ff bf9f 	b.w	800cfb8 <_puts_r>
 800d07a:	bf00      	nop
 800d07c:	20000030 	.word	0x20000030

0800d080 <__swbuf_r>:
 800d080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d082:	460e      	mov	r6, r1
 800d084:	4614      	mov	r4, r2
 800d086:	4605      	mov	r5, r0
 800d088:	b118      	cbz	r0, 800d092 <__swbuf_r+0x12>
 800d08a:	6983      	ldr	r3, [r0, #24]
 800d08c:	b90b      	cbnz	r3, 800d092 <__swbuf_r+0x12>
 800d08e:	f000 ffeb 	bl	800e068 <__sinit>
 800d092:	4b21      	ldr	r3, [pc, #132]	; (800d118 <__swbuf_r+0x98>)
 800d094:	429c      	cmp	r4, r3
 800d096:	d12a      	bne.n	800d0ee <__swbuf_r+0x6e>
 800d098:	686c      	ldr	r4, [r5, #4]
 800d09a:	69a3      	ldr	r3, [r4, #24]
 800d09c:	60a3      	str	r3, [r4, #8]
 800d09e:	89a3      	ldrh	r3, [r4, #12]
 800d0a0:	071a      	lsls	r2, r3, #28
 800d0a2:	d52e      	bpl.n	800d102 <__swbuf_r+0x82>
 800d0a4:	6923      	ldr	r3, [r4, #16]
 800d0a6:	b363      	cbz	r3, 800d102 <__swbuf_r+0x82>
 800d0a8:	6923      	ldr	r3, [r4, #16]
 800d0aa:	6820      	ldr	r0, [r4, #0]
 800d0ac:	b2f6      	uxtb	r6, r6
 800d0ae:	1ac0      	subs	r0, r0, r3
 800d0b0:	6963      	ldr	r3, [r4, #20]
 800d0b2:	4637      	mov	r7, r6
 800d0b4:	4283      	cmp	r3, r0
 800d0b6:	dc04      	bgt.n	800d0c2 <__swbuf_r+0x42>
 800d0b8:	4621      	mov	r1, r4
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	f000 ff6a 	bl	800df94 <_fflush_r>
 800d0c0:	bb28      	cbnz	r0, 800d10e <__swbuf_r+0x8e>
 800d0c2:	68a3      	ldr	r3, [r4, #8]
 800d0c4:	3001      	adds	r0, #1
 800d0c6:	3b01      	subs	r3, #1
 800d0c8:	60a3      	str	r3, [r4, #8]
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	1c5a      	adds	r2, r3, #1
 800d0ce:	6022      	str	r2, [r4, #0]
 800d0d0:	701e      	strb	r6, [r3, #0]
 800d0d2:	6963      	ldr	r3, [r4, #20]
 800d0d4:	4283      	cmp	r3, r0
 800d0d6:	d004      	beq.n	800d0e2 <__swbuf_r+0x62>
 800d0d8:	89a3      	ldrh	r3, [r4, #12]
 800d0da:	07db      	lsls	r3, r3, #31
 800d0dc:	d519      	bpl.n	800d112 <__swbuf_r+0x92>
 800d0de:	2e0a      	cmp	r6, #10
 800d0e0:	d117      	bne.n	800d112 <__swbuf_r+0x92>
 800d0e2:	4621      	mov	r1, r4
 800d0e4:	4628      	mov	r0, r5
 800d0e6:	f000 ff55 	bl	800df94 <_fflush_r>
 800d0ea:	b190      	cbz	r0, 800d112 <__swbuf_r+0x92>
 800d0ec:	e00f      	b.n	800d10e <__swbuf_r+0x8e>
 800d0ee:	4b0b      	ldr	r3, [pc, #44]	; (800d11c <__swbuf_r+0x9c>)
 800d0f0:	429c      	cmp	r4, r3
 800d0f2:	d101      	bne.n	800d0f8 <__swbuf_r+0x78>
 800d0f4:	68ac      	ldr	r4, [r5, #8]
 800d0f6:	e7d0      	b.n	800d09a <__swbuf_r+0x1a>
 800d0f8:	4b09      	ldr	r3, [pc, #36]	; (800d120 <__swbuf_r+0xa0>)
 800d0fa:	429c      	cmp	r4, r3
 800d0fc:	bf08      	it	eq
 800d0fe:	68ec      	ldreq	r4, [r5, #12]
 800d100:	e7cb      	b.n	800d09a <__swbuf_r+0x1a>
 800d102:	4621      	mov	r1, r4
 800d104:	4628      	mov	r0, r5
 800d106:	f000 f80d 	bl	800d124 <__swsetup_r>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d0cc      	beq.n	800d0a8 <__swbuf_r+0x28>
 800d10e:	f04f 37ff 	mov.w	r7, #4294967295
 800d112:	4638      	mov	r0, r7
 800d114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d116:	bf00      	nop
 800d118:	0800f894 	.word	0x0800f894
 800d11c:	0800f8b4 	.word	0x0800f8b4
 800d120:	0800f874 	.word	0x0800f874

0800d124 <__swsetup_r>:
 800d124:	4b32      	ldr	r3, [pc, #200]	; (800d1f0 <__swsetup_r+0xcc>)
 800d126:	b570      	push	{r4, r5, r6, lr}
 800d128:	681d      	ldr	r5, [r3, #0]
 800d12a:	4606      	mov	r6, r0
 800d12c:	460c      	mov	r4, r1
 800d12e:	b125      	cbz	r5, 800d13a <__swsetup_r+0x16>
 800d130:	69ab      	ldr	r3, [r5, #24]
 800d132:	b913      	cbnz	r3, 800d13a <__swsetup_r+0x16>
 800d134:	4628      	mov	r0, r5
 800d136:	f000 ff97 	bl	800e068 <__sinit>
 800d13a:	4b2e      	ldr	r3, [pc, #184]	; (800d1f4 <__swsetup_r+0xd0>)
 800d13c:	429c      	cmp	r4, r3
 800d13e:	d10f      	bne.n	800d160 <__swsetup_r+0x3c>
 800d140:	686c      	ldr	r4, [r5, #4]
 800d142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d146:	b29a      	uxth	r2, r3
 800d148:	0715      	lsls	r5, r2, #28
 800d14a:	d42c      	bmi.n	800d1a6 <__swsetup_r+0x82>
 800d14c:	06d0      	lsls	r0, r2, #27
 800d14e:	d411      	bmi.n	800d174 <__swsetup_r+0x50>
 800d150:	2209      	movs	r2, #9
 800d152:	6032      	str	r2, [r6, #0]
 800d154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d158:	81a3      	strh	r3, [r4, #12]
 800d15a:	f04f 30ff 	mov.w	r0, #4294967295
 800d15e:	e03e      	b.n	800d1de <__swsetup_r+0xba>
 800d160:	4b25      	ldr	r3, [pc, #148]	; (800d1f8 <__swsetup_r+0xd4>)
 800d162:	429c      	cmp	r4, r3
 800d164:	d101      	bne.n	800d16a <__swsetup_r+0x46>
 800d166:	68ac      	ldr	r4, [r5, #8]
 800d168:	e7eb      	b.n	800d142 <__swsetup_r+0x1e>
 800d16a:	4b24      	ldr	r3, [pc, #144]	; (800d1fc <__swsetup_r+0xd8>)
 800d16c:	429c      	cmp	r4, r3
 800d16e:	bf08      	it	eq
 800d170:	68ec      	ldreq	r4, [r5, #12]
 800d172:	e7e6      	b.n	800d142 <__swsetup_r+0x1e>
 800d174:	0751      	lsls	r1, r2, #29
 800d176:	d512      	bpl.n	800d19e <__swsetup_r+0x7a>
 800d178:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d17a:	b141      	cbz	r1, 800d18e <__swsetup_r+0x6a>
 800d17c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d180:	4299      	cmp	r1, r3
 800d182:	d002      	beq.n	800d18a <__swsetup_r+0x66>
 800d184:	4630      	mov	r0, r6
 800d186:	f001 fb6b 	bl	800e860 <_free_r>
 800d18a:	2300      	movs	r3, #0
 800d18c:	6363      	str	r3, [r4, #52]	; 0x34
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d194:	81a3      	strh	r3, [r4, #12]
 800d196:	2300      	movs	r3, #0
 800d198:	6063      	str	r3, [r4, #4]
 800d19a:	6923      	ldr	r3, [r4, #16]
 800d19c:	6023      	str	r3, [r4, #0]
 800d19e:	89a3      	ldrh	r3, [r4, #12]
 800d1a0:	f043 0308 	orr.w	r3, r3, #8
 800d1a4:	81a3      	strh	r3, [r4, #12]
 800d1a6:	6923      	ldr	r3, [r4, #16]
 800d1a8:	b94b      	cbnz	r3, 800d1be <__swsetup_r+0x9a>
 800d1aa:	89a3      	ldrh	r3, [r4, #12]
 800d1ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d1b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d1b4:	d003      	beq.n	800d1be <__swsetup_r+0x9a>
 800d1b6:	4621      	mov	r1, r4
 800d1b8:	4630      	mov	r0, r6
 800d1ba:	f001 f811 	bl	800e1e0 <__smakebuf_r>
 800d1be:	89a2      	ldrh	r2, [r4, #12]
 800d1c0:	f012 0301 	ands.w	r3, r2, #1
 800d1c4:	d00c      	beq.n	800d1e0 <__swsetup_r+0xbc>
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	60a3      	str	r3, [r4, #8]
 800d1ca:	6963      	ldr	r3, [r4, #20]
 800d1cc:	425b      	negs	r3, r3
 800d1ce:	61a3      	str	r3, [r4, #24]
 800d1d0:	6923      	ldr	r3, [r4, #16]
 800d1d2:	b953      	cbnz	r3, 800d1ea <__swsetup_r+0xc6>
 800d1d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1d8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d1dc:	d1ba      	bne.n	800d154 <__swsetup_r+0x30>
 800d1de:	bd70      	pop	{r4, r5, r6, pc}
 800d1e0:	0792      	lsls	r2, r2, #30
 800d1e2:	bf58      	it	pl
 800d1e4:	6963      	ldrpl	r3, [r4, #20]
 800d1e6:	60a3      	str	r3, [r4, #8]
 800d1e8:	e7f2      	b.n	800d1d0 <__swsetup_r+0xac>
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	e7f7      	b.n	800d1de <__swsetup_r+0xba>
 800d1ee:	bf00      	nop
 800d1f0:	20000030 	.word	0x20000030
 800d1f4:	0800f894 	.word	0x0800f894
 800d1f8:	0800f8b4 	.word	0x0800f8b4
 800d1fc:	0800f874 	.word	0x0800f874

0800d200 <quorem>:
 800d200:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d204:	6903      	ldr	r3, [r0, #16]
 800d206:	690c      	ldr	r4, [r1, #16]
 800d208:	4680      	mov	r8, r0
 800d20a:	42a3      	cmp	r3, r4
 800d20c:	f2c0 8084 	blt.w	800d318 <quorem+0x118>
 800d210:	3c01      	subs	r4, #1
 800d212:	f101 0714 	add.w	r7, r1, #20
 800d216:	f100 0614 	add.w	r6, r0, #20
 800d21a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d21e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d222:	3501      	adds	r5, #1
 800d224:	fbb0 f5f5 	udiv	r5, r0, r5
 800d228:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d22c:	eb06 030c 	add.w	r3, r6, ip
 800d230:	eb07 090c 	add.w	r9, r7, ip
 800d234:	9301      	str	r3, [sp, #4]
 800d236:	b39d      	cbz	r5, 800d2a0 <quorem+0xa0>
 800d238:	f04f 0a00 	mov.w	sl, #0
 800d23c:	4638      	mov	r0, r7
 800d23e:	46b6      	mov	lr, r6
 800d240:	46d3      	mov	fp, sl
 800d242:	f850 2b04 	ldr.w	r2, [r0], #4
 800d246:	b293      	uxth	r3, r2
 800d248:	fb05 a303 	mla	r3, r5, r3, sl
 800d24c:	0c12      	lsrs	r2, r2, #16
 800d24e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d252:	fb05 a202 	mla	r2, r5, r2, sl
 800d256:	b29b      	uxth	r3, r3
 800d258:	ebab 0303 	sub.w	r3, fp, r3
 800d25c:	f8de b000 	ldr.w	fp, [lr]
 800d260:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d264:	fa1f fb8b 	uxth.w	fp, fp
 800d268:	445b      	add	r3, fp
 800d26a:	fa1f fb82 	uxth.w	fp, r2
 800d26e:	f8de 2000 	ldr.w	r2, [lr]
 800d272:	4581      	cmp	r9, r0
 800d274:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d278:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d282:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d286:	f84e 3b04 	str.w	r3, [lr], #4
 800d28a:	d2da      	bcs.n	800d242 <quorem+0x42>
 800d28c:	f856 300c 	ldr.w	r3, [r6, ip]
 800d290:	b933      	cbnz	r3, 800d2a0 <quorem+0xa0>
 800d292:	9b01      	ldr	r3, [sp, #4]
 800d294:	3b04      	subs	r3, #4
 800d296:	429e      	cmp	r6, r3
 800d298:	461a      	mov	r2, r3
 800d29a:	d331      	bcc.n	800d300 <quorem+0x100>
 800d29c:	f8c8 4010 	str.w	r4, [r8, #16]
 800d2a0:	4640      	mov	r0, r8
 800d2a2:	f001 fa07 	bl	800e6b4 <__mcmp>
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	db26      	blt.n	800d2f8 <quorem+0xf8>
 800d2aa:	4630      	mov	r0, r6
 800d2ac:	f04f 0c00 	mov.w	ip, #0
 800d2b0:	3501      	adds	r5, #1
 800d2b2:	f857 1b04 	ldr.w	r1, [r7], #4
 800d2b6:	f8d0 e000 	ldr.w	lr, [r0]
 800d2ba:	b28b      	uxth	r3, r1
 800d2bc:	ebac 0303 	sub.w	r3, ip, r3
 800d2c0:	fa1f f28e 	uxth.w	r2, lr
 800d2c4:	4413      	add	r3, r2
 800d2c6:	0c0a      	lsrs	r2, r1, #16
 800d2c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d2cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d2d0:	b29b      	uxth	r3, r3
 800d2d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2d6:	45b9      	cmp	r9, r7
 800d2d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d2dc:	f840 3b04 	str.w	r3, [r0], #4
 800d2e0:	d2e7      	bcs.n	800d2b2 <quorem+0xb2>
 800d2e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d2e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d2ea:	b92a      	cbnz	r2, 800d2f8 <quorem+0xf8>
 800d2ec:	3b04      	subs	r3, #4
 800d2ee:	429e      	cmp	r6, r3
 800d2f0:	461a      	mov	r2, r3
 800d2f2:	d30b      	bcc.n	800d30c <quorem+0x10c>
 800d2f4:	f8c8 4010 	str.w	r4, [r8, #16]
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	b003      	add	sp, #12
 800d2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d300:	6812      	ldr	r2, [r2, #0]
 800d302:	3b04      	subs	r3, #4
 800d304:	2a00      	cmp	r2, #0
 800d306:	d1c9      	bne.n	800d29c <quorem+0x9c>
 800d308:	3c01      	subs	r4, #1
 800d30a:	e7c4      	b.n	800d296 <quorem+0x96>
 800d30c:	6812      	ldr	r2, [r2, #0]
 800d30e:	3b04      	subs	r3, #4
 800d310:	2a00      	cmp	r2, #0
 800d312:	d1ef      	bne.n	800d2f4 <quorem+0xf4>
 800d314:	3c01      	subs	r4, #1
 800d316:	e7ea      	b.n	800d2ee <quorem+0xee>
 800d318:	2000      	movs	r0, #0
 800d31a:	e7ee      	b.n	800d2fa <quorem+0xfa>
 800d31c:	0000      	movs	r0, r0
	...

0800d320 <_dtoa_r>:
 800d320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d324:	4616      	mov	r6, r2
 800d326:	461f      	mov	r7, r3
 800d328:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d32a:	b095      	sub	sp, #84	; 0x54
 800d32c:	4604      	mov	r4, r0
 800d32e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800d332:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d336:	b93d      	cbnz	r5, 800d348 <_dtoa_r+0x28>
 800d338:	2010      	movs	r0, #16
 800d33a:	f000 ff91 	bl	800e260 <malloc>
 800d33e:	6260      	str	r0, [r4, #36]	; 0x24
 800d340:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d344:	6005      	str	r5, [r0, #0]
 800d346:	60c5      	str	r5, [r0, #12]
 800d348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d34a:	6819      	ldr	r1, [r3, #0]
 800d34c:	b151      	cbz	r1, 800d364 <_dtoa_r+0x44>
 800d34e:	685a      	ldr	r2, [r3, #4]
 800d350:	2301      	movs	r3, #1
 800d352:	4093      	lsls	r3, r2
 800d354:	604a      	str	r2, [r1, #4]
 800d356:	608b      	str	r3, [r1, #8]
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 ffcb 	bl	800e2f4 <_Bfree>
 800d35e:	2200      	movs	r2, #0
 800d360:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d362:	601a      	str	r2, [r3, #0]
 800d364:	1e3b      	subs	r3, r7, #0
 800d366:	bfaf      	iteee	ge
 800d368:	2300      	movge	r3, #0
 800d36a:	2201      	movlt	r2, #1
 800d36c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d370:	9303      	strlt	r3, [sp, #12]
 800d372:	bfac      	ite	ge
 800d374:	f8c8 3000 	strge.w	r3, [r8]
 800d378:	f8c8 2000 	strlt.w	r2, [r8]
 800d37c:	4bae      	ldr	r3, [pc, #696]	; (800d638 <_dtoa_r+0x318>)
 800d37e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d382:	ea33 0308 	bics.w	r3, r3, r8
 800d386:	d11b      	bne.n	800d3c0 <_dtoa_r+0xa0>
 800d388:	f242 730f 	movw	r3, #9999	; 0x270f
 800d38c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d38e:	6013      	str	r3, [r2, #0]
 800d390:	9b02      	ldr	r3, [sp, #8]
 800d392:	b923      	cbnz	r3, 800d39e <_dtoa_r+0x7e>
 800d394:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d398:	2800      	cmp	r0, #0
 800d39a:	f000 8545 	beq.w	800de28 <_dtoa_r+0xb08>
 800d39e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3a0:	b953      	cbnz	r3, 800d3b8 <_dtoa_r+0x98>
 800d3a2:	4ba6      	ldr	r3, [pc, #664]	; (800d63c <_dtoa_r+0x31c>)
 800d3a4:	e021      	b.n	800d3ea <_dtoa_r+0xca>
 800d3a6:	4ba6      	ldr	r3, [pc, #664]	; (800d640 <_dtoa_r+0x320>)
 800d3a8:	9306      	str	r3, [sp, #24]
 800d3aa:	3308      	adds	r3, #8
 800d3ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d3ae:	6013      	str	r3, [r2, #0]
 800d3b0:	9806      	ldr	r0, [sp, #24]
 800d3b2:	b015      	add	sp, #84	; 0x54
 800d3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3b8:	4ba0      	ldr	r3, [pc, #640]	; (800d63c <_dtoa_r+0x31c>)
 800d3ba:	9306      	str	r3, [sp, #24]
 800d3bc:	3303      	adds	r3, #3
 800d3be:	e7f5      	b.n	800d3ac <_dtoa_r+0x8c>
 800d3c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	4630      	mov	r0, r6
 800d3ca:	4639      	mov	r1, r7
 800d3cc:	f7f3 faec 	bl	80009a8 <__aeabi_dcmpeq>
 800d3d0:	4682      	mov	sl, r0
 800d3d2:	b160      	cbz	r0, 800d3ee <_dtoa_r+0xce>
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d3d8:	6013      	str	r3, [r2, #0]
 800d3da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	f000 8520 	beq.w	800de22 <_dtoa_r+0xb02>
 800d3e2:	4b98      	ldr	r3, [pc, #608]	; (800d644 <_dtoa_r+0x324>)
 800d3e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d3e6:	6013      	str	r3, [r2, #0]
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	9306      	str	r3, [sp, #24]
 800d3ec:	e7e0      	b.n	800d3b0 <_dtoa_r+0x90>
 800d3ee:	ab12      	add	r3, sp, #72	; 0x48
 800d3f0:	9301      	str	r3, [sp, #4]
 800d3f2:	ab13      	add	r3, sp, #76	; 0x4c
 800d3f4:	9300      	str	r3, [sp, #0]
 800d3f6:	4632      	mov	r2, r6
 800d3f8:	463b      	mov	r3, r7
 800d3fa:	4620      	mov	r0, r4
 800d3fc:	f001 f9d2 	bl	800e7a4 <__d2b>
 800d400:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d404:	4683      	mov	fp, r0
 800d406:	2d00      	cmp	r5, #0
 800d408:	d07d      	beq.n	800d506 <_dtoa_r+0x1e6>
 800d40a:	46b0      	mov	r8, r6
 800d40c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d410:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800d414:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800d418:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d41c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800d420:	2200      	movs	r2, #0
 800d422:	4b89      	ldr	r3, [pc, #548]	; (800d648 <_dtoa_r+0x328>)
 800d424:	4640      	mov	r0, r8
 800d426:	4649      	mov	r1, r9
 800d428:	f7f2 fe9e 	bl	8000168 <__aeabi_dsub>
 800d42c:	a37c      	add	r3, pc, #496	; (adr r3, 800d620 <_dtoa_r+0x300>)
 800d42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d432:	f7f3 f851 	bl	80004d8 <__aeabi_dmul>
 800d436:	a37c      	add	r3, pc, #496	; (adr r3, 800d628 <_dtoa_r+0x308>)
 800d438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43c:	f7f2 fe96 	bl	800016c <__adddf3>
 800d440:	4606      	mov	r6, r0
 800d442:	4628      	mov	r0, r5
 800d444:	460f      	mov	r7, r1
 800d446:	f7f2 ffdd 	bl	8000404 <__aeabi_i2d>
 800d44a:	a379      	add	r3, pc, #484	; (adr r3, 800d630 <_dtoa_r+0x310>)
 800d44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d450:	f7f3 f842 	bl	80004d8 <__aeabi_dmul>
 800d454:	4602      	mov	r2, r0
 800d456:	460b      	mov	r3, r1
 800d458:	4630      	mov	r0, r6
 800d45a:	4639      	mov	r1, r7
 800d45c:	f7f2 fe86 	bl	800016c <__adddf3>
 800d460:	4606      	mov	r6, r0
 800d462:	460f      	mov	r7, r1
 800d464:	f7f3 fae8 	bl	8000a38 <__aeabi_d2iz>
 800d468:	2200      	movs	r2, #0
 800d46a:	4682      	mov	sl, r0
 800d46c:	2300      	movs	r3, #0
 800d46e:	4630      	mov	r0, r6
 800d470:	4639      	mov	r1, r7
 800d472:	f7f3 faa3 	bl	80009bc <__aeabi_dcmplt>
 800d476:	b148      	cbz	r0, 800d48c <_dtoa_r+0x16c>
 800d478:	4650      	mov	r0, sl
 800d47a:	f7f2 ffc3 	bl	8000404 <__aeabi_i2d>
 800d47e:	4632      	mov	r2, r6
 800d480:	463b      	mov	r3, r7
 800d482:	f7f3 fa91 	bl	80009a8 <__aeabi_dcmpeq>
 800d486:	b908      	cbnz	r0, 800d48c <_dtoa_r+0x16c>
 800d488:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d48c:	f1ba 0f16 	cmp.w	sl, #22
 800d490:	d85a      	bhi.n	800d548 <_dtoa_r+0x228>
 800d492:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d496:	496d      	ldr	r1, [pc, #436]	; (800d64c <_dtoa_r+0x32c>)
 800d498:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d49c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4a0:	f7f3 faaa 	bl	80009f8 <__aeabi_dcmpgt>
 800d4a4:	2800      	cmp	r0, #0
 800d4a6:	d051      	beq.n	800d54c <_dtoa_r+0x22c>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4ae:	930d      	str	r3, [sp, #52]	; 0x34
 800d4b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4b2:	1b5d      	subs	r5, r3, r5
 800d4b4:	1e6b      	subs	r3, r5, #1
 800d4b6:	9307      	str	r3, [sp, #28]
 800d4b8:	bf43      	ittte	mi
 800d4ba:	2300      	movmi	r3, #0
 800d4bc:	f1c5 0901 	rsbmi	r9, r5, #1
 800d4c0:	9307      	strmi	r3, [sp, #28]
 800d4c2:	f04f 0900 	movpl.w	r9, #0
 800d4c6:	f1ba 0f00 	cmp.w	sl, #0
 800d4ca:	db41      	blt.n	800d550 <_dtoa_r+0x230>
 800d4cc:	9b07      	ldr	r3, [sp, #28]
 800d4ce:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800d4d2:	4453      	add	r3, sl
 800d4d4:	9307      	str	r3, [sp, #28]
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	9308      	str	r3, [sp, #32]
 800d4da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4dc:	2b09      	cmp	r3, #9
 800d4de:	f200 808f 	bhi.w	800d600 <_dtoa_r+0x2e0>
 800d4e2:	2b05      	cmp	r3, #5
 800d4e4:	bfc4      	itt	gt
 800d4e6:	3b04      	subgt	r3, #4
 800d4e8:	931e      	strgt	r3, [sp, #120]	; 0x78
 800d4ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4ec:	bfc8      	it	gt
 800d4ee:	2500      	movgt	r5, #0
 800d4f0:	f1a3 0302 	sub.w	r3, r3, #2
 800d4f4:	bfd8      	it	le
 800d4f6:	2501      	movle	r5, #1
 800d4f8:	2b03      	cmp	r3, #3
 800d4fa:	f200 808d 	bhi.w	800d618 <_dtoa_r+0x2f8>
 800d4fe:	e8df f003 	tbb	[pc, r3]
 800d502:	7d7b      	.short	0x7d7b
 800d504:	6f2f      	.short	0x6f2f
 800d506:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d50a:	441d      	add	r5, r3
 800d50c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800d510:	2820      	cmp	r0, #32
 800d512:	dd13      	ble.n	800d53c <_dtoa_r+0x21c>
 800d514:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800d518:	9b02      	ldr	r3, [sp, #8]
 800d51a:	fa08 f800 	lsl.w	r8, r8, r0
 800d51e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d522:	fa23 f000 	lsr.w	r0, r3, r0
 800d526:	ea48 0000 	orr.w	r0, r8, r0
 800d52a:	f7f2 ff5b 	bl	80003e4 <__aeabi_ui2d>
 800d52e:	2301      	movs	r3, #1
 800d530:	4680      	mov	r8, r0
 800d532:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800d536:	3d01      	subs	r5, #1
 800d538:	9310      	str	r3, [sp, #64]	; 0x40
 800d53a:	e771      	b.n	800d420 <_dtoa_r+0x100>
 800d53c:	9b02      	ldr	r3, [sp, #8]
 800d53e:	f1c0 0020 	rsb	r0, r0, #32
 800d542:	fa03 f000 	lsl.w	r0, r3, r0
 800d546:	e7f0      	b.n	800d52a <_dtoa_r+0x20a>
 800d548:	2301      	movs	r3, #1
 800d54a:	e7b0      	b.n	800d4ae <_dtoa_r+0x18e>
 800d54c:	900d      	str	r0, [sp, #52]	; 0x34
 800d54e:	e7af      	b.n	800d4b0 <_dtoa_r+0x190>
 800d550:	f1ca 0300 	rsb	r3, sl, #0
 800d554:	9308      	str	r3, [sp, #32]
 800d556:	2300      	movs	r3, #0
 800d558:	eba9 090a 	sub.w	r9, r9, sl
 800d55c:	930c      	str	r3, [sp, #48]	; 0x30
 800d55e:	e7bc      	b.n	800d4da <_dtoa_r+0x1ba>
 800d560:	2301      	movs	r3, #1
 800d562:	9309      	str	r3, [sp, #36]	; 0x24
 800d564:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d566:	2b00      	cmp	r3, #0
 800d568:	dd74      	ble.n	800d654 <_dtoa_r+0x334>
 800d56a:	4698      	mov	r8, r3
 800d56c:	9304      	str	r3, [sp, #16]
 800d56e:	2200      	movs	r2, #0
 800d570:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d572:	6072      	str	r2, [r6, #4]
 800d574:	2204      	movs	r2, #4
 800d576:	f102 0014 	add.w	r0, r2, #20
 800d57a:	4298      	cmp	r0, r3
 800d57c:	6871      	ldr	r1, [r6, #4]
 800d57e:	d96e      	bls.n	800d65e <_dtoa_r+0x33e>
 800d580:	4620      	mov	r0, r4
 800d582:	f000 fe83 	bl	800e28c <_Balloc>
 800d586:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d588:	6030      	str	r0, [r6, #0]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f1b8 0f0e 	cmp.w	r8, #14
 800d590:	9306      	str	r3, [sp, #24]
 800d592:	f200 80ed 	bhi.w	800d770 <_dtoa_r+0x450>
 800d596:	2d00      	cmp	r5, #0
 800d598:	f000 80ea 	beq.w	800d770 <_dtoa_r+0x450>
 800d59c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5a0:	f1ba 0f00 	cmp.w	sl, #0
 800d5a4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800d5a8:	dd77      	ble.n	800d69a <_dtoa_r+0x37a>
 800d5aa:	4a28      	ldr	r2, [pc, #160]	; (800d64c <_dtoa_r+0x32c>)
 800d5ac:	f00a 030f 	and.w	r3, sl, #15
 800d5b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800d5b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d5b8:	06f0      	lsls	r0, r6, #27
 800d5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5be:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d5c2:	d568      	bpl.n	800d696 <_dtoa_r+0x376>
 800d5c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d5c8:	4b21      	ldr	r3, [pc, #132]	; (800d650 <_dtoa_r+0x330>)
 800d5ca:	2503      	movs	r5, #3
 800d5cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d5d0:	f7f3 f8ac 	bl	800072c <__aeabi_ddiv>
 800d5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5d8:	f006 060f 	and.w	r6, r6, #15
 800d5dc:	4f1c      	ldr	r7, [pc, #112]	; (800d650 <_dtoa_r+0x330>)
 800d5de:	e04f      	b.n	800d680 <_dtoa_r+0x360>
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d5e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d5e6:	4453      	add	r3, sl
 800d5e8:	f103 0801 	add.w	r8, r3, #1
 800d5ec:	9304      	str	r3, [sp, #16]
 800d5ee:	4643      	mov	r3, r8
 800d5f0:	2b01      	cmp	r3, #1
 800d5f2:	bfb8      	it	lt
 800d5f4:	2301      	movlt	r3, #1
 800d5f6:	e7ba      	b.n	800d56e <_dtoa_r+0x24e>
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	e7b2      	b.n	800d562 <_dtoa_r+0x242>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	e7f0      	b.n	800d5e2 <_dtoa_r+0x2c2>
 800d600:	2501      	movs	r5, #1
 800d602:	2300      	movs	r3, #0
 800d604:	9509      	str	r5, [sp, #36]	; 0x24
 800d606:	931e      	str	r3, [sp, #120]	; 0x78
 800d608:	f04f 33ff 	mov.w	r3, #4294967295
 800d60c:	2200      	movs	r2, #0
 800d60e:	9304      	str	r3, [sp, #16]
 800d610:	4698      	mov	r8, r3
 800d612:	2312      	movs	r3, #18
 800d614:	921f      	str	r2, [sp, #124]	; 0x7c
 800d616:	e7aa      	b.n	800d56e <_dtoa_r+0x24e>
 800d618:	2301      	movs	r3, #1
 800d61a:	9309      	str	r3, [sp, #36]	; 0x24
 800d61c:	e7f4      	b.n	800d608 <_dtoa_r+0x2e8>
 800d61e:	bf00      	nop
 800d620:	636f4361 	.word	0x636f4361
 800d624:	3fd287a7 	.word	0x3fd287a7
 800d628:	8b60c8b3 	.word	0x8b60c8b3
 800d62c:	3fc68a28 	.word	0x3fc68a28
 800d630:	509f79fb 	.word	0x509f79fb
 800d634:	3fd34413 	.word	0x3fd34413
 800d638:	7ff00000 	.word	0x7ff00000
 800d63c:	0800f86d 	.word	0x0800f86d
 800d640:	0800f864 	.word	0x0800f864
 800d644:	0800f841 	.word	0x0800f841
 800d648:	3ff80000 	.word	0x3ff80000
 800d64c:	0800f900 	.word	0x0800f900
 800d650:	0800f8d8 	.word	0x0800f8d8
 800d654:	2301      	movs	r3, #1
 800d656:	9304      	str	r3, [sp, #16]
 800d658:	4698      	mov	r8, r3
 800d65a:	461a      	mov	r2, r3
 800d65c:	e7da      	b.n	800d614 <_dtoa_r+0x2f4>
 800d65e:	3101      	adds	r1, #1
 800d660:	6071      	str	r1, [r6, #4]
 800d662:	0052      	lsls	r2, r2, #1
 800d664:	e787      	b.n	800d576 <_dtoa_r+0x256>
 800d666:	07f1      	lsls	r1, r6, #31
 800d668:	d508      	bpl.n	800d67c <_dtoa_r+0x35c>
 800d66a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d66e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d672:	f7f2 ff31 	bl	80004d8 <__aeabi_dmul>
 800d676:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d67a:	3501      	adds	r5, #1
 800d67c:	1076      	asrs	r6, r6, #1
 800d67e:	3708      	adds	r7, #8
 800d680:	2e00      	cmp	r6, #0
 800d682:	d1f0      	bne.n	800d666 <_dtoa_r+0x346>
 800d684:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d688:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d68c:	f7f3 f84e 	bl	800072c <__aeabi_ddiv>
 800d690:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d694:	e01b      	b.n	800d6ce <_dtoa_r+0x3ae>
 800d696:	2502      	movs	r5, #2
 800d698:	e7a0      	b.n	800d5dc <_dtoa_r+0x2bc>
 800d69a:	f000 80a4 	beq.w	800d7e6 <_dtoa_r+0x4c6>
 800d69e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d6a2:	f1ca 0600 	rsb	r6, sl, #0
 800d6a6:	4ba0      	ldr	r3, [pc, #640]	; (800d928 <_dtoa_r+0x608>)
 800d6a8:	f006 020f 	and.w	r2, r6, #15
 800d6ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b4:	f7f2 ff10 	bl	80004d8 <__aeabi_dmul>
 800d6b8:	2502      	movs	r5, #2
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6c0:	4f9a      	ldr	r7, [pc, #616]	; (800d92c <_dtoa_r+0x60c>)
 800d6c2:	1136      	asrs	r6, r6, #4
 800d6c4:	2e00      	cmp	r6, #0
 800d6c6:	f040 8083 	bne.w	800d7d0 <_dtoa_r+0x4b0>
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d1e0      	bne.n	800d690 <_dtoa_r+0x370>
 800d6ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	f000 808a 	beq.w	800d7ea <_dtoa_r+0x4ca>
 800d6d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6da:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d6de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	4b92      	ldr	r3, [pc, #584]	; (800d930 <_dtoa_r+0x610>)
 800d6e6:	f7f3 f969 	bl	80009bc <__aeabi_dcmplt>
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	d07d      	beq.n	800d7ea <_dtoa_r+0x4ca>
 800d6ee:	f1b8 0f00 	cmp.w	r8, #0
 800d6f2:	d07a      	beq.n	800d7ea <_dtoa_r+0x4ca>
 800d6f4:	9b04      	ldr	r3, [sp, #16]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	dd36      	ble.n	800d768 <_dtoa_r+0x448>
 800d6fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d6fe:	2200      	movs	r2, #0
 800d700:	4b8c      	ldr	r3, [pc, #560]	; (800d934 <_dtoa_r+0x614>)
 800d702:	f7f2 fee9 	bl	80004d8 <__aeabi_dmul>
 800d706:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d70a:	9e04      	ldr	r6, [sp, #16]
 800d70c:	f10a 37ff 	add.w	r7, sl, #4294967295
 800d710:	3501      	adds	r5, #1
 800d712:	4628      	mov	r0, r5
 800d714:	f7f2 fe76 	bl	8000404 <__aeabi_i2d>
 800d718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d71c:	f7f2 fedc 	bl	80004d8 <__aeabi_dmul>
 800d720:	2200      	movs	r2, #0
 800d722:	4b85      	ldr	r3, [pc, #532]	; (800d938 <_dtoa_r+0x618>)
 800d724:	f7f2 fd22 	bl	800016c <__adddf3>
 800d728:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800d72c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d730:	950b      	str	r5, [sp, #44]	; 0x2c
 800d732:	2e00      	cmp	r6, #0
 800d734:	d15c      	bne.n	800d7f0 <_dtoa_r+0x4d0>
 800d736:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d73a:	2200      	movs	r2, #0
 800d73c:	4b7f      	ldr	r3, [pc, #508]	; (800d93c <_dtoa_r+0x61c>)
 800d73e:	f7f2 fd13 	bl	8000168 <__aeabi_dsub>
 800d742:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d744:	462b      	mov	r3, r5
 800d746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d74a:	f7f3 f955 	bl	80009f8 <__aeabi_dcmpgt>
 800d74e:	2800      	cmp	r0, #0
 800d750:	f040 8281 	bne.w	800dc56 <_dtoa_r+0x936>
 800d754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d75a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d75e:	f7f3 f92d 	bl	80009bc <__aeabi_dcmplt>
 800d762:	2800      	cmp	r0, #0
 800d764:	f040 8275 	bne.w	800dc52 <_dtoa_r+0x932>
 800d768:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d76c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d770:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d772:	2b00      	cmp	r3, #0
 800d774:	f2c0 814b 	blt.w	800da0e <_dtoa_r+0x6ee>
 800d778:	f1ba 0f0e 	cmp.w	sl, #14
 800d77c:	f300 8147 	bgt.w	800da0e <_dtoa_r+0x6ee>
 800d780:	4b69      	ldr	r3, [pc, #420]	; (800d928 <_dtoa_r+0x608>)
 800d782:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d78a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d78e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d790:	2b00      	cmp	r3, #0
 800d792:	f280 80d7 	bge.w	800d944 <_dtoa_r+0x624>
 800d796:	f1b8 0f00 	cmp.w	r8, #0
 800d79a:	f300 80d3 	bgt.w	800d944 <_dtoa_r+0x624>
 800d79e:	f040 8257 	bne.w	800dc50 <_dtoa_r+0x930>
 800d7a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	4b64      	ldr	r3, [pc, #400]	; (800d93c <_dtoa_r+0x61c>)
 800d7aa:	f7f2 fe95 	bl	80004d8 <__aeabi_dmul>
 800d7ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7b2:	f7f3 f917 	bl	80009e4 <__aeabi_dcmpge>
 800d7b6:	4646      	mov	r6, r8
 800d7b8:	4647      	mov	r7, r8
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	f040 822d 	bne.w	800dc1a <_dtoa_r+0x8fa>
 800d7c0:	9b06      	ldr	r3, [sp, #24]
 800d7c2:	9a06      	ldr	r2, [sp, #24]
 800d7c4:	1c5d      	adds	r5, r3, #1
 800d7c6:	2331      	movs	r3, #49	; 0x31
 800d7c8:	f10a 0a01 	add.w	sl, sl, #1
 800d7cc:	7013      	strb	r3, [r2, #0]
 800d7ce:	e228      	b.n	800dc22 <_dtoa_r+0x902>
 800d7d0:	07f2      	lsls	r2, r6, #31
 800d7d2:	d505      	bpl.n	800d7e0 <_dtoa_r+0x4c0>
 800d7d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d7d8:	f7f2 fe7e 	bl	80004d8 <__aeabi_dmul>
 800d7dc:	2301      	movs	r3, #1
 800d7de:	3501      	adds	r5, #1
 800d7e0:	1076      	asrs	r6, r6, #1
 800d7e2:	3708      	adds	r7, #8
 800d7e4:	e76e      	b.n	800d6c4 <_dtoa_r+0x3a4>
 800d7e6:	2502      	movs	r5, #2
 800d7e8:	e771      	b.n	800d6ce <_dtoa_r+0x3ae>
 800d7ea:	4657      	mov	r7, sl
 800d7ec:	4646      	mov	r6, r8
 800d7ee:	e790      	b.n	800d712 <_dtoa_r+0x3f2>
 800d7f0:	4b4d      	ldr	r3, [pc, #308]	; (800d928 <_dtoa_r+0x608>)
 800d7f2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d7f6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d7fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d048      	beq.n	800d892 <_dtoa_r+0x572>
 800d800:	4602      	mov	r2, r0
 800d802:	460b      	mov	r3, r1
 800d804:	2000      	movs	r0, #0
 800d806:	494e      	ldr	r1, [pc, #312]	; (800d940 <_dtoa_r+0x620>)
 800d808:	f7f2 ff90 	bl	800072c <__aeabi_ddiv>
 800d80c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d810:	f7f2 fcaa 	bl	8000168 <__aeabi_dsub>
 800d814:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d818:	9d06      	ldr	r5, [sp, #24]
 800d81a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d81e:	f7f3 f90b 	bl	8000a38 <__aeabi_d2iz>
 800d822:	9011      	str	r0, [sp, #68]	; 0x44
 800d824:	f7f2 fdee 	bl	8000404 <__aeabi_i2d>
 800d828:	4602      	mov	r2, r0
 800d82a:	460b      	mov	r3, r1
 800d82c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d830:	f7f2 fc9a 	bl	8000168 <__aeabi_dsub>
 800d834:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d836:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d83a:	3330      	adds	r3, #48	; 0x30
 800d83c:	f805 3b01 	strb.w	r3, [r5], #1
 800d840:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d844:	f7f3 f8ba 	bl	80009bc <__aeabi_dcmplt>
 800d848:	2800      	cmp	r0, #0
 800d84a:	d163      	bne.n	800d914 <_dtoa_r+0x5f4>
 800d84c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d850:	2000      	movs	r0, #0
 800d852:	4937      	ldr	r1, [pc, #220]	; (800d930 <_dtoa_r+0x610>)
 800d854:	f7f2 fc88 	bl	8000168 <__aeabi_dsub>
 800d858:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d85c:	f7f3 f8ae 	bl	80009bc <__aeabi_dcmplt>
 800d860:	2800      	cmp	r0, #0
 800d862:	f040 80b5 	bne.w	800d9d0 <_dtoa_r+0x6b0>
 800d866:	9b06      	ldr	r3, [sp, #24]
 800d868:	1aeb      	subs	r3, r5, r3
 800d86a:	429e      	cmp	r6, r3
 800d86c:	f77f af7c 	ble.w	800d768 <_dtoa_r+0x448>
 800d870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d874:	2200      	movs	r2, #0
 800d876:	4b2f      	ldr	r3, [pc, #188]	; (800d934 <_dtoa_r+0x614>)
 800d878:	f7f2 fe2e 	bl	80004d8 <__aeabi_dmul>
 800d87c:	2200      	movs	r2, #0
 800d87e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d882:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d886:	4b2b      	ldr	r3, [pc, #172]	; (800d934 <_dtoa_r+0x614>)
 800d888:	f7f2 fe26 	bl	80004d8 <__aeabi_dmul>
 800d88c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d890:	e7c3      	b.n	800d81a <_dtoa_r+0x4fa>
 800d892:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d896:	f7f2 fe1f 	bl	80004d8 <__aeabi_dmul>
 800d89a:	9b06      	ldr	r3, [sp, #24]
 800d89c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d8a0:	199d      	adds	r5, r3, r6
 800d8a2:	461e      	mov	r6, r3
 800d8a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8a8:	f7f3 f8c6 	bl	8000a38 <__aeabi_d2iz>
 800d8ac:	9011      	str	r0, [sp, #68]	; 0x44
 800d8ae:	f7f2 fda9 	bl	8000404 <__aeabi_i2d>
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8ba:	f7f2 fc55 	bl	8000168 <__aeabi_dsub>
 800d8be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d8c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8c4:	3330      	adds	r3, #48	; 0x30
 800d8c6:	f806 3b01 	strb.w	r3, [r6], #1
 800d8ca:	42ae      	cmp	r6, r5
 800d8cc:	f04f 0200 	mov.w	r2, #0
 800d8d0:	d124      	bne.n	800d91c <_dtoa_r+0x5fc>
 800d8d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d8d6:	4b1a      	ldr	r3, [pc, #104]	; (800d940 <_dtoa_r+0x620>)
 800d8d8:	f7f2 fc48 	bl	800016c <__adddf3>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8e4:	f7f3 f888 	bl	80009f8 <__aeabi_dcmpgt>
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d171      	bne.n	800d9d0 <_dtoa_r+0x6b0>
 800d8ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d8f0:	2000      	movs	r0, #0
 800d8f2:	4913      	ldr	r1, [pc, #76]	; (800d940 <_dtoa_r+0x620>)
 800d8f4:	f7f2 fc38 	bl	8000168 <__aeabi_dsub>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d900:	f7f3 f85c 	bl	80009bc <__aeabi_dcmplt>
 800d904:	2800      	cmp	r0, #0
 800d906:	f43f af2f 	beq.w	800d768 <_dtoa_r+0x448>
 800d90a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d90e:	1e6a      	subs	r2, r5, #1
 800d910:	2b30      	cmp	r3, #48	; 0x30
 800d912:	d001      	beq.n	800d918 <_dtoa_r+0x5f8>
 800d914:	46ba      	mov	sl, r7
 800d916:	e04a      	b.n	800d9ae <_dtoa_r+0x68e>
 800d918:	4615      	mov	r5, r2
 800d91a:	e7f6      	b.n	800d90a <_dtoa_r+0x5ea>
 800d91c:	4b05      	ldr	r3, [pc, #20]	; (800d934 <_dtoa_r+0x614>)
 800d91e:	f7f2 fddb 	bl	80004d8 <__aeabi_dmul>
 800d922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d926:	e7bd      	b.n	800d8a4 <_dtoa_r+0x584>
 800d928:	0800f900 	.word	0x0800f900
 800d92c:	0800f8d8 	.word	0x0800f8d8
 800d930:	3ff00000 	.word	0x3ff00000
 800d934:	40240000 	.word	0x40240000
 800d938:	401c0000 	.word	0x401c0000
 800d93c:	40140000 	.word	0x40140000
 800d940:	3fe00000 	.word	0x3fe00000
 800d944:	9d06      	ldr	r5, [sp, #24]
 800d946:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d94a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d94e:	4630      	mov	r0, r6
 800d950:	4639      	mov	r1, r7
 800d952:	f7f2 feeb 	bl	800072c <__aeabi_ddiv>
 800d956:	f7f3 f86f 	bl	8000a38 <__aeabi_d2iz>
 800d95a:	4681      	mov	r9, r0
 800d95c:	f7f2 fd52 	bl	8000404 <__aeabi_i2d>
 800d960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d964:	f7f2 fdb8 	bl	80004d8 <__aeabi_dmul>
 800d968:	4602      	mov	r2, r0
 800d96a:	460b      	mov	r3, r1
 800d96c:	4630      	mov	r0, r6
 800d96e:	4639      	mov	r1, r7
 800d970:	f7f2 fbfa 	bl	8000168 <__aeabi_dsub>
 800d974:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800d978:	f805 6b01 	strb.w	r6, [r5], #1
 800d97c:	9e06      	ldr	r6, [sp, #24]
 800d97e:	4602      	mov	r2, r0
 800d980:	1bae      	subs	r6, r5, r6
 800d982:	45b0      	cmp	r8, r6
 800d984:	460b      	mov	r3, r1
 800d986:	d135      	bne.n	800d9f4 <_dtoa_r+0x6d4>
 800d988:	f7f2 fbf0 	bl	800016c <__adddf3>
 800d98c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d990:	4606      	mov	r6, r0
 800d992:	460f      	mov	r7, r1
 800d994:	f7f3 f830 	bl	80009f8 <__aeabi_dcmpgt>
 800d998:	b9c8      	cbnz	r0, 800d9ce <_dtoa_r+0x6ae>
 800d99a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d99e:	4630      	mov	r0, r6
 800d9a0:	4639      	mov	r1, r7
 800d9a2:	f7f3 f801 	bl	80009a8 <__aeabi_dcmpeq>
 800d9a6:	b110      	cbz	r0, 800d9ae <_dtoa_r+0x68e>
 800d9a8:	f019 0f01 	tst.w	r9, #1
 800d9ac:	d10f      	bne.n	800d9ce <_dtoa_r+0x6ae>
 800d9ae:	4659      	mov	r1, fp
 800d9b0:	4620      	mov	r0, r4
 800d9b2:	f000 fc9f 	bl	800e2f4 <_Bfree>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d9ba:	702b      	strb	r3, [r5, #0]
 800d9bc:	f10a 0301 	add.w	r3, sl, #1
 800d9c0:	6013      	str	r3, [r2, #0]
 800d9c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	f43f acf3 	beq.w	800d3b0 <_dtoa_r+0x90>
 800d9ca:	601d      	str	r5, [r3, #0]
 800d9cc:	e4f0      	b.n	800d3b0 <_dtoa_r+0x90>
 800d9ce:	4657      	mov	r7, sl
 800d9d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d9d4:	1e6b      	subs	r3, r5, #1
 800d9d6:	2a39      	cmp	r2, #57	; 0x39
 800d9d8:	d106      	bne.n	800d9e8 <_dtoa_r+0x6c8>
 800d9da:	9a06      	ldr	r2, [sp, #24]
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d107      	bne.n	800d9f0 <_dtoa_r+0x6d0>
 800d9e0:	2330      	movs	r3, #48	; 0x30
 800d9e2:	7013      	strb	r3, [r2, #0]
 800d9e4:	4613      	mov	r3, r2
 800d9e6:	3701      	adds	r7, #1
 800d9e8:	781a      	ldrb	r2, [r3, #0]
 800d9ea:	3201      	adds	r2, #1
 800d9ec:	701a      	strb	r2, [r3, #0]
 800d9ee:	e791      	b.n	800d914 <_dtoa_r+0x5f4>
 800d9f0:	461d      	mov	r5, r3
 800d9f2:	e7ed      	b.n	800d9d0 <_dtoa_r+0x6b0>
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	4b99      	ldr	r3, [pc, #612]	; (800dc5c <_dtoa_r+0x93c>)
 800d9f8:	f7f2 fd6e 	bl	80004d8 <__aeabi_dmul>
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	2300      	movs	r3, #0
 800da00:	4606      	mov	r6, r0
 800da02:	460f      	mov	r7, r1
 800da04:	f7f2 ffd0 	bl	80009a8 <__aeabi_dcmpeq>
 800da08:	2800      	cmp	r0, #0
 800da0a:	d09e      	beq.n	800d94a <_dtoa_r+0x62a>
 800da0c:	e7cf      	b.n	800d9ae <_dtoa_r+0x68e>
 800da0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da10:	2a00      	cmp	r2, #0
 800da12:	f000 8088 	beq.w	800db26 <_dtoa_r+0x806>
 800da16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800da18:	2a01      	cmp	r2, #1
 800da1a:	dc6d      	bgt.n	800daf8 <_dtoa_r+0x7d8>
 800da1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da1e:	2a00      	cmp	r2, #0
 800da20:	d066      	beq.n	800daf0 <_dtoa_r+0x7d0>
 800da22:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800da26:	464d      	mov	r5, r9
 800da28:	9e08      	ldr	r6, [sp, #32]
 800da2a:	9a07      	ldr	r2, [sp, #28]
 800da2c:	2101      	movs	r1, #1
 800da2e:	441a      	add	r2, r3
 800da30:	4620      	mov	r0, r4
 800da32:	4499      	add	r9, r3
 800da34:	9207      	str	r2, [sp, #28]
 800da36:	f000 fcfd 	bl	800e434 <__i2b>
 800da3a:	4607      	mov	r7, r0
 800da3c:	2d00      	cmp	r5, #0
 800da3e:	dd0b      	ble.n	800da58 <_dtoa_r+0x738>
 800da40:	9b07      	ldr	r3, [sp, #28]
 800da42:	2b00      	cmp	r3, #0
 800da44:	dd08      	ble.n	800da58 <_dtoa_r+0x738>
 800da46:	42ab      	cmp	r3, r5
 800da48:	bfa8      	it	ge
 800da4a:	462b      	movge	r3, r5
 800da4c:	9a07      	ldr	r2, [sp, #28]
 800da4e:	eba9 0903 	sub.w	r9, r9, r3
 800da52:	1aed      	subs	r5, r5, r3
 800da54:	1ad3      	subs	r3, r2, r3
 800da56:	9307      	str	r3, [sp, #28]
 800da58:	9b08      	ldr	r3, [sp, #32]
 800da5a:	b1eb      	cbz	r3, 800da98 <_dtoa_r+0x778>
 800da5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d065      	beq.n	800db2e <_dtoa_r+0x80e>
 800da62:	b18e      	cbz	r6, 800da88 <_dtoa_r+0x768>
 800da64:	4639      	mov	r1, r7
 800da66:	4632      	mov	r2, r6
 800da68:	4620      	mov	r0, r4
 800da6a:	f000 fd81 	bl	800e570 <__pow5mult>
 800da6e:	465a      	mov	r2, fp
 800da70:	4601      	mov	r1, r0
 800da72:	4607      	mov	r7, r0
 800da74:	4620      	mov	r0, r4
 800da76:	f000 fce6 	bl	800e446 <__multiply>
 800da7a:	4659      	mov	r1, fp
 800da7c:	900a      	str	r0, [sp, #40]	; 0x28
 800da7e:	4620      	mov	r0, r4
 800da80:	f000 fc38 	bl	800e2f4 <_Bfree>
 800da84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da86:	469b      	mov	fp, r3
 800da88:	9b08      	ldr	r3, [sp, #32]
 800da8a:	1b9a      	subs	r2, r3, r6
 800da8c:	d004      	beq.n	800da98 <_dtoa_r+0x778>
 800da8e:	4659      	mov	r1, fp
 800da90:	4620      	mov	r0, r4
 800da92:	f000 fd6d 	bl	800e570 <__pow5mult>
 800da96:	4683      	mov	fp, r0
 800da98:	2101      	movs	r1, #1
 800da9a:	4620      	mov	r0, r4
 800da9c:	f000 fcca 	bl	800e434 <__i2b>
 800daa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daa2:	4606      	mov	r6, r0
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	f000 81c6 	beq.w	800de36 <_dtoa_r+0xb16>
 800daaa:	461a      	mov	r2, r3
 800daac:	4601      	mov	r1, r0
 800daae:	4620      	mov	r0, r4
 800dab0:	f000 fd5e 	bl	800e570 <__pow5mult>
 800dab4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dab6:	4606      	mov	r6, r0
 800dab8:	2b01      	cmp	r3, #1
 800daba:	dc3e      	bgt.n	800db3a <_dtoa_r+0x81a>
 800dabc:	9b02      	ldr	r3, [sp, #8]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d137      	bne.n	800db32 <_dtoa_r+0x812>
 800dac2:	9b03      	ldr	r3, [sp, #12]
 800dac4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d134      	bne.n	800db36 <_dtoa_r+0x816>
 800dacc:	9b03      	ldr	r3, [sp, #12]
 800dace:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dad2:	0d1b      	lsrs	r3, r3, #20
 800dad4:	051b      	lsls	r3, r3, #20
 800dad6:	b12b      	cbz	r3, 800dae4 <_dtoa_r+0x7c4>
 800dad8:	9b07      	ldr	r3, [sp, #28]
 800dada:	f109 0901 	add.w	r9, r9, #1
 800dade:	3301      	adds	r3, #1
 800dae0:	9307      	str	r3, [sp, #28]
 800dae2:	2301      	movs	r3, #1
 800dae4:	9308      	str	r3, [sp, #32]
 800dae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d128      	bne.n	800db3e <_dtoa_r+0x81e>
 800daec:	2001      	movs	r0, #1
 800daee:	e02e      	b.n	800db4e <_dtoa_r+0x82e>
 800daf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800daf2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800daf6:	e796      	b.n	800da26 <_dtoa_r+0x706>
 800daf8:	9b08      	ldr	r3, [sp, #32]
 800dafa:	f108 36ff 	add.w	r6, r8, #4294967295
 800dafe:	42b3      	cmp	r3, r6
 800db00:	bfb7      	itett	lt
 800db02:	9b08      	ldrlt	r3, [sp, #32]
 800db04:	1b9e      	subge	r6, r3, r6
 800db06:	1af2      	sublt	r2, r6, r3
 800db08:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800db0a:	bfbf      	itttt	lt
 800db0c:	9608      	strlt	r6, [sp, #32]
 800db0e:	189b      	addlt	r3, r3, r2
 800db10:	930c      	strlt	r3, [sp, #48]	; 0x30
 800db12:	2600      	movlt	r6, #0
 800db14:	f1b8 0f00 	cmp.w	r8, #0
 800db18:	bfb9      	ittee	lt
 800db1a:	eba9 0508 	sublt.w	r5, r9, r8
 800db1e:	2300      	movlt	r3, #0
 800db20:	464d      	movge	r5, r9
 800db22:	4643      	movge	r3, r8
 800db24:	e781      	b.n	800da2a <_dtoa_r+0x70a>
 800db26:	9e08      	ldr	r6, [sp, #32]
 800db28:	464d      	mov	r5, r9
 800db2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800db2c:	e786      	b.n	800da3c <_dtoa_r+0x71c>
 800db2e:	9a08      	ldr	r2, [sp, #32]
 800db30:	e7ad      	b.n	800da8e <_dtoa_r+0x76e>
 800db32:	2300      	movs	r3, #0
 800db34:	e7d6      	b.n	800dae4 <_dtoa_r+0x7c4>
 800db36:	9b02      	ldr	r3, [sp, #8]
 800db38:	e7d4      	b.n	800dae4 <_dtoa_r+0x7c4>
 800db3a:	2300      	movs	r3, #0
 800db3c:	9308      	str	r3, [sp, #32]
 800db3e:	6933      	ldr	r3, [r6, #16]
 800db40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800db44:	6918      	ldr	r0, [r3, #16]
 800db46:	f000 fc27 	bl	800e398 <__hi0bits>
 800db4a:	f1c0 0020 	rsb	r0, r0, #32
 800db4e:	9b07      	ldr	r3, [sp, #28]
 800db50:	4418      	add	r0, r3
 800db52:	f010 001f 	ands.w	r0, r0, #31
 800db56:	d047      	beq.n	800dbe8 <_dtoa_r+0x8c8>
 800db58:	f1c0 0320 	rsb	r3, r0, #32
 800db5c:	2b04      	cmp	r3, #4
 800db5e:	dd3b      	ble.n	800dbd8 <_dtoa_r+0x8b8>
 800db60:	9b07      	ldr	r3, [sp, #28]
 800db62:	f1c0 001c 	rsb	r0, r0, #28
 800db66:	4481      	add	r9, r0
 800db68:	4405      	add	r5, r0
 800db6a:	4403      	add	r3, r0
 800db6c:	9307      	str	r3, [sp, #28]
 800db6e:	f1b9 0f00 	cmp.w	r9, #0
 800db72:	dd05      	ble.n	800db80 <_dtoa_r+0x860>
 800db74:	4659      	mov	r1, fp
 800db76:	464a      	mov	r2, r9
 800db78:	4620      	mov	r0, r4
 800db7a:	f000 fd47 	bl	800e60c <__lshift>
 800db7e:	4683      	mov	fp, r0
 800db80:	9b07      	ldr	r3, [sp, #28]
 800db82:	2b00      	cmp	r3, #0
 800db84:	dd05      	ble.n	800db92 <_dtoa_r+0x872>
 800db86:	4631      	mov	r1, r6
 800db88:	461a      	mov	r2, r3
 800db8a:	4620      	mov	r0, r4
 800db8c:	f000 fd3e 	bl	800e60c <__lshift>
 800db90:	4606      	mov	r6, r0
 800db92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db94:	b353      	cbz	r3, 800dbec <_dtoa_r+0x8cc>
 800db96:	4631      	mov	r1, r6
 800db98:	4658      	mov	r0, fp
 800db9a:	f000 fd8b 	bl	800e6b4 <__mcmp>
 800db9e:	2800      	cmp	r0, #0
 800dba0:	da24      	bge.n	800dbec <_dtoa_r+0x8cc>
 800dba2:	2300      	movs	r3, #0
 800dba4:	4659      	mov	r1, fp
 800dba6:	220a      	movs	r2, #10
 800dba8:	4620      	mov	r0, r4
 800dbaa:	f000 fbba 	bl	800e322 <__multadd>
 800dbae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dbb4:	4683      	mov	fp, r0
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	f000 8144 	beq.w	800de44 <_dtoa_r+0xb24>
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	4639      	mov	r1, r7
 800dbc0:	220a      	movs	r2, #10
 800dbc2:	4620      	mov	r0, r4
 800dbc4:	f000 fbad 	bl	800e322 <__multadd>
 800dbc8:	9b04      	ldr	r3, [sp, #16]
 800dbca:	4607      	mov	r7, r0
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	dc4d      	bgt.n	800dc6c <_dtoa_r+0x94c>
 800dbd0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dbd2:	2b02      	cmp	r3, #2
 800dbd4:	dd4a      	ble.n	800dc6c <_dtoa_r+0x94c>
 800dbd6:	e011      	b.n	800dbfc <_dtoa_r+0x8dc>
 800dbd8:	d0c9      	beq.n	800db6e <_dtoa_r+0x84e>
 800dbda:	9a07      	ldr	r2, [sp, #28]
 800dbdc:	331c      	adds	r3, #28
 800dbde:	441a      	add	r2, r3
 800dbe0:	4499      	add	r9, r3
 800dbe2:	441d      	add	r5, r3
 800dbe4:	4613      	mov	r3, r2
 800dbe6:	e7c1      	b.n	800db6c <_dtoa_r+0x84c>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	e7f6      	b.n	800dbda <_dtoa_r+0x8ba>
 800dbec:	f1b8 0f00 	cmp.w	r8, #0
 800dbf0:	dc36      	bgt.n	800dc60 <_dtoa_r+0x940>
 800dbf2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dbf4:	2b02      	cmp	r3, #2
 800dbf6:	dd33      	ble.n	800dc60 <_dtoa_r+0x940>
 800dbf8:	f8cd 8010 	str.w	r8, [sp, #16]
 800dbfc:	9b04      	ldr	r3, [sp, #16]
 800dbfe:	b963      	cbnz	r3, 800dc1a <_dtoa_r+0x8fa>
 800dc00:	4631      	mov	r1, r6
 800dc02:	2205      	movs	r2, #5
 800dc04:	4620      	mov	r0, r4
 800dc06:	f000 fb8c 	bl	800e322 <__multadd>
 800dc0a:	4601      	mov	r1, r0
 800dc0c:	4606      	mov	r6, r0
 800dc0e:	4658      	mov	r0, fp
 800dc10:	f000 fd50 	bl	800e6b4 <__mcmp>
 800dc14:	2800      	cmp	r0, #0
 800dc16:	f73f add3 	bgt.w	800d7c0 <_dtoa_r+0x4a0>
 800dc1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dc1c:	9d06      	ldr	r5, [sp, #24]
 800dc1e:	ea6f 0a03 	mvn.w	sl, r3
 800dc22:	f04f 0900 	mov.w	r9, #0
 800dc26:	4631      	mov	r1, r6
 800dc28:	4620      	mov	r0, r4
 800dc2a:	f000 fb63 	bl	800e2f4 <_Bfree>
 800dc2e:	2f00      	cmp	r7, #0
 800dc30:	f43f aebd 	beq.w	800d9ae <_dtoa_r+0x68e>
 800dc34:	f1b9 0f00 	cmp.w	r9, #0
 800dc38:	d005      	beq.n	800dc46 <_dtoa_r+0x926>
 800dc3a:	45b9      	cmp	r9, r7
 800dc3c:	d003      	beq.n	800dc46 <_dtoa_r+0x926>
 800dc3e:	4649      	mov	r1, r9
 800dc40:	4620      	mov	r0, r4
 800dc42:	f000 fb57 	bl	800e2f4 <_Bfree>
 800dc46:	4639      	mov	r1, r7
 800dc48:	4620      	mov	r0, r4
 800dc4a:	f000 fb53 	bl	800e2f4 <_Bfree>
 800dc4e:	e6ae      	b.n	800d9ae <_dtoa_r+0x68e>
 800dc50:	2600      	movs	r6, #0
 800dc52:	4637      	mov	r7, r6
 800dc54:	e7e1      	b.n	800dc1a <_dtoa_r+0x8fa>
 800dc56:	46ba      	mov	sl, r7
 800dc58:	4637      	mov	r7, r6
 800dc5a:	e5b1      	b.n	800d7c0 <_dtoa_r+0x4a0>
 800dc5c:	40240000 	.word	0x40240000
 800dc60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc62:	f8cd 8010 	str.w	r8, [sp, #16]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	f000 80f3 	beq.w	800de52 <_dtoa_r+0xb32>
 800dc6c:	2d00      	cmp	r5, #0
 800dc6e:	dd05      	ble.n	800dc7c <_dtoa_r+0x95c>
 800dc70:	4639      	mov	r1, r7
 800dc72:	462a      	mov	r2, r5
 800dc74:	4620      	mov	r0, r4
 800dc76:	f000 fcc9 	bl	800e60c <__lshift>
 800dc7a:	4607      	mov	r7, r0
 800dc7c:	9b08      	ldr	r3, [sp, #32]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d04c      	beq.n	800dd1c <_dtoa_r+0x9fc>
 800dc82:	6879      	ldr	r1, [r7, #4]
 800dc84:	4620      	mov	r0, r4
 800dc86:	f000 fb01 	bl	800e28c <_Balloc>
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	693a      	ldr	r2, [r7, #16]
 800dc8e:	f107 010c 	add.w	r1, r7, #12
 800dc92:	3202      	adds	r2, #2
 800dc94:	0092      	lsls	r2, r2, #2
 800dc96:	300c      	adds	r0, #12
 800dc98:	f7fe fd14 	bl	800c6c4 <memcpy>
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	4629      	mov	r1, r5
 800dca0:	4620      	mov	r0, r4
 800dca2:	f000 fcb3 	bl	800e60c <__lshift>
 800dca6:	46b9      	mov	r9, r7
 800dca8:	4607      	mov	r7, r0
 800dcaa:	9b06      	ldr	r3, [sp, #24]
 800dcac:	9307      	str	r3, [sp, #28]
 800dcae:	9b02      	ldr	r3, [sp, #8]
 800dcb0:	f003 0301 	and.w	r3, r3, #1
 800dcb4:	9308      	str	r3, [sp, #32]
 800dcb6:	4631      	mov	r1, r6
 800dcb8:	4658      	mov	r0, fp
 800dcba:	f7ff faa1 	bl	800d200 <quorem>
 800dcbe:	4649      	mov	r1, r9
 800dcc0:	4605      	mov	r5, r0
 800dcc2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800dcc6:	4658      	mov	r0, fp
 800dcc8:	f000 fcf4 	bl	800e6b4 <__mcmp>
 800dccc:	463a      	mov	r2, r7
 800dcce:	9002      	str	r0, [sp, #8]
 800dcd0:	4631      	mov	r1, r6
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f000 fd08 	bl	800e6e8 <__mdiff>
 800dcd8:	68c3      	ldr	r3, [r0, #12]
 800dcda:	4602      	mov	r2, r0
 800dcdc:	bb03      	cbnz	r3, 800dd20 <_dtoa_r+0xa00>
 800dcde:	4601      	mov	r1, r0
 800dce0:	9009      	str	r0, [sp, #36]	; 0x24
 800dce2:	4658      	mov	r0, fp
 800dce4:	f000 fce6 	bl	800e6b4 <__mcmp>
 800dce8:	4603      	mov	r3, r0
 800dcea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcec:	4611      	mov	r1, r2
 800dcee:	4620      	mov	r0, r4
 800dcf0:	9309      	str	r3, [sp, #36]	; 0x24
 800dcf2:	f000 faff 	bl	800e2f4 <_Bfree>
 800dcf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcf8:	b9a3      	cbnz	r3, 800dd24 <_dtoa_r+0xa04>
 800dcfa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800dcfc:	b992      	cbnz	r2, 800dd24 <_dtoa_r+0xa04>
 800dcfe:	9a08      	ldr	r2, [sp, #32]
 800dd00:	b982      	cbnz	r2, 800dd24 <_dtoa_r+0xa04>
 800dd02:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dd06:	d029      	beq.n	800dd5c <_dtoa_r+0xa3c>
 800dd08:	9b02      	ldr	r3, [sp, #8]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	dd01      	ble.n	800dd12 <_dtoa_r+0x9f2>
 800dd0e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800dd12:	9b07      	ldr	r3, [sp, #28]
 800dd14:	1c5d      	adds	r5, r3, #1
 800dd16:	f883 8000 	strb.w	r8, [r3]
 800dd1a:	e784      	b.n	800dc26 <_dtoa_r+0x906>
 800dd1c:	4638      	mov	r0, r7
 800dd1e:	e7c2      	b.n	800dca6 <_dtoa_r+0x986>
 800dd20:	2301      	movs	r3, #1
 800dd22:	e7e3      	b.n	800dcec <_dtoa_r+0x9cc>
 800dd24:	9a02      	ldr	r2, [sp, #8]
 800dd26:	2a00      	cmp	r2, #0
 800dd28:	db04      	blt.n	800dd34 <_dtoa_r+0xa14>
 800dd2a:	d123      	bne.n	800dd74 <_dtoa_r+0xa54>
 800dd2c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800dd2e:	bb0a      	cbnz	r2, 800dd74 <_dtoa_r+0xa54>
 800dd30:	9a08      	ldr	r2, [sp, #32]
 800dd32:	b9fa      	cbnz	r2, 800dd74 <_dtoa_r+0xa54>
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	ddec      	ble.n	800dd12 <_dtoa_r+0x9f2>
 800dd38:	4659      	mov	r1, fp
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 fc65 	bl	800e60c <__lshift>
 800dd42:	4631      	mov	r1, r6
 800dd44:	4683      	mov	fp, r0
 800dd46:	f000 fcb5 	bl	800e6b4 <__mcmp>
 800dd4a:	2800      	cmp	r0, #0
 800dd4c:	dc03      	bgt.n	800dd56 <_dtoa_r+0xa36>
 800dd4e:	d1e0      	bne.n	800dd12 <_dtoa_r+0x9f2>
 800dd50:	f018 0f01 	tst.w	r8, #1
 800dd54:	d0dd      	beq.n	800dd12 <_dtoa_r+0x9f2>
 800dd56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dd5a:	d1d8      	bne.n	800dd0e <_dtoa_r+0x9ee>
 800dd5c:	9b07      	ldr	r3, [sp, #28]
 800dd5e:	9a07      	ldr	r2, [sp, #28]
 800dd60:	1c5d      	adds	r5, r3, #1
 800dd62:	2339      	movs	r3, #57	; 0x39
 800dd64:	7013      	strb	r3, [r2, #0]
 800dd66:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd6a:	1e6a      	subs	r2, r5, #1
 800dd6c:	2b39      	cmp	r3, #57	; 0x39
 800dd6e:	d04d      	beq.n	800de0c <_dtoa_r+0xaec>
 800dd70:	3301      	adds	r3, #1
 800dd72:	e052      	b.n	800de1a <_dtoa_r+0xafa>
 800dd74:	9a07      	ldr	r2, [sp, #28]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	f102 0501 	add.w	r5, r2, #1
 800dd7c:	dd06      	ble.n	800dd8c <_dtoa_r+0xa6c>
 800dd7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dd82:	d0eb      	beq.n	800dd5c <_dtoa_r+0xa3c>
 800dd84:	f108 0801 	add.w	r8, r8, #1
 800dd88:	9b07      	ldr	r3, [sp, #28]
 800dd8a:	e7c4      	b.n	800dd16 <_dtoa_r+0x9f6>
 800dd8c:	9b06      	ldr	r3, [sp, #24]
 800dd8e:	9a04      	ldr	r2, [sp, #16]
 800dd90:	1aeb      	subs	r3, r5, r3
 800dd92:	4293      	cmp	r3, r2
 800dd94:	f805 8c01 	strb.w	r8, [r5, #-1]
 800dd98:	d021      	beq.n	800ddde <_dtoa_r+0xabe>
 800dd9a:	4659      	mov	r1, fp
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	220a      	movs	r2, #10
 800dda0:	4620      	mov	r0, r4
 800dda2:	f000 fabe 	bl	800e322 <__multadd>
 800dda6:	45b9      	cmp	r9, r7
 800dda8:	4683      	mov	fp, r0
 800ddaa:	f04f 0300 	mov.w	r3, #0
 800ddae:	f04f 020a 	mov.w	r2, #10
 800ddb2:	4649      	mov	r1, r9
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	d105      	bne.n	800ddc4 <_dtoa_r+0xaa4>
 800ddb8:	f000 fab3 	bl	800e322 <__multadd>
 800ddbc:	4681      	mov	r9, r0
 800ddbe:	4607      	mov	r7, r0
 800ddc0:	9507      	str	r5, [sp, #28]
 800ddc2:	e778      	b.n	800dcb6 <_dtoa_r+0x996>
 800ddc4:	f000 faad 	bl	800e322 <__multadd>
 800ddc8:	4639      	mov	r1, r7
 800ddca:	4681      	mov	r9, r0
 800ddcc:	2300      	movs	r3, #0
 800ddce:	220a      	movs	r2, #10
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	f000 faa6 	bl	800e322 <__multadd>
 800ddd6:	4607      	mov	r7, r0
 800ddd8:	e7f2      	b.n	800ddc0 <_dtoa_r+0xaa0>
 800ddda:	f04f 0900 	mov.w	r9, #0
 800ddde:	4659      	mov	r1, fp
 800dde0:	2201      	movs	r2, #1
 800dde2:	4620      	mov	r0, r4
 800dde4:	f000 fc12 	bl	800e60c <__lshift>
 800dde8:	4631      	mov	r1, r6
 800ddea:	4683      	mov	fp, r0
 800ddec:	f000 fc62 	bl	800e6b4 <__mcmp>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	dcb8      	bgt.n	800dd66 <_dtoa_r+0xa46>
 800ddf4:	d102      	bne.n	800ddfc <_dtoa_r+0xadc>
 800ddf6:	f018 0f01 	tst.w	r8, #1
 800ddfa:	d1b4      	bne.n	800dd66 <_dtoa_r+0xa46>
 800ddfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800de00:	1e6a      	subs	r2, r5, #1
 800de02:	2b30      	cmp	r3, #48	; 0x30
 800de04:	f47f af0f 	bne.w	800dc26 <_dtoa_r+0x906>
 800de08:	4615      	mov	r5, r2
 800de0a:	e7f7      	b.n	800ddfc <_dtoa_r+0xadc>
 800de0c:	9b06      	ldr	r3, [sp, #24]
 800de0e:	4293      	cmp	r3, r2
 800de10:	d105      	bne.n	800de1e <_dtoa_r+0xafe>
 800de12:	2331      	movs	r3, #49	; 0x31
 800de14:	9a06      	ldr	r2, [sp, #24]
 800de16:	f10a 0a01 	add.w	sl, sl, #1
 800de1a:	7013      	strb	r3, [r2, #0]
 800de1c:	e703      	b.n	800dc26 <_dtoa_r+0x906>
 800de1e:	4615      	mov	r5, r2
 800de20:	e7a1      	b.n	800dd66 <_dtoa_r+0xa46>
 800de22:	4b17      	ldr	r3, [pc, #92]	; (800de80 <_dtoa_r+0xb60>)
 800de24:	f7ff bae1 	b.w	800d3ea <_dtoa_r+0xca>
 800de28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f47f aabb 	bne.w	800d3a6 <_dtoa_r+0x86>
 800de30:	4b14      	ldr	r3, [pc, #80]	; (800de84 <_dtoa_r+0xb64>)
 800de32:	f7ff bada 	b.w	800d3ea <_dtoa_r+0xca>
 800de36:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800de38:	2b01      	cmp	r3, #1
 800de3a:	f77f ae3f 	ble.w	800dabc <_dtoa_r+0x79c>
 800de3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de40:	9308      	str	r3, [sp, #32]
 800de42:	e653      	b.n	800daec <_dtoa_r+0x7cc>
 800de44:	9b04      	ldr	r3, [sp, #16]
 800de46:	2b00      	cmp	r3, #0
 800de48:	dc03      	bgt.n	800de52 <_dtoa_r+0xb32>
 800de4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800de4c:	2b02      	cmp	r3, #2
 800de4e:	f73f aed5 	bgt.w	800dbfc <_dtoa_r+0x8dc>
 800de52:	9d06      	ldr	r5, [sp, #24]
 800de54:	4631      	mov	r1, r6
 800de56:	4658      	mov	r0, fp
 800de58:	f7ff f9d2 	bl	800d200 <quorem>
 800de5c:	9b06      	ldr	r3, [sp, #24]
 800de5e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800de62:	f805 8b01 	strb.w	r8, [r5], #1
 800de66:	9a04      	ldr	r2, [sp, #16]
 800de68:	1aeb      	subs	r3, r5, r3
 800de6a:	429a      	cmp	r2, r3
 800de6c:	ddb5      	ble.n	800ddda <_dtoa_r+0xaba>
 800de6e:	4659      	mov	r1, fp
 800de70:	2300      	movs	r3, #0
 800de72:	220a      	movs	r2, #10
 800de74:	4620      	mov	r0, r4
 800de76:	f000 fa54 	bl	800e322 <__multadd>
 800de7a:	4683      	mov	fp, r0
 800de7c:	e7ea      	b.n	800de54 <_dtoa_r+0xb34>
 800de7e:	bf00      	nop
 800de80:	0800f840 	.word	0x0800f840
 800de84:	0800f864 	.word	0x0800f864

0800de88 <__sflush_r>:
 800de88:	898a      	ldrh	r2, [r1, #12]
 800de8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de8e:	4605      	mov	r5, r0
 800de90:	0710      	lsls	r0, r2, #28
 800de92:	460c      	mov	r4, r1
 800de94:	d458      	bmi.n	800df48 <__sflush_r+0xc0>
 800de96:	684b      	ldr	r3, [r1, #4]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	dc05      	bgt.n	800dea8 <__sflush_r+0x20>
 800de9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	dc02      	bgt.n	800dea8 <__sflush_r+0x20>
 800dea2:	2000      	movs	r0, #0
 800dea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dea8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800deaa:	2e00      	cmp	r6, #0
 800deac:	d0f9      	beq.n	800dea2 <__sflush_r+0x1a>
 800deae:	2300      	movs	r3, #0
 800deb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800deb4:	682f      	ldr	r7, [r5, #0]
 800deb6:	6a21      	ldr	r1, [r4, #32]
 800deb8:	602b      	str	r3, [r5, #0]
 800deba:	d032      	beq.n	800df22 <__sflush_r+0x9a>
 800debc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800debe:	89a3      	ldrh	r3, [r4, #12]
 800dec0:	075a      	lsls	r2, r3, #29
 800dec2:	d505      	bpl.n	800ded0 <__sflush_r+0x48>
 800dec4:	6863      	ldr	r3, [r4, #4]
 800dec6:	1ac0      	subs	r0, r0, r3
 800dec8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800deca:	b10b      	cbz	r3, 800ded0 <__sflush_r+0x48>
 800decc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dece:	1ac0      	subs	r0, r0, r3
 800ded0:	2300      	movs	r3, #0
 800ded2:	4602      	mov	r2, r0
 800ded4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ded6:	6a21      	ldr	r1, [r4, #32]
 800ded8:	4628      	mov	r0, r5
 800deda:	47b0      	blx	r6
 800dedc:	1c43      	adds	r3, r0, #1
 800dede:	89a3      	ldrh	r3, [r4, #12]
 800dee0:	d106      	bne.n	800def0 <__sflush_r+0x68>
 800dee2:	6829      	ldr	r1, [r5, #0]
 800dee4:	291d      	cmp	r1, #29
 800dee6:	d848      	bhi.n	800df7a <__sflush_r+0xf2>
 800dee8:	4a29      	ldr	r2, [pc, #164]	; (800df90 <__sflush_r+0x108>)
 800deea:	40ca      	lsrs	r2, r1
 800deec:	07d6      	lsls	r6, r2, #31
 800deee:	d544      	bpl.n	800df7a <__sflush_r+0xf2>
 800def0:	2200      	movs	r2, #0
 800def2:	6062      	str	r2, [r4, #4]
 800def4:	6922      	ldr	r2, [r4, #16]
 800def6:	04d9      	lsls	r1, r3, #19
 800def8:	6022      	str	r2, [r4, #0]
 800defa:	d504      	bpl.n	800df06 <__sflush_r+0x7e>
 800defc:	1c42      	adds	r2, r0, #1
 800defe:	d101      	bne.n	800df04 <__sflush_r+0x7c>
 800df00:	682b      	ldr	r3, [r5, #0]
 800df02:	b903      	cbnz	r3, 800df06 <__sflush_r+0x7e>
 800df04:	6560      	str	r0, [r4, #84]	; 0x54
 800df06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df08:	602f      	str	r7, [r5, #0]
 800df0a:	2900      	cmp	r1, #0
 800df0c:	d0c9      	beq.n	800dea2 <__sflush_r+0x1a>
 800df0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df12:	4299      	cmp	r1, r3
 800df14:	d002      	beq.n	800df1c <__sflush_r+0x94>
 800df16:	4628      	mov	r0, r5
 800df18:	f000 fca2 	bl	800e860 <_free_r>
 800df1c:	2000      	movs	r0, #0
 800df1e:	6360      	str	r0, [r4, #52]	; 0x34
 800df20:	e7c0      	b.n	800dea4 <__sflush_r+0x1c>
 800df22:	2301      	movs	r3, #1
 800df24:	4628      	mov	r0, r5
 800df26:	47b0      	blx	r6
 800df28:	1c41      	adds	r1, r0, #1
 800df2a:	d1c8      	bne.n	800debe <__sflush_r+0x36>
 800df2c:	682b      	ldr	r3, [r5, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d0c5      	beq.n	800debe <__sflush_r+0x36>
 800df32:	2b1d      	cmp	r3, #29
 800df34:	d001      	beq.n	800df3a <__sflush_r+0xb2>
 800df36:	2b16      	cmp	r3, #22
 800df38:	d101      	bne.n	800df3e <__sflush_r+0xb6>
 800df3a:	602f      	str	r7, [r5, #0]
 800df3c:	e7b1      	b.n	800dea2 <__sflush_r+0x1a>
 800df3e:	89a3      	ldrh	r3, [r4, #12]
 800df40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df44:	81a3      	strh	r3, [r4, #12]
 800df46:	e7ad      	b.n	800dea4 <__sflush_r+0x1c>
 800df48:	690f      	ldr	r7, [r1, #16]
 800df4a:	2f00      	cmp	r7, #0
 800df4c:	d0a9      	beq.n	800dea2 <__sflush_r+0x1a>
 800df4e:	0793      	lsls	r3, r2, #30
 800df50:	bf18      	it	ne
 800df52:	2300      	movne	r3, #0
 800df54:	680e      	ldr	r6, [r1, #0]
 800df56:	bf08      	it	eq
 800df58:	694b      	ldreq	r3, [r1, #20]
 800df5a:	eba6 0807 	sub.w	r8, r6, r7
 800df5e:	600f      	str	r7, [r1, #0]
 800df60:	608b      	str	r3, [r1, #8]
 800df62:	f1b8 0f00 	cmp.w	r8, #0
 800df66:	dd9c      	ble.n	800dea2 <__sflush_r+0x1a>
 800df68:	4643      	mov	r3, r8
 800df6a:	463a      	mov	r2, r7
 800df6c:	6a21      	ldr	r1, [r4, #32]
 800df6e:	4628      	mov	r0, r5
 800df70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800df72:	47b0      	blx	r6
 800df74:	2800      	cmp	r0, #0
 800df76:	dc06      	bgt.n	800df86 <__sflush_r+0xfe>
 800df78:	89a3      	ldrh	r3, [r4, #12]
 800df7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df7e:	81a3      	strh	r3, [r4, #12]
 800df80:	f04f 30ff 	mov.w	r0, #4294967295
 800df84:	e78e      	b.n	800dea4 <__sflush_r+0x1c>
 800df86:	4407      	add	r7, r0
 800df88:	eba8 0800 	sub.w	r8, r8, r0
 800df8c:	e7e9      	b.n	800df62 <__sflush_r+0xda>
 800df8e:	bf00      	nop
 800df90:	20400001 	.word	0x20400001

0800df94 <_fflush_r>:
 800df94:	b538      	push	{r3, r4, r5, lr}
 800df96:	690b      	ldr	r3, [r1, #16]
 800df98:	4605      	mov	r5, r0
 800df9a:	460c      	mov	r4, r1
 800df9c:	b1db      	cbz	r3, 800dfd6 <_fflush_r+0x42>
 800df9e:	b118      	cbz	r0, 800dfa8 <_fflush_r+0x14>
 800dfa0:	6983      	ldr	r3, [r0, #24]
 800dfa2:	b90b      	cbnz	r3, 800dfa8 <_fflush_r+0x14>
 800dfa4:	f000 f860 	bl	800e068 <__sinit>
 800dfa8:	4b0c      	ldr	r3, [pc, #48]	; (800dfdc <_fflush_r+0x48>)
 800dfaa:	429c      	cmp	r4, r3
 800dfac:	d109      	bne.n	800dfc2 <_fflush_r+0x2e>
 800dfae:	686c      	ldr	r4, [r5, #4]
 800dfb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfb4:	b17b      	cbz	r3, 800dfd6 <_fflush_r+0x42>
 800dfb6:	4621      	mov	r1, r4
 800dfb8:	4628      	mov	r0, r5
 800dfba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfbe:	f7ff bf63 	b.w	800de88 <__sflush_r>
 800dfc2:	4b07      	ldr	r3, [pc, #28]	; (800dfe0 <_fflush_r+0x4c>)
 800dfc4:	429c      	cmp	r4, r3
 800dfc6:	d101      	bne.n	800dfcc <_fflush_r+0x38>
 800dfc8:	68ac      	ldr	r4, [r5, #8]
 800dfca:	e7f1      	b.n	800dfb0 <_fflush_r+0x1c>
 800dfcc:	4b05      	ldr	r3, [pc, #20]	; (800dfe4 <_fflush_r+0x50>)
 800dfce:	429c      	cmp	r4, r3
 800dfd0:	bf08      	it	eq
 800dfd2:	68ec      	ldreq	r4, [r5, #12]
 800dfd4:	e7ec      	b.n	800dfb0 <_fflush_r+0x1c>
 800dfd6:	2000      	movs	r0, #0
 800dfd8:	bd38      	pop	{r3, r4, r5, pc}
 800dfda:	bf00      	nop
 800dfdc:	0800f894 	.word	0x0800f894
 800dfe0:	0800f8b4 	.word	0x0800f8b4
 800dfe4:	0800f874 	.word	0x0800f874

0800dfe8 <std>:
 800dfe8:	2300      	movs	r3, #0
 800dfea:	b510      	push	{r4, lr}
 800dfec:	4604      	mov	r4, r0
 800dfee:	e9c0 3300 	strd	r3, r3, [r0]
 800dff2:	6083      	str	r3, [r0, #8]
 800dff4:	8181      	strh	r1, [r0, #12]
 800dff6:	6643      	str	r3, [r0, #100]	; 0x64
 800dff8:	81c2      	strh	r2, [r0, #14]
 800dffa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dffe:	6183      	str	r3, [r0, #24]
 800e000:	4619      	mov	r1, r3
 800e002:	2208      	movs	r2, #8
 800e004:	305c      	adds	r0, #92	; 0x5c
 800e006:	f7fe fb68 	bl	800c6da <memset>
 800e00a:	4b05      	ldr	r3, [pc, #20]	; (800e020 <std+0x38>)
 800e00c:	6224      	str	r4, [r4, #32]
 800e00e:	6263      	str	r3, [r4, #36]	; 0x24
 800e010:	4b04      	ldr	r3, [pc, #16]	; (800e024 <std+0x3c>)
 800e012:	62a3      	str	r3, [r4, #40]	; 0x28
 800e014:	4b04      	ldr	r3, [pc, #16]	; (800e028 <std+0x40>)
 800e016:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e018:	4b04      	ldr	r3, [pc, #16]	; (800e02c <std+0x44>)
 800e01a:	6323      	str	r3, [r4, #48]	; 0x30
 800e01c:	bd10      	pop	{r4, pc}
 800e01e:	bf00      	nop
 800e020:	0800ec49 	.word	0x0800ec49
 800e024:	0800ec6b 	.word	0x0800ec6b
 800e028:	0800eca3 	.word	0x0800eca3
 800e02c:	0800ecc7 	.word	0x0800ecc7

0800e030 <_cleanup_r>:
 800e030:	4901      	ldr	r1, [pc, #4]	; (800e038 <_cleanup_r+0x8>)
 800e032:	f000 b885 	b.w	800e140 <_fwalk_reent>
 800e036:	bf00      	nop
 800e038:	0800df95 	.word	0x0800df95

0800e03c <__sfmoreglue>:
 800e03c:	b570      	push	{r4, r5, r6, lr}
 800e03e:	2568      	movs	r5, #104	; 0x68
 800e040:	1e4a      	subs	r2, r1, #1
 800e042:	4355      	muls	r5, r2
 800e044:	460e      	mov	r6, r1
 800e046:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e04a:	f000 fc55 	bl	800e8f8 <_malloc_r>
 800e04e:	4604      	mov	r4, r0
 800e050:	b140      	cbz	r0, 800e064 <__sfmoreglue+0x28>
 800e052:	2100      	movs	r1, #0
 800e054:	e9c0 1600 	strd	r1, r6, [r0]
 800e058:	300c      	adds	r0, #12
 800e05a:	60a0      	str	r0, [r4, #8]
 800e05c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e060:	f7fe fb3b 	bl	800c6da <memset>
 800e064:	4620      	mov	r0, r4
 800e066:	bd70      	pop	{r4, r5, r6, pc}

0800e068 <__sinit>:
 800e068:	6983      	ldr	r3, [r0, #24]
 800e06a:	b510      	push	{r4, lr}
 800e06c:	4604      	mov	r4, r0
 800e06e:	bb33      	cbnz	r3, 800e0be <__sinit+0x56>
 800e070:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800e074:	6503      	str	r3, [r0, #80]	; 0x50
 800e076:	4b12      	ldr	r3, [pc, #72]	; (800e0c0 <__sinit+0x58>)
 800e078:	4a12      	ldr	r2, [pc, #72]	; (800e0c4 <__sinit+0x5c>)
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	6282      	str	r2, [r0, #40]	; 0x28
 800e07e:	4298      	cmp	r0, r3
 800e080:	bf04      	itt	eq
 800e082:	2301      	moveq	r3, #1
 800e084:	6183      	streq	r3, [r0, #24]
 800e086:	f000 f81f 	bl	800e0c8 <__sfp>
 800e08a:	6060      	str	r0, [r4, #4]
 800e08c:	4620      	mov	r0, r4
 800e08e:	f000 f81b 	bl	800e0c8 <__sfp>
 800e092:	60a0      	str	r0, [r4, #8]
 800e094:	4620      	mov	r0, r4
 800e096:	f000 f817 	bl	800e0c8 <__sfp>
 800e09a:	2200      	movs	r2, #0
 800e09c:	60e0      	str	r0, [r4, #12]
 800e09e:	2104      	movs	r1, #4
 800e0a0:	6860      	ldr	r0, [r4, #4]
 800e0a2:	f7ff ffa1 	bl	800dfe8 <std>
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	2109      	movs	r1, #9
 800e0aa:	68a0      	ldr	r0, [r4, #8]
 800e0ac:	f7ff ff9c 	bl	800dfe8 <std>
 800e0b0:	2202      	movs	r2, #2
 800e0b2:	2112      	movs	r1, #18
 800e0b4:	68e0      	ldr	r0, [r4, #12]
 800e0b6:	f7ff ff97 	bl	800dfe8 <std>
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	61a3      	str	r3, [r4, #24]
 800e0be:	bd10      	pop	{r4, pc}
 800e0c0:	0800f82c 	.word	0x0800f82c
 800e0c4:	0800e031 	.word	0x0800e031

0800e0c8 <__sfp>:
 800e0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ca:	4b1b      	ldr	r3, [pc, #108]	; (800e138 <__sfp+0x70>)
 800e0cc:	4607      	mov	r7, r0
 800e0ce:	681e      	ldr	r6, [r3, #0]
 800e0d0:	69b3      	ldr	r3, [r6, #24]
 800e0d2:	b913      	cbnz	r3, 800e0da <__sfp+0x12>
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	f7ff ffc7 	bl	800e068 <__sinit>
 800e0da:	3648      	adds	r6, #72	; 0x48
 800e0dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e0e0:	3b01      	subs	r3, #1
 800e0e2:	d503      	bpl.n	800e0ec <__sfp+0x24>
 800e0e4:	6833      	ldr	r3, [r6, #0]
 800e0e6:	b133      	cbz	r3, 800e0f6 <__sfp+0x2e>
 800e0e8:	6836      	ldr	r6, [r6, #0]
 800e0ea:	e7f7      	b.n	800e0dc <__sfp+0x14>
 800e0ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e0f0:	b16d      	cbz	r5, 800e10e <__sfp+0x46>
 800e0f2:	3468      	adds	r4, #104	; 0x68
 800e0f4:	e7f4      	b.n	800e0e0 <__sfp+0x18>
 800e0f6:	2104      	movs	r1, #4
 800e0f8:	4638      	mov	r0, r7
 800e0fa:	f7ff ff9f 	bl	800e03c <__sfmoreglue>
 800e0fe:	6030      	str	r0, [r6, #0]
 800e100:	2800      	cmp	r0, #0
 800e102:	d1f1      	bne.n	800e0e8 <__sfp+0x20>
 800e104:	230c      	movs	r3, #12
 800e106:	4604      	mov	r4, r0
 800e108:	603b      	str	r3, [r7, #0]
 800e10a:	4620      	mov	r0, r4
 800e10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e10e:	4b0b      	ldr	r3, [pc, #44]	; (800e13c <__sfp+0x74>)
 800e110:	6665      	str	r5, [r4, #100]	; 0x64
 800e112:	e9c4 5500 	strd	r5, r5, [r4]
 800e116:	60a5      	str	r5, [r4, #8]
 800e118:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e11c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800e120:	2208      	movs	r2, #8
 800e122:	4629      	mov	r1, r5
 800e124:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e128:	f7fe fad7 	bl	800c6da <memset>
 800e12c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e130:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e134:	e7e9      	b.n	800e10a <__sfp+0x42>
 800e136:	bf00      	nop
 800e138:	0800f82c 	.word	0x0800f82c
 800e13c:	ffff0001 	.word	0xffff0001

0800e140 <_fwalk_reent>:
 800e140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e144:	4680      	mov	r8, r0
 800e146:	4689      	mov	r9, r1
 800e148:	2600      	movs	r6, #0
 800e14a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e14e:	b914      	cbnz	r4, 800e156 <_fwalk_reent+0x16>
 800e150:	4630      	mov	r0, r6
 800e152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e156:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800e15a:	3f01      	subs	r7, #1
 800e15c:	d501      	bpl.n	800e162 <_fwalk_reent+0x22>
 800e15e:	6824      	ldr	r4, [r4, #0]
 800e160:	e7f5      	b.n	800e14e <_fwalk_reent+0xe>
 800e162:	89ab      	ldrh	r3, [r5, #12]
 800e164:	2b01      	cmp	r3, #1
 800e166:	d907      	bls.n	800e178 <_fwalk_reent+0x38>
 800e168:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e16c:	3301      	adds	r3, #1
 800e16e:	d003      	beq.n	800e178 <_fwalk_reent+0x38>
 800e170:	4629      	mov	r1, r5
 800e172:	4640      	mov	r0, r8
 800e174:	47c8      	blx	r9
 800e176:	4306      	orrs	r6, r0
 800e178:	3568      	adds	r5, #104	; 0x68
 800e17a:	e7ee      	b.n	800e15a <_fwalk_reent+0x1a>

0800e17c <_localeconv_r>:
 800e17c:	4b04      	ldr	r3, [pc, #16]	; (800e190 <_localeconv_r+0x14>)
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	6a18      	ldr	r0, [r3, #32]
 800e182:	4b04      	ldr	r3, [pc, #16]	; (800e194 <_localeconv_r+0x18>)
 800e184:	2800      	cmp	r0, #0
 800e186:	bf08      	it	eq
 800e188:	4618      	moveq	r0, r3
 800e18a:	30f0      	adds	r0, #240	; 0xf0
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	20000030 	.word	0x20000030
 800e194:	20000094 	.word	0x20000094

0800e198 <__swhatbuf_r>:
 800e198:	b570      	push	{r4, r5, r6, lr}
 800e19a:	460e      	mov	r6, r1
 800e19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1a0:	b096      	sub	sp, #88	; 0x58
 800e1a2:	2900      	cmp	r1, #0
 800e1a4:	4614      	mov	r4, r2
 800e1a6:	461d      	mov	r5, r3
 800e1a8:	da07      	bge.n	800e1ba <__swhatbuf_r+0x22>
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	602b      	str	r3, [r5, #0]
 800e1ae:	89b3      	ldrh	r3, [r6, #12]
 800e1b0:	061a      	lsls	r2, r3, #24
 800e1b2:	d410      	bmi.n	800e1d6 <__swhatbuf_r+0x3e>
 800e1b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e1b8:	e00e      	b.n	800e1d8 <__swhatbuf_r+0x40>
 800e1ba:	466a      	mov	r2, sp
 800e1bc:	f000 fdaa 	bl	800ed14 <_fstat_r>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	dbf2      	blt.n	800e1aa <__swhatbuf_r+0x12>
 800e1c4:	9a01      	ldr	r2, [sp, #4]
 800e1c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e1ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e1ce:	425a      	negs	r2, r3
 800e1d0:	415a      	adcs	r2, r3
 800e1d2:	602a      	str	r2, [r5, #0]
 800e1d4:	e7ee      	b.n	800e1b4 <__swhatbuf_r+0x1c>
 800e1d6:	2340      	movs	r3, #64	; 0x40
 800e1d8:	2000      	movs	r0, #0
 800e1da:	6023      	str	r3, [r4, #0]
 800e1dc:	b016      	add	sp, #88	; 0x58
 800e1de:	bd70      	pop	{r4, r5, r6, pc}

0800e1e0 <__smakebuf_r>:
 800e1e0:	898b      	ldrh	r3, [r1, #12]
 800e1e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e1e4:	079d      	lsls	r5, r3, #30
 800e1e6:	4606      	mov	r6, r0
 800e1e8:	460c      	mov	r4, r1
 800e1ea:	d507      	bpl.n	800e1fc <__smakebuf_r+0x1c>
 800e1ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e1f0:	6023      	str	r3, [r4, #0]
 800e1f2:	6123      	str	r3, [r4, #16]
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	6163      	str	r3, [r4, #20]
 800e1f8:	b002      	add	sp, #8
 800e1fa:	bd70      	pop	{r4, r5, r6, pc}
 800e1fc:	ab01      	add	r3, sp, #4
 800e1fe:	466a      	mov	r2, sp
 800e200:	f7ff ffca 	bl	800e198 <__swhatbuf_r>
 800e204:	9900      	ldr	r1, [sp, #0]
 800e206:	4605      	mov	r5, r0
 800e208:	4630      	mov	r0, r6
 800e20a:	f000 fb75 	bl	800e8f8 <_malloc_r>
 800e20e:	b948      	cbnz	r0, 800e224 <__smakebuf_r+0x44>
 800e210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e214:	059a      	lsls	r2, r3, #22
 800e216:	d4ef      	bmi.n	800e1f8 <__smakebuf_r+0x18>
 800e218:	f023 0303 	bic.w	r3, r3, #3
 800e21c:	f043 0302 	orr.w	r3, r3, #2
 800e220:	81a3      	strh	r3, [r4, #12]
 800e222:	e7e3      	b.n	800e1ec <__smakebuf_r+0xc>
 800e224:	4b0d      	ldr	r3, [pc, #52]	; (800e25c <__smakebuf_r+0x7c>)
 800e226:	62b3      	str	r3, [r6, #40]	; 0x28
 800e228:	89a3      	ldrh	r3, [r4, #12]
 800e22a:	6020      	str	r0, [r4, #0]
 800e22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e230:	81a3      	strh	r3, [r4, #12]
 800e232:	9b00      	ldr	r3, [sp, #0]
 800e234:	6120      	str	r0, [r4, #16]
 800e236:	6163      	str	r3, [r4, #20]
 800e238:	9b01      	ldr	r3, [sp, #4]
 800e23a:	b15b      	cbz	r3, 800e254 <__smakebuf_r+0x74>
 800e23c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e240:	4630      	mov	r0, r6
 800e242:	f000 fd79 	bl	800ed38 <_isatty_r>
 800e246:	b128      	cbz	r0, 800e254 <__smakebuf_r+0x74>
 800e248:	89a3      	ldrh	r3, [r4, #12]
 800e24a:	f023 0303 	bic.w	r3, r3, #3
 800e24e:	f043 0301 	orr.w	r3, r3, #1
 800e252:	81a3      	strh	r3, [r4, #12]
 800e254:	89a3      	ldrh	r3, [r4, #12]
 800e256:	431d      	orrs	r5, r3
 800e258:	81a5      	strh	r5, [r4, #12]
 800e25a:	e7cd      	b.n	800e1f8 <__smakebuf_r+0x18>
 800e25c:	0800e031 	.word	0x0800e031

0800e260 <malloc>:
 800e260:	4b02      	ldr	r3, [pc, #8]	; (800e26c <malloc+0xc>)
 800e262:	4601      	mov	r1, r0
 800e264:	6818      	ldr	r0, [r3, #0]
 800e266:	f000 bb47 	b.w	800e8f8 <_malloc_r>
 800e26a:	bf00      	nop
 800e26c:	20000030 	.word	0x20000030

0800e270 <memchr>:
 800e270:	b510      	push	{r4, lr}
 800e272:	b2c9      	uxtb	r1, r1
 800e274:	4402      	add	r2, r0
 800e276:	4290      	cmp	r0, r2
 800e278:	4603      	mov	r3, r0
 800e27a:	d101      	bne.n	800e280 <memchr+0x10>
 800e27c:	2300      	movs	r3, #0
 800e27e:	e003      	b.n	800e288 <memchr+0x18>
 800e280:	781c      	ldrb	r4, [r3, #0]
 800e282:	3001      	adds	r0, #1
 800e284:	428c      	cmp	r4, r1
 800e286:	d1f6      	bne.n	800e276 <memchr+0x6>
 800e288:	4618      	mov	r0, r3
 800e28a:	bd10      	pop	{r4, pc}

0800e28c <_Balloc>:
 800e28c:	b570      	push	{r4, r5, r6, lr}
 800e28e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e290:	4604      	mov	r4, r0
 800e292:	460e      	mov	r6, r1
 800e294:	b93d      	cbnz	r5, 800e2a6 <_Balloc+0x1a>
 800e296:	2010      	movs	r0, #16
 800e298:	f7ff ffe2 	bl	800e260 <malloc>
 800e29c:	6260      	str	r0, [r4, #36]	; 0x24
 800e29e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e2a2:	6005      	str	r5, [r0, #0]
 800e2a4:	60c5      	str	r5, [r0, #12]
 800e2a6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e2a8:	68eb      	ldr	r3, [r5, #12]
 800e2aa:	b183      	cbz	r3, 800e2ce <_Balloc+0x42>
 800e2ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2ae:	68db      	ldr	r3, [r3, #12]
 800e2b0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e2b4:	b9b8      	cbnz	r0, 800e2e6 <_Balloc+0x5a>
 800e2b6:	2101      	movs	r1, #1
 800e2b8:	fa01 f506 	lsl.w	r5, r1, r6
 800e2bc:	1d6a      	adds	r2, r5, #5
 800e2be:	0092      	lsls	r2, r2, #2
 800e2c0:	4620      	mov	r0, r4
 800e2c2:	f000 fabe 	bl	800e842 <_calloc_r>
 800e2c6:	b160      	cbz	r0, 800e2e2 <_Balloc+0x56>
 800e2c8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e2cc:	e00e      	b.n	800e2ec <_Balloc+0x60>
 800e2ce:	2221      	movs	r2, #33	; 0x21
 800e2d0:	2104      	movs	r1, #4
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	f000 fab5 	bl	800e842 <_calloc_r>
 800e2d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2da:	60e8      	str	r0, [r5, #12]
 800e2dc:	68db      	ldr	r3, [r3, #12]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d1e4      	bne.n	800e2ac <_Balloc+0x20>
 800e2e2:	2000      	movs	r0, #0
 800e2e4:	bd70      	pop	{r4, r5, r6, pc}
 800e2e6:	6802      	ldr	r2, [r0, #0]
 800e2e8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e2f2:	e7f7      	b.n	800e2e4 <_Balloc+0x58>

0800e2f4 <_Bfree>:
 800e2f4:	b570      	push	{r4, r5, r6, lr}
 800e2f6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e2f8:	4606      	mov	r6, r0
 800e2fa:	460d      	mov	r5, r1
 800e2fc:	b93c      	cbnz	r4, 800e30e <_Bfree+0x1a>
 800e2fe:	2010      	movs	r0, #16
 800e300:	f7ff ffae 	bl	800e260 <malloc>
 800e304:	6270      	str	r0, [r6, #36]	; 0x24
 800e306:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e30a:	6004      	str	r4, [r0, #0]
 800e30c:	60c4      	str	r4, [r0, #12]
 800e30e:	b13d      	cbz	r5, 800e320 <_Bfree+0x2c>
 800e310:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e312:	686a      	ldr	r2, [r5, #4]
 800e314:	68db      	ldr	r3, [r3, #12]
 800e316:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e31a:	6029      	str	r1, [r5, #0]
 800e31c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e320:	bd70      	pop	{r4, r5, r6, pc}

0800e322 <__multadd>:
 800e322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e326:	461f      	mov	r7, r3
 800e328:	4606      	mov	r6, r0
 800e32a:	460c      	mov	r4, r1
 800e32c:	2300      	movs	r3, #0
 800e32e:	690d      	ldr	r5, [r1, #16]
 800e330:	f101 0c14 	add.w	ip, r1, #20
 800e334:	f8dc 0000 	ldr.w	r0, [ip]
 800e338:	3301      	adds	r3, #1
 800e33a:	b281      	uxth	r1, r0
 800e33c:	fb02 7101 	mla	r1, r2, r1, r7
 800e340:	0c00      	lsrs	r0, r0, #16
 800e342:	0c0f      	lsrs	r7, r1, #16
 800e344:	fb02 7000 	mla	r0, r2, r0, r7
 800e348:	b289      	uxth	r1, r1
 800e34a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e34e:	429d      	cmp	r5, r3
 800e350:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e354:	f84c 1b04 	str.w	r1, [ip], #4
 800e358:	dcec      	bgt.n	800e334 <__multadd+0x12>
 800e35a:	b1d7      	cbz	r7, 800e392 <__multadd+0x70>
 800e35c:	68a3      	ldr	r3, [r4, #8]
 800e35e:	42ab      	cmp	r3, r5
 800e360:	dc12      	bgt.n	800e388 <__multadd+0x66>
 800e362:	6861      	ldr	r1, [r4, #4]
 800e364:	4630      	mov	r0, r6
 800e366:	3101      	adds	r1, #1
 800e368:	f7ff ff90 	bl	800e28c <_Balloc>
 800e36c:	4680      	mov	r8, r0
 800e36e:	6922      	ldr	r2, [r4, #16]
 800e370:	f104 010c 	add.w	r1, r4, #12
 800e374:	3202      	adds	r2, #2
 800e376:	0092      	lsls	r2, r2, #2
 800e378:	300c      	adds	r0, #12
 800e37a:	f7fe f9a3 	bl	800c6c4 <memcpy>
 800e37e:	4621      	mov	r1, r4
 800e380:	4630      	mov	r0, r6
 800e382:	f7ff ffb7 	bl	800e2f4 <_Bfree>
 800e386:	4644      	mov	r4, r8
 800e388:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e38c:	3501      	adds	r5, #1
 800e38e:	615f      	str	r7, [r3, #20]
 800e390:	6125      	str	r5, [r4, #16]
 800e392:	4620      	mov	r0, r4
 800e394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e398 <__hi0bits>:
 800e398:	0c02      	lsrs	r2, r0, #16
 800e39a:	0412      	lsls	r2, r2, #16
 800e39c:	4603      	mov	r3, r0
 800e39e:	b9b2      	cbnz	r2, 800e3ce <__hi0bits+0x36>
 800e3a0:	0403      	lsls	r3, r0, #16
 800e3a2:	2010      	movs	r0, #16
 800e3a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e3a8:	bf04      	itt	eq
 800e3aa:	021b      	lsleq	r3, r3, #8
 800e3ac:	3008      	addeq	r0, #8
 800e3ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e3b2:	bf04      	itt	eq
 800e3b4:	011b      	lsleq	r3, r3, #4
 800e3b6:	3004      	addeq	r0, #4
 800e3b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e3bc:	bf04      	itt	eq
 800e3be:	009b      	lsleq	r3, r3, #2
 800e3c0:	3002      	addeq	r0, #2
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	db06      	blt.n	800e3d4 <__hi0bits+0x3c>
 800e3c6:	005b      	lsls	r3, r3, #1
 800e3c8:	d503      	bpl.n	800e3d2 <__hi0bits+0x3a>
 800e3ca:	3001      	adds	r0, #1
 800e3cc:	4770      	bx	lr
 800e3ce:	2000      	movs	r0, #0
 800e3d0:	e7e8      	b.n	800e3a4 <__hi0bits+0xc>
 800e3d2:	2020      	movs	r0, #32
 800e3d4:	4770      	bx	lr

0800e3d6 <__lo0bits>:
 800e3d6:	6803      	ldr	r3, [r0, #0]
 800e3d8:	4601      	mov	r1, r0
 800e3da:	f013 0207 	ands.w	r2, r3, #7
 800e3de:	d00b      	beq.n	800e3f8 <__lo0bits+0x22>
 800e3e0:	07da      	lsls	r2, r3, #31
 800e3e2:	d423      	bmi.n	800e42c <__lo0bits+0x56>
 800e3e4:	0798      	lsls	r0, r3, #30
 800e3e6:	bf49      	itett	mi
 800e3e8:	085b      	lsrmi	r3, r3, #1
 800e3ea:	089b      	lsrpl	r3, r3, #2
 800e3ec:	2001      	movmi	r0, #1
 800e3ee:	600b      	strmi	r3, [r1, #0]
 800e3f0:	bf5c      	itt	pl
 800e3f2:	600b      	strpl	r3, [r1, #0]
 800e3f4:	2002      	movpl	r0, #2
 800e3f6:	4770      	bx	lr
 800e3f8:	b298      	uxth	r0, r3
 800e3fa:	b9a8      	cbnz	r0, 800e428 <__lo0bits+0x52>
 800e3fc:	2010      	movs	r0, #16
 800e3fe:	0c1b      	lsrs	r3, r3, #16
 800e400:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e404:	bf04      	itt	eq
 800e406:	0a1b      	lsreq	r3, r3, #8
 800e408:	3008      	addeq	r0, #8
 800e40a:	071a      	lsls	r2, r3, #28
 800e40c:	bf04      	itt	eq
 800e40e:	091b      	lsreq	r3, r3, #4
 800e410:	3004      	addeq	r0, #4
 800e412:	079a      	lsls	r2, r3, #30
 800e414:	bf04      	itt	eq
 800e416:	089b      	lsreq	r3, r3, #2
 800e418:	3002      	addeq	r0, #2
 800e41a:	07da      	lsls	r2, r3, #31
 800e41c:	d402      	bmi.n	800e424 <__lo0bits+0x4e>
 800e41e:	085b      	lsrs	r3, r3, #1
 800e420:	d006      	beq.n	800e430 <__lo0bits+0x5a>
 800e422:	3001      	adds	r0, #1
 800e424:	600b      	str	r3, [r1, #0]
 800e426:	4770      	bx	lr
 800e428:	4610      	mov	r0, r2
 800e42a:	e7e9      	b.n	800e400 <__lo0bits+0x2a>
 800e42c:	2000      	movs	r0, #0
 800e42e:	4770      	bx	lr
 800e430:	2020      	movs	r0, #32
 800e432:	4770      	bx	lr

0800e434 <__i2b>:
 800e434:	b510      	push	{r4, lr}
 800e436:	460c      	mov	r4, r1
 800e438:	2101      	movs	r1, #1
 800e43a:	f7ff ff27 	bl	800e28c <_Balloc>
 800e43e:	2201      	movs	r2, #1
 800e440:	6144      	str	r4, [r0, #20]
 800e442:	6102      	str	r2, [r0, #16]
 800e444:	bd10      	pop	{r4, pc}

0800e446 <__multiply>:
 800e446:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e44a:	4614      	mov	r4, r2
 800e44c:	690a      	ldr	r2, [r1, #16]
 800e44e:	6923      	ldr	r3, [r4, #16]
 800e450:	4688      	mov	r8, r1
 800e452:	429a      	cmp	r2, r3
 800e454:	bfbe      	ittt	lt
 800e456:	460b      	movlt	r3, r1
 800e458:	46a0      	movlt	r8, r4
 800e45a:	461c      	movlt	r4, r3
 800e45c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e460:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e464:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e468:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e46c:	eb07 0609 	add.w	r6, r7, r9
 800e470:	42b3      	cmp	r3, r6
 800e472:	bfb8      	it	lt
 800e474:	3101      	addlt	r1, #1
 800e476:	f7ff ff09 	bl	800e28c <_Balloc>
 800e47a:	f100 0514 	add.w	r5, r0, #20
 800e47e:	462b      	mov	r3, r5
 800e480:	2200      	movs	r2, #0
 800e482:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e486:	4573      	cmp	r3, lr
 800e488:	d316      	bcc.n	800e4b8 <__multiply+0x72>
 800e48a:	f104 0214 	add.w	r2, r4, #20
 800e48e:	f108 0114 	add.w	r1, r8, #20
 800e492:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e496:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e49a:	9300      	str	r3, [sp, #0]
 800e49c:	9b00      	ldr	r3, [sp, #0]
 800e49e:	9201      	str	r2, [sp, #4]
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d80c      	bhi.n	800e4be <__multiply+0x78>
 800e4a4:	2e00      	cmp	r6, #0
 800e4a6:	dd03      	ble.n	800e4b0 <__multiply+0x6a>
 800e4a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d05d      	beq.n	800e56c <__multiply+0x126>
 800e4b0:	6106      	str	r6, [r0, #16]
 800e4b2:	b003      	add	sp, #12
 800e4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b8:	f843 2b04 	str.w	r2, [r3], #4
 800e4bc:	e7e3      	b.n	800e486 <__multiply+0x40>
 800e4be:	f8b2 b000 	ldrh.w	fp, [r2]
 800e4c2:	f1bb 0f00 	cmp.w	fp, #0
 800e4c6:	d023      	beq.n	800e510 <__multiply+0xca>
 800e4c8:	4689      	mov	r9, r1
 800e4ca:	46ac      	mov	ip, r5
 800e4cc:	f04f 0800 	mov.w	r8, #0
 800e4d0:	f859 4b04 	ldr.w	r4, [r9], #4
 800e4d4:	f8dc a000 	ldr.w	sl, [ip]
 800e4d8:	b2a3      	uxth	r3, r4
 800e4da:	fa1f fa8a 	uxth.w	sl, sl
 800e4de:	fb0b a303 	mla	r3, fp, r3, sl
 800e4e2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e4e6:	f8dc 4000 	ldr.w	r4, [ip]
 800e4ea:	4443      	add	r3, r8
 800e4ec:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e4f0:	fb0b 840a 	mla	r4, fp, sl, r8
 800e4f4:	46e2      	mov	sl, ip
 800e4f6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e4fa:	b29b      	uxth	r3, r3
 800e4fc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e500:	454f      	cmp	r7, r9
 800e502:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e506:	f84a 3b04 	str.w	r3, [sl], #4
 800e50a:	d82b      	bhi.n	800e564 <__multiply+0x11e>
 800e50c:	f8cc 8004 	str.w	r8, [ip, #4]
 800e510:	9b01      	ldr	r3, [sp, #4]
 800e512:	3204      	adds	r2, #4
 800e514:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e518:	f1ba 0f00 	cmp.w	sl, #0
 800e51c:	d020      	beq.n	800e560 <__multiply+0x11a>
 800e51e:	4689      	mov	r9, r1
 800e520:	46a8      	mov	r8, r5
 800e522:	f04f 0b00 	mov.w	fp, #0
 800e526:	682b      	ldr	r3, [r5, #0]
 800e528:	f8b9 c000 	ldrh.w	ip, [r9]
 800e52c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e530:	b29b      	uxth	r3, r3
 800e532:	fb0a 440c 	mla	r4, sl, ip, r4
 800e536:	46c4      	mov	ip, r8
 800e538:	445c      	add	r4, fp
 800e53a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e53e:	f84c 3b04 	str.w	r3, [ip], #4
 800e542:	f859 3b04 	ldr.w	r3, [r9], #4
 800e546:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e54a:	0c1b      	lsrs	r3, r3, #16
 800e54c:	fb0a b303 	mla	r3, sl, r3, fp
 800e550:	454f      	cmp	r7, r9
 800e552:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e556:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e55a:	d805      	bhi.n	800e568 <__multiply+0x122>
 800e55c:	f8c8 3004 	str.w	r3, [r8, #4]
 800e560:	3504      	adds	r5, #4
 800e562:	e79b      	b.n	800e49c <__multiply+0x56>
 800e564:	46d4      	mov	ip, sl
 800e566:	e7b3      	b.n	800e4d0 <__multiply+0x8a>
 800e568:	46e0      	mov	r8, ip
 800e56a:	e7dd      	b.n	800e528 <__multiply+0xe2>
 800e56c:	3e01      	subs	r6, #1
 800e56e:	e799      	b.n	800e4a4 <__multiply+0x5e>

0800e570 <__pow5mult>:
 800e570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e574:	4615      	mov	r5, r2
 800e576:	f012 0203 	ands.w	r2, r2, #3
 800e57a:	4606      	mov	r6, r0
 800e57c:	460f      	mov	r7, r1
 800e57e:	d007      	beq.n	800e590 <__pow5mult+0x20>
 800e580:	4c21      	ldr	r4, [pc, #132]	; (800e608 <__pow5mult+0x98>)
 800e582:	3a01      	subs	r2, #1
 800e584:	2300      	movs	r3, #0
 800e586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e58a:	f7ff feca 	bl	800e322 <__multadd>
 800e58e:	4607      	mov	r7, r0
 800e590:	10ad      	asrs	r5, r5, #2
 800e592:	d035      	beq.n	800e600 <__pow5mult+0x90>
 800e594:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e596:	b93c      	cbnz	r4, 800e5a8 <__pow5mult+0x38>
 800e598:	2010      	movs	r0, #16
 800e59a:	f7ff fe61 	bl	800e260 <malloc>
 800e59e:	6270      	str	r0, [r6, #36]	; 0x24
 800e5a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e5a4:	6004      	str	r4, [r0, #0]
 800e5a6:	60c4      	str	r4, [r0, #12]
 800e5a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e5ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e5b0:	b94c      	cbnz	r4, 800e5c6 <__pow5mult+0x56>
 800e5b2:	f240 2171 	movw	r1, #625	; 0x271
 800e5b6:	4630      	mov	r0, r6
 800e5b8:	f7ff ff3c 	bl	800e434 <__i2b>
 800e5bc:	2300      	movs	r3, #0
 800e5be:	4604      	mov	r4, r0
 800e5c0:	f8c8 0008 	str.w	r0, [r8, #8]
 800e5c4:	6003      	str	r3, [r0, #0]
 800e5c6:	f04f 0800 	mov.w	r8, #0
 800e5ca:	07eb      	lsls	r3, r5, #31
 800e5cc:	d50a      	bpl.n	800e5e4 <__pow5mult+0x74>
 800e5ce:	4639      	mov	r1, r7
 800e5d0:	4622      	mov	r2, r4
 800e5d2:	4630      	mov	r0, r6
 800e5d4:	f7ff ff37 	bl	800e446 <__multiply>
 800e5d8:	4681      	mov	r9, r0
 800e5da:	4639      	mov	r1, r7
 800e5dc:	4630      	mov	r0, r6
 800e5de:	f7ff fe89 	bl	800e2f4 <_Bfree>
 800e5e2:	464f      	mov	r7, r9
 800e5e4:	106d      	asrs	r5, r5, #1
 800e5e6:	d00b      	beq.n	800e600 <__pow5mult+0x90>
 800e5e8:	6820      	ldr	r0, [r4, #0]
 800e5ea:	b938      	cbnz	r0, 800e5fc <__pow5mult+0x8c>
 800e5ec:	4622      	mov	r2, r4
 800e5ee:	4621      	mov	r1, r4
 800e5f0:	4630      	mov	r0, r6
 800e5f2:	f7ff ff28 	bl	800e446 <__multiply>
 800e5f6:	6020      	str	r0, [r4, #0]
 800e5f8:	f8c0 8000 	str.w	r8, [r0]
 800e5fc:	4604      	mov	r4, r0
 800e5fe:	e7e4      	b.n	800e5ca <__pow5mult+0x5a>
 800e600:	4638      	mov	r0, r7
 800e602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e606:	bf00      	nop
 800e608:	0800f9c8 	.word	0x0800f9c8

0800e60c <__lshift>:
 800e60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e610:	460c      	mov	r4, r1
 800e612:	4607      	mov	r7, r0
 800e614:	4616      	mov	r6, r2
 800e616:	6923      	ldr	r3, [r4, #16]
 800e618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e61c:	eb0a 0903 	add.w	r9, sl, r3
 800e620:	6849      	ldr	r1, [r1, #4]
 800e622:	68a3      	ldr	r3, [r4, #8]
 800e624:	f109 0501 	add.w	r5, r9, #1
 800e628:	42ab      	cmp	r3, r5
 800e62a:	db32      	blt.n	800e692 <__lshift+0x86>
 800e62c:	4638      	mov	r0, r7
 800e62e:	f7ff fe2d 	bl	800e28c <_Balloc>
 800e632:	2300      	movs	r3, #0
 800e634:	4680      	mov	r8, r0
 800e636:	461a      	mov	r2, r3
 800e638:	f100 0114 	add.w	r1, r0, #20
 800e63c:	4553      	cmp	r3, sl
 800e63e:	db2b      	blt.n	800e698 <__lshift+0x8c>
 800e640:	6920      	ldr	r0, [r4, #16]
 800e642:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e646:	f104 0314 	add.w	r3, r4, #20
 800e64a:	f016 021f 	ands.w	r2, r6, #31
 800e64e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e652:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e656:	d025      	beq.n	800e6a4 <__lshift+0x98>
 800e658:	2000      	movs	r0, #0
 800e65a:	f1c2 0e20 	rsb	lr, r2, #32
 800e65e:	468a      	mov	sl, r1
 800e660:	681e      	ldr	r6, [r3, #0]
 800e662:	4096      	lsls	r6, r2
 800e664:	4330      	orrs	r0, r6
 800e666:	f84a 0b04 	str.w	r0, [sl], #4
 800e66a:	f853 0b04 	ldr.w	r0, [r3], #4
 800e66e:	459c      	cmp	ip, r3
 800e670:	fa20 f00e 	lsr.w	r0, r0, lr
 800e674:	d814      	bhi.n	800e6a0 <__lshift+0x94>
 800e676:	6048      	str	r0, [r1, #4]
 800e678:	b108      	cbz	r0, 800e67e <__lshift+0x72>
 800e67a:	f109 0502 	add.w	r5, r9, #2
 800e67e:	3d01      	subs	r5, #1
 800e680:	4638      	mov	r0, r7
 800e682:	f8c8 5010 	str.w	r5, [r8, #16]
 800e686:	4621      	mov	r1, r4
 800e688:	f7ff fe34 	bl	800e2f4 <_Bfree>
 800e68c:	4640      	mov	r0, r8
 800e68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e692:	3101      	adds	r1, #1
 800e694:	005b      	lsls	r3, r3, #1
 800e696:	e7c7      	b.n	800e628 <__lshift+0x1c>
 800e698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e69c:	3301      	adds	r3, #1
 800e69e:	e7cd      	b.n	800e63c <__lshift+0x30>
 800e6a0:	4651      	mov	r1, sl
 800e6a2:	e7dc      	b.n	800e65e <__lshift+0x52>
 800e6a4:	3904      	subs	r1, #4
 800e6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6aa:	459c      	cmp	ip, r3
 800e6ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800e6b0:	d8f9      	bhi.n	800e6a6 <__lshift+0x9a>
 800e6b2:	e7e4      	b.n	800e67e <__lshift+0x72>

0800e6b4 <__mcmp>:
 800e6b4:	6903      	ldr	r3, [r0, #16]
 800e6b6:	690a      	ldr	r2, [r1, #16]
 800e6b8:	b530      	push	{r4, r5, lr}
 800e6ba:	1a9b      	subs	r3, r3, r2
 800e6bc:	d10c      	bne.n	800e6d8 <__mcmp+0x24>
 800e6be:	0092      	lsls	r2, r2, #2
 800e6c0:	3014      	adds	r0, #20
 800e6c2:	3114      	adds	r1, #20
 800e6c4:	1884      	adds	r4, r0, r2
 800e6c6:	4411      	add	r1, r2
 800e6c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e6cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e6d0:	4295      	cmp	r5, r2
 800e6d2:	d003      	beq.n	800e6dc <__mcmp+0x28>
 800e6d4:	d305      	bcc.n	800e6e2 <__mcmp+0x2e>
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	4618      	mov	r0, r3
 800e6da:	bd30      	pop	{r4, r5, pc}
 800e6dc:	42a0      	cmp	r0, r4
 800e6de:	d3f3      	bcc.n	800e6c8 <__mcmp+0x14>
 800e6e0:	e7fa      	b.n	800e6d8 <__mcmp+0x24>
 800e6e2:	f04f 33ff 	mov.w	r3, #4294967295
 800e6e6:	e7f7      	b.n	800e6d8 <__mcmp+0x24>

0800e6e8 <__mdiff>:
 800e6e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6ec:	460d      	mov	r5, r1
 800e6ee:	4607      	mov	r7, r0
 800e6f0:	4611      	mov	r1, r2
 800e6f2:	4628      	mov	r0, r5
 800e6f4:	4614      	mov	r4, r2
 800e6f6:	f7ff ffdd 	bl	800e6b4 <__mcmp>
 800e6fa:	1e06      	subs	r6, r0, #0
 800e6fc:	d108      	bne.n	800e710 <__mdiff+0x28>
 800e6fe:	4631      	mov	r1, r6
 800e700:	4638      	mov	r0, r7
 800e702:	f7ff fdc3 	bl	800e28c <_Balloc>
 800e706:	2301      	movs	r3, #1
 800e708:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e70c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e710:	bfa4      	itt	ge
 800e712:	4623      	movge	r3, r4
 800e714:	462c      	movge	r4, r5
 800e716:	4638      	mov	r0, r7
 800e718:	6861      	ldr	r1, [r4, #4]
 800e71a:	bfa6      	itte	ge
 800e71c:	461d      	movge	r5, r3
 800e71e:	2600      	movge	r6, #0
 800e720:	2601      	movlt	r6, #1
 800e722:	f7ff fdb3 	bl	800e28c <_Balloc>
 800e726:	f04f 0e00 	mov.w	lr, #0
 800e72a:	60c6      	str	r6, [r0, #12]
 800e72c:	692b      	ldr	r3, [r5, #16]
 800e72e:	6926      	ldr	r6, [r4, #16]
 800e730:	f104 0214 	add.w	r2, r4, #20
 800e734:	f105 0914 	add.w	r9, r5, #20
 800e738:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e73c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e740:	f100 0114 	add.w	r1, r0, #20
 800e744:	f852 ab04 	ldr.w	sl, [r2], #4
 800e748:	f859 5b04 	ldr.w	r5, [r9], #4
 800e74c:	fa1f f38a 	uxth.w	r3, sl
 800e750:	4473      	add	r3, lr
 800e752:	b2ac      	uxth	r4, r5
 800e754:	1b1b      	subs	r3, r3, r4
 800e756:	0c2c      	lsrs	r4, r5, #16
 800e758:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800e75c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800e760:	b29b      	uxth	r3, r3
 800e762:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800e766:	45c8      	cmp	r8, r9
 800e768:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800e76c:	4694      	mov	ip, r2
 800e76e:	f841 4b04 	str.w	r4, [r1], #4
 800e772:	d8e7      	bhi.n	800e744 <__mdiff+0x5c>
 800e774:	45bc      	cmp	ip, r7
 800e776:	d304      	bcc.n	800e782 <__mdiff+0x9a>
 800e778:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800e77c:	b183      	cbz	r3, 800e7a0 <__mdiff+0xb8>
 800e77e:	6106      	str	r6, [r0, #16]
 800e780:	e7c4      	b.n	800e70c <__mdiff+0x24>
 800e782:	f85c 4b04 	ldr.w	r4, [ip], #4
 800e786:	b2a2      	uxth	r2, r4
 800e788:	4472      	add	r2, lr
 800e78a:	1413      	asrs	r3, r2, #16
 800e78c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e790:	b292      	uxth	r2, r2
 800e792:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e796:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e79a:	f841 2b04 	str.w	r2, [r1], #4
 800e79e:	e7e9      	b.n	800e774 <__mdiff+0x8c>
 800e7a0:	3e01      	subs	r6, #1
 800e7a2:	e7e9      	b.n	800e778 <__mdiff+0x90>

0800e7a4 <__d2b>:
 800e7a4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800e7a8:	461c      	mov	r4, r3
 800e7aa:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800e7ae:	2101      	movs	r1, #1
 800e7b0:	4690      	mov	r8, r2
 800e7b2:	f7ff fd6b 	bl	800e28c <_Balloc>
 800e7b6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800e7ba:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800e7be:	4607      	mov	r7, r0
 800e7c0:	bb34      	cbnz	r4, 800e810 <__d2b+0x6c>
 800e7c2:	9201      	str	r2, [sp, #4]
 800e7c4:	f1b8 0200 	subs.w	r2, r8, #0
 800e7c8:	d027      	beq.n	800e81a <__d2b+0x76>
 800e7ca:	a802      	add	r0, sp, #8
 800e7cc:	f840 2d08 	str.w	r2, [r0, #-8]!
 800e7d0:	f7ff fe01 	bl	800e3d6 <__lo0bits>
 800e7d4:	9900      	ldr	r1, [sp, #0]
 800e7d6:	b1f0      	cbz	r0, 800e816 <__d2b+0x72>
 800e7d8:	9a01      	ldr	r2, [sp, #4]
 800e7da:	f1c0 0320 	rsb	r3, r0, #32
 800e7de:	fa02 f303 	lsl.w	r3, r2, r3
 800e7e2:	430b      	orrs	r3, r1
 800e7e4:	40c2      	lsrs	r2, r0
 800e7e6:	617b      	str	r3, [r7, #20]
 800e7e8:	9201      	str	r2, [sp, #4]
 800e7ea:	9b01      	ldr	r3, [sp, #4]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	bf14      	ite	ne
 800e7f0:	2102      	movne	r1, #2
 800e7f2:	2101      	moveq	r1, #1
 800e7f4:	61bb      	str	r3, [r7, #24]
 800e7f6:	6139      	str	r1, [r7, #16]
 800e7f8:	b1c4      	cbz	r4, 800e82c <__d2b+0x88>
 800e7fa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e7fe:	4404      	add	r4, r0
 800e800:	6034      	str	r4, [r6, #0]
 800e802:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e806:	6028      	str	r0, [r5, #0]
 800e808:	4638      	mov	r0, r7
 800e80a:	b002      	add	sp, #8
 800e80c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e810:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800e814:	e7d5      	b.n	800e7c2 <__d2b+0x1e>
 800e816:	6179      	str	r1, [r7, #20]
 800e818:	e7e7      	b.n	800e7ea <__d2b+0x46>
 800e81a:	a801      	add	r0, sp, #4
 800e81c:	f7ff fddb 	bl	800e3d6 <__lo0bits>
 800e820:	2101      	movs	r1, #1
 800e822:	9b01      	ldr	r3, [sp, #4]
 800e824:	6139      	str	r1, [r7, #16]
 800e826:	617b      	str	r3, [r7, #20]
 800e828:	3020      	adds	r0, #32
 800e82a:	e7e5      	b.n	800e7f8 <__d2b+0x54>
 800e82c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e830:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e834:	6030      	str	r0, [r6, #0]
 800e836:	6918      	ldr	r0, [r3, #16]
 800e838:	f7ff fdae 	bl	800e398 <__hi0bits>
 800e83c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e840:	e7e1      	b.n	800e806 <__d2b+0x62>

0800e842 <_calloc_r>:
 800e842:	b538      	push	{r3, r4, r5, lr}
 800e844:	fb02 f401 	mul.w	r4, r2, r1
 800e848:	4621      	mov	r1, r4
 800e84a:	f000 f855 	bl	800e8f8 <_malloc_r>
 800e84e:	4605      	mov	r5, r0
 800e850:	b118      	cbz	r0, 800e85a <_calloc_r+0x18>
 800e852:	4622      	mov	r2, r4
 800e854:	2100      	movs	r1, #0
 800e856:	f7fd ff40 	bl	800c6da <memset>
 800e85a:	4628      	mov	r0, r5
 800e85c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e860 <_free_r>:
 800e860:	b538      	push	{r3, r4, r5, lr}
 800e862:	4605      	mov	r5, r0
 800e864:	2900      	cmp	r1, #0
 800e866:	d043      	beq.n	800e8f0 <_free_r+0x90>
 800e868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e86c:	1f0c      	subs	r4, r1, #4
 800e86e:	2b00      	cmp	r3, #0
 800e870:	bfb8      	it	lt
 800e872:	18e4      	addlt	r4, r4, r3
 800e874:	f000 fa94 	bl	800eda0 <__malloc_lock>
 800e878:	4a1e      	ldr	r2, [pc, #120]	; (800e8f4 <_free_r+0x94>)
 800e87a:	6813      	ldr	r3, [r2, #0]
 800e87c:	4610      	mov	r0, r2
 800e87e:	b933      	cbnz	r3, 800e88e <_free_r+0x2e>
 800e880:	6063      	str	r3, [r4, #4]
 800e882:	6014      	str	r4, [r2, #0]
 800e884:	4628      	mov	r0, r5
 800e886:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e88a:	f000 ba8a 	b.w	800eda2 <__malloc_unlock>
 800e88e:	42a3      	cmp	r3, r4
 800e890:	d90b      	bls.n	800e8aa <_free_r+0x4a>
 800e892:	6821      	ldr	r1, [r4, #0]
 800e894:	1862      	adds	r2, r4, r1
 800e896:	4293      	cmp	r3, r2
 800e898:	bf01      	itttt	eq
 800e89a:	681a      	ldreq	r2, [r3, #0]
 800e89c:	685b      	ldreq	r3, [r3, #4]
 800e89e:	1852      	addeq	r2, r2, r1
 800e8a0:	6022      	streq	r2, [r4, #0]
 800e8a2:	6063      	str	r3, [r4, #4]
 800e8a4:	6004      	str	r4, [r0, #0]
 800e8a6:	e7ed      	b.n	800e884 <_free_r+0x24>
 800e8a8:	4613      	mov	r3, r2
 800e8aa:	685a      	ldr	r2, [r3, #4]
 800e8ac:	b10a      	cbz	r2, 800e8b2 <_free_r+0x52>
 800e8ae:	42a2      	cmp	r2, r4
 800e8b0:	d9fa      	bls.n	800e8a8 <_free_r+0x48>
 800e8b2:	6819      	ldr	r1, [r3, #0]
 800e8b4:	1858      	adds	r0, r3, r1
 800e8b6:	42a0      	cmp	r0, r4
 800e8b8:	d10b      	bne.n	800e8d2 <_free_r+0x72>
 800e8ba:	6820      	ldr	r0, [r4, #0]
 800e8bc:	4401      	add	r1, r0
 800e8be:	1858      	adds	r0, r3, r1
 800e8c0:	4282      	cmp	r2, r0
 800e8c2:	6019      	str	r1, [r3, #0]
 800e8c4:	d1de      	bne.n	800e884 <_free_r+0x24>
 800e8c6:	6810      	ldr	r0, [r2, #0]
 800e8c8:	6852      	ldr	r2, [r2, #4]
 800e8ca:	4401      	add	r1, r0
 800e8cc:	6019      	str	r1, [r3, #0]
 800e8ce:	605a      	str	r2, [r3, #4]
 800e8d0:	e7d8      	b.n	800e884 <_free_r+0x24>
 800e8d2:	d902      	bls.n	800e8da <_free_r+0x7a>
 800e8d4:	230c      	movs	r3, #12
 800e8d6:	602b      	str	r3, [r5, #0]
 800e8d8:	e7d4      	b.n	800e884 <_free_r+0x24>
 800e8da:	6820      	ldr	r0, [r4, #0]
 800e8dc:	1821      	adds	r1, r4, r0
 800e8de:	428a      	cmp	r2, r1
 800e8e0:	bf01      	itttt	eq
 800e8e2:	6811      	ldreq	r1, [r2, #0]
 800e8e4:	6852      	ldreq	r2, [r2, #4]
 800e8e6:	1809      	addeq	r1, r1, r0
 800e8e8:	6021      	streq	r1, [r4, #0]
 800e8ea:	6062      	str	r2, [r4, #4]
 800e8ec:	605c      	str	r4, [r3, #4]
 800e8ee:	e7c9      	b.n	800e884 <_free_r+0x24>
 800e8f0:	bd38      	pop	{r3, r4, r5, pc}
 800e8f2:	bf00      	nop
 800e8f4:	20000734 	.word	0x20000734

0800e8f8 <_malloc_r>:
 800e8f8:	b570      	push	{r4, r5, r6, lr}
 800e8fa:	1ccd      	adds	r5, r1, #3
 800e8fc:	f025 0503 	bic.w	r5, r5, #3
 800e900:	3508      	adds	r5, #8
 800e902:	2d0c      	cmp	r5, #12
 800e904:	bf38      	it	cc
 800e906:	250c      	movcc	r5, #12
 800e908:	2d00      	cmp	r5, #0
 800e90a:	4606      	mov	r6, r0
 800e90c:	db01      	blt.n	800e912 <_malloc_r+0x1a>
 800e90e:	42a9      	cmp	r1, r5
 800e910:	d903      	bls.n	800e91a <_malloc_r+0x22>
 800e912:	230c      	movs	r3, #12
 800e914:	6033      	str	r3, [r6, #0]
 800e916:	2000      	movs	r0, #0
 800e918:	bd70      	pop	{r4, r5, r6, pc}
 800e91a:	f000 fa41 	bl	800eda0 <__malloc_lock>
 800e91e:	4a21      	ldr	r2, [pc, #132]	; (800e9a4 <_malloc_r+0xac>)
 800e920:	6814      	ldr	r4, [r2, #0]
 800e922:	4621      	mov	r1, r4
 800e924:	b991      	cbnz	r1, 800e94c <_malloc_r+0x54>
 800e926:	4c20      	ldr	r4, [pc, #128]	; (800e9a8 <_malloc_r+0xb0>)
 800e928:	6823      	ldr	r3, [r4, #0]
 800e92a:	b91b      	cbnz	r3, 800e934 <_malloc_r+0x3c>
 800e92c:	4630      	mov	r0, r6
 800e92e:	f000 f97b 	bl	800ec28 <_sbrk_r>
 800e932:	6020      	str	r0, [r4, #0]
 800e934:	4629      	mov	r1, r5
 800e936:	4630      	mov	r0, r6
 800e938:	f000 f976 	bl	800ec28 <_sbrk_r>
 800e93c:	1c43      	adds	r3, r0, #1
 800e93e:	d124      	bne.n	800e98a <_malloc_r+0x92>
 800e940:	230c      	movs	r3, #12
 800e942:	4630      	mov	r0, r6
 800e944:	6033      	str	r3, [r6, #0]
 800e946:	f000 fa2c 	bl	800eda2 <__malloc_unlock>
 800e94a:	e7e4      	b.n	800e916 <_malloc_r+0x1e>
 800e94c:	680b      	ldr	r3, [r1, #0]
 800e94e:	1b5b      	subs	r3, r3, r5
 800e950:	d418      	bmi.n	800e984 <_malloc_r+0x8c>
 800e952:	2b0b      	cmp	r3, #11
 800e954:	d90f      	bls.n	800e976 <_malloc_r+0x7e>
 800e956:	600b      	str	r3, [r1, #0]
 800e958:	18cc      	adds	r4, r1, r3
 800e95a:	50cd      	str	r5, [r1, r3]
 800e95c:	4630      	mov	r0, r6
 800e95e:	f000 fa20 	bl	800eda2 <__malloc_unlock>
 800e962:	f104 000b 	add.w	r0, r4, #11
 800e966:	1d23      	adds	r3, r4, #4
 800e968:	f020 0007 	bic.w	r0, r0, #7
 800e96c:	1ac3      	subs	r3, r0, r3
 800e96e:	d0d3      	beq.n	800e918 <_malloc_r+0x20>
 800e970:	425a      	negs	r2, r3
 800e972:	50e2      	str	r2, [r4, r3]
 800e974:	e7d0      	b.n	800e918 <_malloc_r+0x20>
 800e976:	684b      	ldr	r3, [r1, #4]
 800e978:	428c      	cmp	r4, r1
 800e97a:	bf16      	itet	ne
 800e97c:	6063      	strne	r3, [r4, #4]
 800e97e:	6013      	streq	r3, [r2, #0]
 800e980:	460c      	movne	r4, r1
 800e982:	e7eb      	b.n	800e95c <_malloc_r+0x64>
 800e984:	460c      	mov	r4, r1
 800e986:	6849      	ldr	r1, [r1, #4]
 800e988:	e7cc      	b.n	800e924 <_malloc_r+0x2c>
 800e98a:	1cc4      	adds	r4, r0, #3
 800e98c:	f024 0403 	bic.w	r4, r4, #3
 800e990:	42a0      	cmp	r0, r4
 800e992:	d005      	beq.n	800e9a0 <_malloc_r+0xa8>
 800e994:	1a21      	subs	r1, r4, r0
 800e996:	4630      	mov	r0, r6
 800e998:	f000 f946 	bl	800ec28 <_sbrk_r>
 800e99c:	3001      	adds	r0, #1
 800e99e:	d0cf      	beq.n	800e940 <_malloc_r+0x48>
 800e9a0:	6025      	str	r5, [r4, #0]
 800e9a2:	e7db      	b.n	800e95c <_malloc_r+0x64>
 800e9a4:	20000734 	.word	0x20000734
 800e9a8:	20000738 	.word	0x20000738

0800e9ac <__sfputc_r>:
 800e9ac:	6893      	ldr	r3, [r2, #8]
 800e9ae:	b410      	push	{r4}
 800e9b0:	3b01      	subs	r3, #1
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	6093      	str	r3, [r2, #8]
 800e9b6:	da07      	bge.n	800e9c8 <__sfputc_r+0x1c>
 800e9b8:	6994      	ldr	r4, [r2, #24]
 800e9ba:	42a3      	cmp	r3, r4
 800e9bc:	db01      	blt.n	800e9c2 <__sfputc_r+0x16>
 800e9be:	290a      	cmp	r1, #10
 800e9c0:	d102      	bne.n	800e9c8 <__sfputc_r+0x1c>
 800e9c2:	bc10      	pop	{r4}
 800e9c4:	f7fe bb5c 	b.w	800d080 <__swbuf_r>
 800e9c8:	6813      	ldr	r3, [r2, #0]
 800e9ca:	1c58      	adds	r0, r3, #1
 800e9cc:	6010      	str	r0, [r2, #0]
 800e9ce:	7019      	strb	r1, [r3, #0]
 800e9d0:	4608      	mov	r0, r1
 800e9d2:	bc10      	pop	{r4}
 800e9d4:	4770      	bx	lr

0800e9d6 <__sfputs_r>:
 800e9d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9d8:	4606      	mov	r6, r0
 800e9da:	460f      	mov	r7, r1
 800e9dc:	4614      	mov	r4, r2
 800e9de:	18d5      	adds	r5, r2, r3
 800e9e0:	42ac      	cmp	r4, r5
 800e9e2:	d101      	bne.n	800e9e8 <__sfputs_r+0x12>
 800e9e4:	2000      	movs	r0, #0
 800e9e6:	e007      	b.n	800e9f8 <__sfputs_r+0x22>
 800e9e8:	463a      	mov	r2, r7
 800e9ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9ee:	4630      	mov	r0, r6
 800e9f0:	f7ff ffdc 	bl	800e9ac <__sfputc_r>
 800e9f4:	1c43      	adds	r3, r0, #1
 800e9f6:	d1f3      	bne.n	800e9e0 <__sfputs_r+0xa>
 800e9f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e9fc <_vfiprintf_r>:
 800e9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea00:	460c      	mov	r4, r1
 800ea02:	b09d      	sub	sp, #116	; 0x74
 800ea04:	4617      	mov	r7, r2
 800ea06:	461d      	mov	r5, r3
 800ea08:	4606      	mov	r6, r0
 800ea0a:	b118      	cbz	r0, 800ea14 <_vfiprintf_r+0x18>
 800ea0c:	6983      	ldr	r3, [r0, #24]
 800ea0e:	b90b      	cbnz	r3, 800ea14 <_vfiprintf_r+0x18>
 800ea10:	f7ff fb2a 	bl	800e068 <__sinit>
 800ea14:	4b7c      	ldr	r3, [pc, #496]	; (800ec08 <_vfiprintf_r+0x20c>)
 800ea16:	429c      	cmp	r4, r3
 800ea18:	d158      	bne.n	800eacc <_vfiprintf_r+0xd0>
 800ea1a:	6874      	ldr	r4, [r6, #4]
 800ea1c:	89a3      	ldrh	r3, [r4, #12]
 800ea1e:	0718      	lsls	r0, r3, #28
 800ea20:	d55e      	bpl.n	800eae0 <_vfiprintf_r+0xe4>
 800ea22:	6923      	ldr	r3, [r4, #16]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d05b      	beq.n	800eae0 <_vfiprintf_r+0xe4>
 800ea28:	2300      	movs	r3, #0
 800ea2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ea2c:	2320      	movs	r3, #32
 800ea2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea32:	2330      	movs	r3, #48	; 0x30
 800ea34:	f04f 0b01 	mov.w	fp, #1
 800ea38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea3c:	9503      	str	r5, [sp, #12]
 800ea3e:	46b8      	mov	r8, r7
 800ea40:	4645      	mov	r5, r8
 800ea42:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ea46:	b10b      	cbz	r3, 800ea4c <_vfiprintf_r+0x50>
 800ea48:	2b25      	cmp	r3, #37	; 0x25
 800ea4a:	d154      	bne.n	800eaf6 <_vfiprintf_r+0xfa>
 800ea4c:	ebb8 0a07 	subs.w	sl, r8, r7
 800ea50:	d00b      	beq.n	800ea6a <_vfiprintf_r+0x6e>
 800ea52:	4653      	mov	r3, sl
 800ea54:	463a      	mov	r2, r7
 800ea56:	4621      	mov	r1, r4
 800ea58:	4630      	mov	r0, r6
 800ea5a:	f7ff ffbc 	bl	800e9d6 <__sfputs_r>
 800ea5e:	3001      	adds	r0, #1
 800ea60:	f000 80c2 	beq.w	800ebe8 <_vfiprintf_r+0x1ec>
 800ea64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea66:	4453      	add	r3, sl
 800ea68:	9309      	str	r3, [sp, #36]	; 0x24
 800ea6a:	f898 3000 	ldrb.w	r3, [r8]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	f000 80ba 	beq.w	800ebe8 <_vfiprintf_r+0x1ec>
 800ea74:	2300      	movs	r3, #0
 800ea76:	f04f 32ff 	mov.w	r2, #4294967295
 800ea7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea7e:	9304      	str	r3, [sp, #16]
 800ea80:	9307      	str	r3, [sp, #28]
 800ea82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea86:	931a      	str	r3, [sp, #104]	; 0x68
 800ea88:	46a8      	mov	r8, r5
 800ea8a:	2205      	movs	r2, #5
 800ea8c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ea90:	485e      	ldr	r0, [pc, #376]	; (800ec0c <_vfiprintf_r+0x210>)
 800ea92:	f7ff fbed 	bl	800e270 <memchr>
 800ea96:	9b04      	ldr	r3, [sp, #16]
 800ea98:	bb78      	cbnz	r0, 800eafa <_vfiprintf_r+0xfe>
 800ea9a:	06d9      	lsls	r1, r3, #27
 800ea9c:	bf44      	itt	mi
 800ea9e:	2220      	movmi	r2, #32
 800eaa0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eaa4:	071a      	lsls	r2, r3, #28
 800eaa6:	bf44      	itt	mi
 800eaa8:	222b      	movmi	r2, #43	; 0x2b
 800eaaa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eaae:	782a      	ldrb	r2, [r5, #0]
 800eab0:	2a2a      	cmp	r2, #42	; 0x2a
 800eab2:	d02a      	beq.n	800eb0a <_vfiprintf_r+0x10e>
 800eab4:	46a8      	mov	r8, r5
 800eab6:	2000      	movs	r0, #0
 800eab8:	250a      	movs	r5, #10
 800eaba:	9a07      	ldr	r2, [sp, #28]
 800eabc:	4641      	mov	r1, r8
 800eabe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eac2:	3b30      	subs	r3, #48	; 0x30
 800eac4:	2b09      	cmp	r3, #9
 800eac6:	d969      	bls.n	800eb9c <_vfiprintf_r+0x1a0>
 800eac8:	b360      	cbz	r0, 800eb24 <_vfiprintf_r+0x128>
 800eaca:	e024      	b.n	800eb16 <_vfiprintf_r+0x11a>
 800eacc:	4b50      	ldr	r3, [pc, #320]	; (800ec10 <_vfiprintf_r+0x214>)
 800eace:	429c      	cmp	r4, r3
 800ead0:	d101      	bne.n	800ead6 <_vfiprintf_r+0xda>
 800ead2:	68b4      	ldr	r4, [r6, #8]
 800ead4:	e7a2      	b.n	800ea1c <_vfiprintf_r+0x20>
 800ead6:	4b4f      	ldr	r3, [pc, #316]	; (800ec14 <_vfiprintf_r+0x218>)
 800ead8:	429c      	cmp	r4, r3
 800eada:	bf08      	it	eq
 800eadc:	68f4      	ldreq	r4, [r6, #12]
 800eade:	e79d      	b.n	800ea1c <_vfiprintf_r+0x20>
 800eae0:	4621      	mov	r1, r4
 800eae2:	4630      	mov	r0, r6
 800eae4:	f7fe fb1e 	bl	800d124 <__swsetup_r>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	d09d      	beq.n	800ea28 <_vfiprintf_r+0x2c>
 800eaec:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf0:	b01d      	add	sp, #116	; 0x74
 800eaf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf6:	46a8      	mov	r8, r5
 800eaf8:	e7a2      	b.n	800ea40 <_vfiprintf_r+0x44>
 800eafa:	4a44      	ldr	r2, [pc, #272]	; (800ec0c <_vfiprintf_r+0x210>)
 800eafc:	4645      	mov	r5, r8
 800eafe:	1a80      	subs	r0, r0, r2
 800eb00:	fa0b f000 	lsl.w	r0, fp, r0
 800eb04:	4318      	orrs	r0, r3
 800eb06:	9004      	str	r0, [sp, #16]
 800eb08:	e7be      	b.n	800ea88 <_vfiprintf_r+0x8c>
 800eb0a:	9a03      	ldr	r2, [sp, #12]
 800eb0c:	1d11      	adds	r1, r2, #4
 800eb0e:	6812      	ldr	r2, [r2, #0]
 800eb10:	9103      	str	r1, [sp, #12]
 800eb12:	2a00      	cmp	r2, #0
 800eb14:	db01      	blt.n	800eb1a <_vfiprintf_r+0x11e>
 800eb16:	9207      	str	r2, [sp, #28]
 800eb18:	e004      	b.n	800eb24 <_vfiprintf_r+0x128>
 800eb1a:	4252      	negs	r2, r2
 800eb1c:	f043 0302 	orr.w	r3, r3, #2
 800eb20:	9207      	str	r2, [sp, #28]
 800eb22:	9304      	str	r3, [sp, #16]
 800eb24:	f898 3000 	ldrb.w	r3, [r8]
 800eb28:	2b2e      	cmp	r3, #46	; 0x2e
 800eb2a:	d10e      	bne.n	800eb4a <_vfiprintf_r+0x14e>
 800eb2c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800eb30:	2b2a      	cmp	r3, #42	; 0x2a
 800eb32:	d138      	bne.n	800eba6 <_vfiprintf_r+0x1aa>
 800eb34:	9b03      	ldr	r3, [sp, #12]
 800eb36:	f108 0802 	add.w	r8, r8, #2
 800eb3a:	1d1a      	adds	r2, r3, #4
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	9203      	str	r2, [sp, #12]
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	bfb8      	it	lt
 800eb44:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb48:	9305      	str	r3, [sp, #20]
 800eb4a:	4d33      	ldr	r5, [pc, #204]	; (800ec18 <_vfiprintf_r+0x21c>)
 800eb4c:	2203      	movs	r2, #3
 800eb4e:	f898 1000 	ldrb.w	r1, [r8]
 800eb52:	4628      	mov	r0, r5
 800eb54:	f7ff fb8c 	bl	800e270 <memchr>
 800eb58:	b140      	cbz	r0, 800eb6c <_vfiprintf_r+0x170>
 800eb5a:	2340      	movs	r3, #64	; 0x40
 800eb5c:	1b40      	subs	r0, r0, r5
 800eb5e:	fa03 f000 	lsl.w	r0, r3, r0
 800eb62:	9b04      	ldr	r3, [sp, #16]
 800eb64:	f108 0801 	add.w	r8, r8, #1
 800eb68:	4303      	orrs	r3, r0
 800eb6a:	9304      	str	r3, [sp, #16]
 800eb6c:	f898 1000 	ldrb.w	r1, [r8]
 800eb70:	2206      	movs	r2, #6
 800eb72:	482a      	ldr	r0, [pc, #168]	; (800ec1c <_vfiprintf_r+0x220>)
 800eb74:	f108 0701 	add.w	r7, r8, #1
 800eb78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb7c:	f7ff fb78 	bl	800e270 <memchr>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d037      	beq.n	800ebf4 <_vfiprintf_r+0x1f8>
 800eb84:	4b26      	ldr	r3, [pc, #152]	; (800ec20 <_vfiprintf_r+0x224>)
 800eb86:	bb1b      	cbnz	r3, 800ebd0 <_vfiprintf_r+0x1d4>
 800eb88:	9b03      	ldr	r3, [sp, #12]
 800eb8a:	3307      	adds	r3, #7
 800eb8c:	f023 0307 	bic.w	r3, r3, #7
 800eb90:	3308      	adds	r3, #8
 800eb92:	9303      	str	r3, [sp, #12]
 800eb94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb96:	444b      	add	r3, r9
 800eb98:	9309      	str	r3, [sp, #36]	; 0x24
 800eb9a:	e750      	b.n	800ea3e <_vfiprintf_r+0x42>
 800eb9c:	fb05 3202 	mla	r2, r5, r2, r3
 800eba0:	2001      	movs	r0, #1
 800eba2:	4688      	mov	r8, r1
 800eba4:	e78a      	b.n	800eabc <_vfiprintf_r+0xc0>
 800eba6:	2300      	movs	r3, #0
 800eba8:	250a      	movs	r5, #10
 800ebaa:	4619      	mov	r1, r3
 800ebac:	f108 0801 	add.w	r8, r8, #1
 800ebb0:	9305      	str	r3, [sp, #20]
 800ebb2:	4640      	mov	r0, r8
 800ebb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebb8:	3a30      	subs	r2, #48	; 0x30
 800ebba:	2a09      	cmp	r2, #9
 800ebbc:	d903      	bls.n	800ebc6 <_vfiprintf_r+0x1ca>
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d0c3      	beq.n	800eb4a <_vfiprintf_r+0x14e>
 800ebc2:	9105      	str	r1, [sp, #20]
 800ebc4:	e7c1      	b.n	800eb4a <_vfiprintf_r+0x14e>
 800ebc6:	fb05 2101 	mla	r1, r5, r1, r2
 800ebca:	2301      	movs	r3, #1
 800ebcc:	4680      	mov	r8, r0
 800ebce:	e7f0      	b.n	800ebb2 <_vfiprintf_r+0x1b6>
 800ebd0:	ab03      	add	r3, sp, #12
 800ebd2:	9300      	str	r3, [sp, #0]
 800ebd4:	4622      	mov	r2, r4
 800ebd6:	4b13      	ldr	r3, [pc, #76]	; (800ec24 <_vfiprintf_r+0x228>)
 800ebd8:	a904      	add	r1, sp, #16
 800ebda:	4630      	mov	r0, r6
 800ebdc:	f7fd fe16 	bl	800c80c <_printf_float>
 800ebe0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ebe4:	4681      	mov	r9, r0
 800ebe6:	d1d5      	bne.n	800eb94 <_vfiprintf_r+0x198>
 800ebe8:	89a3      	ldrh	r3, [r4, #12]
 800ebea:	065b      	lsls	r3, r3, #25
 800ebec:	f53f af7e 	bmi.w	800eaec <_vfiprintf_r+0xf0>
 800ebf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebf2:	e77d      	b.n	800eaf0 <_vfiprintf_r+0xf4>
 800ebf4:	ab03      	add	r3, sp, #12
 800ebf6:	9300      	str	r3, [sp, #0]
 800ebf8:	4622      	mov	r2, r4
 800ebfa:	4b0a      	ldr	r3, [pc, #40]	; (800ec24 <_vfiprintf_r+0x228>)
 800ebfc:	a904      	add	r1, sp, #16
 800ebfe:	4630      	mov	r0, r6
 800ec00:	f7fe f8b0 	bl	800cd64 <_printf_i>
 800ec04:	e7ec      	b.n	800ebe0 <_vfiprintf_r+0x1e4>
 800ec06:	bf00      	nop
 800ec08:	0800f894 	.word	0x0800f894
 800ec0c:	0800f9d4 	.word	0x0800f9d4
 800ec10:	0800f8b4 	.word	0x0800f8b4
 800ec14:	0800f874 	.word	0x0800f874
 800ec18:	0800f9da 	.word	0x0800f9da
 800ec1c:	0800f9de 	.word	0x0800f9de
 800ec20:	0800c80d 	.word	0x0800c80d
 800ec24:	0800e9d7 	.word	0x0800e9d7

0800ec28 <_sbrk_r>:
 800ec28:	b538      	push	{r3, r4, r5, lr}
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	4c05      	ldr	r4, [pc, #20]	; (800ec44 <_sbrk_r+0x1c>)
 800ec2e:	4605      	mov	r5, r0
 800ec30:	4608      	mov	r0, r1
 800ec32:	6023      	str	r3, [r4, #0]
 800ec34:	f7f2 fc5e 	bl	80014f4 <_sbrk>
 800ec38:	1c43      	adds	r3, r0, #1
 800ec3a:	d102      	bne.n	800ec42 <_sbrk_r+0x1a>
 800ec3c:	6823      	ldr	r3, [r4, #0]
 800ec3e:	b103      	cbz	r3, 800ec42 <_sbrk_r+0x1a>
 800ec40:	602b      	str	r3, [r5, #0]
 800ec42:	bd38      	pop	{r3, r4, r5, pc}
 800ec44:	20003dc8 	.word	0x20003dc8

0800ec48 <__sread>:
 800ec48:	b510      	push	{r4, lr}
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec50:	f000 f8a8 	bl	800eda4 <_read_r>
 800ec54:	2800      	cmp	r0, #0
 800ec56:	bfab      	itete	ge
 800ec58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ec5a:	89a3      	ldrhlt	r3, [r4, #12]
 800ec5c:	181b      	addge	r3, r3, r0
 800ec5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ec62:	bfac      	ite	ge
 800ec64:	6563      	strge	r3, [r4, #84]	; 0x54
 800ec66:	81a3      	strhlt	r3, [r4, #12]
 800ec68:	bd10      	pop	{r4, pc}

0800ec6a <__swrite>:
 800ec6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec6e:	461f      	mov	r7, r3
 800ec70:	898b      	ldrh	r3, [r1, #12]
 800ec72:	4605      	mov	r5, r0
 800ec74:	05db      	lsls	r3, r3, #23
 800ec76:	460c      	mov	r4, r1
 800ec78:	4616      	mov	r6, r2
 800ec7a:	d505      	bpl.n	800ec88 <__swrite+0x1e>
 800ec7c:	2302      	movs	r3, #2
 800ec7e:	2200      	movs	r2, #0
 800ec80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec84:	f000 f868 	bl	800ed58 <_lseek_r>
 800ec88:	89a3      	ldrh	r3, [r4, #12]
 800ec8a:	4632      	mov	r2, r6
 800ec8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ec90:	81a3      	strh	r3, [r4, #12]
 800ec92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec96:	463b      	mov	r3, r7
 800ec98:	4628      	mov	r0, r5
 800ec9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec9e:	f000 b817 	b.w	800ecd0 <_write_r>

0800eca2 <__sseek>:
 800eca2:	b510      	push	{r4, lr}
 800eca4:	460c      	mov	r4, r1
 800eca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecaa:	f000 f855 	bl	800ed58 <_lseek_r>
 800ecae:	1c43      	adds	r3, r0, #1
 800ecb0:	89a3      	ldrh	r3, [r4, #12]
 800ecb2:	bf15      	itete	ne
 800ecb4:	6560      	strne	r0, [r4, #84]	; 0x54
 800ecb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ecba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ecbe:	81a3      	strheq	r3, [r4, #12]
 800ecc0:	bf18      	it	ne
 800ecc2:	81a3      	strhne	r3, [r4, #12]
 800ecc4:	bd10      	pop	{r4, pc}

0800ecc6 <__sclose>:
 800ecc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecca:	f000 b813 	b.w	800ecf4 <_close_r>
	...

0800ecd0 <_write_r>:
 800ecd0:	b538      	push	{r3, r4, r5, lr}
 800ecd2:	4605      	mov	r5, r0
 800ecd4:	4608      	mov	r0, r1
 800ecd6:	4611      	mov	r1, r2
 800ecd8:	2200      	movs	r2, #0
 800ecda:	4c05      	ldr	r4, [pc, #20]	; (800ecf0 <_write_r+0x20>)
 800ecdc:	6022      	str	r2, [r4, #0]
 800ecde:	461a      	mov	r2, r3
 800ece0:	f7f2 fbbb 	bl	800145a <_write>
 800ece4:	1c43      	adds	r3, r0, #1
 800ece6:	d102      	bne.n	800ecee <_write_r+0x1e>
 800ece8:	6823      	ldr	r3, [r4, #0]
 800ecea:	b103      	cbz	r3, 800ecee <_write_r+0x1e>
 800ecec:	602b      	str	r3, [r5, #0]
 800ecee:	bd38      	pop	{r3, r4, r5, pc}
 800ecf0:	20003dc8 	.word	0x20003dc8

0800ecf4 <_close_r>:
 800ecf4:	b538      	push	{r3, r4, r5, lr}
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	4c05      	ldr	r4, [pc, #20]	; (800ed10 <_close_r+0x1c>)
 800ecfa:	4605      	mov	r5, r0
 800ecfc:	4608      	mov	r0, r1
 800ecfe:	6023      	str	r3, [r4, #0]
 800ed00:	f7f2 fbc7 	bl	8001492 <_close>
 800ed04:	1c43      	adds	r3, r0, #1
 800ed06:	d102      	bne.n	800ed0e <_close_r+0x1a>
 800ed08:	6823      	ldr	r3, [r4, #0]
 800ed0a:	b103      	cbz	r3, 800ed0e <_close_r+0x1a>
 800ed0c:	602b      	str	r3, [r5, #0]
 800ed0e:	bd38      	pop	{r3, r4, r5, pc}
 800ed10:	20003dc8 	.word	0x20003dc8

0800ed14 <_fstat_r>:
 800ed14:	b538      	push	{r3, r4, r5, lr}
 800ed16:	2300      	movs	r3, #0
 800ed18:	4c06      	ldr	r4, [pc, #24]	; (800ed34 <_fstat_r+0x20>)
 800ed1a:	4605      	mov	r5, r0
 800ed1c:	4608      	mov	r0, r1
 800ed1e:	4611      	mov	r1, r2
 800ed20:	6023      	str	r3, [r4, #0]
 800ed22:	f7f2 fbc1 	bl	80014a8 <_fstat>
 800ed26:	1c43      	adds	r3, r0, #1
 800ed28:	d102      	bne.n	800ed30 <_fstat_r+0x1c>
 800ed2a:	6823      	ldr	r3, [r4, #0]
 800ed2c:	b103      	cbz	r3, 800ed30 <_fstat_r+0x1c>
 800ed2e:	602b      	str	r3, [r5, #0]
 800ed30:	bd38      	pop	{r3, r4, r5, pc}
 800ed32:	bf00      	nop
 800ed34:	20003dc8 	.word	0x20003dc8

0800ed38 <_isatty_r>:
 800ed38:	b538      	push	{r3, r4, r5, lr}
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	4c05      	ldr	r4, [pc, #20]	; (800ed54 <_isatty_r+0x1c>)
 800ed3e:	4605      	mov	r5, r0
 800ed40:	4608      	mov	r0, r1
 800ed42:	6023      	str	r3, [r4, #0]
 800ed44:	f7f2 fbbf 	bl	80014c6 <_isatty>
 800ed48:	1c43      	adds	r3, r0, #1
 800ed4a:	d102      	bne.n	800ed52 <_isatty_r+0x1a>
 800ed4c:	6823      	ldr	r3, [r4, #0]
 800ed4e:	b103      	cbz	r3, 800ed52 <_isatty_r+0x1a>
 800ed50:	602b      	str	r3, [r5, #0]
 800ed52:	bd38      	pop	{r3, r4, r5, pc}
 800ed54:	20003dc8 	.word	0x20003dc8

0800ed58 <_lseek_r>:
 800ed58:	b538      	push	{r3, r4, r5, lr}
 800ed5a:	4605      	mov	r5, r0
 800ed5c:	4608      	mov	r0, r1
 800ed5e:	4611      	mov	r1, r2
 800ed60:	2200      	movs	r2, #0
 800ed62:	4c05      	ldr	r4, [pc, #20]	; (800ed78 <_lseek_r+0x20>)
 800ed64:	6022      	str	r2, [r4, #0]
 800ed66:	461a      	mov	r2, r3
 800ed68:	f7f2 fbb7 	bl	80014da <_lseek>
 800ed6c:	1c43      	adds	r3, r0, #1
 800ed6e:	d102      	bne.n	800ed76 <_lseek_r+0x1e>
 800ed70:	6823      	ldr	r3, [r4, #0]
 800ed72:	b103      	cbz	r3, 800ed76 <_lseek_r+0x1e>
 800ed74:	602b      	str	r3, [r5, #0]
 800ed76:	bd38      	pop	{r3, r4, r5, pc}
 800ed78:	20003dc8 	.word	0x20003dc8

0800ed7c <__ascii_mbtowc>:
 800ed7c:	b082      	sub	sp, #8
 800ed7e:	b901      	cbnz	r1, 800ed82 <__ascii_mbtowc+0x6>
 800ed80:	a901      	add	r1, sp, #4
 800ed82:	b142      	cbz	r2, 800ed96 <__ascii_mbtowc+0x1a>
 800ed84:	b14b      	cbz	r3, 800ed9a <__ascii_mbtowc+0x1e>
 800ed86:	7813      	ldrb	r3, [r2, #0]
 800ed88:	600b      	str	r3, [r1, #0]
 800ed8a:	7812      	ldrb	r2, [r2, #0]
 800ed8c:	1c10      	adds	r0, r2, #0
 800ed8e:	bf18      	it	ne
 800ed90:	2001      	movne	r0, #1
 800ed92:	b002      	add	sp, #8
 800ed94:	4770      	bx	lr
 800ed96:	4610      	mov	r0, r2
 800ed98:	e7fb      	b.n	800ed92 <__ascii_mbtowc+0x16>
 800ed9a:	f06f 0001 	mvn.w	r0, #1
 800ed9e:	e7f8      	b.n	800ed92 <__ascii_mbtowc+0x16>

0800eda0 <__malloc_lock>:
 800eda0:	4770      	bx	lr

0800eda2 <__malloc_unlock>:
 800eda2:	4770      	bx	lr

0800eda4 <_read_r>:
 800eda4:	b538      	push	{r3, r4, r5, lr}
 800eda6:	4605      	mov	r5, r0
 800eda8:	4608      	mov	r0, r1
 800edaa:	4611      	mov	r1, r2
 800edac:	2200      	movs	r2, #0
 800edae:	4c05      	ldr	r4, [pc, #20]	; (800edc4 <_read_r+0x20>)
 800edb0:	6022      	str	r2, [r4, #0]
 800edb2:	461a      	mov	r2, r3
 800edb4:	f7f2 fb34 	bl	8001420 <_read>
 800edb8:	1c43      	adds	r3, r0, #1
 800edba:	d102      	bne.n	800edc2 <_read_r+0x1e>
 800edbc:	6823      	ldr	r3, [r4, #0]
 800edbe:	b103      	cbz	r3, 800edc2 <_read_r+0x1e>
 800edc0:	602b      	str	r3, [r5, #0]
 800edc2:	bd38      	pop	{r3, r4, r5, pc}
 800edc4:	20003dc8 	.word	0x20003dc8

0800edc8 <__ascii_wctomb>:
 800edc8:	b149      	cbz	r1, 800edde <__ascii_wctomb+0x16>
 800edca:	2aff      	cmp	r2, #255	; 0xff
 800edcc:	bf8b      	itete	hi
 800edce:	238a      	movhi	r3, #138	; 0x8a
 800edd0:	700a      	strbls	r2, [r1, #0]
 800edd2:	6003      	strhi	r3, [r0, #0]
 800edd4:	2001      	movls	r0, #1
 800edd6:	bf88      	it	hi
 800edd8:	f04f 30ff 	movhi.w	r0, #4294967295
 800eddc:	4770      	bx	lr
 800edde:	4608      	mov	r0, r1
 800ede0:	4770      	bx	lr
	...

0800ede4 <_init>:
 800ede4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ede6:	bf00      	nop
 800ede8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edea:	bc08      	pop	{r3}
 800edec:	469e      	mov	lr, r3
 800edee:	4770      	bx	lr

0800edf0 <_fini>:
 800edf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edf2:	bf00      	nop
 800edf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edf6:	bc08      	pop	{r3}
 800edf8:	469e      	mov	lr, r3
 800edfa:	4770      	bx	lr
